
STM32F429_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00025074  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0004b844  08025228  08025228  00035228  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08070a6c  08070a6c  000909d0  2**0
                  CONTENTS
  4 .ARM          00000008  08070a6c  08070a6c  00080a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08070a74  08070a74  000909d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08070a74  08070a74  00080a74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08070a7c  08070a7c  00080a7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000009d0  20000000  08070a80  00090000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000909d0  2**0
                  CONTENTS
 10 .bss          0000ba14  200009d0  200009d0  000909d0  2**2
                  ALLOC
 11 ._user_heap_stack 00008004  2000c3e4  2000c3e4  000909d0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000909d0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000422ae  00000000  00000000  00090a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000aa17  00000000  00000000  000d2cae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000032f0  00000000  00000000  000dd6c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002fd0  00000000  00000000  000e09b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003d155  00000000  00000000  000e3988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000564ff  00000000  00000000  00120add  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011cb33  00000000  00000000  00176fdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00293b0f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000e518  00000000  00000000  00293b60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200009d0 	.word	0x200009d0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0802520c 	.word	0x0802520c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200009d4 	.word	0x200009d4
 80001ec:	0802520c 	.word	0x0802520c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b974 	b.w	8000f68 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	468e      	mov	lr, r1
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d14d      	bne.n	8000d42 <__udivmoddi4+0xaa>
 8000ca6:	428a      	cmp	r2, r1
 8000ca8:	4694      	mov	ip, r2
 8000caa:	d969      	bls.n	8000d80 <__udivmoddi4+0xe8>
 8000cac:	fab2 f282 	clz	r2, r2
 8000cb0:	b152      	cbz	r2, 8000cc8 <__udivmoddi4+0x30>
 8000cb2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cb6:	f1c2 0120 	rsb	r1, r2, #32
 8000cba:	fa20 f101 	lsr.w	r1, r0, r1
 8000cbe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cc2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cc6:	4094      	lsls	r4, r2
 8000cc8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ccc:	0c21      	lsrs	r1, r4, #16
 8000cce:	fbbe f6f8 	udiv	r6, lr, r8
 8000cd2:	fa1f f78c 	uxth.w	r7, ip
 8000cd6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cda:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cde:	fb06 f107 	mul.w	r1, r6, r7
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	d90a      	bls.n	8000cfc <__udivmoddi4+0x64>
 8000ce6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cea:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cee:	f080 811f 	bcs.w	8000f30 <__udivmoddi4+0x298>
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	f240 811c 	bls.w	8000f30 <__udivmoddi4+0x298>
 8000cf8:	3e02      	subs	r6, #2
 8000cfa:	4463      	add	r3, ip
 8000cfc:	1a5b      	subs	r3, r3, r1
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d04:	fb08 3310 	mls	r3, r8, r0, r3
 8000d08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d0c:	fb00 f707 	mul.w	r7, r0, r7
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	d90a      	bls.n	8000d2a <__udivmoddi4+0x92>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1c:	f080 810a 	bcs.w	8000f34 <__udivmoddi4+0x29c>
 8000d20:	42a7      	cmp	r7, r4
 8000d22:	f240 8107 	bls.w	8000f34 <__udivmoddi4+0x29c>
 8000d26:	4464      	add	r4, ip
 8000d28:	3802      	subs	r0, #2
 8000d2a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d2e:	1be4      	subs	r4, r4, r7
 8000d30:	2600      	movs	r6, #0
 8000d32:	b11d      	cbz	r5, 8000d3c <__udivmoddi4+0xa4>
 8000d34:	40d4      	lsrs	r4, r2
 8000d36:	2300      	movs	r3, #0
 8000d38:	e9c5 4300 	strd	r4, r3, [r5]
 8000d3c:	4631      	mov	r1, r6
 8000d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d909      	bls.n	8000d5a <__udivmoddi4+0xc2>
 8000d46:	2d00      	cmp	r5, #0
 8000d48:	f000 80ef 	beq.w	8000f2a <__udivmoddi4+0x292>
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d52:	4630      	mov	r0, r6
 8000d54:	4631      	mov	r1, r6
 8000d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5a:	fab3 f683 	clz	r6, r3
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	d14a      	bne.n	8000df8 <__udivmoddi4+0x160>
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d302      	bcc.n	8000d6c <__udivmoddi4+0xd4>
 8000d66:	4282      	cmp	r2, r0
 8000d68:	f200 80f9 	bhi.w	8000f5e <__udivmoddi4+0x2c6>
 8000d6c:	1a84      	subs	r4, r0, r2
 8000d6e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d72:	2001      	movs	r0, #1
 8000d74:	469e      	mov	lr, r3
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	d0e0      	beq.n	8000d3c <__udivmoddi4+0xa4>
 8000d7a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d7e:	e7dd      	b.n	8000d3c <__udivmoddi4+0xa4>
 8000d80:	b902      	cbnz	r2, 8000d84 <__udivmoddi4+0xec>
 8000d82:	deff      	udf	#255	; 0xff
 8000d84:	fab2 f282 	clz	r2, r2
 8000d88:	2a00      	cmp	r2, #0
 8000d8a:	f040 8092 	bne.w	8000eb2 <__udivmoddi4+0x21a>
 8000d8e:	eba1 010c 	sub.w	r1, r1, ip
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f fe8c 	uxth.w	lr, ip
 8000d9a:	2601      	movs	r6, #1
 8000d9c:	0c20      	lsrs	r0, r4, #16
 8000d9e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000da2:	fb07 1113 	mls	r1, r7, r3, r1
 8000da6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000daa:	fb0e f003 	mul.w	r0, lr, r3
 8000dae:	4288      	cmp	r0, r1
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0x12c>
 8000db2:	eb1c 0101 	adds.w	r1, ip, r1
 8000db6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x12a>
 8000dbc:	4288      	cmp	r0, r1
 8000dbe:	f200 80cb 	bhi.w	8000f58 <__udivmoddi4+0x2c0>
 8000dc2:	4643      	mov	r3, r8
 8000dc4:	1a09      	subs	r1, r1, r0
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dcc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dd4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d908      	bls.n	8000dee <__udivmoddi4+0x156>
 8000ddc:	eb1c 0404 	adds.w	r4, ip, r4
 8000de0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000de4:	d202      	bcs.n	8000dec <__udivmoddi4+0x154>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f200 80bb 	bhi.w	8000f62 <__udivmoddi4+0x2ca>
 8000dec:	4608      	mov	r0, r1
 8000dee:	eba4 040e 	sub.w	r4, r4, lr
 8000df2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000df6:	e79c      	b.n	8000d32 <__udivmoddi4+0x9a>
 8000df8:	f1c6 0720 	rsb	r7, r6, #32
 8000dfc:	40b3      	lsls	r3, r6
 8000dfe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e02:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e06:	fa20 f407 	lsr.w	r4, r0, r7
 8000e0a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0e:	431c      	orrs	r4, r3
 8000e10:	40f9      	lsrs	r1, r7
 8000e12:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e16:	fa00 f306 	lsl.w	r3, r0, r6
 8000e1a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e1e:	0c20      	lsrs	r0, r4, #16
 8000e20:	fa1f fe8c 	uxth.w	lr, ip
 8000e24:	fb09 1118 	mls	r1, r9, r8, r1
 8000e28:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e2c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e30:	4288      	cmp	r0, r1
 8000e32:	fa02 f206 	lsl.w	r2, r2, r6
 8000e36:	d90b      	bls.n	8000e50 <__udivmoddi4+0x1b8>
 8000e38:	eb1c 0101 	adds.w	r1, ip, r1
 8000e3c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e40:	f080 8088 	bcs.w	8000f54 <__udivmoddi4+0x2bc>
 8000e44:	4288      	cmp	r0, r1
 8000e46:	f240 8085 	bls.w	8000f54 <__udivmoddi4+0x2bc>
 8000e4a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e4e:	4461      	add	r1, ip
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e58:	fb09 1110 	mls	r1, r9, r0, r1
 8000e5c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e60:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e64:	458e      	cmp	lr, r1
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x1e2>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e70:	d26c      	bcs.n	8000f4c <__udivmoddi4+0x2b4>
 8000e72:	458e      	cmp	lr, r1
 8000e74:	d96a      	bls.n	8000f4c <__udivmoddi4+0x2b4>
 8000e76:	3802      	subs	r0, #2
 8000e78:	4461      	add	r1, ip
 8000e7a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e7e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e82:	eba1 010e 	sub.w	r1, r1, lr
 8000e86:	42a1      	cmp	r1, r4
 8000e88:	46c8      	mov	r8, r9
 8000e8a:	46a6      	mov	lr, r4
 8000e8c:	d356      	bcc.n	8000f3c <__udivmoddi4+0x2a4>
 8000e8e:	d053      	beq.n	8000f38 <__udivmoddi4+0x2a0>
 8000e90:	b15d      	cbz	r5, 8000eaa <__udivmoddi4+0x212>
 8000e92:	ebb3 0208 	subs.w	r2, r3, r8
 8000e96:	eb61 010e 	sbc.w	r1, r1, lr
 8000e9a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e9e:	fa22 f306 	lsr.w	r3, r2, r6
 8000ea2:	40f1      	lsrs	r1, r6
 8000ea4:	431f      	orrs	r7, r3
 8000ea6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eaa:	2600      	movs	r6, #0
 8000eac:	4631      	mov	r1, r6
 8000eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb2:	f1c2 0320 	rsb	r3, r2, #32
 8000eb6:	40d8      	lsrs	r0, r3
 8000eb8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ebc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ec0:	4091      	lsls	r1, r2
 8000ec2:	4301      	orrs	r1, r0
 8000ec4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec8:	fa1f fe8c 	uxth.w	lr, ip
 8000ecc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ed0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ed4:	0c0b      	lsrs	r3, r1, #16
 8000ed6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eda:	fb00 f60e 	mul.w	r6, r0, lr
 8000ede:	429e      	cmp	r6, r3
 8000ee0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ee4:	d908      	bls.n	8000ef8 <__udivmoddi4+0x260>
 8000ee6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eea:	f100 38ff 	add.w	r8, r0, #4294967295
 8000eee:	d22f      	bcs.n	8000f50 <__udivmoddi4+0x2b8>
 8000ef0:	429e      	cmp	r6, r3
 8000ef2:	d92d      	bls.n	8000f50 <__udivmoddi4+0x2b8>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	4463      	add	r3, ip
 8000ef8:	1b9b      	subs	r3, r3, r6
 8000efa:	b289      	uxth	r1, r1
 8000efc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f00:	fb07 3316 	mls	r3, r7, r6, r3
 8000f04:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f08:	fb06 f30e 	mul.w	r3, r6, lr
 8000f0c:	428b      	cmp	r3, r1
 8000f0e:	d908      	bls.n	8000f22 <__udivmoddi4+0x28a>
 8000f10:	eb1c 0101 	adds.w	r1, ip, r1
 8000f14:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f18:	d216      	bcs.n	8000f48 <__udivmoddi4+0x2b0>
 8000f1a:	428b      	cmp	r3, r1
 8000f1c:	d914      	bls.n	8000f48 <__udivmoddi4+0x2b0>
 8000f1e:	3e02      	subs	r6, #2
 8000f20:	4461      	add	r1, ip
 8000f22:	1ac9      	subs	r1, r1, r3
 8000f24:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f28:	e738      	b.n	8000d9c <__udivmoddi4+0x104>
 8000f2a:	462e      	mov	r6, r5
 8000f2c:	4628      	mov	r0, r5
 8000f2e:	e705      	b.n	8000d3c <__udivmoddi4+0xa4>
 8000f30:	4606      	mov	r6, r0
 8000f32:	e6e3      	b.n	8000cfc <__udivmoddi4+0x64>
 8000f34:	4618      	mov	r0, r3
 8000f36:	e6f8      	b.n	8000d2a <__udivmoddi4+0x92>
 8000f38:	454b      	cmp	r3, r9
 8000f3a:	d2a9      	bcs.n	8000e90 <__udivmoddi4+0x1f8>
 8000f3c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f40:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f44:	3801      	subs	r0, #1
 8000f46:	e7a3      	b.n	8000e90 <__udivmoddi4+0x1f8>
 8000f48:	4646      	mov	r6, r8
 8000f4a:	e7ea      	b.n	8000f22 <__udivmoddi4+0x28a>
 8000f4c:	4620      	mov	r0, r4
 8000f4e:	e794      	b.n	8000e7a <__udivmoddi4+0x1e2>
 8000f50:	4640      	mov	r0, r8
 8000f52:	e7d1      	b.n	8000ef8 <__udivmoddi4+0x260>
 8000f54:	46d0      	mov	r8, sl
 8000f56:	e77b      	b.n	8000e50 <__udivmoddi4+0x1b8>
 8000f58:	3b02      	subs	r3, #2
 8000f5a:	4461      	add	r1, ip
 8000f5c:	e732      	b.n	8000dc4 <__udivmoddi4+0x12c>
 8000f5e:	4630      	mov	r0, r6
 8000f60:	e709      	b.n	8000d76 <__udivmoddi4+0xde>
 8000f62:	4464      	add	r4, ip
 8000f64:	3802      	subs	r0, #2
 8000f66:	e742      	b.n	8000dee <__udivmoddi4+0x156>

08000f68 <__aeabi_idiv0>:
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop

08000f6c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f72:	463b      	mov	r3, r7
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	605a      	str	r2, [r3, #4]
 8000f7a:	609a      	str	r2, [r3, #8]
 8000f7c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f7e:	4b21      	ldr	r3, [pc, #132]	; (8001004 <MX_ADC1_Init+0x98>)
 8000f80:	4a21      	ldr	r2, [pc, #132]	; (8001008 <MX_ADC1_Init+0x9c>)
 8000f82:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f84:	4b1f      	ldr	r3, [pc, #124]	; (8001004 <MX_ADC1_Init+0x98>)
 8000f86:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f8a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f8c:	4b1d      	ldr	r3, [pc, #116]	; (8001004 <MX_ADC1_Init+0x98>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000f92:	4b1c      	ldr	r3, [pc, #112]	; (8001004 <MX_ADC1_Init+0x98>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f98:	4b1a      	ldr	r3, [pc, #104]	; (8001004 <MX_ADC1_Init+0x98>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f9e:	4b19      	ldr	r3, [pc, #100]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000fa6:	4b17      	ldr	r3, [pc, #92]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fac:	4b15      	ldr	r3, [pc, #84]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fae:	4a17      	ldr	r2, [pc, #92]	; (800100c <MX_ADC1_Init+0xa0>)
 8000fb0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fb2:	4b14      	ldr	r3, [pc, #80]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000fb8:	4b12      	ldr	r3, [pc, #72]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fba:	2201      	movs	r2, #1
 8000fbc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000fbe:	4b11      	ldr	r3, [pc, #68]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fc6:	4b0f      	ldr	r3, [pc, #60]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fcc:	480d      	ldr	r0, [pc, #52]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fce:	f001 fe59 	bl	8002c84 <HAL_ADC_Init>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000fd8:	f001 f9da 	bl	8002390 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000fdc:	4b0c      	ldr	r3, [pc, #48]	; (8001010 <MX_ADC1_Init+0xa4>)
 8000fde:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fe8:	463b      	mov	r3, r7
 8000fea:	4619      	mov	r1, r3
 8000fec:	4805      	ldr	r0, [pc, #20]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fee:	f002 f82b 	bl	8003048 <HAL_ADC_ConfigChannel>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000ff8:	f001 f9ca 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ffc:	bf00      	nop
 8000ffe:	3710      	adds	r7, #16
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	200009ec 	.word	0x200009ec
 8001008:	40012000 	.word	0x40012000
 800100c:	0f000001 	.word	0x0f000001
 8001010:	10000012 	.word	0x10000012

08001014 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001014:	b480      	push	{r7}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a0b      	ldr	r2, [pc, #44]	; (8001050 <HAL_ADC_MspInit+0x3c>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d10d      	bne.n	8001042 <HAL_ADC_MspInit+0x2e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001026:	2300      	movs	r3, #0
 8001028:	60fb      	str	r3, [r7, #12]
 800102a:	4b0a      	ldr	r3, [pc, #40]	; (8001054 <HAL_ADC_MspInit+0x40>)
 800102c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800102e:	4a09      	ldr	r2, [pc, #36]	; (8001054 <HAL_ADC_MspInit+0x40>)
 8001030:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001034:	6453      	str	r3, [r2, #68]	; 0x44
 8001036:	4b07      	ldr	r3, [pc, #28]	; (8001054 <HAL_ADC_MspInit+0x40>)
 8001038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800103a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001042:	bf00      	nop
 8001044:	3714      	adds	r7, #20
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop
 8001050:	40012000 	.word	0x40012000
 8001054:	40023800 	.word	0x40023800

08001058 <get_cpu_temp>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
float get_cpu_temp(void){
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
	uint32_t val = 0;
 800105e:	2300      	movs	r3, #0
 8001060:	607b      	str	r3, [r7, #4]
	HAL_ADC_Start(&hadc1);
 8001062:	4820      	ldr	r0, [pc, #128]	; (80010e4 <get_cpu_temp+0x8c>)
 8001064:	f001 fe52 	bl	8002d0c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 0xFFFF);
 8001068:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800106c:	481d      	ldr	r0, [pc, #116]	; (80010e4 <get_cpu_temp+0x8c>)
 800106e:	f001 ff52 	bl	8002f16 <HAL_ADC_PollForConversion>
	val = HAL_ADC_GetValue(&hadc1);
 8001072:	481c      	ldr	r0, [pc, #112]	; (80010e4 <get_cpu_temp+0x8c>)
 8001074:	f001 ffda 	bl	800302c <HAL_ADC_GetValue>
 8001078:	6078      	str	r0, [r7, #4]
	HAL_ADC_Stop(&hadc1);
 800107a:	481a      	ldr	r0, [pc, #104]	; (80010e4 <get_cpu_temp+0x8c>)
 800107c:	f001 ff18 	bl	8002eb0 <HAL_ADC_Stop>
	return (((float)val * 3300/4096 - 760) / 2.5 + 25);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	ee07 3a90 	vmov	s15, r3
 8001086:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800108a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80010e8 <get_cpu_temp+0x90>
 800108e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001092:	eddf 6a16 	vldr	s13, [pc, #88]	; 80010ec <get_cpu_temp+0x94>
 8001096:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800109a:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80010f0 <get_cpu_temp+0x98>
 800109e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80010a2:	ee17 0a90 	vmov	r0, s15
 80010a6:	f7ff fa5f 	bl	8000568 <__aeabi_f2d>
 80010aa:	f04f 0200 	mov.w	r2, #0
 80010ae:	4b11      	ldr	r3, [pc, #68]	; (80010f4 <get_cpu_temp+0x9c>)
 80010b0:	f7ff fbdc 	bl	800086c <__aeabi_ddiv>
 80010b4:	4602      	mov	r2, r0
 80010b6:	460b      	mov	r3, r1
 80010b8:	4610      	mov	r0, r2
 80010ba:	4619      	mov	r1, r3
 80010bc:	f04f 0200 	mov.w	r2, #0
 80010c0:	4b0d      	ldr	r3, [pc, #52]	; (80010f8 <get_cpu_temp+0xa0>)
 80010c2:	f7ff f8f3 	bl	80002ac <__adddf3>
 80010c6:	4602      	mov	r2, r0
 80010c8:	460b      	mov	r3, r1
 80010ca:	4610      	mov	r0, r2
 80010cc:	4619      	mov	r1, r3
 80010ce:	f7ff fd7b 	bl	8000bc8 <__aeabi_d2f>
 80010d2:	4603      	mov	r3, r0
 80010d4:	ee07 3a90 	vmov	s15, r3
}
 80010d8:	eeb0 0a67 	vmov.f32	s0, s15
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	200009ec 	.word	0x200009ec
 80010e8:	454e4000 	.word	0x454e4000
 80010ec:	45800000 	.word	0x45800000
 80010f0:	443e0000 	.word	0x443e0000
 80010f4:	40040000 	.word	0x40040000
 80010f8:	40390000 	.word	0x40390000

080010fc <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001100:	4b06      	ldr	r3, [pc, #24]	; (800111c <MX_CRC_Init+0x20>)
 8001102:	4a07      	ldr	r2, [pc, #28]	; (8001120 <MX_CRC_Init+0x24>)
 8001104:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001106:	4805      	ldr	r0, [pc, #20]	; (800111c <MX_CRC_Init+0x20>)
 8001108:	f002 fadd 	bl	80036c6 <HAL_CRC_Init>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8001112:	f001 f93d 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001116:	bf00      	nop
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000a34 	.word	0x20000a34
 8001120:	40023000 	.word	0x40023000

08001124 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8001124:	b480      	push	{r7}
 8001126:	b085      	sub	sp, #20
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a0b      	ldr	r2, [pc, #44]	; (8001160 <HAL_CRC_MspInit+0x3c>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d10d      	bne.n	8001152 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001136:	2300      	movs	r3, #0
 8001138:	60fb      	str	r3, [r7, #12]
 800113a:	4b0a      	ldr	r3, [pc, #40]	; (8001164 <HAL_CRC_MspInit+0x40>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113e:	4a09      	ldr	r2, [pc, #36]	; (8001164 <HAL_CRC_MspInit+0x40>)
 8001140:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001144:	6313      	str	r3, [r2, #48]	; 0x30
 8001146:	4b07      	ldr	r3, [pc, #28]	; (8001164 <HAL_CRC_MspInit+0x40>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8001152:	bf00      	nop
 8001154:	3714      	adds	r7, #20
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	40023000 	.word	0x40023000
 8001164:	40023800 	.word	0x40023800

08001168 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800116e:	2300      	movs	r3, #0
 8001170:	607b      	str	r3, [r7, #4]
 8001172:	4b10      	ldr	r3, [pc, #64]	; (80011b4 <MX_DMA_Init+0x4c>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001176:	4a0f      	ldr	r2, [pc, #60]	; (80011b4 <MX_DMA_Init+0x4c>)
 8001178:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800117c:	6313      	str	r3, [r2, #48]	; 0x30
 800117e:	4b0d      	ldr	r3, [pc, #52]	; (80011b4 <MX_DMA_Init+0x4c>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001182:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001186:	607b      	str	r3, [r7, #4]
 8001188:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 7, 0);
 800118a:	2200      	movs	r2, #0
 800118c:	2107      	movs	r1, #7
 800118e:	203b      	movs	r0, #59	; 0x3b
 8001190:	f002 fa63 	bl	800365a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001194:	203b      	movs	r0, #59	; 0x3b
 8001196:	f002 fa7c 	bl	8003692 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 7, 0);
 800119a:	2200      	movs	r2, #0
 800119c:	2107      	movs	r1, #7
 800119e:	2045      	movs	r0, #69	; 0x45
 80011a0:	f002 fa5b 	bl	800365a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80011a4:	2045      	movs	r0, #69	; 0x45
 80011a6:	f002 fa74 	bl	8003692 <HAL_NVIC_EnableIRQ>

}
 80011aa:	bf00      	nop
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	40023800 	.word	0x40023800

080011b8 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80011bc:	4b15      	ldr	r3, [pc, #84]	; (8001214 <MX_DMA2D_Init+0x5c>)
 80011be:	4a16      	ldr	r2, [pc, #88]	; (8001218 <MX_DMA2D_Init+0x60>)
 80011c0:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80011c2:	4b14      	ldr	r3, [pc, #80]	; (8001214 <MX_DMA2D_Init+0x5c>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB888;
 80011c8:	4b12      	ldr	r3, [pc, #72]	; (8001214 <MX_DMA2D_Init+0x5c>)
 80011ca:	2201      	movs	r2, #1
 80011cc:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80011ce:	4b11      	ldr	r3, [pc, #68]	; (8001214 <MX_DMA2D_Init+0x5c>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80011d4:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <MX_DMA2D_Init+0x5c>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB888;
 80011da:	4b0e      	ldr	r3, [pc, #56]	; (8001214 <MX_DMA2D_Init+0x5c>)
 80011dc:	2201      	movs	r2, #1
 80011de:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80011e0:	4b0c      	ldr	r3, [pc, #48]	; (8001214 <MX_DMA2D_Init+0x5c>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80011e6:	4b0b      	ldr	r3, [pc, #44]	; (8001214 <MX_DMA2D_Init+0x5c>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80011ec:	4809      	ldr	r0, [pc, #36]	; (8001214 <MX_DMA2D_Init+0x5c>)
 80011ee:	f002 fe25 	bl	8003e3c <HAL_DMA2D_Init>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 80011f8:	f001 f8ca 	bl	8002390 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80011fc:	2101      	movs	r1, #1
 80011fe:	4805      	ldr	r0, [pc, #20]	; (8001214 <MX_DMA2D_Init+0x5c>)
 8001200:	f002 ff7a 	bl	80040f8 <HAL_DMA2D_ConfigLayer>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800120a:	f001 f8c1 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	20000a3c 	.word	0x20000a3c
 8001218:	4002b000 	.word	0x4002b000

0800121c <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 800121c:	b480      	push	{r7}
 800121e:	b085      	sub	sp, #20
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a0b      	ldr	r2, [pc, #44]	; (8001258 <HAL_DMA2D_MspInit+0x3c>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d10d      	bne.n	800124a <HAL_DMA2D_MspInit+0x2e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800122e:	2300      	movs	r3, #0
 8001230:	60fb      	str	r3, [r7, #12]
 8001232:	4b0a      	ldr	r3, [pc, #40]	; (800125c <HAL_DMA2D_MspInit+0x40>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001236:	4a09      	ldr	r2, [pc, #36]	; (800125c <HAL_DMA2D_MspInit+0x40>)
 8001238:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800123c:	6313      	str	r3, [r2, #48]	; 0x30
 800123e:	4b07      	ldr	r3, [pc, #28]	; (800125c <HAL_DMA2D_MspInit+0x40>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001246:	60fb      	str	r3, [r7, #12]
 8001248:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 800124a:	bf00      	nop
 800124c:	3714      	adds	r7, #20
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	4002b000 	.word	0x4002b000
 800125c:	40023800 	.word	0x40023800

08001260 <dma2d_put_src_wh_c>:
  /* USER CODE END DMA2D_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void dma2d_put_src_wh_c(uint32_t p, uint32_t w, uint32_t h, uint32_t c){
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af02      	add	r7, sp, #8
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	607a      	str	r2, [r7, #4]
 800126c:	603b      	str	r3, [r7, #0]
  hdma2d.Init.Mode = DMA2D_R2M;
 800126e:	4b1d      	ldr	r3, [pc, #116]	; (80012e4 <dma2d_put_src_wh_c+0x84>)
 8001270:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001274:	605a      	str	r2, [r3, #4]
	hdma2d.Init.OutputOffset = 1024 - w;
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 800127c:	4a19      	ldr	r2, [pc, #100]	; (80012e4 <dma2d_put_src_wh_c+0x84>)
 800127e:	60d3      	str	r3, [r2, #12]
  /* Change DMA2D peripheral state */
  hdma2d.State = HAL_DMA2D_STATE_BUSY;
 8001280:	4b18      	ldr	r3, [pc, #96]	; (80012e4 <dma2d_put_src_wh_c+0x84>)
 8001282:	2202      	movs	r2, #2
 8001284:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  MODIFY_REG(hdma2d.Instance->CR, DMA2D_CR_MODE, hdma2d.Init.Mode);
 8001288:	4b16      	ldr	r3, [pc, #88]	; (80012e4 <dma2d_put_src_wh_c+0x84>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8001292:	4b14      	ldr	r3, [pc, #80]	; (80012e4 <dma2d_put_src_wh_c+0x84>)
 8001294:	685a      	ldr	r2, [r3, #4]
 8001296:	4b13      	ldr	r3, [pc, #76]	; (80012e4 <dma2d_put_src_wh_c+0x84>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	430a      	orrs	r2, r1
 800129c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(hdma2d.Instance->OOR, DMA2D_OOR_LO, hdma2d.Init.OutputOffset);
 800129e:	4b11      	ldr	r3, [pc, #68]	; (80012e4 <dma2d_put_src_wh_c+0x84>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80012a8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80012ac:	4a0d      	ldr	r2, [pc, #52]	; (80012e4 <dma2d_put_src_wh_c+0x84>)
 80012ae:	68d1      	ldr	r1, [r2, #12]
 80012b0:	4a0c      	ldr	r2, [pc, #48]	; (80012e4 <dma2d_put_src_wh_c+0x84>)
 80012b2:	6812      	ldr	r2, [r2, #0]
 80012b4:	430b      	orrs	r3, r1
 80012b6:	6413      	str	r3, [r2, #64]	; 0x40
  /* Initialize the DMA2D state*/
  hdma2d.State  = HAL_DMA2D_STATE_READY;
 80012b8:	4b0a      	ldr	r3, [pc, #40]	; (80012e4 <dma2d_put_src_wh_c+0x84>)
 80012ba:	2201      	movs	r2, #1
 80012bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	HAL_DMA2D_Start(&hdma2d, c, p, w, h);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	9300      	str	r3, [sp, #0]
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	68fa      	ldr	r2, [r7, #12]
 80012c8:	6839      	ldr	r1, [r7, #0]
 80012ca:	4806      	ldr	r0, [pc, #24]	; (80012e4 <dma2d_put_src_wh_c+0x84>)
 80012cc:	f002 fdff 	bl	8003ece <HAL_DMA2D_Start>
	HAL_DMA2D_PollForTransfer(&hdma2d, 0xFFFF);
 80012d0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80012d4:	4803      	ldr	r0, [pc, #12]	; (80012e4 <dma2d_put_src_wh_c+0x84>)
 80012d6:	f002 fe25 	bl	8003f24 <HAL_DMA2D_PollForTransfer>
}
 80012da:	bf00      	nop
 80012dc:	3710      	adds	r7, #16
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	20000a3c 	.word	0x20000a3c

080012e8 <SDRAM_InitSequence>:
#define OP_CODE				0x0000
#define WB						0x0200


static void SDRAM_InitSequence(SDRAM_HandleTypeDef *hsdram1)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b088      	sub	sp, #32
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpr = 0;
 80012f0:	2300      	movs	r3, #0
 80012f2:	61fb      	str	r3, [r7, #28]
  FMC_SDRAM_CommandTypeDef Command;
/* Step 3 --------------------------------------------------------------------*/
  /* 配置命令：开启提供给SDRAM的时钟 */
  Command.CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 80012f4:	2301      	movs	r3, #1
 80012f6:	60fb      	str	r3, [r7, #12]
  Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK2;
 80012f8:	2308      	movs	r3, #8
 80012fa:	613b      	str	r3, [r7, #16]
  Command.AutoRefreshNumber = 1;
 80012fc:	2301      	movs	r3, #1
 80012fe:	617b      	str	r3, [r7, #20]
  Command.ModeRegisterDefinition = 0;
 8001300:	2300      	movs	r3, #0
 8001302:	61bb      	str	r3, [r7, #24]
/* Send the command */
  HAL_SDRAM_SendCommand(hsdram1, &Command, 0xFFFF);
 8001304:	f107 030c 	add.w	r3, r7, #12
 8001308:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800130c:	4619      	mov	r1, r3
 800130e:	6878      	ldr	r0, [r7, #4]
 8001310:	f007 f883 	bl	800841a <HAL_SDRAM_SendCommand>

/* Step 5 --------------------------------------------------------------------*/
  /* 配置命令：对所有的bank预充电 */
  Command.CommandMode = FMC_SDRAM_CMD_PALL;
 8001314:	2302      	movs	r3, #2
 8001316:	60fb      	str	r3, [r7, #12]
  Command.AutoRefreshNumber = 1;
 8001318:	2301      	movs	r3, #1
 800131a:	617b      	str	r3, [r7, #20]
  Command.ModeRegisterDefinition = 0;
 800131c:	2300      	movs	r3, #0
 800131e:	61bb      	str	r3, [r7, #24]
/* Send the command */
  HAL_SDRAM_SendCommand(hsdram1, &Command, 0xFFFF);
 8001320:	f107 030c 	add.w	r3, r7, #12
 8001324:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001328:	4619      	mov	r1, r3
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f007 f875 	bl	800841a <HAL_SDRAM_SendCommand>

/* Step 6 --------------------------------------------------------------------*/
  /* 配置命令：自动刷新 */
  Command.CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8001330:	2303      	movs	r3, #3
 8001332:	60fb      	str	r3, [r7, #12]
  Command.AutoRefreshNumber = 4;
 8001334:	2304      	movs	r3, #4
 8001336:	617b      	str	r3, [r7, #20]
  Command.ModeRegisterDefinition = 0;
 8001338:	2300      	movs	r3, #0
 800133a:	61bb      	str	r3, [r7, #24]
 /* Send the command */
  HAL_SDRAM_SendCommand(hsdram1, &Command, 0xFFFF);
 800133c:	f107 030c 	add.w	r3, r7, #12
 8001340:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001344:	4619      	mov	r1, r3
 8001346:	6878      	ldr	r0, [r7, #4]
 8001348:	f007 f867 	bl	800841a <HAL_SDRAM_SendCommand>

/* Step 7 --------------------------------------------------------------------*/
  /* 设置sdram寄存器配置 */
  tmpr = (uint32_t)BURST_LENGTH         |
 800134c:	f240 2331 	movw	r3, #561	; 0x231
 8001350:	61fb      	str	r3, [r7, #28]
									CAS_LATENCY           |
									OP_CODE 							|
									WB;

  /* 配置命令：设置SDRAM寄存器 */
  Command.CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
 8001352:	2304      	movs	r3, #4
 8001354:	60fb      	str	r3, [r7, #12]
  Command.AutoRefreshNumber = 1;
 8001356:	2301      	movs	r3, #1
 8001358:	617b      	str	r3, [r7, #20]
  Command.ModeRegisterDefinition = tmpr;
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	61bb      	str	r3, [r7, #24]
  /* Send the command */
  HAL_SDRAM_SendCommand(hsdram1, &Command, 0xFFFF);
 800135e:	f107 030c 	add.w	r3, r7, #12
 8001362:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001366:	4619      	mov	r1, r3
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f007 f856 	bl	800841a <HAL_SDRAM_SendCommand>

  /* 设置刷新计数器 */
  /* (15.62 us x Freq) - 20 */
	  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(hsdram1, 1386);
 800136e:	f240 516a 	movw	r1, #1386	; 0x56a
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f007 f87c 	bl	8008470 <HAL_SDRAM_ProgramRefreshRate>

}
 8001378:	bf00      	nop
 800137a:	3720      	adds	r7, #32
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b088      	sub	sp, #32
 8001384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001386:	1d3b      	adds	r3, r7, #4
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	605a      	str	r2, [r3, #4]
 800138e:	609a      	str	r2, [r3, #8]
 8001390:	60da      	str	r2, [r3, #12]
 8001392:	611a      	str	r2, [r3, #16]
 8001394:	615a      	str	r2, [r3, #20]
 8001396:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001398:	4b21      	ldr	r3, [pc, #132]	; (8001420 <MX_FMC_Init+0xa0>)
 800139a:	4a22      	ldr	r2, [pc, #136]	; (8001424 <MX_FMC_Init+0xa4>)
 800139c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 800139e:	4b20      	ldr	r3, [pc, #128]	; (8001420 <MX_FMC_Init+0xa0>)
 80013a0:	2201      	movs	r2, #1
 80013a2:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80013a4:	4b1e      	ldr	r3, [pc, #120]	; (8001420 <MX_FMC_Init+0xa0>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80013aa:	4b1d      	ldr	r3, [pc, #116]	; (8001420 <MX_FMC_Init+0xa0>)
 80013ac:	2204      	movs	r2, #4
 80013ae:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80013b0:	4b1b      	ldr	r3, [pc, #108]	; (8001420 <MX_FMC_Init+0xa0>)
 80013b2:	2210      	movs	r2, #16
 80013b4:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80013b6:	4b1a      	ldr	r3, [pc, #104]	; (8001420 <MX_FMC_Init+0xa0>)
 80013b8:	2240      	movs	r2, #64	; 0x40
 80013ba:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 80013bc:	4b18      	ldr	r3, [pc, #96]	; (8001420 <MX_FMC_Init+0xa0>)
 80013be:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80013c2:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80013c4:	4b16      	ldr	r3, [pc, #88]	; (8001420 <MX_FMC_Init+0xa0>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 80013ca:	4b15      	ldr	r3, [pc, #84]	; (8001420 <MX_FMC_Init+0xa0>)
 80013cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80013d0:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 80013d2:	4b13      	ldr	r3, [pc, #76]	; (8001420 <MX_FMC_Init+0xa0>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 80013d8:	4b11      	ldr	r3, [pc, #68]	; (8001420 <MX_FMC_Init+0xa0>)
 80013da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013de:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 80013e0:	2302      	movs	r3, #2
 80013e2:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 80013e4:	2307      	movs	r3, #7
 80013e6:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 80013e8:	2304      	movs	r3, #4
 80013ea:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 80013ec:	2307      	movs	r3, #7
 80013ee:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 80013f0:	2303      	movs	r3, #3
 80013f2:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 80013f4:	2302      	movs	r3, #2
 80013f6:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 80013f8:	2302      	movs	r3, #2
 80013fa:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80013fc:	1d3b      	adds	r3, r7, #4
 80013fe:	4619      	mov	r1, r3
 8001400:	4807      	ldr	r0, [pc, #28]	; (8001420 <MX_FMC_Init+0xa0>)
 8001402:	f006 ffd6 	bl	80083b2 <HAL_SDRAM_Init>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 800140c:	f000 ffc0 	bl	8002390 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */
  SDRAM_InitSequence(&hsdram1);
 8001410:	4803      	ldr	r0, [pc, #12]	; (8001420 <MX_FMC_Init+0xa0>)
 8001412:	f7ff ff69 	bl	80012e8 <SDRAM_InitSequence>
  /* USER CODE END FMC_Init 2 */
}
 8001416:	bf00      	nop
 8001418:	3720      	adds	r7, #32
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	20000a7c 	.word	0x20000a7c
 8001424:	a0000140 	.word	0xa0000140

08001428 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001428:	b580      	push	{r7, lr}
 800142a:	b086      	sub	sp, #24
 800142c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800142e:	1d3b      	adds	r3, r7, #4
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
 8001434:	605a      	str	r2, [r3, #4]
 8001436:	609a      	str	r2, [r3, #8]
 8001438:	60da      	str	r2, [r3, #12]
 800143a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 800143c:	4b3b      	ldr	r3, [pc, #236]	; (800152c <HAL_FMC_MspInit+0x104>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d16f      	bne.n	8001524 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8001444:	4b39      	ldr	r3, [pc, #228]	; (800152c <HAL_FMC_MspInit+0x104>)
 8001446:	2201      	movs	r2, #1
 8001448:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800144a:	2300      	movs	r3, #0
 800144c:	603b      	str	r3, [r7, #0]
 800144e:	4b38      	ldr	r3, [pc, #224]	; (8001530 <HAL_FMC_MspInit+0x108>)
 8001450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001452:	4a37      	ldr	r2, [pc, #220]	; (8001530 <HAL_FMC_MspInit+0x108>)
 8001454:	f043 0301 	orr.w	r3, r3, #1
 8001458:	6393      	str	r3, [r2, #56]	; 0x38
 800145a:	4b35      	ldr	r3, [pc, #212]	; (8001530 <HAL_FMC_MspInit+0x108>)
 800145c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800145e:	f003 0301 	and.w	r3, r3, #1
 8001462:	603b      	str	r3, [r7, #0]
 8001464:	683b      	ldr	r3, [r7, #0]
  PG15   ------> FMC_SDNCAS
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001466:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800146a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800146c:	2302      	movs	r3, #2
 800146e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001470:	2300      	movs	r3, #0
 8001472:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001474:	2303      	movs	r3, #3
 8001476:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001478:	230c      	movs	r3, #12
 800147a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800147c:	1d3b      	adds	r3, r7, #4
 800147e:	4619      	mov	r1, r3
 8001480:	482c      	ldr	r0, [pc, #176]	; (8001534 <HAL_FMC_MspInit+0x10c>)
 8001482:	f004 f8f5 	bl	8005670 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001486:	2301      	movs	r3, #1
 8001488:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800148a:	2302      	movs	r3, #2
 800148c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148e:	2300      	movs	r3, #0
 8001490:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001492:	2303      	movs	r3, #3
 8001494:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001496:	230c      	movs	r3, #12
 8001498:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800149a:	1d3b      	adds	r3, r7, #4
 800149c:	4619      	mov	r1, r3
 800149e:	4826      	ldr	r0, [pc, #152]	; (8001538 <HAL_FMC_MspInit+0x110>)
 80014a0:	f004 f8e6 	bl	8005670 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 80014a4:	f248 1333 	movw	r3, #33075	; 0x8133
 80014a8:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014aa:	2302      	movs	r3, #2
 80014ac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b2:	2303      	movs	r3, #3
 80014b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80014b6:	230c      	movs	r3, #12
 80014b8:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80014ba:	1d3b      	adds	r3, r7, #4
 80014bc:	4619      	mov	r1, r3
 80014be:	481f      	ldr	r0, [pc, #124]	; (800153c <HAL_FMC_MspInit+0x114>)
 80014c0:	f004 f8d6 	bl	8005670 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80014c4:	f64f 7383 	movw	r3, #65411	; 0xff83
 80014c8:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ca:	2302      	movs	r3, #2
 80014cc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ce:	2300      	movs	r3, #0
 80014d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d2:	2303      	movs	r3, #3
 80014d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80014d6:	230c      	movs	r3, #12
 80014d8:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014da:	1d3b      	adds	r3, r7, #4
 80014dc:	4619      	mov	r1, r3
 80014de:	4818      	ldr	r0, [pc, #96]	; (8001540 <HAL_FMC_MspInit+0x118>)
 80014e0:	f004 f8c6 	bl	8005670 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014e4:	23c0      	movs	r3, #192	; 0xc0
 80014e6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e8:	2302      	movs	r3, #2
 80014ea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ec:	2300      	movs	r3, #0
 80014ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f0:	2303      	movs	r3, #3
 80014f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80014f4:	230c      	movs	r3, #12
 80014f6:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80014f8:	1d3b      	adds	r3, r7, #4
 80014fa:	4619      	mov	r1, r3
 80014fc:	4811      	ldr	r0, [pc, #68]	; (8001544 <HAL_FMC_MspInit+0x11c>)
 80014fe:	f004 f8b7 	bl	8005670 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001502:	f24c 7303 	movw	r3, #50947	; 0xc703
 8001506:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001508:	2302      	movs	r3, #2
 800150a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150c:	2300      	movs	r3, #0
 800150e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001510:	2303      	movs	r3, #3
 8001512:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001514:	230c      	movs	r3, #12
 8001516:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001518:	1d3b      	adds	r3, r7, #4
 800151a:	4619      	mov	r1, r3
 800151c:	480a      	ldr	r0, [pc, #40]	; (8001548 <HAL_FMC_MspInit+0x120>)
 800151e:	f004 f8a7 	bl	8005670 <HAL_GPIO_Init>
 8001522:	e000      	b.n	8001526 <HAL_FMC_MspInit+0xfe>
    return;
 8001524:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001526:	3718      	adds	r7, #24
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20000ab0 	.word	0x20000ab0
 8001530:	40023800 	.word	0x40023800
 8001534:	40021400 	.word	0x40021400
 8001538:	40020800 	.word	0x40020800
 800153c:	40021800 	.word	0x40021800
 8001540:	40021000 	.word	0x40021000
 8001544:	40021c00 	.word	0x40021c00
 8001548:	40020c00 	.word	0x40020c00

0800154c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001554:	f7ff ff68 	bl	8001428 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001558:	bf00      	nop
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0

}
 8001564:	bf00      	nop
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr

0800156e <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 800156e:	b580      	push	{r7, lr}
 8001570:	af00      	add	r7, sp, #0
	return get_time_val();
 8001572:	f001 f9cf 	bl	8002914 <get_time_val>
 8001576:	4603      	mov	r3, r0
}
 8001578:	4618      	mov	r0, r3
 800157a:	bd80      	pop	{r7, pc}

0800157c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001580:	4a10      	ldr	r2, [pc, #64]	; (80015c4 <MX_FREERTOS_Init+0x48>)
 8001582:	2100      	movs	r1, #0
 8001584:	4810      	ldr	r0, [pc, #64]	; (80015c8 <MX_FREERTOS_Init+0x4c>)
 8001586:	f00d fb40 	bl	800ec0a <osThreadNew>
 800158a:	4603      	mov	r3, r0
 800158c:	4a0f      	ldr	r2, [pc, #60]	; (80015cc <MX_FREERTOS_Init+0x50>)
 800158e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  FatfsTaskHandle = osThreadNew(FatfsTask, NULL, &FatfsTask_attributes);
 8001590:	4a0f      	ldr	r2, [pc, #60]	; (80015d0 <MX_FREERTOS_Init+0x54>)
 8001592:	2100      	movs	r1, #0
 8001594:	480f      	ldr	r0, [pc, #60]	; (80015d4 <MX_FREERTOS_Init+0x58>)
 8001596:	f00d fb38 	bl	800ec0a <osThreadNew>
 800159a:	4603      	mov	r3, r0
 800159c:	4a0e      	ldr	r2, [pc, #56]	; (80015d8 <MX_FREERTOS_Init+0x5c>)
 800159e:	6013      	str	r3, [r2, #0]
	LcdTaskHandle = osThreadNew(LcdTask, NULL, &LcdTask_attributes);
 80015a0:	4a0e      	ldr	r2, [pc, #56]	; (80015dc <MX_FREERTOS_Init+0x60>)
 80015a2:	2100      	movs	r1, #0
 80015a4:	480e      	ldr	r0, [pc, #56]	; (80015e0 <MX_FREERTOS_Init+0x64>)
 80015a6:	f00d fb30 	bl	800ec0a <osThreadNew>
 80015aa:	4603      	mov	r3, r0
 80015ac:	4a0d      	ldr	r2, [pc, #52]	; (80015e4 <MX_FREERTOS_Init+0x68>)
 80015ae:	6013      	str	r3, [r2, #0]
	InfoTaskHandle = osThreadNew(InfoTask, NULL, &InfoTask_attributes);
 80015b0:	4a0d      	ldr	r2, [pc, #52]	; (80015e8 <MX_FREERTOS_Init+0x6c>)
 80015b2:	2100      	movs	r1, #0
 80015b4:	480d      	ldr	r0, [pc, #52]	; (80015ec <MX_FREERTOS_Init+0x70>)
 80015b6:	f00d fb28 	bl	800ec0a <osThreadNew>
 80015ba:	4603      	mov	r3, r0
 80015bc:	4a0c      	ldr	r2, [pc, #48]	; (80015f0 <MX_FREERTOS_Init+0x74>)
 80015be:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80015c0:	bf00      	nop
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	08045940 	.word	0x08045940
 80015c8:	080015f5 	.word	0x080015f5
 80015cc:	20000ac0 	.word	0x20000ac0
 80015d0:	080458d4 	.word	0x080458d4
 80015d4:	08001735 	.word	0x08001735
 80015d8:	20000ab4 	.word	0x20000ab4
 80015dc:	080458f8 	.word	0x080458f8
 80015e0:	08001a59 	.word	0x08001a59
 80015e4:	20000ab8 	.word	0x20000ab8
 80015e8:	0804591c 	.word	0x0804591c
 80015ec:	08001b21 	.word	0x08001b21
 80015f0:	20000abc 	.word	0x20000abc

080015f4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 80015fc:	f008 ff4e 	bl	800a49c <MX_LWIP_Init>
  /* USER CODE BEGIN StartDefaultTask */

    for(;;)
    {
    	HAL_GPIO_TogglePin(GPIOH, GPIO_PIN_10);
 8001600:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001604:	4803      	ldr	r0, [pc, #12]	; (8001614 <StartDefaultTask+0x20>)
 8001606:	f004 f9f8 	bl	80059fa <HAL_GPIO_TogglePin>
      osDelay(1000);
 800160a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800160e:	f00d fb8e 	bl	800ed2e <osDelay>
    	HAL_GPIO_TogglePin(GPIOH, GPIO_PIN_10);
 8001612:	e7f5      	b.n	8001600 <StartDefaultTask+0xc>
 8001614:	40021c00 	.word	0x40021c00

08001618 <draw_xy_wh_c>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

static void draw_xy_wh_c(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint32_t c){
 8001618:	b590      	push	{r4, r7, lr}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	4604      	mov	r4, r0
 8001620:	4608      	mov	r0, r1
 8001622:	4611      	mov	r1, r2
 8001624:	461a      	mov	r2, r3
 8001626:	4623      	mov	r3, r4
 8001628:	80fb      	strh	r3, [r7, #6]
 800162a:	4603      	mov	r3, r0
 800162c:	80bb      	strh	r3, [r7, #4]
 800162e:	460b      	mov	r3, r1
 8001630:	807b      	strh	r3, [r7, #2]
 8001632:	4613      	mov	r3, r2
 8001634:	803b      	strh	r3, [r7, #0]
	dma2d_put_src_wh_c(IMGRAM_BASE_ADDR + y * 1024 * 3 + x * 3, w, h, c);
 8001636:	88ba      	ldrh	r2, [r7, #4]
 8001638:	4613      	mov	r3, r2
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	4413      	add	r3, r2
 800163e:	029b      	lsls	r3, r3, #10
 8001640:	4619      	mov	r1, r3
 8001642:	88fa      	ldrh	r2, [r7, #6]
 8001644:	4613      	mov	r3, r2
 8001646:	005b      	lsls	r3, r3, #1
 8001648:	4413      	add	r3, r2
 800164a:	440b      	add	r3, r1
 800164c:	f103 4050 	add.w	r0, r3, #3489660928	; 0xd0000000
 8001650:	8879      	ldrh	r1, [r7, #2]
 8001652:	883a      	ldrh	r2, [r7, #0]
 8001654:	69bb      	ldr	r3, [r7, #24]
 8001656:	f7ff fe03 	bl	8001260 <dma2d_put_src_wh_c>
}
 800165a:	bf00      	nop
 800165c:	370c      	adds	r7, #12
 800165e:	46bd      	mov	sp, r7
 8001660:	bd90      	pop	{r4, r7, pc}

08001662 <draw_xy_wh_img>:



static void draw_xy_wh_img(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint8_t* src){
 8001662:	b490      	push	{r4, r7}
 8001664:	b086      	sub	sp, #24
 8001666:	af00      	add	r7, sp, #0
 8001668:	4604      	mov	r4, r0
 800166a:	4608      	mov	r0, r1
 800166c:	4611      	mov	r1, r2
 800166e:	461a      	mov	r2, r3
 8001670:	4623      	mov	r3, r4
 8001672:	80fb      	strh	r3, [r7, #6]
 8001674:	4603      	mov	r3, r0
 8001676:	80bb      	strh	r3, [r7, #4]
 8001678:	460b      	mov	r3, r1
 800167a:	807b      	strh	r3, [r7, #2]
 800167c:	4613      	mov	r3, r2
 800167e:	803b      	strh	r3, [r7, #0]
//	dma2d_put_mem_mem(src, IMGRAM_BASE_ADDR + y * 1024 * 3 + x * 3, w, h);
	uint8_t *p = (uint8_t*)(IMGRAM_BASE_ADDR + y * 1024 * 3 + x * 3);
 8001680:	88ba      	ldrh	r2, [r7, #4]
 8001682:	4613      	mov	r3, r2
 8001684:	005b      	lsls	r3, r3, #1
 8001686:	4413      	add	r3, r2
 8001688:	029b      	lsls	r3, r3, #10
 800168a:	4619      	mov	r1, r3
 800168c:	88fa      	ldrh	r2, [r7, #6]
 800168e:	4613      	mov	r3, r2
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	4413      	add	r3, r2
 8001694:	440b      	add	r3, r1
 8001696:	f103 4350 	add.w	r3, r3, #3489660928	; 0xd0000000
 800169a:	617b      	str	r3, [r7, #20]
	uint32_t index = 0;
 800169c:	2300      	movs	r3, #0
 800169e:	613b      	str	r3, [r7, #16]
	int i = 0, j = 0;
 80016a0:	2300      	movs	r3, #0
 80016a2:	60fb      	str	r3, [r7, #12]
 80016a4:	2300      	movs	r3, #0
 80016a6:	60bb      	str	r3, [r7, #8]
	for(i = 0 ; i < h; i++){
 80016a8:	2300      	movs	r3, #0
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	e037      	b.n	800171e <draw_xy_wh_img+0xbc>
		for(j = 0 ; j < w; j++){
 80016ae:	2300      	movs	r3, #0
 80016b0:	60bb      	str	r3, [r7, #8]
 80016b2:	e023      	b.n	80016fc <draw_xy_wh_img+0x9a>
				*p = src[index++];
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	1c5a      	adds	r2, r3, #1
 80016b8:	613a      	str	r2, [r7, #16]
 80016ba:	6a3a      	ldr	r2, [r7, #32]
 80016bc:	4413      	add	r3, r2
 80016be:	781a      	ldrb	r2, [r3, #0]
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	701a      	strb	r2, [r3, #0]
				p++;
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	3301      	adds	r3, #1
 80016c8:	617b      	str	r3, [r7, #20]
				*p = src[index++];
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	1c5a      	adds	r2, r3, #1
 80016ce:	613a      	str	r2, [r7, #16]
 80016d0:	6a3a      	ldr	r2, [r7, #32]
 80016d2:	4413      	add	r3, r2
 80016d4:	781a      	ldrb	r2, [r3, #0]
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	701a      	strb	r2, [r3, #0]
				p++;
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	3301      	adds	r3, #1
 80016de:	617b      	str	r3, [r7, #20]
				*p = src[index++];
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	1c5a      	adds	r2, r3, #1
 80016e4:	613a      	str	r2, [r7, #16]
 80016e6:	6a3a      	ldr	r2, [r7, #32]
 80016e8:	4413      	add	r3, r2
 80016ea:	781a      	ldrb	r2, [r3, #0]
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	701a      	strb	r2, [r3, #0]
				p++;
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	3301      	adds	r3, #1
 80016f4:	617b      	str	r3, [r7, #20]
		for(j = 0 ; j < w; j++){
 80016f6:	68bb      	ldr	r3, [r7, #8]
 80016f8:	3301      	adds	r3, #1
 80016fa:	60bb      	str	r3, [r7, #8]
 80016fc:	887b      	ldrh	r3, [r7, #2]
 80016fe:	68ba      	ldr	r2, [r7, #8]
 8001700:	429a      	cmp	r2, r3
 8001702:	dbd7      	blt.n	80016b4 <draw_xy_wh_img+0x52>
		}

		p=p+(1024-w)*3;
 8001704:	887b      	ldrh	r3, [r7, #2]
 8001706:	f5c3 6280 	rsb	r2, r3, #1024	; 0x400
 800170a:	4613      	mov	r3, r2
 800170c:	005b      	lsls	r3, r3, #1
 800170e:	4413      	add	r3, r2
 8001710:	461a      	mov	r2, r3
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	4413      	add	r3, r2
 8001716:	617b      	str	r3, [r7, #20]
	for(i = 0 ; i < h; i++){
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	3301      	adds	r3, #1
 800171c:	60fb      	str	r3, [r7, #12]
 800171e:	883b      	ldrh	r3, [r7, #0]
 8001720:	68fa      	ldr	r2, [r7, #12]
 8001722:	429a      	cmp	r2, r3
 8001724:	dbc3      	blt.n	80016ae <draw_xy_wh_img+0x4c>
	}
}
 8001726:	bf00      	nop
 8001728:	bf00      	nop
 800172a:	3718      	adds	r7, #24
 800172c:	46bd      	mov	sp, r7
 800172e:	bc90      	pop	{r4, r7}
 8001730:	4770      	bx	lr
	...

08001734 <FatfsTask>:

void FatfsTask(void *argument){
 8001734:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001738:	f5ad 6dea 	sub.w	sp, sp, #1872	; 0x750
 800173c:	af02      	add	r7, sp, #8
 800173e:	f507 63e9 	add.w	r3, r7, #1864	; 0x748
 8001742:	f2a3 7344 	subw	r3, r3, #1860	; 0x744
 8001746:	6018      	str	r0, [r3, #0]
	int ret = 0;
 8001748:	2300      	movs	r3, #0
 800174a:	f8c7 3744 	str.w	r3, [r7, #1860]	; 0x744
	char path[50];
	const char *write_buff = "hello world! xsdhjkshfksehifuhseuhfuisdhfuise";
 800174e:	4ba8      	ldr	r3, [pc, #672]	; (80019f0 <FatfsTask+0x2bc>)
 8001750:	f8c7 3740 	str.w	r3, [r7, #1856]	; 0x740
	char readbuff[100];
	HAL_SD_CardInfoTypeDef pCardInfo;
	FIL SDFile1, SDFile2;
	UINT bw = 0, br = 0;
 8001754:	f507 63e9 	add.w	r3, r7, #1864	; 0x748
 8001758:	f2a3 5324 	subw	r3, r3, #1316	; 0x524
 800175c:	2200      	movs	r2, #0
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	f507 63e9 	add.w	r3, r7, #1864	; 0x748
 8001764:	f5a3 63a5 	sub.w	r3, r3, #1320	; 0x528
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
	/*1、挂载文件系统*/
	BYTE work[_MAX_SS];
	ret = f_mount (&SDFatFS, (const TCHAR*)SDPath, 1);
 800176c:	2201      	movs	r2, #1
 800176e:	49a1      	ldr	r1, [pc, #644]	; (80019f4 <FatfsTask+0x2c0>)
 8001770:	48a1      	ldr	r0, [pc, #644]	; (80019f8 <FatfsTask+0x2c4>)
 8001772:	f00b fcef 	bl	800d154 <f_mount>
 8001776:	4603      	mov	r3, r0
 8001778:	f8c7 3744 	str.w	r3, [r7, #1860]	; 0x744
	if(ret == FR_NO_FILESYSTEM){
 800177c:	f8d7 3744 	ldr.w	r3, [r7, #1860]	; 0x744
 8001780:	2b0d      	cmp	r3, #13
 8001782:	d11c      	bne.n	80017be <FatfsTask+0x8a>
		ret = f_mkfs ((const TCHAR*)SDPath, FM_FAT32, 0, work, sizeof(work));
 8001784:	f107 0320 	add.w	r3, r7, #32
 8001788:	f44f 7200 	mov.w	r2, #512	; 0x200
 800178c:	9200      	str	r2, [sp, #0]
 800178e:	2200      	movs	r2, #0
 8001790:	2102      	movs	r1, #2
 8001792:	4898      	ldr	r0, [pc, #608]	; (80019f4 <FatfsTask+0x2c0>)
 8001794:	f00c fbcc 	bl	800df30 <f_mkfs>
 8001798:	4603      	mov	r3, r0
 800179a:	f8c7 3744 	str.w	r3, [r7, #1860]	; 0x744
		if(ret != FR_OK){
 800179e:	f8d7 3744 	ldr.w	r3, [r7, #1860]	; 0x744
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d005      	beq.n	80017b2 <FatfsTask+0x7e>
				printf("f_mkfs is err:%d\r\n",ret);
 80017a6:	f8d7 1744 	ldr.w	r1, [r7, #1860]	; 0x744
 80017aa:	4894      	ldr	r0, [pc, #592]	; (80019fc <FatfsTask+0x2c8>)
 80017ac:	f01d fd3c 	bl	801f228 <printf>
				goto loop;
 80017b0:	e119      	b.n	80019e6 <FatfsTask+0x2b2>
		}
		f_mount (&SDFatFS, SDPath, 1);
 80017b2:	2201      	movs	r2, #1
 80017b4:	498f      	ldr	r1, [pc, #572]	; (80019f4 <FatfsTask+0x2c0>)
 80017b6:	4890      	ldr	r0, [pc, #576]	; (80019f8 <FatfsTask+0x2c4>)
 80017b8:	f00b fccc 	bl	800d154 <f_mount>
 80017bc:	e00c      	b.n	80017d8 <FatfsTask+0xa4>
	}else if (ret != FR_OK){
 80017be:	f8d7 3744 	ldr.w	r3, [r7, #1860]	; 0x744
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d005      	beq.n	80017d2 <FatfsTask+0x9e>
			printf("f_mount is err:%d\r\n",ret);
 80017c6:	f8d7 1744 	ldr.w	r1, [r7, #1860]	; 0x744
 80017ca:	488d      	ldr	r0, [pc, #564]	; (8001a00 <FatfsTask+0x2cc>)
 80017cc:	f01d fd2c 	bl	801f228 <printf>
			goto loop;
 80017d0:	e109      	b.n	80019e6 <FatfsTask+0x2b2>
	}else{
		printf("f_mount is ok\r\n");
 80017d2:	488c      	ldr	r0, [pc, #560]	; (8001a04 <FatfsTask+0x2d0>)
 80017d4:	f01d fd80 	bl	801f2d8 <puts>
	}
	ret = HAL_SD_GetCardInfo(&hsd, &pCardInfo);
 80017d8:	f507 63d1 	add.w	r3, r7, #1672	; 0x688
 80017dc:	4619      	mov	r1, r3
 80017de:	488a      	ldr	r0, [pc, #552]	; (8001a08 <FatfsTask+0x2d4>)
 80017e0:	f006 f860 	bl	80078a4 <HAL_SD_GetCardInfo>
 80017e4:	4603      	mov	r3, r0
 80017e6:	f8c7 3744 	str.w	r3, [r7, #1860]	; 0x744
	if(ret != HAL_OK){
 80017ea:	f8d7 3744 	ldr.w	r3, [r7, #1860]	; 0x744
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d003      	beq.n	80017fa <FatfsTask+0xc6>
		printf("HAL_SD_GetCardInfo is err\r\n");
 80017f2:	4886      	ldr	r0, [pc, #536]	; (8001a0c <FatfsTask+0x2d8>)
 80017f4:	f01d fd70 	bl	801f2d8 <puts>
 80017f8:	e062      	b.n	80018c0 <FatfsTask+0x18c>
	}else{
		printf("Initialize SD card successfully!\r\n");
 80017fa:	4885      	ldr	r0, [pc, #532]	; (8001a10 <FatfsTask+0x2dc>)
 80017fc:	f01d fd6c 	bl	801f2d8 <puts>
		 // 打印SD卡基本信�????????????
		 printf(" SD card information! \r\n");
 8001800:	4884      	ldr	r0, [pc, #528]	; (8001a14 <FatfsTask+0x2e0>)
 8001802:	f01d fd69 	bl	801f2d8 <puts>
		 printf(" CardBlockSize : %ld \r\n", pCardInfo.BlockSize);   // 块大�????????????
 8001806:	f8d7 369c 	ldr.w	r3, [r7, #1692]	; 0x69c
 800180a:	4619      	mov	r1, r3
 800180c:	4882      	ldr	r0, [pc, #520]	; (8001a18 <FatfsTask+0x2e4>)
 800180e:	f01d fd0b 	bl	801f228 <printf>
		 printf(" CardBlockNbr : %ld \r\n", pCardInfo.BlockNbr);   // 块大�????????????
 8001812:	f8d7 3698 	ldr.w	r3, [r7, #1688]	; 0x698
 8001816:	4619      	mov	r1, r3
 8001818:	4880      	ldr	r0, [pc, #512]	; (8001a1c <FatfsTask+0x2e8>)
 800181a:	f01d fd05 	bl	801f228 <printf>
		 printf(" CardCapacity  : %.2f MB \r\n",(double)((unsigned long long)pCardInfo.BlockSize * pCardInfo.BlockNbr/1024)/1024);// 显示容量 // @suppress("Float formatting support")
 800181e:	f8d7 369c 	ldr.w	r3, [r7, #1692]	; 0x69c
 8001822:	2200      	movs	r2, #0
 8001824:	469a      	mov	sl, r3
 8001826:	4693      	mov	fp, r2
 8001828:	f8d7 3698 	ldr.w	r3, [r7, #1688]	; 0x698
 800182c:	2200      	movs	r2, #0
 800182e:	4698      	mov	r8, r3
 8001830:	4691      	mov	r9, r2
 8001832:	fb08 f20b 	mul.w	r2, r8, fp
 8001836:	fb0a f309 	mul.w	r3, sl, r9
 800183a:	4413      	add	r3, r2
 800183c:	fbaa 4508 	umull	r4, r5, sl, r8
 8001840:	442b      	add	r3, r5
 8001842:	461d      	mov	r5, r3
 8001844:	f04f 0200 	mov.w	r2, #0
 8001848:	f04f 0300 	mov.w	r3, #0
 800184c:	0aa2      	lsrs	r2, r4, #10
 800184e:	ea42 5285 	orr.w	r2, r2, r5, lsl #22
 8001852:	0aab      	lsrs	r3, r5, #10
 8001854:	4610      	mov	r0, r2
 8001856:	4619      	mov	r1, r3
 8001858:	f7fe fea8 	bl	80005ac <__aeabi_ul2d>
 800185c:	f04f 0200 	mov.w	r2, #0
 8001860:	4b6f      	ldr	r3, [pc, #444]	; (8001a20 <FatfsTask+0x2ec>)
 8001862:	f7ff f803 	bl	800086c <__aeabi_ddiv>
 8001866:	4602      	mov	r2, r0
 8001868:	460b      	mov	r3, r1
 800186a:	486e      	ldr	r0, [pc, #440]	; (8001a24 <FatfsTask+0x2f0>)
 800186c:	f01d fcdc 	bl	801f228 <printf>
		 printf(" LogBlockNbr   : %ld \r\n", pCardInfo.LogBlockNbr); // 逻辑块数�????????????
 8001870:	f8d7 36a0 	ldr.w	r3, [r7, #1696]	; 0x6a0
 8001874:	4619      	mov	r1, r3
 8001876:	486c      	ldr	r0, [pc, #432]	; (8001a28 <FatfsTask+0x2f4>)
 8001878:	f01d fcd6 	bl	801f228 <printf>
		 printf(" LogBlockSize  : %ld \r\n", pCardInfo.LogBlockSize);// 逻辑块大�????????????
 800187c:	f8d7 36a4 	ldr.w	r3, [r7, #1700]	; 0x6a4
 8001880:	4619      	mov	r1, r3
 8001882:	486a      	ldr	r0, [pc, #424]	; (8001a2c <FatfsTask+0x2f8>)
 8001884:	f01d fcd0 	bl	801f228 <printf>
		 printf(" RCA           : %ld \r\n", pCardInfo.RelCardAdd);  // 卡相对地�????????????
 8001888:	f8d7 3694 	ldr.w	r3, [r7, #1684]	; 0x694
 800188c:	4619      	mov	r1, r3
 800188e:	4868      	ldr	r0, [pc, #416]	; (8001a30 <FatfsTask+0x2fc>)
 8001890:	f01d fcca 	bl	801f228 <printf>
		 printf(" CardType      : %ld \r\n", pCardInfo.CardType);    // 卡类�????????????
 8001894:	f8d7 3688 	ldr.w	r3, [r7, #1672]	; 0x688
 8001898:	4619      	mov	r1, r3
 800189a:	4866      	ldr	r0, [pc, #408]	; (8001a34 <FatfsTask+0x300>)
 800189c:	f01d fcc4 	bl	801f228 <printf>
		 // 读取并打印SD卡的CID信息
		 HAL_SD_CardCIDTypeDef sdcard_cid;
		 HAL_SD_GetCardCID(&hsd,&sdcard_cid);
 80018a0:	f107 0308 	add.w	r3, r7, #8
 80018a4:	4619      	mov	r1, r3
 80018a6:	4858      	ldr	r0, [pc, #352]	; (8001a08 <FatfsTask+0x2d4>)
 80018a8:	f005 fe00 	bl	80074ac <HAL_SD_GetCardCID>
		 printf(" ManufacturerID: %d \r\n",sdcard_cid.ManufacturerID);
 80018ac:	f507 63e9 	add.w	r3, r7, #1864	; 0x748
 80018b0:	f5a3 63e8 	sub.w	r3, r3, #1856	; 0x740
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	4619      	mov	r1, r3
 80018ba:	485f      	ldr	r0, [pc, #380]	; (8001a38 <FatfsTask+0x304>)
 80018bc:	f01d fcb4 	bl	801f228 <printf>
	}
		/*2、新建test.txt文件*/
		sprintf(path, "%stest.txt",SDPath);
 80018c0:	f207 730c 	addw	r3, r7, #1804	; 0x70c
 80018c4:	4a4b      	ldr	r2, [pc, #300]	; (80019f4 <FatfsTask+0x2c0>)
 80018c6:	495d      	ldr	r1, [pc, #372]	; (8001a3c <FatfsTask+0x308>)
 80018c8:	4618      	mov	r0, r3
 80018ca:	f01d fd29 	bl	801f320 <sprintf>
		ret = f_open (&SDFile1, path, FA_READ | FA_WRITE);
 80018ce:	f207 710c 	addw	r1, r7, #1804	; 0x70c
 80018d2:	f507 638b 	add.w	r3, r7, #1112	; 0x458
 80018d6:	2203      	movs	r2, #3
 80018d8:	4618      	mov	r0, r3
 80018da:	f00b fc9f 	bl	800d21c <f_open>
 80018de:	4603      	mov	r3, r0
 80018e0:	f8c7 3744 	str.w	r3, [r7, #1860]	; 0x744
		if(ret != FR_OK){
 80018e4:	f8d7 3744 	ldr.w	r3, [r7, #1860]	; 0x744
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d005      	beq.n	80018f8 <FatfsTask+0x1c4>
			printf("f_open is err:%d\r\n",ret);
 80018ec:	f8d7 1744 	ldr.w	r1, [r7, #1860]	; 0x744
 80018f0:	4853      	ldr	r0, [pc, #332]	; (8001a40 <FatfsTask+0x30c>)
 80018f2:	f01d fc99 	bl	801f228 <printf>
			goto f_open_err;
 80018f6:	e071      	b.n	80019dc <FatfsTask+0x2a8>
		}
		/*将缓存写入文�?????????????????*/

		ret = f_write (&SDFile1, write_buff, strlen(write_buff), &bw);
 80018f8:	f8d7 0740 	ldr.w	r0, [r7, #1856]	; 0x740
 80018fc:	f7fe fc78 	bl	80001f0 <strlen>
 8001900:	4602      	mov	r2, r0
 8001902:	f507 7309 	add.w	r3, r7, #548	; 0x224
 8001906:	f507 608b 	add.w	r0, r7, #1112	; 0x458
 800190a:	f8d7 1740 	ldr.w	r1, [r7, #1856]	; 0x740
 800190e:	f00c f8b2 	bl	800da76 <f_write>
 8001912:	4603      	mov	r3, r0
 8001914:	f8c7 3744 	str.w	r3, [r7, #1860]	; 0x744
		if(ret != FR_OK){
 8001918:	f8d7 3744 	ldr.w	r3, [r7, #1860]	; 0x744
 800191c:	2b00      	cmp	r3, #0
 800191e:	d00b      	beq.n	8001938 <FatfsTask+0x204>
				printf("f_write is err:%d\r\n",ret);
 8001920:	f8d7 1744 	ldr.w	r1, [r7, #1860]	; 0x744
 8001924:	4847      	ldr	r0, [pc, #284]	; (8001a44 <FatfsTask+0x310>)
 8001926:	f01d fc7f 	bl	801f228 <printf>
				goto f_write_err;
 800192a:	bf00      	nop
		f_close (&SDFile2);
		f_mount(NULL, SDPath, 1);
		goto loop;
		/* Infinite loop */
	f_write_err:
		f_close (&SDFile1);
 800192c:	f507 638b 	add.w	r3, r7, #1112	; 0x458
 8001930:	4618      	mov	r0, r3
 8001932:	f00c facd 	bl	800ded0 <f_close>
 8001936:	e051      	b.n	80019dc <FatfsTask+0x2a8>
		printf("write is ok: bw:%d\r\n",bw);
 8001938:	f507 63e9 	add.w	r3, r7, #1864	; 0x748
 800193c:	f2a3 5324 	subw	r3, r3, #1316	; 0x524
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4619      	mov	r1, r3
 8001944:	4840      	ldr	r0, [pc, #256]	; (8001a48 <FatfsTask+0x314>)
 8001946:	f01d fc6f 	bl	801f228 <printf>
		sprintf(path, "%sxixi.txt",SDPath);
 800194a:	f207 730c 	addw	r3, r7, #1804	; 0x70c
 800194e:	4a29      	ldr	r2, [pc, #164]	; (80019f4 <FatfsTask+0x2c0>)
 8001950:	493e      	ldr	r1, [pc, #248]	; (8001a4c <FatfsTask+0x318>)
 8001952:	4618      	mov	r0, r3
 8001954:	f01d fce4 	bl	801f320 <sprintf>
		ret = f_open (&SDFile2, path, FA_READ);
 8001958:	f207 710c 	addw	r1, r7, #1804	; 0x70c
 800195c:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001960:	2201      	movs	r2, #1
 8001962:	4618      	mov	r0, r3
 8001964:	f00b fc5a 	bl	800d21c <f_open>
 8001968:	4603      	mov	r3, r0
 800196a:	f8c7 3744 	str.w	r3, [r7, #1860]	; 0x744
		if(ret != FR_OK){
 800196e:	f8d7 3744 	ldr.w	r3, [r7, #1860]	; 0x744
 8001972:	2b00      	cmp	r3, #0
 8001974:	d004      	beq.n	8001980 <FatfsTask+0x24c>
			printf("f_open is err:%d\r\n",ret);
 8001976:	f8d7 1744 	ldr.w	r1, [r7, #1860]	; 0x744
 800197a:	4831      	ldr	r0, [pc, #196]	; (8001a40 <FatfsTask+0x30c>)
 800197c:	f01d fc54 	bl	801f228 <printf>
		ret = f_read (&SDFile2, readbuff, 16, &br);
 8001980:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8001984:	f507 61d5 	add.w	r1, r7, #1704	; 0x6a8
 8001988:	f507 700a 	add.w	r0, r7, #552	; 0x228
 800198c:	2210      	movs	r2, #16
 800198e:	f00b ff04 	bl	800d79a <f_read>
 8001992:	4603      	mov	r3, r0
 8001994:	f8c7 3744 	str.w	r3, [r7, #1860]	; 0x744
		if(ret != FR_OK){
 8001998:	f8d7 3744 	ldr.w	r3, [r7, #1860]	; 0x744
 800199c:	2b00      	cmp	r3, #0
 800199e:	d004      	beq.n	80019aa <FatfsTask+0x276>
				printf("f_read is err:%d\r\n",ret);
 80019a0:	f8d7 1744 	ldr.w	r1, [r7, #1860]	; 0x744
 80019a4:	482a      	ldr	r0, [pc, #168]	; (8001a50 <FatfsTask+0x31c>)
 80019a6:	f01d fc3f 	bl	801f228 <printf>
		readbuff[16] = 0;
 80019aa:	2300      	movs	r3, #0
 80019ac:	f887 36b8 	strb.w	r3, [r7, #1720]	; 0x6b8
		printf("%s\r\n",readbuff);
 80019b0:	f507 63d5 	add.w	r3, r7, #1704	; 0x6a8
 80019b4:	4619      	mov	r1, r3
 80019b6:	4827      	ldr	r0, [pc, #156]	; (8001a54 <FatfsTask+0x320>)
 80019b8:	f01d fc36 	bl	801f228 <printf>
		f_close (&SDFile1);
 80019bc:	f507 638b 	add.w	r3, r7, #1112	; 0x458
 80019c0:	4618      	mov	r0, r3
 80019c2:	f00c fa85 	bl	800ded0 <f_close>
		f_close (&SDFile2);
 80019c6:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80019ca:	4618      	mov	r0, r3
 80019cc:	f00c fa80 	bl	800ded0 <f_close>
		f_mount(NULL, SDPath, 1);
 80019d0:	2201      	movs	r2, #1
 80019d2:	4908      	ldr	r1, [pc, #32]	; (80019f4 <FatfsTask+0x2c0>)
 80019d4:	2000      	movs	r0, #0
 80019d6:	f00b fbbd 	bl	800d154 <f_mount>
		goto loop;
 80019da:	e004      	b.n	80019e6 <FatfsTask+0x2b2>
	f_open_err:
		f_mount(NULL, SDPath, 1);
 80019dc:	2201      	movs	r2, #1
 80019de:	4905      	ldr	r1, [pc, #20]	; (80019f4 <FatfsTask+0x2c0>)
 80019e0:	2000      	movs	r0, #0
 80019e2:	f00b fbb7 	bl	800d154 <f_mount>
		loop:
	while(1){
		osDelay(1000);
 80019e6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80019ea:	f00d f9a0 	bl	800ed2e <osDelay>
 80019ee:	e7fa      	b.n	80019e6 <FatfsTask+0x2b2>
 80019f0:	08025254 	.word	0x08025254
 80019f4:	20000d5c 	.word	0x20000d5c
 80019f8:	20000d60 	.word	0x20000d60
 80019fc:	08025284 	.word	0x08025284
 8001a00:	08025298 	.word	0x08025298
 8001a04:	080252ac 	.word	0x080252ac
 8001a08:	20000b7c 	.word	0x20000b7c
 8001a0c:	080252bc 	.word	0x080252bc
 8001a10:	080252d8 	.word	0x080252d8
 8001a14:	080252fc 	.word	0x080252fc
 8001a18:	08025314 	.word	0x08025314
 8001a1c:	0802532c 	.word	0x0802532c
 8001a20:	40900000 	.word	0x40900000
 8001a24:	08025344 	.word	0x08025344
 8001a28:	08025360 	.word	0x08025360
 8001a2c:	08025378 	.word	0x08025378
 8001a30:	08025390 	.word	0x08025390
 8001a34:	080253a8 	.word	0x080253a8
 8001a38:	080253c0 	.word	0x080253c0
 8001a3c:	080253d8 	.word	0x080253d8
 8001a40:	080253e4 	.word	0x080253e4
 8001a44:	080253f8 	.word	0x080253f8
 8001a48:	0802540c 	.word	0x0802540c
 8001a4c:	08025424 	.word	0x08025424
 8001a50:	08025430 	.word	0x08025430
 8001a54:	08025444 	.word	0x08025444

08001a58 <LcdTask>:
	};
}


void LcdTask(void *argument){
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af02      	add	r7, sp, #8
 8001a5e:	6078      	str	r0, [r7, #4]

	while(1){
		draw_xy_wh_c(0, 0, 1024, 600, 0);
 8001a60:	2300      	movs	r3, #0
 8001a62:	9300      	str	r3, [sp, #0]
 8001a64:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001a68:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	2000      	movs	r0, #0
 8001a70:	f7ff fdd2 	bl	8001618 <draw_xy_wh_c>
		draw_xy_wh_c(255, 149, 512, 300, 0xFF0000);
 8001a74:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
 8001a78:	9300      	str	r3, [sp, #0]
 8001a7a:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001a7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a82:	2195      	movs	r1, #149	; 0x95
 8001a84:	20ff      	movs	r0, #255	; 0xff
 8001a86:	f7ff fdc7 	bl	8001618 <draw_xy_wh_c>
		osDelay(1000);
 8001a8a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a8e:	f00d f94e 	bl	800ed2e <osDelay>
		draw_xy_wh_c(255, 149, 512, 300, 0x00FF00);
 8001a92:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001a9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001aa0:	2195      	movs	r1, #149	; 0x95
 8001aa2:	20ff      	movs	r0, #255	; 0xff
 8001aa4:	f7ff fdb8 	bl	8001618 <draw_xy_wh_c>
		osDelay(1000);
 8001aa8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001aac:	f00d f93f 	bl	800ed2e <osDelay>
		draw_xy_wh_c(255, 149, 512, 300, 0x0000FF);
 8001ab0:	23ff      	movs	r3, #255	; 0xff
 8001ab2:	9300      	str	r3, [sp, #0]
 8001ab4:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001ab8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001abc:	2195      	movs	r1, #149	; 0x95
 8001abe:	20ff      	movs	r0, #255	; 0xff
 8001ac0:	f7ff fdaa 	bl	8001618 <draw_xy_wh_c>
		osDelay(1000);
 8001ac4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ac8:	f00d f931 	bl	800ed2e <osDelay>
		draw_xy_wh_c(255, 149, 512, 300, 0xFFFFFF);
 8001acc:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8001ad0:	9300      	str	r3, [sp, #0]
 8001ad2:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001ad6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ada:	2195      	movs	r1, #149	; 0x95
 8001adc:	20ff      	movs	r0, #255	; 0xff
 8001ade:	f7ff fd9b 	bl	8001618 <draw_xy_wh_c>
		osDelay(1000);
 8001ae2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ae6:	f00d f922 	bl	800ed2e <osDelay>
		draw_xy_wh_c(0, 0, 1024, 600, 0);
 8001aea:	2300      	movs	r3, #0
 8001aec:	9300      	str	r3, [sp, #0]
 8001aee:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001af2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001af6:	2100      	movs	r1, #0
 8001af8:	2000      	movs	r0, #0
 8001afa:	f7ff fd8d 	bl	8001618 <draw_xy_wh_c>
		draw_xy_wh_img(411, 199, 200, 200, _1_IMAGE);
 8001afe:	4b07      	ldr	r3, [pc, #28]	; (8001b1c <LcdTask+0xc4>)
 8001b00:	9300      	str	r3, [sp, #0]
 8001b02:	23c8      	movs	r3, #200	; 0xc8
 8001b04:	22c8      	movs	r2, #200	; 0xc8
 8001b06:	21c7      	movs	r1, #199	; 0xc7
 8001b08:	f240 109b 	movw	r0, #411	; 0x19b
 8001b0c:	f7ff fda9 	bl	8001662 <draw_xy_wh_img>
		osDelay(1000);
 8001b10:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b14:	f00d f90b 	bl	800ed2e <osDelay>
		draw_xy_wh_c(0, 0, 1024, 600, 0);
 8001b18:	e7a2      	b.n	8001a60 <LcdTask+0x8>
 8001b1a:	bf00      	nop
 8001b1c:	08028414 	.word	0x08028414

08001b20 <InfoTask>:
	}
}

void InfoTask(void *argument){
 8001b20:	b580      	push	{r7, lr}
 8001b22:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b2c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b30:	6018      	str	r0, [r3, #0]
	float temp = 0.;
 8001b32:	f04f 0300 	mov.w	r3, #0
 8001b36:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
	char buff[500];
	osDelay(1000);
 8001b3a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b3e:	f00d f8f6 	bl	800ed2e <osDelay>
	while(1){
		temp = get_cpu_temp();
 8001b42:	f7ff fa89 	bl	8001058 <get_cpu_temp>
 8001b46:	ed87 0a7f 	vstr	s0, [r7, #508]	; 0x1fc
		printf("\r\n*******************Sys Info*******************\r\n");
 8001b4a:	4818      	ldr	r0, [pc, #96]	; (8001bac <InfoTask+0x8c>)
 8001b4c:	f01d fbc4 	bl	801f2d8 <puts>
		printf("CPU Temp: %.2f'C\r\n", temp); // @suppress("Float formatting support")
 8001b50:	f8d7 01fc 	ldr.w	r0, [r7, #508]	; 0x1fc
 8001b54:	f7fe fd08 	bl	8000568 <__aeabi_f2d>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	4814      	ldr	r0, [pc, #80]	; (8001bb0 <InfoTask+0x90>)
 8001b5e:	f01d fb63 	bl	801f228 <printf>
		vTaskList(buff);
 8001b62:	f107 0308 	add.w	r3, r7, #8
 8001b66:	4618      	mov	r0, r3
 8001b68:	f00f fff0 	bl	8011b4c <vTaskList>
		printf("TaskName\tSta\tPrior\tFStack\tID\r\n");
 8001b6c:	4811      	ldr	r0, [pc, #68]	; (8001bb4 <InfoTask+0x94>)
 8001b6e:	f01d fbb3 	bl	801f2d8 <puts>
		printf("%s\r\n", buff);
 8001b72:	f107 0308 	add.w	r3, r7, #8
 8001b76:	4619      	mov	r1, r3
 8001b78:	480f      	ldr	r0, [pc, #60]	; (8001bb8 <InfoTask+0x98>)
 8001b7a:	f01d fb55 	bl	801f228 <printf>
		vTaskGetRunTimeStats(buff);
 8001b7e:	f107 0308 	add.w	r3, r7, #8
 8001b82:	4618      	mov	r0, r3
 8001b84:	f010 f878 	bl	8011c78 <vTaskGetRunTimeStats>
		printf("TaskName\tRunTime\t\tCPUload\r\n");
 8001b88:	480c      	ldr	r0, [pc, #48]	; (8001bbc <InfoTask+0x9c>)
 8001b8a:	f01d fba5 	bl	801f2d8 <puts>
		printf("%s\r\n", buff);
 8001b8e:	f107 0308 	add.w	r3, r7, #8
 8001b92:	4619      	mov	r1, r3
 8001b94:	4808      	ldr	r0, [pc, #32]	; (8001bb8 <InfoTask+0x98>)
 8001b96:	f01d fb47 	bl	801f228 <printf>
		printf("*******************End Info*******************\r\n");
 8001b9a:	4809      	ldr	r0, [pc, #36]	; (8001bc0 <InfoTask+0xa0>)
 8001b9c:	f01d fb9c 	bl	801f2d8 <puts>
		osDelay(2000);
 8001ba0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001ba4:	f00d f8c3 	bl	800ed2e <osDelay>
		temp = get_cpu_temp();
 8001ba8:	e7cb      	b.n	8001b42 <InfoTask+0x22>
 8001baa:	bf00      	nop
 8001bac:	0802544c 	.word	0x0802544c
 8001bb0:	08025480 	.word	0x08025480
 8001bb4:	08025494 	.word	0x08025494
 8001bb8:	08025444 	.word	0x08025444
 8001bbc:	080254b4 	.word	0x080254b4
 8001bc0:	080254d0 	.word	0x080254d0

08001bc4 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b08e      	sub	sp, #56	; 0x38
 8001bc8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bce:	2200      	movs	r2, #0
 8001bd0:	601a      	str	r2, [r3, #0]
 8001bd2:	605a      	str	r2, [r3, #4]
 8001bd4:	609a      	str	r2, [r3, #8]
 8001bd6:	60da      	str	r2, [r3, #12]
 8001bd8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	623b      	str	r3, [r7, #32]
 8001bde:	4b9a      	ldr	r3, [pc, #616]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be2:	4a99      	ldr	r2, [pc, #612]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001be4:	f043 0310 	orr.w	r3, r3, #16
 8001be8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bea:	4b97      	ldr	r3, [pc, #604]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bee:	f003 0310 	and.w	r3, r3, #16
 8001bf2:	623b      	str	r3, [r7, #32]
 8001bf4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	61fb      	str	r3, [r7, #28]
 8001bfa:	4b93      	ldr	r3, [pc, #588]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfe:	4a92      	ldr	r2, [pc, #584]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001c00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c04:	6313      	str	r3, [r2, #48]	; 0x30
 8001c06:	4b90      	ldr	r3, [pc, #576]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c0e:	61fb      	str	r3, [r7, #28]
 8001c10:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c12:	2300      	movs	r3, #0
 8001c14:	61bb      	str	r3, [r7, #24]
 8001c16:	4b8c      	ldr	r3, [pc, #560]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1a:	4a8b      	ldr	r2, [pc, #556]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001c1c:	f043 0304 	orr.w	r3, r3, #4
 8001c20:	6313      	str	r3, [r2, #48]	; 0x30
 8001c22:	4b89      	ldr	r3, [pc, #548]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c26:	f003 0304 	and.w	r3, r3, #4
 8001c2a:	61bb      	str	r3, [r7, #24]
 8001c2c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c2e:	2300      	movs	r3, #0
 8001c30:	617b      	str	r3, [r7, #20]
 8001c32:	4b85      	ldr	r3, [pc, #532]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c36:	4a84      	ldr	r2, [pc, #528]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001c38:	f043 0320 	orr.w	r3, r3, #32
 8001c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c3e:	4b82      	ldr	r3, [pc, #520]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c42:	f003 0320 	and.w	r3, r3, #32
 8001c46:	617b      	str	r3, [r7, #20]
 8001c48:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	613b      	str	r3, [r7, #16]
 8001c4e:	4b7e      	ldr	r3, [pc, #504]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c52:	4a7d      	ldr	r2, [pc, #500]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001c54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c58:	6313      	str	r3, [r2, #48]	; 0x30
 8001c5a:	4b7b      	ldr	r3, [pc, #492]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c62:	613b      	str	r3, [r7, #16]
 8001c64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c66:	2300      	movs	r3, #0
 8001c68:	60fb      	str	r3, [r7, #12]
 8001c6a:	4b77      	ldr	r3, [pc, #476]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6e:	4a76      	ldr	r2, [pc, #472]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001c70:	f043 0301 	orr.w	r3, r3, #1
 8001c74:	6313      	str	r3, [r2, #48]	; 0x30
 8001c76:	4b74      	ldr	r3, [pc, #464]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	60fb      	str	r3, [r7, #12]
 8001c80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	60bb      	str	r3, [r7, #8]
 8001c86:	4b70      	ldr	r3, [pc, #448]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8a:	4a6f      	ldr	r2, [pc, #444]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001c8c:	f043 0302 	orr.w	r3, r3, #2
 8001c90:	6313      	str	r3, [r2, #48]	; 0x30
 8001c92:	4b6d      	ldr	r3, [pc, #436]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c96:	f003 0302 	and.w	r3, r3, #2
 8001c9a:	60bb      	str	r3, [r7, #8]
 8001c9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	607b      	str	r3, [r7, #4]
 8001ca2:	4b69      	ldr	r3, [pc, #420]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca6:	4a68      	ldr	r2, [pc, #416]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001ca8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001cac:	6313      	str	r3, [r2, #48]	; 0x30
 8001cae:	4b66      	ldr	r3, [pc, #408]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cb6:	607b      	str	r3, [r7, #4]
 8001cb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cba:	2300      	movs	r3, #0
 8001cbc:	603b      	str	r3, [r7, #0]
 8001cbe:	4b62      	ldr	r3, [pc, #392]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc2:	4a61      	ldr	r2, [pc, #388]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001cc4:	f043 0308 	orr.w	r3, r3, #8
 8001cc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cca:	4b5f      	ldr	r3, [pc, #380]	; (8001e48 <MX_GPIO_Init+0x284>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cce:	f003 0308 	and.w	r3, r3, #8
 8001cd2:	603b      	str	r3, [r7, #0]
 8001cd4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_SET);
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8001cdc:	485b      	ldr	r0, [pc, #364]	; (8001e4c <MX_GPIO_Init+0x288>)
 8001cde:	f003 fe73 	bl	80059c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	2180      	movs	r1, #128	; 0x80
 8001ce6:	485a      	ldr	r0, [pc, #360]	; (8001e50 <MX_GPIO_Init+0x28c>)
 8001ce8:	f003 fe6e 	bl	80059c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001cec:	230c      	movs	r3, #12
 8001cee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cf8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4855      	ldr	r0, [pc, #340]	; (8001e54 <MX_GPIO_Init+0x290>)
 8001d00:	f003 fcb6 	bl	8005670 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI8 PI11 PI1 PI3
                           PI5 PI6 PI7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_1|GPIO_PIN_3
 8001d04:	f640 13ea 	movw	r3, #2538	; 0x9ea
 8001d08:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001d12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d16:	4619      	mov	r1, r3
 8001d18:	484f      	ldr	r0, [pc, #316]	; (8001e58 <MX_GPIO_Init+0x294>)
 8001d1a:	f003 fca9 	bl	8005670 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001d1e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d24:	2300      	movs	r3, #0
 8001d26:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d30:	4619      	mov	r1, r3
 8001d32:	484a      	ldr	r0, [pc, #296]	; (8001e5c <MX_GPIO_Init+0x298>)
 8001d34:	f003 fc9c 	bl	8005670 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF7 PF8 PF9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001d38:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001d3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d42:	2300      	movs	r3, #0
 8001d44:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4844      	ldr	r0, [pc, #272]	; (8001e60 <MX_GPIO_Init+0x29c>)
 8001d4e:	f003 fc8f 	bl	8005670 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC3 PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6;
 8001d52:	234c      	movs	r3, #76	; 0x4c
 8001d54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d56:	2303      	movs	r3, #3
 8001d58:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d62:	4619      	mov	r1, r3
 8001d64:	483d      	ldr	r0, [pc, #244]	; (8001e5c <MX_GPIO_Init+0x298>)
 8001d66:	f003 fc83 	bl	8005670 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d72:	2300      	movs	r3, #0
 8001d74:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	4839      	ldr	r0, [pc, #228]	; (8001e64 <MX_GPIO_Init+0x2a0>)
 8001d7e:	f003 fc77 	bl	8005670 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH4 PH5 PH9 PH13
                           PH15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9|GPIO_PIN_13
 8001d82:	f24a 2330 	movw	r3, #41520	; 0xa230
 8001d86:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001d90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d94:	4619      	mov	r1, r3
 8001d96:	482d      	ldr	r0, [pc, #180]	; (8001e4c <MX_GPIO_Init+0x288>)
 8001d98:	f003 fc6a 	bl	8005670 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA8 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
 8001d9c:	f248 1330 	movw	r3, #33072	; 0x8130
 8001da0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001da2:	2303      	movs	r3, #3
 8001da4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da6:	2300      	movs	r3, #0
 8001da8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001daa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dae:	4619      	mov	r1, r3
 8001db0:	482c      	ldr	r0, [pc, #176]	; (8001e64 <MX_GPIO_Init+0x2a0>)
 8001db2:	f003 fc5d 	bl	8005670 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB12 PB13 PB14
                           PB15 PB3 PB4 PB5
                           PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 8001db6:	f24f 03fc 	movw	r3, #61692	; 0xf0fc
 8001dba:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dc4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4827      	ldr	r0, [pc, #156]	; (8001e68 <MX_GPIO_Init+0x2a4>)
 8001dcc:	f003 fc50 	bl	8005670 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH10 PH11 PH12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001dd0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001dd4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dde:	2300      	movs	r3, #0
 8001de0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001de2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001de6:	4619      	mov	r1, r3
 8001de8:	4818      	ldr	r0, [pc, #96]	; (8001e4c <MX_GPIO_Init+0x288>)
 8001dea:	f003 fc41 	bl	8005670 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD11 PD12 PD13 PD3
                           PD4 PD5 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_3
 8001dee:	f643 0338 	movw	r3, #14392	; 0x3838
 8001df2:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001df4:	2303      	movs	r3, #3
 8001df6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e00:	4619      	mov	r1, r3
 8001e02:	4813      	ldr	r0, [pc, #76]	; (8001e50 <MX_GPIO_Init+0x28c>)
 8001e04:	f003 fc34 	bl	8005670 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG2 PG3 PG9 PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_9|GPIO_PIN_10;
 8001e08:	f240 630c 	movw	r3, #1548	; 0x60c
 8001e0c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e12:	2300      	movs	r3, #0
 8001e14:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	4813      	ldr	r0, [pc, #76]	; (8001e6c <MX_GPIO_Init+0x2a8>)
 8001e1e:	f003 fc27 	bl	8005670 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001e22:	2380      	movs	r3, #128	; 0x80
 8001e24:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e26:	2301      	movs	r3, #1
 8001e28:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e36:	4619      	mov	r1, r3
 8001e38:	4805      	ldr	r0, [pc, #20]	; (8001e50 <MX_GPIO_Init+0x28c>)
 8001e3a:	f003 fc19 	bl	8005670 <HAL_GPIO_Init>

}
 8001e3e:	bf00      	nop
 8001e40:	3738      	adds	r7, #56	; 0x38
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	40023800 	.word	0x40023800
 8001e4c:	40021c00 	.word	0x40021c00
 8001e50:	40020c00 	.word	0x40020c00
 8001e54:	40021000 	.word	0x40021000
 8001e58:	40022000 	.word	0x40022000
 8001e5c:	40020800 	.word	0x40020800
 8001e60:	40021400 	.word	0x40021400
 8001e64:	40020000 	.word	0x40020000
 8001e68:	40020400 	.word	0x40020400
 8001e6c:	40021800 	.word	0x40021800

08001e70 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b08e      	sub	sp, #56	; 0x38
 8001e74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001e76:	1d3b      	adds	r3, r7, #4
 8001e78:	2234      	movs	r2, #52	; 0x34
 8001e7a:	2100      	movs	r1, #0
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f01d f9cb 	bl	801f218 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001e82:	4b3a      	ldr	r3, [pc, #232]	; (8001f6c <MX_LTDC_Init+0xfc>)
 8001e84:	4a3a      	ldr	r2, [pc, #232]	; (8001f70 <MX_LTDC_Init+0x100>)
 8001e86:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001e88:	4b38      	ldr	r3, [pc, #224]	; (8001f6c <MX_LTDC_Init+0xfc>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001e8e:	4b37      	ldr	r3, [pc, #220]	; (8001f6c <MX_LTDC_Init+0xfc>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001e94:	4b35      	ldr	r3, [pc, #212]	; (8001f6c <MX_LTDC_Init+0xfc>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001e9a:	4b34      	ldr	r3, [pc, #208]	; (8001f6c <MX_LTDC_Init+0xfc>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 19;
 8001ea0:	4b32      	ldr	r3, [pc, #200]	; (8001f6c <MX_LTDC_Init+0xfc>)
 8001ea2:	2213      	movs	r2, #19
 8001ea4:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 2;
 8001ea6:	4b31      	ldr	r3, [pc, #196]	; (8001f6c <MX_LTDC_Init+0xfc>)
 8001ea8:	2202      	movs	r2, #2
 8001eaa:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 159;
 8001eac:	4b2f      	ldr	r3, [pc, #188]	; (8001f6c <MX_LTDC_Init+0xfc>)
 8001eae:	229f      	movs	r2, #159	; 0x9f
 8001eb0:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 22;
 8001eb2:	4b2e      	ldr	r3, [pc, #184]	; (8001f6c <MX_LTDC_Init+0xfc>)
 8001eb4:	2216      	movs	r2, #22
 8001eb6:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 1183;
 8001eb8:	4b2c      	ldr	r3, [pc, #176]	; (8001f6c <MX_LTDC_Init+0xfc>)
 8001eba:	f240 429f 	movw	r2, #1183	; 0x49f
 8001ebe:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 622;
 8001ec0:	4b2a      	ldr	r3, [pc, #168]	; (8001f6c <MX_LTDC_Init+0xfc>)
 8001ec2:	f240 226e 	movw	r2, #622	; 0x26e
 8001ec6:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 1343;
 8001ec8:	4b28      	ldr	r3, [pc, #160]	; (8001f6c <MX_LTDC_Init+0xfc>)
 8001eca:	f240 523f 	movw	r2, #1343	; 0x53f
 8001ece:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 634;
 8001ed0:	4b26      	ldr	r3, [pc, #152]	; (8001f6c <MX_LTDC_Init+0xfc>)
 8001ed2:	f240 227a 	movw	r2, #634	; 0x27a
 8001ed6:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001ed8:	4b24      	ldr	r3, [pc, #144]	; (8001f6c <MX_LTDC_Init+0xfc>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001ee0:	4b22      	ldr	r3, [pc, #136]	; (8001f6c <MX_LTDC_Init+0xfc>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001ee8:	4b20      	ldr	r3, [pc, #128]	; (8001f6c <MX_LTDC_Init+0xfc>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001ef0:	481e      	ldr	r0, [pc, #120]	; (8001f6c <MX_LTDC_Init+0xfc>)
 8001ef2:	f003 fd9d 	bl	8005a30 <HAL_LTDC_Init>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8001efc:	f000 fa48 	bl	8002390 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001f00:	2300      	movs	r3, #0
 8001f02:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 1024;
 8001f04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f08:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 600;
 8001f0e:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001f12:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB888;
 8001f14:	2301      	movs	r3, #1
 8001f16:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8001f18:	23ff      	movs	r3, #255	; 0xff
 8001f1a:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001f20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f24:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001f26:	2305      	movs	r3, #5
 8001f28:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 8001f2a:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 8001f2e:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 1024;
 8001f30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f34:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 600;
 8001f36:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001f3a:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 8001f42:	2300      	movs	r3, #0
 8001f44:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001f4e:	1d3b      	adds	r3, r7, #4
 8001f50:	2200      	movs	r2, #0
 8001f52:	4619      	mov	r1, r3
 8001f54:	4805      	ldr	r0, [pc, #20]	; (8001f6c <MX_LTDC_Init+0xfc>)
 8001f56:	f003 fe3b 	bl	8005bd0 <HAL_LTDC_ConfigLayer>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8001f60:	f000 fa16 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001f64:	bf00      	nop
 8001f66:	3738      	adds	r7, #56	; 0x38
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	20000ac4 	.word	0x20000ac4
 8001f70:	40016800 	.word	0x40016800

08001f74 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b09e      	sub	sp, #120	; 0x78
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f7c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001f80:	2200      	movs	r2, #0
 8001f82:	601a      	str	r2, [r3, #0]
 8001f84:	605a      	str	r2, [r3, #4]
 8001f86:	609a      	str	r2, [r3, #8]
 8001f88:	60da      	str	r2, [r3, #12]
 8001f8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f8c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001f90:	2230      	movs	r2, #48	; 0x30
 8001f92:	2100      	movs	r1, #0
 8001f94:	4618      	mov	r0, r3
 8001f96:	f01d f93f 	bl	801f218 <memset>
  if(ltdcHandle->Instance==LTDC)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4aa6      	ldr	r2, [pc, #664]	; (8002238 <HAL_LTDC_MspInit+0x2c4>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	f040 8144 	bne.w	800222e <HAL_LTDC_MspInit+0x2ba>
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001fa6:	2308      	movs	r3, #8
 8001fa8:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 60;
 8001faa:	233c      	movs	r3, #60	; 0x3c
 8001fac:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8001fae:	2302      	movs	r3, #2
 8001fb0:	64fb      	str	r3, [r7, #76]	; 0x4c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fb6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f004 fc86 	bl	80068cc <HAL_RCCEx_PeriphCLKConfig>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 8001fc6:	f000 f9e3 	bl	8002390 <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	633b      	str	r3, [r7, #48]	; 0x30
 8001fce:	4b9b      	ldr	r3, [pc, #620]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 8001fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fd2:	4a9a      	ldr	r2, [pc, #616]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 8001fd4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001fd8:	6453      	str	r3, [r2, #68]	; 0x44
 8001fda:	4b98      	ldr	r3, [pc, #608]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 8001fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fde:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001fe2:	633b      	str	r3, [r7, #48]	; 0x30
 8001fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001fea:	4b94      	ldr	r3, [pc, #592]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fee:	4a93      	ldr	r2, [pc, #588]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 8001ff0:	f043 0310 	orr.w	r3, r3, #16
 8001ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ff6:	4b91      	ldr	r3, [pc, #580]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffa:	f003 0310 	and.w	r3, r3, #16
 8001ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002000:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002002:	2300      	movs	r3, #0
 8002004:	62bb      	str	r3, [r7, #40]	; 0x28
 8002006:	4b8d      	ldr	r3, [pc, #564]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 8002008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200a:	4a8c      	ldr	r2, [pc, #560]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 800200c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002010:	6313      	str	r3, [r2, #48]	; 0x30
 8002012:	4b8a      	ldr	r3, [pc, #552]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 8002014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002016:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800201a:	62bb      	str	r3, [r7, #40]	; 0x28
 800201c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800201e:	2300      	movs	r3, #0
 8002020:	627b      	str	r3, [r7, #36]	; 0x24
 8002022:	4b86      	ldr	r3, [pc, #536]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002026:	4a85      	ldr	r2, [pc, #532]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 8002028:	f043 0320 	orr.w	r3, r3, #32
 800202c:	6313      	str	r3, [r2, #48]	; 0x30
 800202e:	4b83      	ldr	r3, [pc, #524]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002032:	f003 0320 	and.w	r3, r3, #32
 8002036:	627b      	str	r3, [r7, #36]	; 0x24
 8002038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800203a:	2300      	movs	r3, #0
 800203c:	623b      	str	r3, [r7, #32]
 800203e:	4b7f      	ldr	r3, [pc, #508]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 8002040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002042:	4a7e      	ldr	r2, [pc, #504]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 8002044:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002048:	6313      	str	r3, [r2, #48]	; 0x30
 800204a:	4b7c      	ldr	r3, [pc, #496]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 800204c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002052:	623b      	str	r3, [r7, #32]
 8002054:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002056:	2300      	movs	r3, #0
 8002058:	61fb      	str	r3, [r7, #28]
 800205a:	4b78      	ldr	r3, [pc, #480]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205e:	4a77      	ldr	r2, [pc, #476]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 8002060:	f043 0301 	orr.w	r3, r3, #1
 8002064:	6313      	str	r3, [r2, #48]	; 0x30
 8002066:	4b75      	ldr	r3, [pc, #468]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206a:	f003 0301 	and.w	r3, r3, #1
 800206e:	61fb      	str	r3, [r7, #28]
 8002070:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002072:	2300      	movs	r3, #0
 8002074:	61bb      	str	r3, [r7, #24]
 8002076:	4b71      	ldr	r3, [pc, #452]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207a:	4a70      	ldr	r2, [pc, #448]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 800207c:	f043 0302 	orr.w	r3, r3, #2
 8002080:	6313      	str	r3, [r2, #48]	; 0x30
 8002082:	4b6e      	ldr	r3, [pc, #440]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002086:	f003 0302 	and.w	r3, r3, #2
 800208a:	61bb      	str	r3, [r7, #24]
 800208c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	617b      	str	r3, [r7, #20]
 8002092:	4b6a      	ldr	r3, [pc, #424]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002096:	4a69      	ldr	r2, [pc, #420]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 8002098:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800209c:	6313      	str	r3, [r2, #48]	; 0x30
 800209e:	4b67      	ldr	r3, [pc, #412]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020a6:	617b      	str	r3, [r7, #20]
 80020a8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	613b      	str	r3, [r7, #16]
 80020ae:	4b63      	ldr	r3, [pc, #396]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b2:	4a62      	ldr	r2, [pc, #392]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 80020b4:	f043 0304 	orr.w	r3, r3, #4
 80020b8:	6313      	str	r3, [r2, #48]	; 0x30
 80020ba:	4b60      	ldr	r3, [pc, #384]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020be:	f003 0304 	and.w	r3, r3, #4
 80020c2:	613b      	str	r3, [r7, #16]
 80020c4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	60fb      	str	r3, [r7, #12]
 80020ca:	4b5c      	ldr	r3, [pc, #368]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ce:	4a5b      	ldr	r2, [pc, #364]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 80020d0:	f043 0308 	orr.w	r3, r3, #8
 80020d4:	6313      	str	r3, [r2, #48]	; 0x30
 80020d6:	4b59      	ldr	r3, [pc, #356]	; (800223c <HAL_LTDC_MspInit+0x2c8>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020da:	f003 0308 	and.w	r3, r3, #8
 80020de:	60fb      	str	r3, [r7, #12]
 80020e0:	68fb      	ldr	r3, [r7, #12]
    PG12     ------> LTDC_B1
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    PI4     ------> LTDC_B4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80020e2:	2370      	movs	r3, #112	; 0x70
 80020e4:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e6:	2302      	movs	r3, #2
 80020e8:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ea:	2300      	movs	r3, #0
 80020ec:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ee:	2303      	movs	r3, #3
 80020f0:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80020f2:	230e      	movs	r3, #14
 80020f4:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020f6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80020fa:	4619      	mov	r1, r3
 80020fc:	4850      	ldr	r0, [pc, #320]	; (8002240 <HAL_LTDC_MspInit+0x2cc>)
 80020fe:	f003 fab7 	bl	8005670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_0|GPIO_PIN_2
 8002102:	f240 6315 	movw	r3, #1557	; 0x615
 8002106:	667b      	str	r3, [r7, #100]	; 0x64
                          |GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002108:	2302      	movs	r3, #2
 800210a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210c:	2300      	movs	r3, #0
 800210e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002110:	2303      	movs	r3, #3
 8002112:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002114:	230e      	movs	r3, #14
 8002116:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002118:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800211c:	4619      	mov	r1, r3
 800211e:	4849      	ldr	r0, [pc, #292]	; (8002244 <HAL_LTDC_MspInit+0x2d0>)
 8002120:	f003 faa6 	bl	8005670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002124:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002128:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800212a:	2302      	movs	r3, #2
 800212c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212e:	2300      	movs	r3, #0
 8002130:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002132:	2303      	movs	r3, #3
 8002134:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002136:	230e      	movs	r3, #14
 8002138:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800213a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800213e:	4619      	mov	r1, r3
 8002140:	4841      	ldr	r0, [pc, #260]	; (8002248 <HAL_LTDC_MspInit+0x2d4>)
 8002142:	f003 fa95 	bl	8005670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_14;
 8002146:	f244 130c 	movw	r3, #16652	; 0x410c
 800214a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800214c:	2302      	movs	r3, #2
 800214e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002150:	2300      	movs	r3, #0
 8002152:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002154:	2303      	movs	r3, #3
 8002156:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002158:	230e      	movs	r3, #14
 800215a:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800215c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002160:	4619      	mov	r1, r3
 8002162:	483a      	ldr	r0, [pc, #232]	; (800224c <HAL_LTDC_MspInit+0x2d8>)
 8002164:	f003 fa84 	bl	8005670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_11|GPIO_PIN_12;
 8002168:	f641 0348 	movw	r3, #6216	; 0x1848
 800216c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216e:	2302      	movs	r3, #2
 8002170:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002172:	2300      	movs	r3, #0
 8002174:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002176:	2303      	movs	r3, #3
 8002178:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800217a:	230e      	movs	r3, #14
 800217c:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800217e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002182:	4619      	mov	r1, r3
 8002184:	4832      	ldr	r0, [pc, #200]	; (8002250 <HAL_LTDC_MspInit+0x2dc>)
 8002186:	f003 fa73 	bl	8005670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800218a:	2303      	movs	r3, #3
 800218c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218e:	2302      	movs	r3, #2
 8002190:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002192:	2300      	movs	r3, #0
 8002194:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002196:	2303      	movs	r3, #3
 8002198:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800219a:	2309      	movs	r3, #9
 800219c:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800219e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80021a2:	4619      	mov	r1, r3
 80021a4:	482b      	ldr	r0, [pc, #172]	; (8002254 <HAL_LTDC_MspInit+0x2e0>)
 80021a6:	f003 fa63 	bl	8005670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_8|GPIO_PIN_9;
 80021aa:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80021ae:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b0:	2302      	movs	r3, #2
 80021b2:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b4:	2300      	movs	r3, #0
 80021b6:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021b8:	2303      	movs	r3, #3
 80021ba:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021bc:	230e      	movs	r3, #14
 80021be:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021c0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80021c4:	4619      	mov	r1, r3
 80021c6:	4823      	ldr	r0, [pc, #140]	; (8002254 <HAL_LTDC_MspInit+0x2e0>)
 80021c8:	f003 fa52 	bl	8005670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_11|GPIO_PIN_12;
 80021cc:	f44f 53c6 	mov.w	r3, #6336	; 0x18c0
 80021d0:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d2:	2302      	movs	r3, #2
 80021d4:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d6:	2300      	movs	r3, #0
 80021d8:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021da:	2303      	movs	r3, #3
 80021dc:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021de:	230e      	movs	r3, #14
 80021e0:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80021e2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80021e6:	4619      	mov	r1, r3
 80021e8:	481b      	ldr	r0, [pc, #108]	; (8002258 <HAL_LTDC_MspInit+0x2e4>)
 80021ea:	f003 fa41 	bl	8005670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80021ee:	2380      	movs	r3, #128	; 0x80
 80021f0:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f2:	2302      	movs	r3, #2
 80021f4:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f6:	2300      	movs	r3, #0
 80021f8:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021fa:	2303      	movs	r3, #3
 80021fc:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021fe:	230e      	movs	r3, #14
 8002200:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002202:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002206:	4619      	mov	r1, r3
 8002208:	4814      	ldr	r0, [pc, #80]	; (800225c <HAL_LTDC_MspInit+0x2e8>)
 800220a:	f003 fa31 	bl	8005670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800220e:	2340      	movs	r3, #64	; 0x40
 8002210:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002212:	2302      	movs	r3, #2
 8002214:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002216:	2300      	movs	r3, #0
 8002218:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800221a:	2303      	movs	r3, #3
 800221c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800221e:	230e      	movs	r3, #14
 8002220:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002222:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002226:	4619      	mov	r1, r3
 8002228:	480d      	ldr	r0, [pc, #52]	; (8002260 <HAL_LTDC_MspInit+0x2ec>)
 800222a:	f003 fa21 	bl	8005670 <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 800222e:	bf00      	nop
 8002230:	3778      	adds	r7, #120	; 0x78
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	40016800 	.word	0x40016800
 800223c:	40023800 	.word	0x40023800
 8002240:	40021000 	.word	0x40021000
 8002244:	40022000 	.word	0x40022000
 8002248:	40021400 	.word	0x40021400
 800224c:	40021c00 	.word	0x40021c00
 8002250:	40020000 	.word	0x40020000
 8002254:	40020400 	.word	0x40020400
 8002258:	40021800 	.word	0x40021800
 800225c:	40020800 	.word	0x40020800
 8002260:	40020c00 	.word	0x40020c00

08002264 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002268:	f000 fc76 	bl	8002b58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800226c:	f000 f820 	bl	80022b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002270:	f7ff fca8 	bl	8001bc4 <MX_GPIO_Init>
  MX_SDIO_SD_Init();
 8002274:	f000 f8c8 	bl	8002408 <MX_SDIO_SD_Init>
  MX_USART1_UART_Init();
 8002278:	f000 fbb8 	bl	80029ec <MX_USART1_UART_Init>
  MX_DMA_Init();
 800227c:	f7fe ff74 	bl	8001168 <MX_DMA_Init>
  MX_FATFS_Init();
 8002280:	f007 feae 	bl	8009fe0 <MX_FATFS_Init>
  MX_CRC_Init();
 8002284:	f7fe ff3a 	bl	80010fc <MX_CRC_Init>
  MX_DMA2D_Init();
 8002288:	f7fe ff96 	bl	80011b8 <MX_DMA2D_Init>
  MX_FMC_Init();
 800228c:	f7ff f878 	bl	8001380 <MX_FMC_Init>
  MX_LTDC_Init();
 8002290:	f7ff fdee 	bl	8001e70 <MX_LTDC_Init>
  MX_RNG_Init();
 8002294:	f000 f882 	bl	800239c <MX_RNG_Init>
  MX_ADC1_Init();
 8002298:	f7fe fe68 	bl	8000f6c <MX_ADC1_Init>
  MX_TIM6_Init();
 800229c:	f000 fb46 	bl	800292c <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80022a0:	f00c fc32 	bl	800eb08 <osKernelInitialize>
  MX_FREERTOS_Init();
 80022a4:	f7ff f96a 	bl	800157c <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80022a8:	f00c fc74 	bl	800eb94 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80022ac:	e7fe      	b.n	80022ac <main+0x48>
	...

080022b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b094      	sub	sp, #80	; 0x50
 80022b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022b6:	f107 0320 	add.w	r3, r7, #32
 80022ba:	2230      	movs	r2, #48	; 0x30
 80022bc:	2100      	movs	r1, #0
 80022be:	4618      	mov	r0, r3
 80022c0:	f01c ffaa 	bl	801f218 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022c4:	f107 030c 	add.w	r3, r7, #12
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
 80022cc:	605a      	str	r2, [r3, #4]
 80022ce:	609a      	str	r2, [r3, #8]
 80022d0:	60da      	str	r2, [r3, #12]
 80022d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80022d4:	2300      	movs	r3, #0
 80022d6:	60bb      	str	r3, [r7, #8]
 80022d8:	4b2b      	ldr	r3, [pc, #172]	; (8002388 <SystemClock_Config+0xd8>)
 80022da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022dc:	4a2a      	ldr	r2, [pc, #168]	; (8002388 <SystemClock_Config+0xd8>)
 80022de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022e2:	6413      	str	r3, [r2, #64]	; 0x40
 80022e4:	4b28      	ldr	r3, [pc, #160]	; (8002388 <SystemClock_Config+0xd8>)
 80022e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ec:	60bb      	str	r3, [r7, #8]
 80022ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80022f0:	2300      	movs	r3, #0
 80022f2:	607b      	str	r3, [r7, #4]
 80022f4:	4b25      	ldr	r3, [pc, #148]	; (800238c <SystemClock_Config+0xdc>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a24      	ldr	r2, [pc, #144]	; (800238c <SystemClock_Config+0xdc>)
 80022fa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80022fe:	6013      	str	r3, [r2, #0]
 8002300:	4b22      	ldr	r3, [pc, #136]	; (800238c <SystemClock_Config+0xdc>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002308:	607b      	str	r3, [r7, #4]
 800230a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800230c:	2301      	movs	r3, #1
 800230e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002310:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002314:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002316:	2302      	movs	r3, #2
 8002318:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800231a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800231e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8002320:	230f      	movs	r3, #15
 8002322:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002324:	23d8      	movs	r3, #216	; 0xd8
 8002326:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002328:	2302      	movs	r3, #2
 800232a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800232c:	2308      	movs	r3, #8
 800232e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002330:	f107 0320 	add.w	r3, r7, #32
 8002334:	4618      	mov	r0, r3
 8002336:	f003 fe71 	bl	800601c <HAL_RCC_OscConfig>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002340:	f000 f826 	bl	8002390 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002344:	f003 fe1a 	bl	8005f7c <HAL_PWREx_EnableOverDrive>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800234e:	f000 f81f 	bl	8002390 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002352:	230f      	movs	r3, #15
 8002354:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002356:	2302      	movs	r3, #2
 8002358:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800235a:	2300      	movs	r3, #0
 800235c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800235e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002362:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002364:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002368:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800236a:	f107 030c 	add.w	r3, r7, #12
 800236e:	2105      	movs	r1, #5
 8002370:	4618      	mov	r0, r3
 8002372:	f004 f8cb 	bl	800650c <HAL_RCC_ClockConfig>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d001      	beq.n	8002380 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 800237c:	f000 f808 	bl	8002390 <Error_Handler>
  }
}
 8002380:	bf00      	nop
 8002382:	3750      	adds	r7, #80	; 0x50
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	40023800 	.word	0x40023800
 800238c:	40007000 	.word	0x40007000

08002390 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002394:	b672      	cpsid	i
}
 8002396:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002398:	e7fe      	b.n	8002398 <Error_Handler+0x8>
	...

0800239c <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 80023a0:	4b06      	ldr	r3, [pc, #24]	; (80023bc <MX_RNG_Init+0x20>)
 80023a2:	4a07      	ldr	r2, [pc, #28]	; (80023c0 <MX_RNG_Init+0x24>)
 80023a4:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 80023a6:	4805      	ldr	r0, [pc, #20]	; (80023bc <MX_RNG_Init+0x20>)
 80023a8:	f004 fc50 	bl	8006c4c <HAL_RNG_Init>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 80023b2:	f7ff ffed 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 80023b6:	bf00      	nop
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	20000b6c 	.word	0x20000b6c
 80023c0:	50060800 	.word	0x50060800

080023c4 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]

  if(rngHandle->Instance==RNG)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a0b      	ldr	r2, [pc, #44]	; (8002400 <HAL_RNG_MspInit+0x3c>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d10d      	bne.n	80023f2 <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80023d6:	2300      	movs	r3, #0
 80023d8:	60fb      	str	r3, [r7, #12]
 80023da:	4b0a      	ldr	r3, [pc, #40]	; (8002404 <HAL_RNG_MspInit+0x40>)
 80023dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023de:	4a09      	ldr	r2, [pc, #36]	; (8002404 <HAL_RNG_MspInit+0x40>)
 80023e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023e4:	6353      	str	r3, [r2, #52]	; 0x34
 80023e6:	4b07      	ldr	r3, [pc, #28]	; (8002404 <HAL_RNG_MspInit+0x40>)
 80023e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023ee:	60fb      	str	r3, [r7, #12]
 80023f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 80023f2:	bf00      	nop
 80023f4:	3714      	adds	r7, #20
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop
 8002400:	50060800 	.word	0x50060800
 8002404:	40023800 	.word	0x40023800

08002408 <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_tx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 800240c:	4b0c      	ldr	r3, [pc, #48]	; (8002440 <MX_SDIO_SD_Init+0x38>)
 800240e:	4a0d      	ldr	r2, [pc, #52]	; (8002444 <MX_SDIO_SD_Init+0x3c>)
 8002410:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002412:	4b0b      	ldr	r3, [pc, #44]	; (8002440 <MX_SDIO_SD_Init+0x38>)
 8002414:	2200      	movs	r2, #0
 8002416:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002418:	4b09      	ldr	r3, [pc, #36]	; (8002440 <MX_SDIO_SD_Init+0x38>)
 800241a:	2200      	movs	r2, #0
 800241c:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800241e:	4b08      	ldr	r3, [pc, #32]	; (8002440 <MX_SDIO_SD_Init+0x38>)
 8002420:	2200      	movs	r2, #0
 8002422:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002424:	4b06      	ldr	r3, [pc, #24]	; (8002440 <MX_SDIO_SD_Init+0x38>)
 8002426:	2200      	movs	r2, #0
 8002428:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800242a:	4b05      	ldr	r3, [pc, #20]	; (8002440 <MX_SDIO_SD_Init+0x38>)
 800242c:	2200      	movs	r2, #0
 800242e:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8002430:	4b03      	ldr	r3, [pc, #12]	; (8002440 <MX_SDIO_SD_Init+0x38>)
 8002432:	2200      	movs	r2, #0
 8002434:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8002436:	bf00      	nop
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr
 8002440:	20000b7c 	.word	0x20000b7c
 8002444:	40012c00 	.word	0x40012c00

08002448 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b08a      	sub	sp, #40	; 0x28
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002450:	f107 0314 	add.w	r3, r7, #20
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]
 8002458:	605a      	str	r2, [r3, #4]
 800245a:	609a      	str	r2, [r3, #8]
 800245c:	60da      	str	r2, [r3, #12]
 800245e:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a68      	ldr	r2, [pc, #416]	; (8002608 <HAL_SD_MspInit+0x1c0>)
 8002466:	4293      	cmp	r3, r2
 8002468:	f040 80c9 	bne.w	80025fe <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800246c:	2300      	movs	r3, #0
 800246e:	613b      	str	r3, [r7, #16]
 8002470:	4b66      	ldr	r3, [pc, #408]	; (800260c <HAL_SD_MspInit+0x1c4>)
 8002472:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002474:	4a65      	ldr	r2, [pc, #404]	; (800260c <HAL_SD_MspInit+0x1c4>)
 8002476:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800247a:	6453      	str	r3, [r2, #68]	; 0x44
 800247c:	4b63      	ldr	r3, [pc, #396]	; (800260c <HAL_SD_MspInit+0x1c4>)
 800247e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002480:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002484:	613b      	str	r3, [r7, #16]
 8002486:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002488:	2300      	movs	r3, #0
 800248a:	60fb      	str	r3, [r7, #12]
 800248c:	4b5f      	ldr	r3, [pc, #380]	; (800260c <HAL_SD_MspInit+0x1c4>)
 800248e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002490:	4a5e      	ldr	r2, [pc, #376]	; (800260c <HAL_SD_MspInit+0x1c4>)
 8002492:	f043 0304 	orr.w	r3, r3, #4
 8002496:	6313      	str	r3, [r2, #48]	; 0x30
 8002498:	4b5c      	ldr	r3, [pc, #368]	; (800260c <HAL_SD_MspInit+0x1c4>)
 800249a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249c:	f003 0304 	and.w	r3, r3, #4
 80024a0:	60fb      	str	r3, [r7, #12]
 80024a2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80024a4:	2300      	movs	r3, #0
 80024a6:	60bb      	str	r3, [r7, #8]
 80024a8:	4b58      	ldr	r3, [pc, #352]	; (800260c <HAL_SD_MspInit+0x1c4>)
 80024aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ac:	4a57      	ldr	r2, [pc, #348]	; (800260c <HAL_SD_MspInit+0x1c4>)
 80024ae:	f043 0308 	orr.w	r3, r3, #8
 80024b2:	6313      	str	r3, [r2, #48]	; 0x30
 80024b4:	4b55      	ldr	r3, [pc, #340]	; (800260c <HAL_SD_MspInit+0x1c4>)
 80024b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b8:	f003 0308 	and.w	r3, r3, #8
 80024bc:	60bb      	str	r3, [r7, #8]
 80024be:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80024c0:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80024c4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c6:	2302      	movs	r3, #2
 80024c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ca:	2300      	movs	r3, #0
 80024cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ce:	2303      	movs	r3, #3
 80024d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80024d2:	230c      	movs	r3, #12
 80024d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024d6:	f107 0314 	add.w	r3, r7, #20
 80024da:	4619      	mov	r1, r3
 80024dc:	484c      	ldr	r0, [pc, #304]	; (8002610 <HAL_SD_MspInit+0x1c8>)
 80024de:	f003 f8c7 	bl	8005670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80024e2:	2304      	movs	r3, #4
 80024e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e6:	2302      	movs	r3, #2
 80024e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ea:	2300      	movs	r3, #0
 80024ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ee:	2303      	movs	r3, #3
 80024f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80024f2:	230c      	movs	r3, #12
 80024f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024f6:	f107 0314 	add.w	r3, r7, #20
 80024fa:	4619      	mov	r1, r3
 80024fc:	4845      	ldr	r0, [pc, #276]	; (8002614 <HAL_SD_MspInit+0x1cc>)
 80024fe:	f003 f8b7 	bl	8005670 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8002502:	4b45      	ldr	r3, [pc, #276]	; (8002618 <HAL_SD_MspInit+0x1d0>)
 8002504:	4a45      	ldr	r2, [pc, #276]	; (800261c <HAL_SD_MspInit+0x1d4>)
 8002506:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8002508:	4b43      	ldr	r3, [pc, #268]	; (8002618 <HAL_SD_MspInit+0x1d0>)
 800250a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800250e:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002510:	4b41      	ldr	r3, [pc, #260]	; (8002618 <HAL_SD_MspInit+0x1d0>)
 8002512:	2200      	movs	r2, #0
 8002514:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002516:	4b40      	ldr	r3, [pc, #256]	; (8002618 <HAL_SD_MspInit+0x1d0>)
 8002518:	2200      	movs	r2, #0
 800251a:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800251c:	4b3e      	ldr	r3, [pc, #248]	; (8002618 <HAL_SD_MspInit+0x1d0>)
 800251e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002522:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002524:	4b3c      	ldr	r3, [pc, #240]	; (8002618 <HAL_SD_MspInit+0x1d0>)
 8002526:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800252a:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800252c:	4b3a      	ldr	r3, [pc, #232]	; (8002618 <HAL_SD_MspInit+0x1d0>)
 800252e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002532:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8002534:	4b38      	ldr	r3, [pc, #224]	; (8002618 <HAL_SD_MspInit+0x1d0>)
 8002536:	2220      	movs	r2, #32
 8002538:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 800253a:	4b37      	ldr	r3, [pc, #220]	; (8002618 <HAL_SD_MspInit+0x1d0>)
 800253c:	2200      	movs	r2, #0
 800253e:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002540:	4b35      	ldr	r3, [pc, #212]	; (8002618 <HAL_SD_MspInit+0x1d0>)
 8002542:	2204      	movs	r2, #4
 8002544:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002546:	4b34      	ldr	r3, [pc, #208]	; (8002618 <HAL_SD_MspInit+0x1d0>)
 8002548:	2203      	movs	r2, #3
 800254a:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800254c:	4b32      	ldr	r3, [pc, #200]	; (8002618 <HAL_SD_MspInit+0x1d0>)
 800254e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002552:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002554:	4b30      	ldr	r3, [pc, #192]	; (8002618 <HAL_SD_MspInit+0x1d0>)
 8002556:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800255a:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800255c:	482e      	ldr	r0, [pc, #184]	; (8002618 <HAL_SD_MspInit+0x1d0>)
 800255e:	f001 f8cf 	bl	8003700 <HAL_DMA_Init>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d001      	beq.n	800256c <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 8002568:	f7ff ff12 	bl	8002390 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	4a2a      	ldr	r2, [pc, #168]	; (8002618 <HAL_SD_MspInit+0x1d0>)
 8002570:	641a      	str	r2, [r3, #64]	; 0x40
 8002572:	4a29      	ldr	r2, [pc, #164]	; (8002618 <HAL_SD_MspInit+0x1d0>)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8002578:	4b29      	ldr	r3, [pc, #164]	; (8002620 <HAL_SD_MspInit+0x1d8>)
 800257a:	4a2a      	ldr	r2, [pc, #168]	; (8002624 <HAL_SD_MspInit+0x1dc>)
 800257c:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800257e:	4b28      	ldr	r3, [pc, #160]	; (8002620 <HAL_SD_MspInit+0x1d8>)
 8002580:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002584:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002586:	4b26      	ldr	r3, [pc, #152]	; (8002620 <HAL_SD_MspInit+0x1d8>)
 8002588:	2240      	movs	r2, #64	; 0x40
 800258a:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800258c:	4b24      	ldr	r3, [pc, #144]	; (8002620 <HAL_SD_MspInit+0x1d8>)
 800258e:	2200      	movs	r2, #0
 8002590:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002592:	4b23      	ldr	r3, [pc, #140]	; (8002620 <HAL_SD_MspInit+0x1d8>)
 8002594:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002598:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800259a:	4b21      	ldr	r3, [pc, #132]	; (8002620 <HAL_SD_MspInit+0x1d8>)
 800259c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80025a0:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80025a2:	4b1f      	ldr	r3, [pc, #124]	; (8002620 <HAL_SD_MspInit+0x1d8>)
 80025a4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80025a8:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80025aa:	4b1d      	ldr	r3, [pc, #116]	; (8002620 <HAL_SD_MspInit+0x1d8>)
 80025ac:	2220      	movs	r2, #32
 80025ae:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 80025b0:	4b1b      	ldr	r3, [pc, #108]	; (8002620 <HAL_SD_MspInit+0x1d8>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80025b6:	4b1a      	ldr	r3, [pc, #104]	; (8002620 <HAL_SD_MspInit+0x1d8>)
 80025b8:	2204      	movs	r2, #4
 80025ba:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80025bc:	4b18      	ldr	r3, [pc, #96]	; (8002620 <HAL_SD_MspInit+0x1d8>)
 80025be:	2203      	movs	r2, #3
 80025c0:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80025c2:	4b17      	ldr	r3, [pc, #92]	; (8002620 <HAL_SD_MspInit+0x1d8>)
 80025c4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80025c8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80025ca:	4b15      	ldr	r3, [pc, #84]	; (8002620 <HAL_SD_MspInit+0x1d8>)
 80025cc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80025d0:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80025d2:	4813      	ldr	r0, [pc, #76]	; (8002620 <HAL_SD_MspInit+0x1d8>)
 80025d4:	f001 f894 	bl	8003700 <HAL_DMA_Init>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 80025de:	f7ff fed7 	bl	8002390 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a0e      	ldr	r2, [pc, #56]	; (8002620 <HAL_SD_MspInit+0x1d8>)
 80025e6:	63da      	str	r2, [r3, #60]	; 0x3c
 80025e8:	4a0d      	ldr	r2, [pc, #52]	; (8002620 <HAL_SD_MspInit+0x1d8>)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 6, 0);
 80025ee:	2200      	movs	r2, #0
 80025f0:	2106      	movs	r1, #6
 80025f2:	2031      	movs	r0, #49	; 0x31
 80025f4:	f001 f831 	bl	800365a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 80025f8:	2031      	movs	r0, #49	; 0x31
 80025fa:	f001 f84a 	bl	8003692 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 80025fe:	bf00      	nop
 8002600:	3728      	adds	r7, #40	; 0x28
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	40012c00 	.word	0x40012c00
 800260c:	40023800 	.word	0x40023800
 8002610:	40020800 	.word	0x40020800
 8002614:	40020c00 	.word	0x40020c00
 8002618:	20000c00 	.word	0x20000c00
 800261c:	40026458 	.word	0x40026458
 8002620:	20000c60 	.word	0x20000c60
 8002624:	400264a0 	.word	0x400264a0

08002628 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800262e:	2300      	movs	r3, #0
 8002630:	607b      	str	r3, [r7, #4]
 8002632:	4b12      	ldr	r3, [pc, #72]	; (800267c <HAL_MspInit+0x54>)
 8002634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002636:	4a11      	ldr	r2, [pc, #68]	; (800267c <HAL_MspInit+0x54>)
 8002638:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800263c:	6453      	str	r3, [r2, #68]	; 0x44
 800263e:	4b0f      	ldr	r3, [pc, #60]	; (800267c <HAL_MspInit+0x54>)
 8002640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002642:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002646:	607b      	str	r3, [r7, #4]
 8002648:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800264a:	2300      	movs	r3, #0
 800264c:	603b      	str	r3, [r7, #0]
 800264e:	4b0b      	ldr	r3, [pc, #44]	; (800267c <HAL_MspInit+0x54>)
 8002650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002652:	4a0a      	ldr	r2, [pc, #40]	; (800267c <HAL_MspInit+0x54>)
 8002654:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002658:	6413      	str	r3, [r2, #64]	; 0x40
 800265a:	4b08      	ldr	r3, [pc, #32]	; (800267c <HAL_MspInit+0x54>)
 800265c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002662:	603b      	str	r3, [r7, #0]
 8002664:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002666:	2200      	movs	r2, #0
 8002668:	210f      	movs	r1, #15
 800266a:	f06f 0001 	mvn.w	r0, #1
 800266e:	f000 fff4 	bl	800365a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002672:	bf00      	nop
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	40023800 	.word	0x40023800

08002680 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002684:	e7fe      	b.n	8002684 <NMI_Handler+0x4>

08002686 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002686:	b480      	push	{r7}
 8002688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800268a:	e7fe      	b.n	800268a <HardFault_Handler+0x4>

0800268c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002690:	e7fe      	b.n	8002690 <MemManage_Handler+0x4>

08002692 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002692:	b480      	push	{r7}
 8002694:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002696:	e7fe      	b.n	8002696 <BusFault_Handler+0x4>

08002698 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800269c:	e7fe      	b.n	800269c <UsageFault_Handler+0x4>

0800269e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800269e:	b480      	push	{r7}
 80026a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026a2:	bf00      	nop
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr

080026ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026b0:	f000 faa4 	bl	8002bfc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80026b4:	f00f f8ae 	bl	8011814 <xTaskGetSchedulerState>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d001      	beq.n	80026c2 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80026be:	f010 f8d3 	bl	8012868 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026c2:	bf00      	nop
 80026c4:	bd80      	pop	{r7, pc}
	...

080026c8 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */
  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80026cc:	4802      	ldr	r0, [pc, #8]	; (80026d8 <SDIO_IRQHandler+0x10>)
 80026ce:	f004 fd5d 	bl	800718c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80026d2:	bf00      	nop
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	20000b7c 	.word	0x20000b7c

080026dc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80026e0:	4802      	ldr	r0, [pc, #8]	; (80026ec <TIM6_DAC_IRQHandler+0x10>)
 80026e2:	f005 ffa5 	bl	8008630 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80026e6:	bf00      	nop
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	20000cc8 	.word	0x20000cc8

080026f0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80026f4:	4802      	ldr	r0, [pc, #8]	; (8002700 <DMA2_Stream3_IRQHandler+0x10>)
 80026f6:	f001 f92b 	bl	8003950 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80026fa:	bf00      	nop
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	20000c00 	.word	0x20000c00

08002704 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002708:	4802      	ldr	r0, [pc, #8]	; (8002714 <ETH_IRQHandler+0x10>)
 800270a:	f002 fa03 	bl	8004b14 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 800270e:	bf00      	nop
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	200040b4 	.word	0x200040b4

08002718 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 800271c:	4802      	ldr	r0, [pc, #8]	; (8002728 <DMA2_Stream6_IRQHandler+0x10>)
 800271e:	f001 f917 	bl	8003950 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002722:	bf00      	nop
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	20000c60 	.word	0x20000c60

0800272c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800272c:	b480      	push	{r7}
 800272e:	af00      	add	r7, sp, #0
	return 1;
 8002730:	2301      	movs	r3, #1
}
 8002732:	4618      	mov	r0, r3
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr

0800273c <_kill>:

int _kill(int pid, int sig)
{
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002746:	4b05      	ldr	r3, [pc, #20]	; (800275c <_kill+0x20>)
 8002748:	2216      	movs	r2, #22
 800274a:	601a      	str	r2, [r3, #0]
	return -1;
 800274c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002750:	4618      	mov	r0, r3
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr
 800275c:	2000c3a4 	.word	0x2000c3a4

08002760 <_exit>:

void _exit (int status)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002768:	f04f 31ff 	mov.w	r1, #4294967295
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f7ff ffe5 	bl	800273c <_kill>
	while (1) {}		/* Make sure we hang here */
 8002772:	e7fe      	b.n	8002772 <_exit+0x12>

08002774 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b086      	sub	sp, #24
 8002778:	af00      	add	r7, sp, #0
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	60b9      	str	r1, [r7, #8]
 800277e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002780:	2300      	movs	r3, #0
 8002782:	617b      	str	r3, [r7, #20]
 8002784:	e00a      	b.n	800279c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002786:	f3af 8000 	nop.w
 800278a:	4601      	mov	r1, r0
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	1c5a      	adds	r2, r3, #1
 8002790:	60ba      	str	r2, [r7, #8]
 8002792:	b2ca      	uxtb	r2, r1
 8002794:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	3301      	adds	r3, #1
 800279a:	617b      	str	r3, [r7, #20]
 800279c:	697a      	ldr	r2, [r7, #20]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	dbf0      	blt.n	8002786 <_read+0x12>
	}

return len;
 80027a4:	687b      	ldr	r3, [r7, #4]
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3718      	adds	r7, #24
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b086      	sub	sp, #24
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	60f8      	str	r0, [r7, #12]
 80027b6:	60b9      	str	r1, [r7, #8]
 80027b8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027ba:	2300      	movs	r3, #0
 80027bc:	617b      	str	r3, [r7, #20]
 80027be:	e009      	b.n	80027d4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	1c5a      	adds	r2, r3, #1
 80027c4:	60ba      	str	r2, [r7, #8]
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	4618      	mov	r0, r3
 80027ca:	f000 f981 	bl	8002ad0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	3301      	adds	r3, #1
 80027d2:	617b      	str	r3, [r7, #20]
 80027d4:	697a      	ldr	r2, [r7, #20]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	429a      	cmp	r2, r3
 80027da:	dbf1      	blt.n	80027c0 <_write+0x12>
	}
	return len;
 80027dc:	687b      	ldr	r3, [r7, #4]
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3718      	adds	r7, #24
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}

080027e6 <_close>:

int _close(int file)
{
 80027e6:	b480      	push	{r7}
 80027e8:	b083      	sub	sp, #12
 80027ea:	af00      	add	r7, sp, #0
 80027ec:	6078      	str	r0, [r7, #4]
	return -1;
 80027ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	370c      	adds	r7, #12
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr

080027fe <_fstat>:


int _fstat(int file, struct stat *st)
{
 80027fe:	b480      	push	{r7}
 8002800:	b083      	sub	sp, #12
 8002802:	af00      	add	r7, sp, #0
 8002804:	6078      	str	r0, [r7, #4]
 8002806:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800280e:	605a      	str	r2, [r3, #4]
	return 0;
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	370c      	adds	r7, #12
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr

0800281e <_isatty>:

int _isatty(int file)
{
 800281e:	b480      	push	{r7}
 8002820:	b083      	sub	sp, #12
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]
	return 1;
 8002826:	2301      	movs	r3, #1
}
 8002828:	4618      	mov	r0, r3
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002834:	b480      	push	{r7}
 8002836:	b085      	sub	sp, #20
 8002838:	af00      	add	r7, sp, #0
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	60b9      	str	r1, [r7, #8]
 800283e:	607a      	str	r2, [r7, #4]
	return 0;
 8002840:	2300      	movs	r3, #0
}
 8002842:	4618      	mov	r0, r3
 8002844:	3714      	adds	r7, #20
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
	...

08002850 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002850:	b480      	push	{r7}
 8002852:	b087      	sub	sp, #28
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002858:	4a14      	ldr	r2, [pc, #80]	; (80028ac <_sbrk+0x5c>)
 800285a:	4b15      	ldr	r3, [pc, #84]	; (80028b0 <_sbrk+0x60>)
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002864:	4b13      	ldr	r3, [pc, #76]	; (80028b4 <_sbrk+0x64>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d102      	bne.n	8002872 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800286c:	4b11      	ldr	r3, [pc, #68]	; (80028b4 <_sbrk+0x64>)
 800286e:	4a12      	ldr	r2, [pc, #72]	; (80028b8 <_sbrk+0x68>)
 8002870:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002872:	4b10      	ldr	r3, [pc, #64]	; (80028b4 <_sbrk+0x64>)
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4413      	add	r3, r2
 800287a:	693a      	ldr	r2, [r7, #16]
 800287c:	429a      	cmp	r2, r3
 800287e:	d205      	bcs.n	800288c <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8002880:	4b0e      	ldr	r3, [pc, #56]	; (80028bc <_sbrk+0x6c>)
 8002882:	220c      	movs	r2, #12
 8002884:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002886:	f04f 33ff 	mov.w	r3, #4294967295
 800288a:	e009      	b.n	80028a0 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 800288c:	4b09      	ldr	r3, [pc, #36]	; (80028b4 <_sbrk+0x64>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002892:	4b08      	ldr	r3, [pc, #32]	; (80028b4 <_sbrk+0x64>)
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4413      	add	r3, r2
 800289a:	4a06      	ldr	r2, [pc, #24]	; (80028b4 <_sbrk+0x64>)
 800289c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800289e:	68fb      	ldr	r3, [r7, #12]
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	371c      	adds	r7, #28
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr
 80028ac:	20030000 	.word	0x20030000
 80028b0:	00004000 	.word	0x00004000
 80028b4:	20000cc0 	.word	0x20000cc0
 80028b8:	2000c3e8 	.word	0x2000c3e8
 80028bc:	2000c3a4 	.word	0x2000c3a4

080028c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028c4:	4b06      	ldr	r3, [pc, #24]	; (80028e0 <SystemInit+0x20>)
 80028c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028ca:	4a05      	ldr	r2, [pc, #20]	; (80028e0 <SystemInit+0x20>)
 80028cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80028d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028d4:	bf00      	nop
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	e000ed00 	.word	0xe000ed00

080028e4 <HAL_TIM_PeriodElapsedCallback>:
#include "tim.h"

/* USER CODE BEGIN 0 */

static uint32_t timer_cnt = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6){
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a06      	ldr	r2, [pc, #24]	; (800290c <HAL_TIM_PeriodElapsedCallback+0x28>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d104      	bne.n	8002900 <HAL_TIM_PeriodElapsedCallback+0x1c>
		timer_cnt++;
 80028f6:	4b06      	ldr	r3, [pc, #24]	; (8002910 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	3301      	adds	r3, #1
 80028fc:	4a04      	ldr	r2, [pc, #16]	; (8002910 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80028fe:	6013      	str	r3, [r2, #0]
	}
}
 8002900:	bf00      	nop
 8002902:	370c      	adds	r7, #12
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr
 800290c:	40001000 	.word	0x40001000
 8002910:	20000cc4 	.word	0x20000cc4

08002914 <get_time_val>:


uint32_t get_time_val(void){
 8002914:	b480      	push	{r7}
 8002916:	af00      	add	r7, sp, #0
	return timer_cnt;
 8002918:	4b03      	ldr	r3, [pc, #12]	; (8002928 <get_time_val+0x14>)
 800291a:	681b      	ldr	r3, [r3, #0]
}
 800291c:	4618      	mov	r0, r3
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr
 8002926:	bf00      	nop
 8002928:	20000cc4 	.word	0x20000cc4

0800292c <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002932:	463b      	mov	r3, r7
 8002934:	2200      	movs	r2, #0
 8002936:	601a      	str	r2, [r3, #0]
 8002938:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800293a:	4b16      	ldr	r3, [pc, #88]	; (8002994 <MX_TIM6_Init+0x68>)
 800293c:	4a16      	ldr	r2, [pc, #88]	; (8002998 <MX_TIM6_Init+0x6c>)
 800293e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9;
 8002940:	4b14      	ldr	r3, [pc, #80]	; (8002994 <MX_TIM6_Init+0x68>)
 8002942:	2209      	movs	r2, #9
 8002944:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002946:	4b13      	ldr	r3, [pc, #76]	; (8002994 <MX_TIM6_Init+0x68>)
 8002948:	2200      	movs	r2, #0
 800294a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 899;
 800294c:	4b11      	ldr	r3, [pc, #68]	; (8002994 <MX_TIM6_Init+0x68>)
 800294e:	f240 3283 	movw	r2, #899	; 0x383
 8002952:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002954:	4b0f      	ldr	r3, [pc, #60]	; (8002994 <MX_TIM6_Init+0x68>)
 8002956:	2280      	movs	r2, #128	; 0x80
 8002958:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800295a:	480e      	ldr	r0, [pc, #56]	; (8002994 <MX_TIM6_Init+0x68>)
 800295c:	f005 fda8 	bl	80084b0 <HAL_TIM_Base_Init>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d001      	beq.n	800296a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002966:	f7ff fd13 	bl	8002390 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800296a:	2320      	movs	r3, #32
 800296c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800296e:	2300      	movs	r3, #0
 8002970:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002972:	463b      	mov	r3, r7
 8002974:	4619      	mov	r1, r3
 8002976:	4807      	ldr	r0, [pc, #28]	; (8002994 <MX_TIM6_Init+0x68>)
 8002978:	f006 f82a 	bl	80089d0 <HAL_TIMEx_MasterConfigSynchronization>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d001      	beq.n	8002986 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002982:	f7ff fd05 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 8002986:	4803      	ldr	r0, [pc, #12]	; (8002994 <MX_TIM6_Init+0x68>)
 8002988:	f005 fde2 	bl	8008550 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM6_Init 2 */

}
 800298c:	bf00      	nop
 800298e:	3708      	adds	r7, #8
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	20000cc8 	.word	0x20000cc8
 8002998:	40001000 	.word	0x40001000

0800299c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a0e      	ldr	r2, [pc, #56]	; (80029e4 <HAL_TIM_Base_MspInit+0x48>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d115      	bne.n	80029da <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80029ae:	2300      	movs	r3, #0
 80029b0:	60fb      	str	r3, [r7, #12]
 80029b2:	4b0d      	ldr	r3, [pc, #52]	; (80029e8 <HAL_TIM_Base_MspInit+0x4c>)
 80029b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b6:	4a0c      	ldr	r2, [pc, #48]	; (80029e8 <HAL_TIM_Base_MspInit+0x4c>)
 80029b8:	f043 0310 	orr.w	r3, r3, #16
 80029bc:	6413      	str	r3, [r2, #64]	; 0x40
 80029be:	4b0a      	ldr	r3, [pc, #40]	; (80029e8 <HAL_TIM_Base_MspInit+0x4c>)
 80029c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c2:	f003 0310 	and.w	r3, r3, #16
 80029c6:	60fb      	str	r3, [r7, #12]
 80029c8:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 80029ca:	2200      	movs	r2, #0
 80029cc:	2105      	movs	r1, #5
 80029ce:	2036      	movs	r0, #54	; 0x36
 80029d0:	f000 fe43 	bl	800365a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80029d4:	2036      	movs	r0, #54	; 0x36
 80029d6:	f000 fe5c 	bl	8003692 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80029da:	bf00      	nop
 80029dc:	3710      	adds	r7, #16
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	40001000 	.word	0x40001000
 80029e8:	40023800 	.word	0x40023800

080029ec <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80029f0:	4b11      	ldr	r3, [pc, #68]	; (8002a38 <MX_USART1_UART_Init+0x4c>)
 80029f2:	4a12      	ldr	r2, [pc, #72]	; (8002a3c <MX_USART1_UART_Init+0x50>)
 80029f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 80029f6:	4b10      	ldr	r3, [pc, #64]	; (8002a38 <MX_USART1_UART_Init+0x4c>)
 80029f8:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 80029fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80029fe:	4b0e      	ldr	r3, [pc, #56]	; (8002a38 <MX_USART1_UART_Init+0x4c>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002a04:	4b0c      	ldr	r3, [pc, #48]	; (8002a38 <MX_USART1_UART_Init+0x4c>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002a0a:	4b0b      	ldr	r3, [pc, #44]	; (8002a38 <MX_USART1_UART_Init+0x4c>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a10:	4b09      	ldr	r3, [pc, #36]	; (8002a38 <MX_USART1_UART_Init+0x4c>)
 8002a12:	220c      	movs	r2, #12
 8002a14:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a16:	4b08      	ldr	r3, [pc, #32]	; (8002a38 <MX_USART1_UART_Init+0x4c>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a1c:	4b06      	ldr	r3, [pc, #24]	; (8002a38 <MX_USART1_UART_Init+0x4c>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a22:	4805      	ldr	r0, [pc, #20]	; (8002a38 <MX_USART1_UART_Init+0x4c>)
 8002a24:	f006 f864 	bl	8008af0 <HAL_UART_Init>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d001      	beq.n	8002a32 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002a2e:	f7ff fcaf 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a32:	bf00      	nop
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	20000d10 	.word	0x20000d10
 8002a3c:	40011000 	.word	0x40011000

08002a40 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b08a      	sub	sp, #40	; 0x28
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a48:	f107 0314 	add.w	r3, r7, #20
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	601a      	str	r2, [r3, #0]
 8002a50:	605a      	str	r2, [r3, #4]
 8002a52:	609a      	str	r2, [r3, #8]
 8002a54:	60da      	str	r2, [r3, #12]
 8002a56:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a19      	ldr	r2, [pc, #100]	; (8002ac4 <HAL_UART_MspInit+0x84>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d12c      	bne.n	8002abc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a62:	2300      	movs	r3, #0
 8002a64:	613b      	str	r3, [r7, #16]
 8002a66:	4b18      	ldr	r3, [pc, #96]	; (8002ac8 <HAL_UART_MspInit+0x88>)
 8002a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a6a:	4a17      	ldr	r2, [pc, #92]	; (8002ac8 <HAL_UART_MspInit+0x88>)
 8002a6c:	f043 0310 	orr.w	r3, r3, #16
 8002a70:	6453      	str	r3, [r2, #68]	; 0x44
 8002a72:	4b15      	ldr	r3, [pc, #84]	; (8002ac8 <HAL_UART_MspInit+0x88>)
 8002a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a76:	f003 0310 	and.w	r3, r3, #16
 8002a7a:	613b      	str	r3, [r7, #16]
 8002a7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a7e:	2300      	movs	r3, #0
 8002a80:	60fb      	str	r3, [r7, #12]
 8002a82:	4b11      	ldr	r3, [pc, #68]	; (8002ac8 <HAL_UART_MspInit+0x88>)
 8002a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a86:	4a10      	ldr	r2, [pc, #64]	; (8002ac8 <HAL_UART_MspInit+0x88>)
 8002a88:	f043 0301 	orr.w	r3, r3, #1
 8002a8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a8e:	4b0e      	ldr	r3, [pc, #56]	; (8002ac8 <HAL_UART_MspInit+0x88>)
 8002a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a92:	f003 0301 	and.w	r3, r3, #1
 8002a96:	60fb      	str	r3, [r7, #12]
 8002a98:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002a9a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002a9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aa0:	2302      	movs	r3, #2
 8002aa2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002aac:	2307      	movs	r3, #7
 8002aae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ab0:	f107 0314 	add.w	r3, r7, #20
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	4805      	ldr	r0, [pc, #20]	; (8002acc <HAL_UART_MspInit+0x8c>)
 8002ab8:	f002 fdda 	bl	8005670 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002abc:	bf00      	nop
 8002abe:	3728      	adds	r7, #40	; 0x28
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	40011000 	.word	0x40011000
 8002ac8:	40023800 	.word	0x40023800
 8002acc:	40020000 	.word	0x40020000

08002ad0 <__io_putchar>:

/* USER CODE BEGIN 1 */
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)

PUTCHAR_PROTOTYPE
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
	while((huart1.Instance->SR & (0x01 << 6))  == 0);
 8002ad8:	bf00      	nop
 8002ada:	4b09      	ldr	r3, [pc, #36]	; (8002b00 <__io_putchar+0x30>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d0f8      	beq.n	8002ada <__io_putchar+0xa>
  HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8002ae8:	1d39      	adds	r1, r7, #4
 8002aea:	f04f 33ff 	mov.w	r3, #4294967295
 8002aee:	2201      	movs	r2, #1
 8002af0:	4803      	ldr	r0, [pc, #12]	; (8002b00 <__io_putchar+0x30>)
 8002af2:	f006 f84a 	bl	8008b8a <HAL_UART_Transmit>
  return ch;
 8002af6:	687b      	ldr	r3, [r7, #4]
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3708      	adds	r7, #8
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	20000d10 	.word	0x20000d10

08002b04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002b04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b3c <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b08:	480d      	ldr	r0, [pc, #52]	; (8002b40 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002b0a:	490e      	ldr	r1, [pc, #56]	; (8002b44 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002b0c:	4a0e      	ldr	r2, [pc, #56]	; (8002b48 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002b0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b10:	e002      	b.n	8002b18 <LoopCopyDataInit>

08002b12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b16:	3304      	adds	r3, #4

08002b18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b1c:	d3f9      	bcc.n	8002b12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b1e:	4a0b      	ldr	r2, [pc, #44]	; (8002b4c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002b20:	4c0b      	ldr	r4, [pc, #44]	; (8002b50 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002b22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b24:	e001      	b.n	8002b2a <LoopFillZerobss>

08002b26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b28:	3204      	adds	r2, #4

08002b2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b2c:	d3fb      	bcc.n	8002b26 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002b2e:	f7ff fec7 	bl	80028c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b32:	f01c fb15 	bl	801f160 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b36:	f7ff fb95 	bl	8002264 <main>
  bx  lr    
 8002b3a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002b3c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002b40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b44:	200009d0 	.word	0x200009d0
  ldr r2, =_sidata
 8002b48:	08070a80 	.word	0x08070a80
  ldr r2, =_sbss
 8002b4c:	200009d0 	.word	0x200009d0
  ldr r4, =_ebss
 8002b50:	2000c3e4 	.word	0x2000c3e4

08002b54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b54:	e7fe      	b.n	8002b54 <ADC_IRQHandler>
	...

08002b58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b5c:	4b0e      	ldr	r3, [pc, #56]	; (8002b98 <HAL_Init+0x40>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a0d      	ldr	r2, [pc, #52]	; (8002b98 <HAL_Init+0x40>)
 8002b62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b68:	4b0b      	ldr	r3, [pc, #44]	; (8002b98 <HAL_Init+0x40>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a0a      	ldr	r2, [pc, #40]	; (8002b98 <HAL_Init+0x40>)
 8002b6e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b74:	4b08      	ldr	r3, [pc, #32]	; (8002b98 <HAL_Init+0x40>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a07      	ldr	r2, [pc, #28]	; (8002b98 <HAL_Init+0x40>)
 8002b7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b80:	2003      	movs	r0, #3
 8002b82:	f000 fd5f 	bl	8003644 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b86:	200f      	movs	r0, #15
 8002b88:	f000 f808 	bl	8002b9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b8c:	f7ff fd4c 	bl	8002628 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	40023c00 	.word	0x40023c00

08002b9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b082      	sub	sp, #8
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ba4:	4b12      	ldr	r3, [pc, #72]	; (8002bf0 <HAL_InitTick+0x54>)
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	4b12      	ldr	r3, [pc, #72]	; (8002bf4 <HAL_InitTick+0x58>)
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	4619      	mov	r1, r3
 8002bae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f000 fd77 	bl	80036ae <HAL_SYSTICK_Config>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d001      	beq.n	8002bca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e00e      	b.n	8002be8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2b0f      	cmp	r3, #15
 8002bce:	d80a      	bhi.n	8002be6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	6879      	ldr	r1, [r7, #4]
 8002bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8002bd8:	f000 fd3f 	bl	800365a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bdc:	4a06      	ldr	r2, [pc, #24]	; (8002bf8 <HAL_InitTick+0x5c>)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002be2:	2300      	movs	r3, #0
 8002be4:	e000      	b.n	8002be8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3708      	adds	r7, #8
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	20000000 	.word	0x20000000
 8002bf4:	20000008 	.word	0x20000008
 8002bf8:	20000004 	.word	0x20000004

08002bfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c00:	4b06      	ldr	r3, [pc, #24]	; (8002c1c <HAL_IncTick+0x20>)
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	461a      	mov	r2, r3
 8002c06:	4b06      	ldr	r3, [pc, #24]	; (8002c20 <HAL_IncTick+0x24>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4413      	add	r3, r2
 8002c0c:	4a04      	ldr	r2, [pc, #16]	; (8002c20 <HAL_IncTick+0x24>)
 8002c0e:	6013      	str	r3, [r2, #0]
}
 8002c10:	bf00      	nop
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	20000008 	.word	0x20000008
 8002c20:	20000d54 	.word	0x20000d54

08002c24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  return uwTick;
 8002c28:	4b03      	ldr	r3, [pc, #12]	; (8002c38 <HAL_GetTick+0x14>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop
 8002c38:	20000d54 	.word	0x20000d54

08002c3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c44:	f7ff ffee 	bl	8002c24 <HAL_GetTick>
 8002c48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c54:	d005      	beq.n	8002c62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c56:	4b0a      	ldr	r3, [pc, #40]	; (8002c80 <HAL_Delay+0x44>)
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	4413      	add	r3, r2
 8002c60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c62:	bf00      	nop
 8002c64:	f7ff ffde 	bl	8002c24 <HAL_GetTick>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	68fa      	ldr	r2, [r7, #12]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d8f7      	bhi.n	8002c64 <HAL_Delay+0x28>
  {
  }
}
 8002c74:	bf00      	nop
 8002c76:	bf00      	nop
 8002c78:	3710      	adds	r7, #16
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	20000008 	.word	0x20000008

08002c84 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d101      	bne.n	8002c9a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e033      	b.n	8002d02 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d109      	bne.n	8002cb6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f7fe f9b6 	bl	8001014 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cba:	f003 0310 	and.w	r3, r3, #16
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d118      	bne.n	8002cf4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002cca:	f023 0302 	bic.w	r3, r3, #2
 8002cce:	f043 0202 	orr.w	r2, r3, #2
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 fae8 	bl	80032ac <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce6:	f023 0303 	bic.w	r3, r3, #3
 8002cea:	f043 0201 	orr.w	r2, r3, #1
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	641a      	str	r2, [r3, #64]	; 0x40
 8002cf2:	e001      	b.n	8002cf8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
	...

08002d0c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b085      	sub	sp, #20
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002d14:	2300      	movs	r3, #0
 8002d16:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d101      	bne.n	8002d26 <HAL_ADC_Start+0x1a>
 8002d22:	2302      	movs	r3, #2
 8002d24:	e0b2      	b.n	8002e8c <HAL_ADC_Start+0x180>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2201      	movs	r2, #1
 8002d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f003 0301 	and.w	r3, r3, #1
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d018      	beq.n	8002d6e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	689a      	ldr	r2, [r3, #8]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f042 0201 	orr.w	r2, r2, #1
 8002d4a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d4c:	4b52      	ldr	r3, [pc, #328]	; (8002e98 <HAL_ADC_Start+0x18c>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a52      	ldr	r2, [pc, #328]	; (8002e9c <HAL_ADC_Start+0x190>)
 8002d52:	fba2 2303 	umull	r2, r3, r2, r3
 8002d56:	0c9a      	lsrs	r2, r3, #18
 8002d58:	4613      	mov	r3, r2
 8002d5a:	005b      	lsls	r3, r3, #1
 8002d5c:	4413      	add	r3, r2
 8002d5e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002d60:	e002      	b.n	8002d68 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	3b01      	subs	r3, #1
 8002d66:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d1f9      	bne.n	8002d62 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	f003 0301 	and.w	r3, r3, #1
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d17a      	bne.n	8002e72 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d80:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002d84:	f023 0301 	bic.w	r3, r3, #1
 8002d88:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d007      	beq.n	8002dae <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002da6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002db6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dba:	d106      	bne.n	8002dca <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc0:	f023 0206 	bic.w	r2, r3, #6
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	645a      	str	r2, [r3, #68]	; 0x44
 8002dc8:	e002      	b.n	8002dd0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002dd8:	4b31      	ldr	r3, [pc, #196]	; (8002ea0 <HAL_ADC_Start+0x194>)
 8002dda:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002de4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f003 031f 	and.w	r3, r3, #31
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d12a      	bne.n	8002e48 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a2b      	ldr	r2, [pc, #172]	; (8002ea4 <HAL_ADC_Start+0x198>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d015      	beq.n	8002e28 <HAL_ADC_Start+0x11c>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a29      	ldr	r2, [pc, #164]	; (8002ea8 <HAL_ADC_Start+0x19c>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d105      	bne.n	8002e12 <HAL_ADC_Start+0x106>
 8002e06:	4b26      	ldr	r3, [pc, #152]	; (8002ea0 <HAL_ADC_Start+0x194>)
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	f003 031f 	and.w	r3, r3, #31
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d00a      	beq.n	8002e28 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a25      	ldr	r2, [pc, #148]	; (8002eac <HAL_ADC_Start+0x1a0>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d136      	bne.n	8002e8a <HAL_ADC_Start+0x17e>
 8002e1c:	4b20      	ldr	r3, [pc, #128]	; (8002ea0 <HAL_ADC_Start+0x194>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f003 0310 	and.w	r3, r3, #16
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d130      	bne.n	8002e8a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d129      	bne.n	8002e8a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	689a      	ldr	r2, [r3, #8]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e44:	609a      	str	r2, [r3, #8]
 8002e46:	e020      	b.n	8002e8a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a15      	ldr	r2, [pc, #84]	; (8002ea4 <HAL_ADC_Start+0x198>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d11b      	bne.n	8002e8a <HAL_ADC_Start+0x17e>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d114      	bne.n	8002e8a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	689a      	ldr	r2, [r3, #8]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e6e:	609a      	str	r2, [r3, #8]
 8002e70:	e00b      	b.n	8002e8a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e76:	f043 0210 	orr.w	r2, r3, #16
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e82:	f043 0201 	orr.w	r2, r3, #1
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002e8a:	2300      	movs	r3, #0
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	3714      	adds	r7, #20
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr
 8002e98:	20000000 	.word	0x20000000
 8002e9c:	431bde83 	.word	0x431bde83
 8002ea0:	40012300 	.word	0x40012300
 8002ea4:	40012000 	.word	0x40012000
 8002ea8:	40012100 	.word	0x40012100
 8002eac:	40012200 	.word	0x40012200

08002eb0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	d101      	bne.n	8002ec6 <HAL_ADC_Stop+0x16>
 8002ec2:	2302      	movs	r3, #2
 8002ec4:	e021      	b.n	8002f0a <HAL_ADC_Stop+0x5a>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2201      	movs	r2, #1
 8002eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	689a      	ldr	r2, [r3, #8]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f022 0201 	bic.w	r2, r2, #1
 8002edc:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f003 0301 	and.w	r3, r3, #1
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d109      	bne.n	8002f00 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002ef4:	f023 0301 	bic.w	r3, r3, #1
 8002ef8:	f043 0201 	orr.w	r2, r3, #1
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2200      	movs	r2, #0
 8002f04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002f08:	2300      	movs	r3, #0
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	370c      	adds	r7, #12
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr

08002f16 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002f16:	b580      	push	{r7, lr}
 8002f18:	b084      	sub	sp, #16
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	6078      	str	r0, [r7, #4]
 8002f1e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002f20:	2300      	movs	r3, #0
 8002f22:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f32:	d113      	bne.n	8002f5c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002f3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f42:	d10b      	bne.n	8002f5c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f48:	f043 0220 	orr.w	r2, r3, #32
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e063      	b.n	8003024 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002f5c:	f7ff fe62 	bl	8002c24 <HAL_GetTick>
 8002f60:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002f62:	e021      	b.n	8002fa8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f6a:	d01d      	beq.n	8002fa8 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d007      	beq.n	8002f82 <HAL_ADC_PollForConversion+0x6c>
 8002f72:	f7ff fe57 	bl	8002c24 <HAL_GetTick>
 8002f76:	4602      	mov	r2, r0
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	683a      	ldr	r2, [r7, #0]
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d212      	bcs.n	8002fa8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0302 	and.w	r3, r3, #2
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	d00b      	beq.n	8002fa8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f94:	f043 0204 	orr.w	r2, r3, #4
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002fa4:	2303      	movs	r3, #3
 8002fa6:	e03d      	b.n	8003024 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0302 	and.w	r3, r3, #2
 8002fb2:	2b02      	cmp	r3, #2
 8002fb4:	d1d6      	bne.n	8002f64 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f06f 0212 	mvn.w	r2, #18
 8002fbe:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d123      	bne.n	8003022 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d11f      	bne.n	8003022 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d006      	beq.n	8002ffe <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d111      	bne.n	8003022 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003002:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d105      	bne.n	8003022 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301a:	f043 0201 	orr.w	r2, r3, #1
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003022:	2300      	movs	r3, #0
}
 8003024:	4618      	mov	r0, r3
 8003026:	3710      	adds	r7, #16
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}

0800302c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800303a:	4618      	mov	r0, r3
 800303c:	370c      	adds	r7, #12
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr
	...

08003048 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003048:	b480      	push	{r7}
 800304a:	b085      	sub	sp, #20
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003052:	2300      	movs	r3, #0
 8003054:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800305c:	2b01      	cmp	r3, #1
 800305e:	d101      	bne.n	8003064 <HAL_ADC_ConfigChannel+0x1c>
 8003060:	2302      	movs	r3, #2
 8003062:	e113      	b.n	800328c <HAL_ADC_ConfigChannel+0x244>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2201      	movs	r2, #1
 8003068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	2b09      	cmp	r3, #9
 8003072:	d925      	bls.n	80030c0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	68d9      	ldr	r1, [r3, #12]
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	b29b      	uxth	r3, r3
 8003080:	461a      	mov	r2, r3
 8003082:	4613      	mov	r3, r2
 8003084:	005b      	lsls	r3, r3, #1
 8003086:	4413      	add	r3, r2
 8003088:	3b1e      	subs	r3, #30
 800308a:	2207      	movs	r2, #7
 800308c:	fa02 f303 	lsl.w	r3, r2, r3
 8003090:	43da      	mvns	r2, r3
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	400a      	ands	r2, r1
 8003098:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	68d9      	ldr	r1, [r3, #12]
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	689a      	ldr	r2, [r3, #8]
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	4618      	mov	r0, r3
 80030ac:	4603      	mov	r3, r0
 80030ae:	005b      	lsls	r3, r3, #1
 80030b0:	4403      	add	r3, r0
 80030b2:	3b1e      	subs	r3, #30
 80030b4:	409a      	lsls	r2, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	430a      	orrs	r2, r1
 80030bc:	60da      	str	r2, [r3, #12]
 80030be:	e022      	b.n	8003106 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	6919      	ldr	r1, [r3, #16]
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	461a      	mov	r2, r3
 80030ce:	4613      	mov	r3, r2
 80030d0:	005b      	lsls	r3, r3, #1
 80030d2:	4413      	add	r3, r2
 80030d4:	2207      	movs	r2, #7
 80030d6:	fa02 f303 	lsl.w	r3, r2, r3
 80030da:	43da      	mvns	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	400a      	ands	r2, r1
 80030e2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	6919      	ldr	r1, [r3, #16]
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	689a      	ldr	r2, [r3, #8]
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	4618      	mov	r0, r3
 80030f6:	4603      	mov	r3, r0
 80030f8:	005b      	lsls	r3, r3, #1
 80030fa:	4403      	add	r3, r0
 80030fc:	409a      	lsls	r2, r3
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	430a      	orrs	r2, r1
 8003104:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	2b06      	cmp	r3, #6
 800310c:	d824      	bhi.n	8003158 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	685a      	ldr	r2, [r3, #4]
 8003118:	4613      	mov	r3, r2
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	4413      	add	r3, r2
 800311e:	3b05      	subs	r3, #5
 8003120:	221f      	movs	r2, #31
 8003122:	fa02 f303 	lsl.w	r3, r2, r3
 8003126:	43da      	mvns	r2, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	400a      	ands	r2, r1
 800312e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	b29b      	uxth	r3, r3
 800313c:	4618      	mov	r0, r3
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	685a      	ldr	r2, [r3, #4]
 8003142:	4613      	mov	r3, r2
 8003144:	009b      	lsls	r3, r3, #2
 8003146:	4413      	add	r3, r2
 8003148:	3b05      	subs	r3, #5
 800314a:	fa00 f203 	lsl.w	r2, r0, r3
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	430a      	orrs	r2, r1
 8003154:	635a      	str	r2, [r3, #52]	; 0x34
 8003156:	e04c      	b.n	80031f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	2b0c      	cmp	r3, #12
 800315e:	d824      	bhi.n	80031aa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	685a      	ldr	r2, [r3, #4]
 800316a:	4613      	mov	r3, r2
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	4413      	add	r3, r2
 8003170:	3b23      	subs	r3, #35	; 0x23
 8003172:	221f      	movs	r2, #31
 8003174:	fa02 f303 	lsl.w	r3, r2, r3
 8003178:	43da      	mvns	r2, r3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	400a      	ands	r2, r1
 8003180:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	b29b      	uxth	r3, r3
 800318e:	4618      	mov	r0, r3
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	685a      	ldr	r2, [r3, #4]
 8003194:	4613      	mov	r3, r2
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	4413      	add	r3, r2
 800319a:	3b23      	subs	r3, #35	; 0x23
 800319c:	fa00 f203 	lsl.w	r2, r0, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	430a      	orrs	r2, r1
 80031a6:	631a      	str	r2, [r3, #48]	; 0x30
 80031a8:	e023      	b.n	80031f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	685a      	ldr	r2, [r3, #4]
 80031b4:	4613      	mov	r3, r2
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	4413      	add	r3, r2
 80031ba:	3b41      	subs	r3, #65	; 0x41
 80031bc:	221f      	movs	r2, #31
 80031be:	fa02 f303 	lsl.w	r3, r2, r3
 80031c2:	43da      	mvns	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	400a      	ands	r2, r1
 80031ca:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	b29b      	uxth	r3, r3
 80031d8:	4618      	mov	r0, r3
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	685a      	ldr	r2, [r3, #4]
 80031de:	4613      	mov	r3, r2
 80031e0:	009b      	lsls	r3, r3, #2
 80031e2:	4413      	add	r3, r2
 80031e4:	3b41      	subs	r3, #65	; 0x41
 80031e6:	fa00 f203 	lsl.w	r2, r0, r3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	430a      	orrs	r2, r1
 80031f0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80031f2:	4b29      	ldr	r3, [pc, #164]	; (8003298 <HAL_ADC_ConfigChannel+0x250>)
 80031f4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a28      	ldr	r2, [pc, #160]	; (800329c <HAL_ADC_ConfigChannel+0x254>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d10f      	bne.n	8003220 <HAL_ADC_ConfigChannel+0x1d8>
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2b12      	cmp	r3, #18
 8003206:	d10b      	bne.n	8003220 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a1d      	ldr	r2, [pc, #116]	; (800329c <HAL_ADC_ConfigChannel+0x254>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d12b      	bne.n	8003282 <HAL_ADC_ConfigChannel+0x23a>
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a1c      	ldr	r2, [pc, #112]	; (80032a0 <HAL_ADC_ConfigChannel+0x258>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d003      	beq.n	800323c <HAL_ADC_ConfigChannel+0x1f4>
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	2b11      	cmp	r3, #17
 800323a:	d122      	bne.n	8003282 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a11      	ldr	r2, [pc, #68]	; (80032a0 <HAL_ADC_ConfigChannel+0x258>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d111      	bne.n	8003282 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800325e:	4b11      	ldr	r3, [pc, #68]	; (80032a4 <HAL_ADC_ConfigChannel+0x25c>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a11      	ldr	r2, [pc, #68]	; (80032a8 <HAL_ADC_ConfigChannel+0x260>)
 8003264:	fba2 2303 	umull	r2, r3, r2, r3
 8003268:	0c9a      	lsrs	r2, r3, #18
 800326a:	4613      	mov	r3, r2
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	4413      	add	r3, r2
 8003270:	005b      	lsls	r3, r3, #1
 8003272:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003274:	e002      	b.n	800327c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	3b01      	subs	r3, #1
 800327a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d1f9      	bne.n	8003276 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2200      	movs	r2, #0
 8003286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800328a:	2300      	movs	r3, #0
}
 800328c:	4618      	mov	r0, r3
 800328e:	3714      	adds	r7, #20
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr
 8003298:	40012300 	.word	0x40012300
 800329c:	40012000 	.word	0x40012000
 80032a0:	10000012 	.word	0x10000012
 80032a4:	20000000 	.word	0x20000000
 80032a8:	431bde83 	.word	0x431bde83

080032ac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b085      	sub	sp, #20
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80032b4:	4b79      	ldr	r3, [pc, #484]	; (800349c <ADC_Init+0x1f0>)
 80032b6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	685a      	ldr	r2, [r3, #4]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	431a      	orrs	r2, r3
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	685a      	ldr	r2, [r3, #4]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80032e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	6859      	ldr	r1, [r3, #4]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	691b      	ldr	r3, [r3, #16]
 80032ec:	021a      	lsls	r2, r3, #8
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	430a      	orrs	r2, r1
 80032f4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	685a      	ldr	r2, [r3, #4]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003304:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	6859      	ldr	r1, [r3, #4]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	689a      	ldr	r2, [r3, #8]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	430a      	orrs	r2, r1
 8003316:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	689a      	ldr	r2, [r3, #8]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003326:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	6899      	ldr	r1, [r3, #8]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	68da      	ldr	r2, [r3, #12]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	430a      	orrs	r2, r1
 8003338:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800333e:	4a58      	ldr	r2, [pc, #352]	; (80034a0 <ADC_Init+0x1f4>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d022      	beq.n	800338a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	689a      	ldr	r2, [r3, #8]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003352:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	6899      	ldr	r1, [r3, #8]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	430a      	orrs	r2, r1
 8003364:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	689a      	ldr	r2, [r3, #8]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003374:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	6899      	ldr	r1, [r3, #8]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	430a      	orrs	r2, r1
 8003386:	609a      	str	r2, [r3, #8]
 8003388:	e00f      	b.n	80033aa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	689a      	ldr	r2, [r3, #8]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003398:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	689a      	ldr	r2, [r3, #8]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80033a8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	689a      	ldr	r2, [r3, #8]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f022 0202 	bic.w	r2, r2, #2
 80033b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	6899      	ldr	r1, [r3, #8]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	7e1b      	ldrb	r3, [r3, #24]
 80033c4:	005a      	lsls	r2, r3, #1
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	430a      	orrs	r2, r1
 80033cc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d01b      	beq.n	8003410 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	685a      	ldr	r2, [r3, #4]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033e6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80033f6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	6859      	ldr	r1, [r3, #4]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003402:	3b01      	subs	r3, #1
 8003404:	035a      	lsls	r2, r3, #13
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	430a      	orrs	r2, r1
 800340c:	605a      	str	r2, [r3, #4]
 800340e:	e007      	b.n	8003420 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	685a      	ldr	r2, [r3, #4]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800341e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800342e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	69db      	ldr	r3, [r3, #28]
 800343a:	3b01      	subs	r3, #1
 800343c:	051a      	lsls	r2, r3, #20
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	430a      	orrs	r2, r1
 8003444:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	689a      	ldr	r2, [r3, #8]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003454:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	6899      	ldr	r1, [r3, #8]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003462:	025a      	lsls	r2, r3, #9
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	430a      	orrs	r2, r1
 800346a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	689a      	ldr	r2, [r3, #8]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800347a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	6899      	ldr	r1, [r3, #8]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	695b      	ldr	r3, [r3, #20]
 8003486:	029a      	lsls	r2, r3, #10
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	430a      	orrs	r2, r1
 800348e:	609a      	str	r2, [r3, #8]
}
 8003490:	bf00      	nop
 8003492:	3714      	adds	r7, #20
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr
 800349c:	40012300 	.word	0x40012300
 80034a0:	0f000001 	.word	0x0f000001

080034a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b085      	sub	sp, #20
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f003 0307 	and.w	r3, r3, #7
 80034b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034b4:	4b0c      	ldr	r3, [pc, #48]	; (80034e8 <__NVIC_SetPriorityGrouping+0x44>)
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034ba:	68ba      	ldr	r2, [r7, #8]
 80034bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80034c0:	4013      	ands	r3, r2
 80034c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80034d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034d6:	4a04      	ldr	r2, [pc, #16]	; (80034e8 <__NVIC_SetPriorityGrouping+0x44>)
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	60d3      	str	r3, [r2, #12]
}
 80034dc:	bf00      	nop
 80034de:	3714      	adds	r7, #20
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr
 80034e8:	e000ed00 	.word	0xe000ed00

080034ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034ec:	b480      	push	{r7}
 80034ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034f0:	4b04      	ldr	r3, [pc, #16]	; (8003504 <__NVIC_GetPriorityGrouping+0x18>)
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	0a1b      	lsrs	r3, r3, #8
 80034f6:	f003 0307 	and.w	r3, r3, #7
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr
 8003504:	e000ed00 	.word	0xe000ed00

08003508 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	4603      	mov	r3, r0
 8003510:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003516:	2b00      	cmp	r3, #0
 8003518:	db0b      	blt.n	8003532 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800351a:	79fb      	ldrb	r3, [r7, #7]
 800351c:	f003 021f 	and.w	r2, r3, #31
 8003520:	4907      	ldr	r1, [pc, #28]	; (8003540 <__NVIC_EnableIRQ+0x38>)
 8003522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003526:	095b      	lsrs	r3, r3, #5
 8003528:	2001      	movs	r0, #1
 800352a:	fa00 f202 	lsl.w	r2, r0, r2
 800352e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003532:	bf00      	nop
 8003534:	370c      	adds	r7, #12
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	e000e100 	.word	0xe000e100

08003544 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003544:	b480      	push	{r7}
 8003546:	b083      	sub	sp, #12
 8003548:	af00      	add	r7, sp, #0
 800354a:	4603      	mov	r3, r0
 800354c:	6039      	str	r1, [r7, #0]
 800354e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003550:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003554:	2b00      	cmp	r3, #0
 8003556:	db0a      	blt.n	800356e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	b2da      	uxtb	r2, r3
 800355c:	490c      	ldr	r1, [pc, #48]	; (8003590 <__NVIC_SetPriority+0x4c>)
 800355e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003562:	0112      	lsls	r2, r2, #4
 8003564:	b2d2      	uxtb	r2, r2
 8003566:	440b      	add	r3, r1
 8003568:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800356c:	e00a      	b.n	8003584 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	b2da      	uxtb	r2, r3
 8003572:	4908      	ldr	r1, [pc, #32]	; (8003594 <__NVIC_SetPriority+0x50>)
 8003574:	79fb      	ldrb	r3, [r7, #7]
 8003576:	f003 030f 	and.w	r3, r3, #15
 800357a:	3b04      	subs	r3, #4
 800357c:	0112      	lsls	r2, r2, #4
 800357e:	b2d2      	uxtb	r2, r2
 8003580:	440b      	add	r3, r1
 8003582:	761a      	strb	r2, [r3, #24]
}
 8003584:	bf00      	nop
 8003586:	370c      	adds	r7, #12
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr
 8003590:	e000e100 	.word	0xe000e100
 8003594:	e000ed00 	.word	0xe000ed00

08003598 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003598:	b480      	push	{r7}
 800359a:	b089      	sub	sp, #36	; 0x24
 800359c:	af00      	add	r7, sp, #0
 800359e:	60f8      	str	r0, [r7, #12]
 80035a0:	60b9      	str	r1, [r7, #8]
 80035a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f003 0307 	and.w	r3, r3, #7
 80035aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035ac:	69fb      	ldr	r3, [r7, #28]
 80035ae:	f1c3 0307 	rsb	r3, r3, #7
 80035b2:	2b04      	cmp	r3, #4
 80035b4:	bf28      	it	cs
 80035b6:	2304      	movcs	r3, #4
 80035b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	3304      	adds	r3, #4
 80035be:	2b06      	cmp	r3, #6
 80035c0:	d902      	bls.n	80035c8 <NVIC_EncodePriority+0x30>
 80035c2:	69fb      	ldr	r3, [r7, #28]
 80035c4:	3b03      	subs	r3, #3
 80035c6:	e000      	b.n	80035ca <NVIC_EncodePriority+0x32>
 80035c8:	2300      	movs	r3, #0
 80035ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035cc:	f04f 32ff 	mov.w	r2, #4294967295
 80035d0:	69bb      	ldr	r3, [r7, #24]
 80035d2:	fa02 f303 	lsl.w	r3, r2, r3
 80035d6:	43da      	mvns	r2, r3
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	401a      	ands	r2, r3
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035e0:	f04f 31ff 	mov.w	r1, #4294967295
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	fa01 f303 	lsl.w	r3, r1, r3
 80035ea:	43d9      	mvns	r1, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035f0:	4313      	orrs	r3, r2
         );
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3724      	adds	r7, #36	; 0x24
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
	...

08003600 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	3b01      	subs	r3, #1
 800360c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003610:	d301      	bcc.n	8003616 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003612:	2301      	movs	r3, #1
 8003614:	e00f      	b.n	8003636 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003616:	4a0a      	ldr	r2, [pc, #40]	; (8003640 <SysTick_Config+0x40>)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	3b01      	subs	r3, #1
 800361c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800361e:	210f      	movs	r1, #15
 8003620:	f04f 30ff 	mov.w	r0, #4294967295
 8003624:	f7ff ff8e 	bl	8003544 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003628:	4b05      	ldr	r3, [pc, #20]	; (8003640 <SysTick_Config+0x40>)
 800362a:	2200      	movs	r2, #0
 800362c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800362e:	4b04      	ldr	r3, [pc, #16]	; (8003640 <SysTick_Config+0x40>)
 8003630:	2207      	movs	r2, #7
 8003632:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003634:	2300      	movs	r3, #0
}
 8003636:	4618      	mov	r0, r3
 8003638:	3708      	adds	r7, #8
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	e000e010 	.word	0xe000e010

08003644 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b082      	sub	sp, #8
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f7ff ff29 	bl	80034a4 <__NVIC_SetPriorityGrouping>
}
 8003652:	bf00      	nop
 8003654:	3708      	adds	r7, #8
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}

0800365a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800365a:	b580      	push	{r7, lr}
 800365c:	b086      	sub	sp, #24
 800365e:	af00      	add	r7, sp, #0
 8003660:	4603      	mov	r3, r0
 8003662:	60b9      	str	r1, [r7, #8]
 8003664:	607a      	str	r2, [r7, #4]
 8003666:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003668:	2300      	movs	r3, #0
 800366a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800366c:	f7ff ff3e 	bl	80034ec <__NVIC_GetPriorityGrouping>
 8003670:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003672:	687a      	ldr	r2, [r7, #4]
 8003674:	68b9      	ldr	r1, [r7, #8]
 8003676:	6978      	ldr	r0, [r7, #20]
 8003678:	f7ff ff8e 	bl	8003598 <NVIC_EncodePriority>
 800367c:	4602      	mov	r2, r0
 800367e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003682:	4611      	mov	r1, r2
 8003684:	4618      	mov	r0, r3
 8003686:	f7ff ff5d 	bl	8003544 <__NVIC_SetPriority>
}
 800368a:	bf00      	nop
 800368c:	3718      	adds	r7, #24
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}

08003692 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003692:	b580      	push	{r7, lr}
 8003694:	b082      	sub	sp, #8
 8003696:	af00      	add	r7, sp, #0
 8003698:	4603      	mov	r3, r0
 800369a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800369c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036a0:	4618      	mov	r0, r3
 80036a2:	f7ff ff31 	bl	8003508 <__NVIC_EnableIRQ>
}
 80036a6:	bf00      	nop
 80036a8:	3708      	adds	r7, #8
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}

080036ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036ae:	b580      	push	{r7, lr}
 80036b0:	b082      	sub	sp, #8
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f7ff ffa2 	bl	8003600 <SysTick_Config>
 80036bc:	4603      	mov	r3, r0
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3708      	adds	r7, #8
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}

080036c6 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80036c6:	b580      	push	{r7, lr}
 80036c8:	b082      	sub	sp, #8
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d101      	bne.n	80036d8 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e00e      	b.n	80036f6 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	795b      	ldrb	r3, [r3, #5]
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d105      	bne.n	80036ee <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f7fd fd1b 	bl	8001124 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2201      	movs	r2, #1
 80036f2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80036f4:	2300      	movs	r3, #0
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3708      	adds	r7, #8
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
	...

08003700 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b086      	sub	sp, #24
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003708:	2300      	movs	r3, #0
 800370a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800370c:	f7ff fa8a 	bl	8002c24 <HAL_GetTick>
 8003710:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d101      	bne.n	800371c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e099      	b.n	8003850 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2202      	movs	r2, #2
 8003720:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f022 0201 	bic.w	r2, r2, #1
 800373a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800373c:	e00f      	b.n	800375e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800373e:	f7ff fa71 	bl	8002c24 <HAL_GetTick>
 8003742:	4602      	mov	r2, r0
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	1ad3      	subs	r3, r2, r3
 8003748:	2b05      	cmp	r3, #5
 800374a:	d908      	bls.n	800375e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2220      	movs	r2, #32
 8003750:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2203      	movs	r2, #3
 8003756:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	e078      	b.n	8003850 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0301 	and.w	r3, r3, #1
 8003768:	2b00      	cmp	r3, #0
 800376a:	d1e8      	bne.n	800373e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003774:	697a      	ldr	r2, [r7, #20]
 8003776:	4b38      	ldr	r3, [pc, #224]	; (8003858 <HAL_DMA_Init+0x158>)
 8003778:	4013      	ands	r3, r2
 800377a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685a      	ldr	r2, [r3, #4]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800378a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	691b      	ldr	r3, [r3, #16]
 8003790:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003796:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	699b      	ldr	r3, [r3, #24]
 800379c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6a1b      	ldr	r3, [r3, #32]
 80037a8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037aa:	697a      	ldr	r2, [r7, #20]
 80037ac:	4313      	orrs	r3, r2
 80037ae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b4:	2b04      	cmp	r3, #4
 80037b6:	d107      	bne.n	80037c8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c0:	4313      	orrs	r3, r2
 80037c2:	697a      	ldr	r2, [r7, #20]
 80037c4:	4313      	orrs	r3, r2
 80037c6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	697a      	ldr	r2, [r7, #20]
 80037ce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	695b      	ldr	r3, [r3, #20]
 80037d6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	f023 0307 	bic.w	r3, r3, #7
 80037de:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e4:	697a      	ldr	r2, [r7, #20]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ee:	2b04      	cmp	r3, #4
 80037f0:	d117      	bne.n	8003822 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037f6:	697a      	ldr	r2, [r7, #20]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003800:	2b00      	cmp	r3, #0
 8003802:	d00e      	beq.n	8003822 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003804:	6878      	ldr	r0, [r7, #4]
 8003806:	f000 fa9d 	bl	8003d44 <DMA_CheckFifoParam>
 800380a:	4603      	mov	r3, r0
 800380c:	2b00      	cmp	r3, #0
 800380e:	d008      	beq.n	8003822 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2240      	movs	r2, #64	; 0x40
 8003814:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2201      	movs	r2, #1
 800381a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800381e:	2301      	movs	r3, #1
 8003820:	e016      	b.n	8003850 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	697a      	ldr	r2, [r7, #20]
 8003828:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f000 fa54 	bl	8003cd8 <DMA_CalcBaseAndBitshift>
 8003830:	4603      	mov	r3, r0
 8003832:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003838:	223f      	movs	r2, #63	; 0x3f
 800383a:	409a      	lsls	r2, r3
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2200      	movs	r2, #0
 8003844:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2201      	movs	r2, #1
 800384a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800384e:	2300      	movs	r3, #0
}
 8003850:	4618      	mov	r0, r3
 8003852:	3718      	adds	r7, #24
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}
 8003858:	f010803f 	.word	0xf010803f

0800385c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b086      	sub	sp, #24
 8003860:	af00      	add	r7, sp, #0
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	607a      	str	r2, [r7, #4]
 8003868:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800386a:	2300      	movs	r3, #0
 800386c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003872:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800387a:	2b01      	cmp	r3, #1
 800387c:	d101      	bne.n	8003882 <HAL_DMA_Start_IT+0x26>
 800387e:	2302      	movs	r3, #2
 8003880:	e040      	b.n	8003904 <HAL_DMA_Start_IT+0xa8>
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2201      	movs	r2, #1
 8003886:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003890:	b2db      	uxtb	r3, r3
 8003892:	2b01      	cmp	r3, #1
 8003894:	d12f      	bne.n	80038f6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2202      	movs	r2, #2
 800389a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2200      	movs	r2, #0
 80038a2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	68b9      	ldr	r1, [r7, #8]
 80038aa:	68f8      	ldr	r0, [r7, #12]
 80038ac:	f000 f9e6 	bl	8003c7c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038b4:	223f      	movs	r2, #63	; 0x3f
 80038b6:	409a      	lsls	r2, r3
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f042 0216 	orr.w	r2, r2, #22
 80038ca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d007      	beq.n	80038e4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f042 0208 	orr.w	r2, r2, #8
 80038e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f042 0201 	orr.w	r2, r2, #1
 80038f2:	601a      	str	r2, [r3, #0]
 80038f4:	e005      	b.n	8003902 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80038fe:	2302      	movs	r3, #2
 8003900:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003902:	7dfb      	ldrb	r3, [r7, #23]
}
 8003904:	4618      	mov	r0, r3
 8003906:	3718      	adds	r7, #24
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}

0800390c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800391a:	b2db      	uxtb	r3, r3
 800391c:	2b02      	cmp	r3, #2
 800391e:	d004      	beq.n	800392a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2280      	movs	r2, #128	; 0x80
 8003924:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e00c      	b.n	8003944 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2205      	movs	r2, #5
 800392e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f022 0201 	bic.w	r2, r2, #1
 8003940:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003942:	2300      	movs	r3, #0
}
 8003944:	4618      	mov	r0, r3
 8003946:	370c      	adds	r7, #12
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr

08003950 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b086      	sub	sp, #24
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003958:	2300      	movs	r3, #0
 800395a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800395c:	4b8e      	ldr	r3, [pc, #568]	; (8003b98 <HAL_DMA_IRQHandler+0x248>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a8e      	ldr	r2, [pc, #568]	; (8003b9c <HAL_DMA_IRQHandler+0x24c>)
 8003962:	fba2 2303 	umull	r2, r3, r2, r3
 8003966:	0a9b      	lsrs	r3, r3, #10
 8003968:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800396e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800397a:	2208      	movs	r2, #8
 800397c:	409a      	lsls	r2, r3
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	4013      	ands	r3, r2
 8003982:	2b00      	cmp	r3, #0
 8003984:	d01a      	beq.n	80039bc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0304 	and.w	r3, r3, #4
 8003990:	2b00      	cmp	r3, #0
 8003992:	d013      	beq.n	80039bc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f022 0204 	bic.w	r2, r2, #4
 80039a2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039a8:	2208      	movs	r2, #8
 80039aa:	409a      	lsls	r2, r3
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039b4:	f043 0201 	orr.w	r2, r3, #1
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039c0:	2201      	movs	r2, #1
 80039c2:	409a      	lsls	r2, r3
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	4013      	ands	r3, r2
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d012      	beq.n	80039f2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	695b      	ldr	r3, [r3, #20]
 80039d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d00b      	beq.n	80039f2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039de:	2201      	movs	r2, #1
 80039e0:	409a      	lsls	r2, r3
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039ea:	f043 0202 	orr.w	r2, r3, #2
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039f6:	2204      	movs	r2, #4
 80039f8:	409a      	lsls	r2, r3
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	4013      	ands	r3, r2
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d012      	beq.n	8003a28 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0302 	and.w	r3, r3, #2
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d00b      	beq.n	8003a28 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a14:	2204      	movs	r2, #4
 8003a16:	409a      	lsls	r2, r3
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a20:	f043 0204 	orr.w	r2, r3, #4
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a2c:	2210      	movs	r2, #16
 8003a2e:	409a      	lsls	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	4013      	ands	r3, r2
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d043      	beq.n	8003ac0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0308 	and.w	r3, r3, #8
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d03c      	beq.n	8003ac0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a4a:	2210      	movs	r2, #16
 8003a4c:	409a      	lsls	r2, r3
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d018      	beq.n	8003a92 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d108      	bne.n	8003a80 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d024      	beq.n	8003ac0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	4798      	blx	r3
 8003a7e:	e01f      	b.n	8003ac0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d01b      	beq.n	8003ac0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	4798      	blx	r3
 8003a90:	e016      	b.n	8003ac0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d107      	bne.n	8003ab0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f022 0208 	bic.w	r2, r2, #8
 8003aae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d003      	beq.n	8003ac0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ac4:	2220      	movs	r2, #32
 8003ac6:	409a      	lsls	r2, r3
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	4013      	ands	r3, r2
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	f000 808f 	beq.w	8003bf0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 0310 	and.w	r3, r3, #16
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	f000 8087 	beq.w	8003bf0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ae6:	2220      	movs	r2, #32
 8003ae8:	409a      	lsls	r2, r3
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	2b05      	cmp	r3, #5
 8003af8:	d136      	bne.n	8003b68 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f022 0216 	bic.w	r2, r2, #22
 8003b08:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	695a      	ldr	r2, [r3, #20]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b18:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d103      	bne.n	8003b2a <HAL_DMA_IRQHandler+0x1da>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d007      	beq.n	8003b3a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f022 0208 	bic.w	r2, r2, #8
 8003b38:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b3e:	223f      	movs	r2, #63	; 0x3f
 8003b40:	409a      	lsls	r2, r3
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2201      	movs	r2, #1
 8003b4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d07e      	beq.n	8003c5c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	4798      	blx	r3
        }
        return;
 8003b66:	e079      	b.n	8003c5c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d01d      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d10d      	bne.n	8003ba0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d031      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	4798      	blx	r3
 8003b94:	e02c      	b.n	8003bf0 <HAL_DMA_IRQHandler+0x2a0>
 8003b96:	bf00      	nop
 8003b98:	20000000 	.word	0x20000000
 8003b9c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d023      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	4798      	blx	r3
 8003bb0:	e01e      	b.n	8003bf0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d10f      	bne.n	8003be0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f022 0210 	bic.w	r2, r2, #16
 8003bce:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d003      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d032      	beq.n	8003c5e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bfc:	f003 0301 	and.w	r3, r3, #1
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d022      	beq.n	8003c4a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2205      	movs	r2, #5
 8003c08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f022 0201 	bic.w	r2, r2, #1
 8003c1a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	3301      	adds	r3, #1
 8003c20:	60bb      	str	r3, [r7, #8]
 8003c22:	697a      	ldr	r2, [r7, #20]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d307      	bcc.n	8003c38 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0301 	and.w	r3, r3, #1
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d1f2      	bne.n	8003c1c <HAL_DMA_IRQHandler+0x2cc>
 8003c36:	e000      	b.n	8003c3a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003c38:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d005      	beq.n	8003c5e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	4798      	blx	r3
 8003c5a:	e000      	b.n	8003c5e <HAL_DMA_IRQHandler+0x30e>
        return;
 8003c5c:	bf00      	nop
    }
  }
}
 8003c5e:	3718      	adds	r7, #24
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}

08003c64 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b083      	sub	sp, #12
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	370c      	adds	r7, #12
 8003c74:	46bd      	mov	sp, r7
 8003c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7a:	4770      	bx	lr

08003c7c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b085      	sub	sp, #20
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	60b9      	str	r1, [r7, #8]
 8003c86:	607a      	str	r2, [r7, #4]
 8003c88:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003c98:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	683a      	ldr	r2, [r7, #0]
 8003ca0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	2b40      	cmp	r3, #64	; 0x40
 8003ca8:	d108      	bne.n	8003cbc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	687a      	ldr	r2, [r7, #4]
 8003cb0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	68ba      	ldr	r2, [r7, #8]
 8003cb8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003cba:	e007      	b.n	8003ccc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	68ba      	ldr	r2, [r7, #8]
 8003cc2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	687a      	ldr	r2, [r7, #4]
 8003cca:	60da      	str	r2, [r3, #12]
}
 8003ccc:	bf00      	nop
 8003cce:	3714      	adds	r7, #20
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr

08003cd8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b085      	sub	sp, #20
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	3b10      	subs	r3, #16
 8003ce8:	4a14      	ldr	r2, [pc, #80]	; (8003d3c <DMA_CalcBaseAndBitshift+0x64>)
 8003cea:	fba2 2303 	umull	r2, r3, r2, r3
 8003cee:	091b      	lsrs	r3, r3, #4
 8003cf0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003cf2:	4a13      	ldr	r2, [pc, #76]	; (8003d40 <DMA_CalcBaseAndBitshift+0x68>)
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	4413      	add	r3, r2
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2b03      	cmp	r3, #3
 8003d04:	d909      	bls.n	8003d1a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d0e:	f023 0303 	bic.w	r3, r3, #3
 8003d12:	1d1a      	adds	r2, r3, #4
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	659a      	str	r2, [r3, #88]	; 0x58
 8003d18:	e007      	b.n	8003d2a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d22:	f023 0303 	bic.w	r3, r3, #3
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3714      	adds	r7, #20
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop
 8003d3c:	aaaaaaab 	.word	0xaaaaaaab
 8003d40:	0804597c 	.word	0x0804597c

08003d44 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b085      	sub	sp, #20
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d54:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	699b      	ldr	r3, [r3, #24]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d11f      	bne.n	8003d9e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	2b03      	cmp	r3, #3
 8003d62:	d856      	bhi.n	8003e12 <DMA_CheckFifoParam+0xce>
 8003d64:	a201      	add	r2, pc, #4	; (adr r2, 8003d6c <DMA_CheckFifoParam+0x28>)
 8003d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d6a:	bf00      	nop
 8003d6c:	08003d7d 	.word	0x08003d7d
 8003d70:	08003d8f 	.word	0x08003d8f
 8003d74:	08003d7d 	.word	0x08003d7d
 8003d78:	08003e13 	.word	0x08003e13
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d046      	beq.n	8003e16 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d8c:	e043      	b.n	8003e16 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d92:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d96:	d140      	bne.n	8003e1a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d9c:	e03d      	b.n	8003e1a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	699b      	ldr	r3, [r3, #24]
 8003da2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003da6:	d121      	bne.n	8003dec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	2b03      	cmp	r3, #3
 8003dac:	d837      	bhi.n	8003e1e <DMA_CheckFifoParam+0xda>
 8003dae:	a201      	add	r2, pc, #4	; (adr r2, 8003db4 <DMA_CheckFifoParam+0x70>)
 8003db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003db4:	08003dc5 	.word	0x08003dc5
 8003db8:	08003dcb 	.word	0x08003dcb
 8003dbc:	08003dc5 	.word	0x08003dc5
 8003dc0:	08003ddd 	.word	0x08003ddd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	73fb      	strb	r3, [r7, #15]
      break;
 8003dc8:	e030      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d025      	beq.n	8003e22 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dda:	e022      	b.n	8003e22 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003de0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003de4:	d11f      	bne.n	8003e26 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003dea:	e01c      	b.n	8003e26 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d903      	bls.n	8003dfa <DMA_CheckFifoParam+0xb6>
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	2b03      	cmp	r3, #3
 8003df6:	d003      	beq.n	8003e00 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003df8:	e018      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	73fb      	strb	r3, [r7, #15]
      break;
 8003dfe:	e015      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d00e      	beq.n	8003e2a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	73fb      	strb	r3, [r7, #15]
      break;
 8003e10:	e00b      	b.n	8003e2a <DMA_CheckFifoParam+0xe6>
      break;
 8003e12:	bf00      	nop
 8003e14:	e00a      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      break;
 8003e16:	bf00      	nop
 8003e18:	e008      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      break;
 8003e1a:	bf00      	nop
 8003e1c:	e006      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      break;
 8003e1e:	bf00      	nop
 8003e20:	e004      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      break;
 8003e22:	bf00      	nop
 8003e24:	e002      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      break;   
 8003e26:	bf00      	nop
 8003e28:	e000      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      break;
 8003e2a:	bf00      	nop
    }
  } 
  
  return status; 
 8003e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3714      	adds	r7, #20
 8003e32:	46bd      	mov	sp, r7
 8003e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e38:	4770      	bx	lr
 8003e3a:	bf00      	nop

08003e3c <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b082      	sub	sp, #8
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d101      	bne.n	8003e4e <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e03b      	b.n	8003ec6 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d106      	bne.n	8003e68 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f7fd f9da 	bl	800121c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2202      	movs	r2, #2
 8003e6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685a      	ldr	r2, [r3, #4]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	430a      	orrs	r2, r1
 8003e84:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e8c:	f023 0107 	bic.w	r1, r3, #7
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	689a      	ldr	r2, [r3, #8]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	430a      	orrs	r2, r1
 8003e9a:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003ea6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	68d1      	ldr	r1, [r2, #12]
 8003eae:	687a      	ldr	r2, [r7, #4]
 8003eb0:	6812      	ldr	r2, [r2, #0]
 8003eb2:	430b      	orrs	r3, r1
 8003eb4:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3708      	adds	r7, #8
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}

08003ece <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b086      	sub	sp, #24
 8003ed2:	af02      	add	r7, sp, #8
 8003ed4:	60f8      	str	r0, [r7, #12]
 8003ed6:	60b9      	str	r1, [r7, #8]
 8003ed8:	607a      	str	r2, [r7, #4]
 8003eda:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d101      	bne.n	8003eea <HAL_DMA2D_Start+0x1c>
 8003ee6:	2302      	movs	r3, #2
 8003ee8:	e018      	b.n	8003f1c <HAL_DMA2D_Start+0x4e>
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2201      	movs	r2, #1
 8003eee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2202      	movs	r2, #2
 8003ef6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8003efa:	69bb      	ldr	r3, [r7, #24]
 8003efc:	9300      	str	r3, [sp, #0]
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	68b9      	ldr	r1, [r7, #8]
 8003f04:	68f8      	ldr	r0, [r7, #12]
 8003f06:	f000 f989 	bl	800421c <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f042 0201 	orr.w	r2, r2, #1
 8003f18:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003f1a:	2300      	movs	r3, #0
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	3710      	adds	r7, #16
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}

08003f24 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b086      	sub	sp, #24
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
 8003f2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 0301 	and.w	r3, r3, #1
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d056      	beq.n	8003fee <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003f40:	f7fe fe70 	bl	8002c24 <HAL_GetTick>
 8003f44:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003f46:	e04b      	b.n	8003fe0 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d023      	beq.n	8003fa2 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	f003 0320 	and.w	r3, r3, #32
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d005      	beq.n	8003f70 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f68:	f043 0202 	orr.w	r2, r3, #2
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f003 0301 	and.w	r3, r3, #1
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d005      	beq.n	8003f86 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f7e:	f043 0201 	orr.w	r2, r3, #1
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	2221      	movs	r2, #33	; 0x21
 8003f8c:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2204      	movs	r2, #4
 8003f92:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e0a5      	b.n	80040ee <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa8:	d01a      	beq.n	8003fe0 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003faa:	f7fe fe3b 	bl	8002c24 <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	683a      	ldr	r2, [r7, #0]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d302      	bcc.n	8003fc0 <HAL_DMA2D_PollForTransfer+0x9c>
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d10f      	bne.n	8003fe0 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fc4:	f043 0220 	orr.w	r2, r3, #32
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2203      	movs	r2, #3
 8003fd0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8003fdc:	2303      	movs	r3, #3
 8003fde:	e086      	b.n	80040ee <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d0ac      	beq.n	8003f48 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	69db      	ldr	r3, [r3, #28]
 8003ff4:	f003 0320 	and.w	r3, r3, #32
 8003ff8:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004000:	f003 0320 	and.w	r3, r3, #32
 8004004:	693a      	ldr	r2, [r7, #16]
 8004006:	4313      	orrs	r3, r2
 8004008:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d061      	beq.n	80040d4 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004010:	f7fe fe08 	bl	8002c24 <HAL_GetTick>
 8004014:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004016:	e056      	b.n	80040c6 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8004026:	2b00      	cmp	r3, #0
 8004028:	d02e      	beq.n	8004088 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f003 0308 	and.w	r3, r3, #8
 8004030:	2b00      	cmp	r3, #0
 8004032:	d005      	beq.n	8004040 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004038:	f043 0204 	orr.w	r2, r3, #4
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f003 0320 	and.w	r3, r3, #32
 8004046:	2b00      	cmp	r3, #0
 8004048:	d005      	beq.n	8004056 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800404e:	f043 0202 	orr.w	r2, r3, #2
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	f003 0301 	and.w	r3, r3, #1
 800405c:	2b00      	cmp	r3, #0
 800405e:	d005      	beq.n	800406c <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004064:	f043 0201 	orr.w	r2, r3, #1
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2229      	movs	r2, #41	; 0x29
 8004072:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2204      	movs	r2, #4
 8004078:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e032      	b.n	80040ee <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800408e:	d01a      	beq.n	80040c6 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004090:	f7fe fdc8 	bl	8002c24 <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	683a      	ldr	r2, [r7, #0]
 800409c:	429a      	cmp	r2, r3
 800409e:	d302      	bcc.n	80040a6 <HAL_DMA2D_PollForTransfer+0x182>
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d10f      	bne.n	80040c6 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040aa:	f043 0220 	orr.w	r2, r3, #32
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2203      	movs	r2, #3
 80040b6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2200      	movs	r2, #0
 80040be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e013      	b.n	80040ee <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	f003 0310 	and.w	r3, r3, #16
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d0a1      	beq.n	8004018 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	2212      	movs	r2, #18
 80040da:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2200      	movs	r2, #0
 80040e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80040ec:	2300      	movs	r3, #0
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	3718      	adds	r7, #24
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
	...

080040f8 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b087      	sub	sp, #28
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004110:	2b01      	cmp	r3, #1
 8004112:	d101      	bne.n	8004118 <HAL_DMA2D_ConfigLayer+0x20>
 8004114:	2302      	movs	r3, #2
 8004116:	e079      	b.n	800420c <HAL_DMA2D_ConfigLayer+0x114>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2202      	movs	r2, #2
 8004124:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	011b      	lsls	r3, r3, #4
 800412c:	3318      	adds	r3, #24
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	4413      	add	r3, r2
 8004132:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	685a      	ldr	r2, [r3, #4]
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	041b      	lsls	r3, r3, #16
 800413e:	4313      	orrs	r3, r2
 8004140:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8004142:	4b35      	ldr	r3, [pc, #212]	; (8004218 <HAL_DMA2D_ConfigLayer+0x120>)
 8004144:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	2b0a      	cmp	r3, #10
 800414c:	d003      	beq.n	8004156 <HAL_DMA2D_ConfigLayer+0x5e>
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	2b09      	cmp	r3, #9
 8004154:	d107      	bne.n	8004166 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800415e:	697a      	ldr	r2, [r7, #20]
 8004160:	4313      	orrs	r3, r2
 8004162:	617b      	str	r3, [r7, #20]
 8004164:	e005      	b.n	8004172 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	061b      	lsls	r3, r3, #24
 800416c:	697a      	ldr	r2, [r7, #20]
 800416e:	4313      	orrs	r3, r2
 8004170:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d120      	bne.n	80041ba <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	43db      	mvns	r3, r3
 8004182:	ea02 0103 	and.w	r1, r2, r3
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	697a      	ldr	r2, [r7, #20]
 800418c:	430a      	orrs	r2, r1
 800418e:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	693a      	ldr	r2, [r7, #16]
 8004196:	6812      	ldr	r2, [r2, #0]
 8004198:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	2b0a      	cmp	r3, #10
 80041a0:	d003      	beq.n	80041aa <HAL_DMA2D_ConfigLayer+0xb2>
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	2b09      	cmp	r3, #9
 80041a8:	d127      	bne.n	80041fa <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	68da      	ldr	r2, [r3, #12]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80041b6:	629a      	str	r2, [r3, #40]	; 0x28
 80041b8:	e01f      	b.n	80041fa <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	69da      	ldr	r2, [r3, #28]
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	43db      	mvns	r3, r3
 80041c4:	ea02 0103 	and.w	r1, r2, r3
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	697a      	ldr	r2, [r7, #20]
 80041ce:	430a      	orrs	r2, r1
 80041d0:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	693a      	ldr	r2, [r7, #16]
 80041d8:	6812      	ldr	r2, [r2, #0]
 80041da:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	2b0a      	cmp	r3, #10
 80041e2:	d003      	beq.n	80041ec <HAL_DMA2D_ConfigLayer+0xf4>
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	2b09      	cmp	r3, #9
 80041ea:	d106      	bne.n	80041fa <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	68da      	ldr	r2, [r3, #12]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80041f8:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2201      	movs	r2, #1
 80041fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800420a:	2300      	movs	r3, #0
}
 800420c:	4618      	mov	r0, r3
 800420e:	371c      	adds	r7, #28
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr
 8004218:	ff03000f 	.word	0xff03000f

0800421c <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 800421c:	b480      	push	{r7}
 800421e:	b08b      	sub	sp, #44	; 0x2c
 8004220:	af00      	add	r7, sp, #0
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	607a      	str	r2, [r7, #4]
 8004228:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004230:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	041a      	lsls	r2, r3, #16
 8004238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800423a:	431a      	orrs	r2, r3
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	430a      	orrs	r2, r1
 8004242:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	687a      	ldr	r2, [r7, #4]
 800424a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004254:	d174      	bne.n	8004340 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800425c:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004264:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800426c:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	b2db      	uxtb	r3, r3
 8004272:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d108      	bne.n	800428e <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 800427c:	69ba      	ldr	r2, [r7, #24]
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	431a      	orrs	r2, r3
 8004282:	6a3b      	ldr	r3, [r7, #32]
 8004284:	4313      	orrs	r3, r2
 8004286:	697a      	ldr	r2, [r7, #20]
 8004288:	4313      	orrs	r3, r2
 800428a:	627b      	str	r3, [r7, #36]	; 0x24
 800428c:	e053      	b.n	8004336 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	2b01      	cmp	r3, #1
 8004294:	d106      	bne.n	80042a4 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8004296:	69ba      	ldr	r2, [r7, #24]
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	4313      	orrs	r3, r2
 800429c:	697a      	ldr	r2, [r7, #20]
 800429e:	4313      	orrs	r3, r2
 80042a0:	627b      	str	r3, [r7, #36]	; 0x24
 80042a2:	e048      	b.n	8004336 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	689b      	ldr	r3, [r3, #8]
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	d111      	bne.n	80042d0 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 80042ac:	69fb      	ldr	r3, [r7, #28]
 80042ae:	0cdb      	lsrs	r3, r3, #19
 80042b0:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 80042b2:	69bb      	ldr	r3, [r7, #24]
 80042b4:	0a9b      	lsrs	r3, r3, #10
 80042b6:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	08db      	lsrs	r3, r3, #3
 80042bc:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 80042be:	69bb      	ldr	r3, [r7, #24]
 80042c0:	015a      	lsls	r2, r3, #5
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	02db      	lsls	r3, r3, #11
 80042c6:	4313      	orrs	r3, r2
 80042c8:	697a      	ldr	r2, [r7, #20]
 80042ca:	4313      	orrs	r3, r2
 80042cc:	627b      	str	r3, [r7, #36]	; 0x24
 80042ce:	e032      	b.n	8004336 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	2b03      	cmp	r3, #3
 80042d6:	d117      	bne.n	8004308 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 80042d8:	6a3b      	ldr	r3, [r7, #32]
 80042da:	0fdb      	lsrs	r3, r3, #31
 80042dc:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80042de:	69fb      	ldr	r3, [r7, #28]
 80042e0:	0cdb      	lsrs	r3, r3, #19
 80042e2:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	0adb      	lsrs	r3, r3, #11
 80042e8:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	08db      	lsrs	r3, r3, #3
 80042ee:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	015a      	lsls	r2, r3, #5
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	029b      	lsls	r3, r3, #10
 80042f8:	431a      	orrs	r2, r3
 80042fa:	6a3b      	ldr	r3, [r7, #32]
 80042fc:	03db      	lsls	r3, r3, #15
 80042fe:	4313      	orrs	r3, r2
 8004300:	697a      	ldr	r2, [r7, #20]
 8004302:	4313      	orrs	r3, r2
 8004304:	627b      	str	r3, [r7, #36]	; 0x24
 8004306:	e016      	b.n	8004336 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8004308:	6a3b      	ldr	r3, [r7, #32]
 800430a:	0f1b      	lsrs	r3, r3, #28
 800430c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 800430e:	69fb      	ldr	r3, [r7, #28]
 8004310:	0d1b      	lsrs	r3, r3, #20
 8004312:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8004314:	69bb      	ldr	r3, [r7, #24]
 8004316:	0b1b      	lsrs	r3, r3, #12
 8004318:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	091b      	lsrs	r3, r3, #4
 800431e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8004320:	69bb      	ldr	r3, [r7, #24]
 8004322:	011a      	lsls	r2, r3, #4
 8004324:	69fb      	ldr	r3, [r7, #28]
 8004326:	021b      	lsls	r3, r3, #8
 8004328:	431a      	orrs	r2, r3
 800432a:	6a3b      	ldr	r3, [r7, #32]
 800432c:	031b      	lsls	r3, r3, #12
 800432e:	4313      	orrs	r3, r2
 8004330:	697a      	ldr	r2, [r7, #20]
 8004332:	4313      	orrs	r3, r2
 8004334:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800433c:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 800433e:	e003      	b.n	8004348 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	68ba      	ldr	r2, [r7, #8]
 8004346:	60da      	str	r2, [r3, #12]
}
 8004348:	bf00      	nop
 800434a:	372c      	adds	r7, #44	; 0x2c
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr

08004354 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b088      	sub	sp, #32
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 800435c:	2300      	movs	r3, #0
 800435e:	61fb      	str	r3, [r7, #28]
 8004360:	2300      	movs	r3, #0
 8004362:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8004364:	4ba1      	ldr	r3, [pc, #644]	; (80045ec <HAL_ETH_Init+0x298>)
 8004366:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8004368:	2300      	movs	r3, #0
 800436a:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 800436c:	2300      	movs	r3, #0
 800436e:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d101      	bne.n	800437a <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e182      	b.n	8004680 <HAL_ETH_Init+0x32c>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004380:	b2db      	uxtb	r3, r3
 8004382:	2b00      	cmp	r3, #0
 8004384:	d106      	bne.n	8004394 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f006 f8f8 	bl	800a584 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004394:	2300      	movs	r3, #0
 8004396:	60bb      	str	r3, [r7, #8]
 8004398:	4b95      	ldr	r3, [pc, #596]	; (80045f0 <HAL_ETH_Init+0x29c>)
 800439a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800439c:	4a94      	ldr	r2, [pc, #592]	; (80045f0 <HAL_ETH_Init+0x29c>)
 800439e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80043a2:	6453      	str	r3, [r2, #68]	; 0x44
 80043a4:	4b92      	ldr	r3, [pc, #584]	; (80045f0 <HAL_ETH_Init+0x29c>)
 80043a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043ac:	60bb      	str	r3, [r7, #8]
 80043ae:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80043b0:	4b90      	ldr	r3, [pc, #576]	; (80045f4 <HAL_ETH_Init+0x2a0>)
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	4a8f      	ldr	r2, [pc, #572]	; (80045f4 <HAL_ETH_Init+0x2a0>)
 80043b6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80043ba:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80043bc:	4b8d      	ldr	r3, [pc, #564]	; (80045f4 <HAL_ETH_Init+0x2a0>)
 80043be:	685a      	ldr	r2, [r3, #4]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6a1b      	ldr	r3, [r3, #32]
 80043c4:	498b      	ldr	r1, [pc, #556]	; (80045f4 <HAL_ETH_Init+0x2a0>)
 80043c6:	4313      	orrs	r3, r2
 80043c8:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	6812      	ldr	r2, [r2, #0]
 80043d8:	f043 0301 	orr.w	r3, r3, #1
 80043dc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80043e0:	6013      	str	r3, [r2, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80043e2:	f7fe fc1f 	bl	8002c24 <HAL_GetTick>
 80043e6:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80043e8:	e011      	b.n	800440e <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 80043ea:	f7fe fc1b 	bl	8002c24 <HAL_GetTick>
 80043ee:	4602      	mov	r2, r0
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80043f8:	d909      	bls.n	800440e <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2203      	movs	r2, #3
 80043fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 800440a:	2303      	movs	r3, #3
 800440c:	e138      	b.n	8004680 <HAL_ETH_Init+0x32c>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0301 	and.w	r3, r3, #1
 800441c:	2b00      	cmp	r3, #0
 800441e:	d1e4      	bne.n	80043ea <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	691b      	ldr	r3, [r3, #16]
 8004426:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	f023 031c 	bic.w	r3, r3, #28
 800442e:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004430:	f002 fa18 	bl	8006864 <HAL_RCC_GetHCLKFreq>
 8004434:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8004436:	69bb      	ldr	r3, [r7, #24]
 8004438:	4a6f      	ldr	r2, [pc, #444]	; (80045f8 <HAL_ETH_Init+0x2a4>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d908      	bls.n	8004450 <HAL_ETH_Init+0xfc>
 800443e:	69bb      	ldr	r3, [r7, #24]
 8004440:	4a6e      	ldr	r2, [pc, #440]	; (80045fc <HAL_ETH_Init+0x2a8>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d804      	bhi.n	8004450 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	f043 0308 	orr.w	r3, r3, #8
 800444c:	61fb      	str	r3, [r7, #28]
 800444e:	e027      	b.n	80044a0 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8004450:	69bb      	ldr	r3, [r7, #24]
 8004452:	4a6a      	ldr	r2, [pc, #424]	; (80045fc <HAL_ETH_Init+0x2a8>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d908      	bls.n	800446a <HAL_ETH_Init+0x116>
 8004458:	69bb      	ldr	r3, [r7, #24]
 800445a:	4a64      	ldr	r2, [pc, #400]	; (80045ec <HAL_ETH_Init+0x298>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d204      	bcs.n	800446a <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004460:	69fb      	ldr	r3, [r7, #28]
 8004462:	f043 030c 	orr.w	r3, r3, #12
 8004466:	61fb      	str	r3, [r7, #28]
 8004468:	e01a      	b.n	80044a0 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 800446a:	69bb      	ldr	r3, [r7, #24]
 800446c:	4a5f      	ldr	r2, [pc, #380]	; (80045ec <HAL_ETH_Init+0x298>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d303      	bcc.n	800447a <HAL_ETH_Init+0x126>
 8004472:	69bb      	ldr	r3, [r7, #24]
 8004474:	4a62      	ldr	r2, [pc, #392]	; (8004600 <HAL_ETH_Init+0x2ac>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d911      	bls.n	800449e <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 800447a:	69bb      	ldr	r3, [r7, #24]
 800447c:	4a60      	ldr	r2, [pc, #384]	; (8004600 <HAL_ETH_Init+0x2ac>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d908      	bls.n	8004494 <HAL_ETH_Init+0x140>
 8004482:	69bb      	ldr	r3, [r7, #24]
 8004484:	4a5f      	ldr	r2, [pc, #380]	; (8004604 <HAL_ETH_Init+0x2b0>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d804      	bhi.n	8004494 <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800448a:	69fb      	ldr	r3, [r7, #28]
 800448c:	f043 0304 	orr.w	r3, r3, #4
 8004490:	61fb      	str	r3, [r7, #28]
 8004492:	e005      	b.n	80044a0 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8004494:	69fb      	ldr	r3, [r7, #28]
 8004496:	f043 0310 	orr.w	r3, r3, #16
 800449a:	61fb      	str	r3, [r7, #28]
 800449c:	e000      	b.n	80044a0 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 800449e:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	69fa      	ldr	r2, [r7, #28]
 80044a6:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80044a8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80044ac:	2100      	movs	r1, #0
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	f000 fc10 	bl	8004cd4 <HAL_ETH_WritePHYRegister>
 80044b4:	4603      	mov	r3, r0
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d00b      	beq.n	80044d2 <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 80044be:	6939      	ldr	r1, [r7, #16]
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f000 fdc5 	bl	8005050 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2201      	movs	r2, #1
 80044ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e0d6      	b.n	8004680 <HAL_ETH_Init+0x32c>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 80044d2:	20ff      	movs	r0, #255	; 0xff
 80044d4:	f7fe fbb2 	bl	8002c3c <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	f000 80a4 	beq.w	800462a <HAL_ETH_Init+0x2d6>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80044e2:	f7fe fb9f 	bl	8002c24 <HAL_GetTick>
 80044e6:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80044e8:	f107 030c 	add.w	r3, r7, #12
 80044ec:	461a      	mov	r2, r3
 80044ee:	2101      	movs	r1, #1
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	f000 fb87 	bl	8004c04 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 80044f6:	f7fe fb95 	bl	8002c24 <HAL_GetTick>
 80044fa:	4602      	mov	r2, r0
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	f241 3288 	movw	r2, #5000	; 0x1388
 8004504:	4293      	cmp	r3, r2
 8004506:	d90f      	bls.n	8004528 <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800450c:	6939      	ldr	r1, [r7, #16]
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 fd9e 	bl	8005050 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8004524:	2303      	movs	r3, #3
 8004526:	e0ab      	b.n	8004680 <HAL_ETH_Init+0x32c>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f003 0304 	and.w	r3, r3, #4
 800452e:	2b00      	cmp	r3, #0
 8004530:	d0da      	beq.n	80044e8 <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8004532:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004536:	2100      	movs	r1, #0
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	f000 fbcb 	bl	8004cd4 <HAL_ETH_WritePHYRegister>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d00b      	beq.n	800455c <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004548:	6939      	ldr	r1, [r7, #16]
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f000 fd80 	bl	8005050 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8004558:	2301      	movs	r3, #1
 800455a:	e091      	b.n	8004680 <HAL_ETH_Init+0x32c>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 800455c:	f7fe fb62 	bl	8002c24 <HAL_GetTick>
 8004560:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004562:	f107 030c 	add.w	r3, r7, #12
 8004566:	461a      	mov	r2, r3
 8004568:	2101      	movs	r1, #1
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f000 fb4a 	bl	8004c04 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8004570:	f7fe fb58 	bl	8002c24 <HAL_GetTick>
 8004574:	4602      	mov	r2, r0
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	1ad3      	subs	r3, r2, r3
 800457a:	f241 3288 	movw	r2, #5000	; 0x1388
 800457e:	4293      	cmp	r3, r2
 8004580:	d90f      	bls.n	80045a2 <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004586:	6939      	ldr	r1, [r7, #16]
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	f000 fd61 	bl	8005050 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2201      	movs	r2, #1
 8004592:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 800459e:	2303      	movs	r3, #3
 80045a0:	e06e      	b.n	8004680 <HAL_ETH_Init+0x32c>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f003 0320 	and.w	r3, r3, #32
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d0da      	beq.n	8004562 <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 80045ac:	f107 030c 	add.w	r3, r7, #12
 80045b0:	461a      	mov	r2, r3
 80045b2:	2110      	movs	r1, #16
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	f000 fb25 	bl	8004c04 <HAL_ETH_ReadPHYRegister>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d00b      	beq.n	80045d8 <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80045c4:	6939      	ldr	r1, [r7, #16]
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 fd42 	bl	8005050 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80045d4:	2301      	movs	r3, #1
 80045d6:	e053      	b.n	8004680 <HAL_ETH_Init+0x32c>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f003 0304 	and.w	r3, r3, #4
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d012      	beq.n	8004608 <HAL_ETH_Init+0x2b4>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80045e8:	60da      	str	r2, [r3, #12]
 80045ea:	e010      	b.n	800460e <HAL_ETH_Init+0x2ba>
 80045ec:	03938700 	.word	0x03938700
 80045f0:	40023800 	.word	0x40023800
 80045f4:	40013800 	.word	0x40013800
 80045f8:	01312cff 	.word	0x01312cff
 80045fc:	02160ebf 	.word	0x02160ebf
 8004600:	05f5e0ff 	.word	0x05f5e0ff
 8004604:	08f0d17f 	.word	0x08f0d17f
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2200      	movs	r2, #0
 800460c:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f003 0302 	and.w	r3, r3, #2
 8004614:	2b00      	cmp	r3, #0
 8004616:	d003      	beq.n	8004620 <HAL_ETH_Init+0x2cc>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	609a      	str	r2, [r3, #8]
 800461e:	e026      	b.n	800466e <HAL_ETH_Init+0x31a>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004626:	609a      	str	r2, [r3, #8]
 8004628:	e021      	b.n	800466e <HAL_ETH_Init+0x31a>
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	68db      	ldr	r3, [r3, #12]
 800462e:	08db      	lsrs	r3, r3, #3
 8004630:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	085b      	lsrs	r3, r3, #1
 8004638:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 800463a:	4313      	orrs	r3, r2
 800463c:	b29b      	uxth	r3, r3
 800463e:	461a      	mov	r2, r3
 8004640:	2100      	movs	r1, #0
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 fb46 	bl	8004cd4 <HAL_ETH_WritePHYRegister>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00b      	beq.n	8004666 <HAL_ETH_Init+0x312>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004652:	6939      	ldr	r1, [r7, #16]
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	f000 fcfb 	bl	8005050 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2201      	movs	r2, #1
 800465e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e00c      	b.n	8004680 <HAL_ETH_Init+0x32c>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8004666:	f640 70ff 	movw	r0, #4095	; 0xfff
 800466a:	f7fe fae7 	bl	8002c3c <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 800466e:	6939      	ldr	r1, [r7, #16]
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f000 fced 	bl	8005050 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2201      	movs	r2, #1
 800467a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 800467e:	2300      	movs	r3, #0
}
 8004680:	4618      	mov	r0, r3
 8004682:	3720      	adds	r7, #32
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8004688:	b480      	push	{r7}
 800468a:	b087      	sub	sp, #28
 800468c:	af00      	add	r7, sp, #0
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	607a      	str	r2, [r7, #4]
 8004694:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004696:	2300      	movs	r3, #0
 8004698:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d101      	bne.n	80046a8 <HAL_ETH_DMATxDescListInit+0x20>
 80046a4:	2302      	movs	r3, #2
 80046a6:	e051      	b.n	800474c <HAL_ETH_DMATxDescListInit+0xc4>
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2202      	movs	r2, #2
 80046b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	68ba      	ldr	r2, [r7, #8]
 80046bc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 80046be:	2300      	movs	r3, #0
 80046c0:	617b      	str	r3, [r7, #20]
 80046c2:	e030      	b.n	8004726 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	015b      	lsls	r3, r3, #5
 80046c8:	68ba      	ldr	r2, [r7, #8]
 80046ca:	4413      	add	r3, r2
 80046cc:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80046d4:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80046dc:	fb02 f303 	mul.w	r3, r2, r3
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	4413      	add	r3, r2
 80046e4:	461a      	mov	r2, r3
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	69db      	ldr	r3, [r3, #28]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d105      	bne.n	80046fe <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	3b01      	subs	r3, #1
 8004702:	697a      	ldr	r2, [r7, #20]
 8004704:	429a      	cmp	r2, r3
 8004706:	d208      	bcs.n	800471a <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	3301      	adds	r3, #1
 800470c:	015b      	lsls	r3, r3, #5
 800470e:	68ba      	ldr	r2, [r7, #8]
 8004710:	4413      	add	r3, r2
 8004712:	461a      	mov	r2, r3
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	60da      	str	r2, [r3, #12]
 8004718:	e002      	b.n	8004720 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 800471a:	68ba      	ldr	r2, [r7, #8]
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	3301      	adds	r3, #1
 8004724:	617b      	str	r3, [r7, #20]
 8004726:	697a      	ldr	r2, [r7, #20]
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	429a      	cmp	r2, r3
 800472c:	d3ca      	bcc.n	80046c4 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004738:	6113      	str	r3, [r2, #16]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2201      	movs	r2, #1
 800473e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2200      	movs	r2, #0
 8004746:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800474a:	2300      	movs	r3, #0
}
 800474c:	4618      	mov	r0, r3
 800474e:	371c      	adds	r7, #28
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr

08004758 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8004758:	b480      	push	{r7}
 800475a:	b087      	sub	sp, #28
 800475c:	af00      	add	r7, sp, #0
 800475e:	60f8      	str	r0, [r7, #12]
 8004760:	60b9      	str	r1, [r7, #8]
 8004762:	607a      	str	r2, [r7, #4]
 8004764:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004766:	2300      	movs	r3, #0
 8004768:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004770:	2b01      	cmp	r3, #1
 8004772:	d101      	bne.n	8004778 <HAL_ETH_DMARxDescListInit+0x20>
 8004774:	2302      	movs	r3, #2
 8004776:	e055      	b.n	8004824 <HAL_ETH_DMARxDescListInit+0xcc>
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2201      	movs	r2, #1
 800477c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2202      	movs	r2, #2
 8004784:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	68ba      	ldr	r2, [r7, #8]
 800478c:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 800478e:	2300      	movs	r3, #0
 8004790:	617b      	str	r3, [r7, #20]
 8004792:	e034      	b.n	80047fe <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	015b      	lsls	r3, r3, #5
 8004798:	68ba      	ldr	r2, [r7, #8]
 800479a:	4413      	add	r3, r2
 800479c:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80047a4:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	f244 52f4 	movw	r2, #17908	; 0x45f4
 80047ac:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80047b4:	fb02 f303 	mul.w	r3, r2, r3
 80047b8:	687a      	ldr	r2, [r7, #4]
 80047ba:	4413      	add	r3, r2
 80047bc:	461a      	mov	r2, r3
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	699b      	ldr	r3, [r3, #24]
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d105      	bne.n	80047d6 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	3b01      	subs	r3, #1
 80047da:	697a      	ldr	r2, [r7, #20]
 80047dc:	429a      	cmp	r2, r3
 80047de:	d208      	bcs.n	80047f2 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	3301      	adds	r3, #1
 80047e4:	015b      	lsls	r3, r3, #5
 80047e6:	68ba      	ldr	r2, [r7, #8]
 80047e8:	4413      	add	r3, r2
 80047ea:	461a      	mov	r2, r3
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	60da      	str	r2, [r3, #12]
 80047f0:	e002      	b.n	80047f8 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 80047f2:	68ba      	ldr	r2, [r7, #8]
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	3301      	adds	r3, #1
 80047fc:	617b      	str	r3, [r7, #20]
 80047fe:	697a      	ldr	r2, [r7, #20]
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	429a      	cmp	r2, r3
 8004804:	d3c6      	bcc.n	8004794 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004810:	60d3      	str	r3, [r2, #12]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2201      	movs	r2, #1
 8004816:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2200      	movs	r2, #0
 800481e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004822:	2300      	movs	r3, #0
}
 8004824:	4618      	mov	r0, r3
 8004826:	371c      	adds	r7, #28
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr

08004830 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8004830:	b480      	push	{r7}
 8004832:	b087      	sub	sp, #28
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 800483a:	2300      	movs	r3, #0
 800483c:	617b      	str	r3, [r7, #20]
 800483e:	2300      	movs	r3, #0
 8004840:	60fb      	str	r3, [r7, #12]
 8004842:	2300      	movs	r3, #0
 8004844:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800484c:	2b01      	cmp	r3, #1
 800484e:	d101      	bne.n	8004854 <HAL_ETH_TransmitFrame+0x24>
 8004850:	2302      	movs	r3, #2
 8004852:	e0cc      	b.n	80049ee <HAL_ETH_TransmitFrame+0x1be>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2202      	movs	r2, #2
 8004860:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d109      	bne.n	800487e <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2201      	movs	r2, #1
 800486e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 800487a:	2301      	movs	r3, #1
 800487c:	e0b7      	b.n	80049ee <HAL_ETH_TransmitFrame+0x1be>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	2b00      	cmp	r3, #0
 8004886:	da09      	bge.n	800489c <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2212      	movs	r2, #18
 800488c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e0a8      	b.n	80049ee <HAL_ETH_TransmitFrame+0x1be>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d915      	bls.n	80048d2 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	4a54      	ldr	r2, [pc, #336]	; (80049fc <HAL_ETH_TransmitFrame+0x1cc>)
 80048aa:	fba2 2303 	umull	r2, r3, r2, r3
 80048ae:	0a9b      	lsrs	r3, r3, #10
 80048b0:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 80048b2:	683a      	ldr	r2, [r7, #0]
 80048b4:	4b51      	ldr	r3, [pc, #324]	; (80049fc <HAL_ETH_TransmitFrame+0x1cc>)
 80048b6:	fba3 1302 	umull	r1, r3, r3, r2
 80048ba:	0a9b      	lsrs	r3, r3, #10
 80048bc:	f240 51f4 	movw	r1, #1524	; 0x5f4
 80048c0:	fb01 f303 	mul.w	r3, r1, r3
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d005      	beq.n	80048d6 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	3301      	adds	r3, #1
 80048ce:	617b      	str	r3, [r7, #20]
 80048d0:	e001      	b.n	80048d6 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 80048d2:	2301      	movs	r3, #1
 80048d4:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d11c      	bne.n	8004916 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048e6:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 80048ea:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f0:	683a      	ldr	r2, [r7, #0]
 80048f2:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80048f6:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004902:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004906:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800490c:	68db      	ldr	r3, [r3, #12]
 800490e:	461a      	mov	r2, r3
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	62da      	str	r2, [r3, #44]	; 0x2c
 8004914:	e04b      	b.n	80049ae <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 8004916:	2300      	movs	r3, #0
 8004918:	613b      	str	r3, [r7, #16]
 800491a:	e044      	b.n	80049a6 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004926:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800492a:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d107      	bne.n	8004942 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800493c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004940:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004946:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800494a:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	3b01      	subs	r3, #1
 8004950:	693a      	ldr	r2, [r7, #16]
 8004952:	429a      	cmp	r2, r3
 8004954:	d116      	bne.n	8004984 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004960:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004964:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	4a25      	ldr	r2, [pc, #148]	; (8004a00 <HAL_ETH_TransmitFrame+0x1d0>)
 800496a:	fb03 f202 	mul.w	r2, r3, r2
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	4413      	add	r3, r2
 8004972:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8004976:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004982:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800498e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004992:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004998:	68db      	ldr	r3, [r3, #12]
 800499a:	461a      	mov	r2, r3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	3301      	adds	r3, #1
 80049a4:	613b      	str	r3, [r7, #16]
 80049a6:	693a      	ldr	r2, [r7, #16]
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d3b6      	bcc.n	800491c <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80049b6:	695b      	ldr	r3, [r3, #20]
 80049b8:	f003 0304 	and.w	r3, r3, #4
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d00d      	beq.n	80049dc <HAL_ETH_TransmitFrame+0x1ac>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80049c8:	461a      	mov	r2, r3
 80049ca:	2304      	movs	r3, #4
 80049cc:	6153      	str	r3, [r2, #20]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80049d6:	461a      	mov	r2, r3
 80049d8:	2300      	movs	r3, #0
 80049da:	6053      	str	r3, [r2, #4]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80049ec:	2300      	movs	r3, #0
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	371c      	adds	r7, #28
 80049f2:	46bd      	mov	sp, r7
 80049f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f8:	4770      	bx	lr
 80049fa:	bf00      	nop
 80049fc:	ac02b00b 	.word	0xac02b00b
 8004a00:	fffffa0c 	.word	0xfffffa0c

08004a04 <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0U;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	d101      	bne.n	8004a1e <HAL_ETH_GetReceivedFrame_IT+0x1a>
 8004a1a:	2302      	movs	r3, #2
 8004a1c:	e074      	b.n	8004b08 <HAL_ETH_GetReceivedFrame_IT+0x104>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2201      	movs	r2, #1
 8004a22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2202      	movs	r2, #2
 8004a2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8004a2e:	e05a      	b.n	8004ae6 <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	3301      	adds	r3, #1
 8004a34:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a44:	d10d      	bne.n	8004a62 <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1U;   
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2201      	movs	r2, #1
 8004a52:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	629a      	str	r2, [r3, #40]	; 0x28
 8004a60:	e041      	b.n	8004ae6 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d10b      	bne.n	8004a88 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a74:	1c5a      	adds	r2, r3, #1
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	461a      	mov	r2, r3
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	629a      	str	r2, [r3, #40]	; 0x28
 8004a86:	e02e      	b.n	8004ae6 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a94:	1c5a      	adds	r2, r3, #1
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1U)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d103      	bne.n	8004aaa <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	0c1b      	lsrs	r3, r3, #16
 8004ab2:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004ab6:	1f1a      	subs	r2, r3, #4
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ac0:	689a      	ldr	r2, [r3, #8]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	461a      	mov	r2, r3
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2200      	movs	r2, #0
 8004ade:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	e010      	b.n	8004b08 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	db02      	blt.n	8004af6 <HAL_ETH_GetReceivedFrame_IT+0xf2>
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2b03      	cmp	r3, #3
 8004af4:	d99c      	bls.n	8004a30 <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2201      	movs	r2, #1
 8004afa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2200      	movs	r2, #0
 8004b02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3714      	adds	r7, #20
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr

08004b14 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b082      	sub	sp, #8
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b24:	695b      	ldr	r3, [r3, #20]
 8004b26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b2a:	2b40      	cmp	r3, #64	; 0x40
 8004b2c:	d112      	bne.n	8004b54 <HAL_ETH_IRQHandler+0x40>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f005 fdf6 	bl	800a720 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b3c:	461a      	mov	r2, r3
 8004b3e:	2340      	movs	r3, #64	; 0x40
 8004b40:	6153      	str	r3, [r2, #20]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2201      	movs	r2, #1
 8004b46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b52:	e01a      	b.n	8004b8a <HAL_ETH_IRQHandler+0x76>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b5c:	695b      	ldr	r3, [r3, #20]
 8004b5e:	f003 0301 	and.w	r3, r3, #1
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d111      	bne.n	8004b8a <HAL_ETH_IRQHandler+0x76>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f000 f838 	bl	8004bdc <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b74:	461a      	mov	r2, r3
 8004b76:	2301      	movs	r3, #1
 8004b78:	6153      	str	r3, [r2, #20]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2200      	movs	r2, #0
 8004b86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b92:	461a      	mov	r2, r3
 8004b94:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004b98:	6153      	str	r3, [r2, #20]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004ba2:	695b      	ldr	r3, [r3, #20]
 8004ba4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004ba8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bac:	d112      	bne.n	8004bd4 <HAL_ETH_IRQHandler+0xc0>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 f81e 	bl	8004bf0 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004bbc:	461a      	mov	r2, r3
 8004bbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004bc2:	6153      	str	r3, [r2, #20]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8004bd4:	bf00      	nop
 8004bd6:	3708      	adds	r7, #8
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b083      	sub	sp, #12
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8004be4:	bf00      	nop
 8004be6:	370c      	adds	r7, #12
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr

08004bf0 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b083      	sub	sp, #12
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8004bf8:	bf00      	nop
 8004bfa:	370c      	adds	r7, #12
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c02:	4770      	bx	lr

08004c04 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b086      	sub	sp, #24
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	60f8      	str	r0, [r7, #12]
 8004c0c:	460b      	mov	r3, r1
 8004c0e:	607a      	str	r2, [r7, #4]
 8004c10:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 8004c12:	2300      	movs	r3, #0
 8004c14:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8004c16:	2300      	movs	r3, #0
 8004c18:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	2b82      	cmp	r3, #130	; 0x82
 8004c24:	d101      	bne.n	8004c2a <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8004c26:	2302      	movs	r3, #2
 8004c28:	e050      	b.n	8004ccc <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2282      	movs	r2, #130	; 0x82
 8004c2e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	691b      	ldr	r3, [r3, #16]
 8004c38:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	f003 031c 	and.w	r3, r3, #28
 8004c40:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	8a1b      	ldrh	r3, [r3, #16]
 8004c46:	02db      	lsls	r3, r3, #11
 8004c48:	b29b      	uxth	r3, r3
 8004c4a:	697a      	ldr	r2, [r7, #20]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8004c50:	897b      	ldrh	r3, [r7, #10]
 8004c52:	019b      	lsls	r3, r3, #6
 8004c54:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004c58:	697a      	ldr	r2, [r7, #20]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	f023 0302 	bic.w	r3, r3, #2
 8004c64:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	f043 0301 	orr.w	r3, r3, #1
 8004c6c:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	697a      	ldr	r2, [r7, #20]
 8004c74:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004c76:	f7fd ffd5 	bl	8002c24 <HAL_GetTick>
 8004c7a:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004c7c:	e015      	b.n	8004caa <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8004c7e:	f7fd ffd1 	bl	8002c24 <HAL_GetTick>
 8004c82:	4602      	mov	r2, r0
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	1ad3      	subs	r3, r2, r3
 8004c88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c8c:	d309      	bcc.n	8004ca2 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2201      	movs	r2, #1
 8004c92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8004c9e:	2303      	movs	r3, #3
 8004ca0:	e014      	b.n	8004ccc <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	691b      	ldr	r3, [r3, #16]
 8004ca8:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	f003 0301 	and.w	r3, r3, #1
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d1e4      	bne.n	8004c7e <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	695b      	ldr	r3, [r3, #20]
 8004cba:	b29b      	uxth	r3, r3
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8004cca:	2300      	movs	r3, #0
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3718      	adds	r7, #24
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}

08004cd4 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b086      	sub	sp, #24
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	60f8      	str	r0, [r7, #12]
 8004cdc:	460b      	mov	r3, r1
 8004cde:	607a      	str	r2, [r7, #4]
 8004ce0:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	2b42      	cmp	r3, #66	; 0x42
 8004cf4:	d101      	bne.n	8004cfa <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8004cf6:	2302      	movs	r3, #2
 8004cf8:	e04e      	b.n	8004d98 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2242      	movs	r2, #66	; 0x42
 8004cfe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	691b      	ldr	r3, [r3, #16]
 8004d08:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	f003 031c 	and.w	r3, r3, #28
 8004d10:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	8a1b      	ldrh	r3, [r3, #16]
 8004d16:	02db      	lsls	r3, r3, #11
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	697a      	ldr	r2, [r7, #20]
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8004d20:	897b      	ldrh	r3, [r7, #10]
 8004d22:	019b      	lsls	r3, r3, #6
 8004d24:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004d28:	697a      	ldr	r2, [r7, #20]
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	f043 0302 	orr.w	r3, r3, #2
 8004d34:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	f043 0301 	orr.w	r3, r3, #1
 8004d3c:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	b29a      	uxth	r2, r3
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	697a      	ldr	r2, [r7, #20]
 8004d4e:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004d50:	f7fd ff68 	bl	8002c24 <HAL_GetTick>
 8004d54:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004d56:	e015      	b.n	8004d84 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8004d58:	f7fd ff64 	bl	8002c24 <HAL_GetTick>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	1ad3      	subs	r3, r2, r3
 8004d62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d66:	d309      	bcc.n	8004d7c <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2200      	movs	r2, #0
 8004d74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8004d78:	2303      	movs	r3, #3
 8004d7a:	e00d      	b.n	8004d98 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	691b      	ldr	r3, [r3, #16]
 8004d82:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	f003 0301 	and.w	r3, r3, #1
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d1e4      	bne.n	8004d58 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2201      	movs	r2, #1
 8004d92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8004d96:	2300      	movs	r3, #0
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3718      	adds	r7, #24
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}

08004da0 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b082      	sub	sp, #8
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d101      	bne.n	8004db6 <HAL_ETH_Start+0x16>
 8004db2:	2302      	movs	r3, #2
 8004db4:	e01f      	b.n	8004df6 <HAL_ETH_Start+0x56>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2201      	movs	r2, #1
 8004dba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2202      	movs	r2, #2
 8004dc2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f000 fb40 	bl	800544c <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f000 fb77 	bl	80054c0 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f000 fc06 	bl	80055e4 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8004dd8:	6878      	ldr	r0, [r7, #4]
 8004dda:	f000 fbab 	bl	8005534 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f000 fbd4 	bl	800558c <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004df4:	2300      	movs	r3, #0
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	3708      	adds	r7, #8
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}

08004dfe <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 8004dfe:	b580      	push	{r7, lr}
 8004e00:	b082      	sub	sp, #8
 8004e02:	af00      	add	r7, sp, #0
 8004e04:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	d101      	bne.n	8004e14 <HAL_ETH_Stop+0x16>
 8004e10:	2302      	movs	r3, #2
 8004e12:	e01f      	b.n	8004e54 <HAL_ETH_Stop+0x56>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2202      	movs	r2, #2
 8004e20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	f000 fb9b 	bl	8005560 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f000 fbc4 	bl	80055b8 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	f000 fb62 	bl	80054fa <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 fbd4 	bl	80055e4 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	f000 fb22 	bl	8005486 <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2201      	movs	r2, #1
 8004e46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004e52:	2300      	movs	r3, #0
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3708      	adds	r7, #8
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}

08004e5c <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b084      	sub	sp, #16
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 8004e66:	2300      	movs	r3, #0
 8004e68:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d101      	bne.n	8004e78 <HAL_ETH_ConfigMAC+0x1c>
 8004e74:	2302      	movs	r3, #2
 8004e76:	e0e4      	b.n	8005042 <HAL_ETH_ConfigMAC+0x1e6>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2202      	movs	r2, #2
 8004e84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	f000 80b1 	beq.w	8004ff2 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8004e98:	68fa      	ldr	r2, [r7, #12]
 8004e9a:	4b6c      	ldr	r3, [pc, #432]	; (800504c <HAL_ETH_ConfigMAC+0x1f0>)
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8004ea8:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 8004eae:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 8004eb4:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 8004eba:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8004ec0:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 8004ec6:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 8004ecc:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 8004ed2:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 8004ed8:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 8004ede:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 8004ee4:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 8004eea:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8004eec:	68fa      	ldr	r2, [r7, #12]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	68fa      	ldr	r2, [r7, #12]
 8004ef8:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004f02:	2001      	movs	r0, #1
 8004f04:	f7fd fe9a 	bl	8002c3c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1; 
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	68fa      	ldr	r2, [r7, #12]
 8004f0e:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8004f18:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8004f1e:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8004f24:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 8004f2a:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8004f30:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8004f36:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8004f42:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8004f44:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFFR;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8004f4e:	2001      	movs	r0, #1
 8004f50:	f7fd fe74 	bl	8002c3c <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg1;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	68fa      	ldr	r2, [r7, #12]
 8004f5a:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	683a      	ldr	r2, [r7, #0]
 8004f62:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004f64:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	683a      	ldr	r2, [r7, #0]
 8004f6c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004f6e:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg1 = (heth->Instance)->MACFCR;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	699b      	ldr	r3, [r3, #24]
 8004f76:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8004f78:	68fa      	ldr	r2, [r7, #12]
 8004f7a:	f64f 7341 	movw	r3, #65345	; 0xff41
 8004f7e:	4013      	ands	r3, r2
 8004f80:	60fb      	str	r3, [r7, #12]
     
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f86:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8004f8c:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8004f92:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8004f98:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 8004f9e:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8004fa4:	4313      	orrs	r3, r2
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8004fa6:	68fa      	ldr	r2, [r7, #12]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	68fa      	ldr	r2, [r7, #12]
 8004fb2:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFCR;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	699b      	ldr	r3, [r3, #24]
 8004fba:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8004fbc:	2001      	movs	r0, #1
 8004fbe:	f7fd fe3d 	bl	8002c3c <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg1;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	68fa      	ldr	r2, [r7, #12]
 8004fc8:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	430a      	orrs	r2, r1
 8004fd8:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg1 = (heth->Instance)->MACVLANTR;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	69db      	ldr	r3, [r3, #28]
 8004fe0:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8004fe2:	2001      	movs	r0, #1
 8004fe4:	f7fd fe2a 	bl	8002c3c <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg1;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	68fa      	ldr	r2, [r7, #12]
 8004fee:	61da      	str	r2, [r3, #28]
 8004ff0:	e01e      	b.n	8005030 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8005000:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	689a      	ldr	r2, [r3, #8]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	4313      	orrs	r3, r2
 800500c:	68fa      	ldr	r2, [r7, #12]
 800500e:	4313      	orrs	r3, r2
 8005010:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	68fa      	ldr	r2, [r7, #12]
 8005018:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005022:	2001      	movs	r0, #1
 8005024:	f7fd fe0a 	bl	8002c3c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2201      	movs	r2, #1
 8005034:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 8005040:	2300      	movs	r3, #0
}
 8005042:	4618      	mov	r0, r3
 8005044:	3710      	adds	r7, #16
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
 800504a:	bf00      	nop
 800504c:	ff20810f 	.word	0xff20810f

08005050 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b0b0      	sub	sp, #192	; 0xc0
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 800505a:	2300      	movs	r3, #0
 800505c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d007      	beq.n	8005076 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800506c:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005074:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8005076:	2300      	movs	r3, #0
 8005078:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 800507a:	2300      	movs	r3, #0
 800507c:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 800507e:	2300      	movs	r3, #0
 8005080:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8005082:	2300      	movs	r3, #0
 8005084:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8005086:	2300      	movs	r3, #0
 8005088:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800508a:	2300      	movs	r3, #0
 800508c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	69db      	ldr	r3, [r3, #28]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d103      	bne.n	800509e <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8005096:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800509a:	663b      	str	r3, [r7, #96]	; 0x60
 800509c:	e001      	b.n	80050a2 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 800509e:	2300      	movs	r3, #0
 80050a0:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 80050a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80050a6:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 80050a8:	2300      	movs	r3, #0
 80050aa:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80050ac:	2300      	movs	r3, #0
 80050ae:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80050b0:	2300      	movs	r3, #0
 80050b2:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80050b4:	2300      	movs	r3, #0
 80050b6:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80050b8:	2300      	movs	r3, #0
 80050ba:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80050bc:	2340      	movs	r3, #64	; 0x40
 80050be:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80050c0:	2300      	movs	r3, #0
 80050c2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80050c6:	2300      	movs	r3, #0
 80050c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80050cc:	2300      	movs	r3, #0
 80050ce:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 80050d2:	2300      	movs	r3, #0
 80050d4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 80050d8:	2300      	movs	r3, #0
 80050da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 80050de:	2300      	movs	r3, #0
 80050e0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 80050e4:	2300      	movs	r3, #0
 80050e6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 80050ea:	2300      	movs	r3, #0
 80050ec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 80050f0:	2380      	movs	r3, #128	; 0x80
 80050f2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80050f6:	2300      	movs	r3, #0
 80050f8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 80050fc:	2300      	movs	r3, #0
 80050fe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8005102:	2300      	movs	r3, #0
 8005104:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8005108:	2300      	movs	r3, #0
 800510a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 800510e:	2300      	movs	r3, #0
 8005110:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8005114:	2300      	movs	r3, #0
 8005116:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8005124:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005128:	4baa      	ldr	r3, [pc, #680]	; (80053d4 <ETH_MACDMAConfig+0x384>)
 800512a:	4013      	ands	r3, r2
 800512c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8005130:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8005132:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8005134:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8005136:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8005138:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 800513a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 800513c:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8005142:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8005144:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8005146:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8005148:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 800514a:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8005150:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8005152:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8005154:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8005156:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8005158:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 800515a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 800515c:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 800515e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8005160:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8005162:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8005164:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8005166:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800516a:	4313      	orrs	r3, r2
 800516c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005178:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005184:	2001      	movs	r0, #1
 8005186:	f7fd fd59 	bl	8002c3c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005192:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005194:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8005196:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005198:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 800519a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 800519c:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 800519e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 80051a2:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 80051a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 80051a8:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 80051aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 80051ae:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 80051b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 80051b4:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 80051b8:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 80051c0:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80051c2:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80051ce:	2001      	movs	r0, #1
 80051d0:	f7fd fd34 	bl	8002c3c <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80051dc:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80051e6:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80051f0:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	699b      	ldr	r3, [r3, #24]
 80051f8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80051fc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005200:	f64f 7341 	movw	r3, #65345	; 0xff41
 8005204:	4013      	ands	r3, r2
 8005206:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 800520a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800520e:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8005210:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8005214:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8005216:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 800521a:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 800521c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8005220:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8005222:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8005226:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8005228:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 800522c:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 800522e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005232:	4313      	orrs	r3, r2
 8005234:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005240:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	699b      	ldr	r3, [r3, #24]
 8005248:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800524c:	2001      	movs	r0, #1
 800524e:	f7fd fcf5 	bl	8002c3c <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800525a:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 800525c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8005260:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	430a      	orrs	r2, r1
 800526a:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	69db      	ldr	r3, [r3, #28]
 8005272:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005276:	2001      	movs	r0, #1
 8005278:	f7fd fce0 	bl	8002c3c <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005284:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8005286:	2300      	movs	r3, #0
 8005288:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800528a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800528e:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8005290:	2300      	movs	r3, #0
 8005292:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8005294:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005298:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800529a:	2300      	movs	r3, #0
 800529c:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 800529e:	2300      	movs	r3, #0
 80052a0:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 80052a2:	2300      	movs	r3, #0
 80052a4:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80052a6:	2300      	movs	r3, #0
 80052a8:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 80052aa:	2304      	movs	r3, #4
 80052ac:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 80052ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80052b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 80052b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80052b8:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80052ba:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80052be:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80052c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80052c4:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 80052c6:	2380      	movs	r3, #128	; 0x80
 80052c8:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 80052ca:	2300      	movs	r3, #0
 80052cc:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80052ce:	2300      	movs	r3, #0
 80052d0:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80052da:	699b      	ldr	r3, [r3, #24]
 80052dc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80052e0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80052e4:	4b3c      	ldr	r3, [pc, #240]	; (80053d8 <ETH_MACDMAConfig+0x388>)
 80052e6:	4013      	ands	r3, r2
 80052e8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80052ec:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 80052ee:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80052f0:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 80052f2:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 80052f4:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 80052f6:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 80052f8:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 80052fa:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 80052fc:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 80052fe:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8005300:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8005302:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8005304:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8005306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8005308:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 800530a:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 800530c:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800530e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005312:	4313      	orrs	r3, r2
 8005314:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005320:	461a      	mov	r2, r3
 8005322:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005326:	6193      	str	r3, [r2, #24]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005330:	699b      	ldr	r3, [r3, #24]
 8005332:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005336:	2001      	movs	r0, #1
 8005338:	f7fd fc80 	bl	8002c3c <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005344:	461a      	mov	r2, r3
 8005346:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800534a:	6193      	str	r3, [r2, #24]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800534c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 800534e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005350:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8005352:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8005354:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 8005356:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8005358:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 800535a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 800535c:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 800535e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005360:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 8005362:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 8005364:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 8005366:	4313      	orrs	r3, r2
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005368:	687a      	ldr	r2, [r7, #4]
 800536a:	6812      	ldr	r2, [r2, #0]
 800536c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005370:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005374:	6013      	str	r3, [r2, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8005384:	2001      	movs	r0, #1
 8005386:	f7fd fc59 	bl	8002c3c <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005392:	461a      	mov	r2, r3
 8005394:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005398:	6013      	str	r3, [r2, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	699b      	ldr	r3, [r3, #24]
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d10d      	bne.n	80053be <ETH_MACDMAConfig+0x36e>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053aa:	69db      	ldr	r3, [r3, #28]
 80053ac:	687a      	ldr	r2, [r7, #4]
 80053ae:	6812      	ldr	r2, [r2, #0]
 80053b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053b8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80053bc:	61d3      	str	r3, [r2, #28]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	695b      	ldr	r3, [r3, #20]
 80053c2:	461a      	mov	r2, r3
 80053c4:	2100      	movs	r1, #0
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 f808 	bl	80053dc <ETH_MACAddressConfig>
}
 80053cc:	bf00      	nop
 80053ce:	37c0      	adds	r7, #192	; 0xc0
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}
 80053d4:	ff20810f 	.word	0xff20810f
 80053d8:	f8de3f23 	.word	0xf8de3f23

080053dc <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80053dc:	b480      	push	{r7}
 80053de:	b087      	sub	sp, #28
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	60f8      	str	r0, [r7, #12]
 80053e4:	60b9      	str	r1, [r7, #8]
 80053e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	3305      	adds	r3, #5
 80053ec:	781b      	ldrb	r3, [r3, #0]
 80053ee:	021b      	lsls	r3, r3, #8
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	3204      	adds	r2, #4
 80053f4:	7812      	ldrb	r2, [r2, #0]
 80053f6:	4313      	orrs	r3, r2
 80053f8:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80053fa:	68ba      	ldr	r2, [r7, #8]
 80053fc:	4b11      	ldr	r3, [pc, #68]	; (8005444 <ETH_MACAddressConfig+0x68>)
 80053fe:	4413      	add	r3, r2
 8005400:	461a      	mov	r2, r3
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	3303      	adds	r3, #3
 800540a:	781b      	ldrb	r3, [r3, #0]
 800540c:	061a      	lsls	r2, r3, #24
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	3302      	adds	r3, #2
 8005412:	781b      	ldrb	r3, [r3, #0]
 8005414:	041b      	lsls	r3, r3, #16
 8005416:	431a      	orrs	r2, r3
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	3301      	adds	r3, #1
 800541c:	781b      	ldrb	r3, [r3, #0]
 800541e:	021b      	lsls	r3, r3, #8
 8005420:	4313      	orrs	r3, r2
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	7812      	ldrb	r2, [r2, #0]
 8005426:	4313      	orrs	r3, r2
 8005428:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800542a:	68ba      	ldr	r2, [r7, #8]
 800542c:	4b06      	ldr	r3, [pc, #24]	; (8005448 <ETH_MACAddressConfig+0x6c>)
 800542e:	4413      	add	r3, r2
 8005430:	461a      	mov	r2, r3
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	6013      	str	r3, [r2, #0]
}
 8005436:	bf00      	nop
 8005438:	371c      	adds	r7, #28
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr
 8005442:	bf00      	nop
 8005444:	40028040 	.word	0x40028040
 8005448:	40028044 	.word	0x40028044

0800544c <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 800544c:	b580      	push	{r7, lr}
 800544e:	b084      	sub	sp, #16
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005454:	2300      	movs	r3, #0
 8005456:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f042 0208 	orr.w	r2, r2, #8
 8005466:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005470:	2001      	movs	r0, #1
 8005472:	f000 f8dd 	bl	8005630 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	68fa      	ldr	r2, [r7, #12]
 800547c:	601a      	str	r2, [r3, #0]
}
 800547e:	bf00      	nop
 8005480:	3710      	adds	r7, #16
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}

08005486 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8005486:	b580      	push	{r7, lr}
 8005488:	b084      	sub	sp, #16
 800548a:	af00      	add	r7, sp, #0
 800548c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800548e:	2300      	movs	r3, #0
 8005490:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f022 0208 	bic.w	r2, r2, #8
 80054a0:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80054aa:	2001      	movs	r0, #1
 80054ac:	f000 f8c0 	bl	8005630 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	68fa      	ldr	r2, [r7, #12]
 80054b6:	601a      	str	r2, [r3, #0]
}
 80054b8:	bf00      	nop
 80054ba:	3710      	adds	r7, #16
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd80      	pop	{r7, pc}

080054c0 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b084      	sub	sp, #16
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80054c8:	2300      	movs	r3, #0
 80054ca:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f042 0204 	orr.w	r2, r2, #4
 80054da:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80054e4:	2001      	movs	r0, #1
 80054e6:	f000 f8a3 	bl	8005630 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	68fa      	ldr	r2, [r7, #12]
 80054f0:	601a      	str	r2, [r3, #0]
}
 80054f2:	bf00      	nop
 80054f4:	3710      	adds	r7, #16
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}

080054fa <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80054fa:	b580      	push	{r7, lr}
 80054fc:	b084      	sub	sp, #16
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005502:	2300      	movs	r3, #0
 8005504:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f022 0204 	bic.w	r2, r2, #4
 8005514:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800551e:	2001      	movs	r0, #1
 8005520:	f000 f886 	bl	8005630 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68fa      	ldr	r2, [r7, #12]
 800552a:	601a      	str	r2, [r3, #0]
}
 800552c:	bf00      	nop
 800552e:	3710      	adds	r7, #16
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}

08005534 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8005534:	b480      	push	{r7}
 8005536:	b083      	sub	sp, #12
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005544:	699b      	ldr	r3, [r3, #24]
 8005546:	687a      	ldr	r2, [r7, #4]
 8005548:	6812      	ldr	r2, [r2, #0]
 800554a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800554e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005552:	6193      	str	r3, [r2, #24]
}
 8005554:	bf00      	nop
 8005556:	370c      	adds	r7, #12
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr

08005560 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8005560:	b480      	push	{r7}
 8005562:	b083      	sub	sp, #12
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005570:	699b      	ldr	r3, [r3, #24]
 8005572:	687a      	ldr	r2, [r7, #4]
 8005574:	6812      	ldr	r2, [r2, #0]
 8005576:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800557a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800557e:	6193      	str	r3, [r2, #24]
}
 8005580:	bf00      	nop
 8005582:	370c      	adds	r7, #12
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr

0800558c <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 800558c:	b480      	push	{r7}
 800558e:	b083      	sub	sp, #12
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800559c:	699b      	ldr	r3, [r3, #24]
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	6812      	ldr	r2, [r2, #0]
 80055a2:	f043 0302 	orr.w	r3, r3, #2
 80055a6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80055aa:	6193      	str	r3, [r2, #24]
}
 80055ac:	bf00      	nop
 80055ae:	370c      	adds	r7, #12
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr

080055b8 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80055b8:	b480      	push	{r7}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80055c8:	699b      	ldr	r3, [r3, #24]
 80055ca:	687a      	ldr	r2, [r7, #4]
 80055cc:	6812      	ldr	r2, [r2, #0]
 80055ce:	f023 0302 	bic.w	r3, r3, #2
 80055d2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80055d6:	6193      	str	r3, [r2, #24]
}
 80055d8:	bf00      	nop
 80055da:	370c      	adds	r7, #12
 80055dc:	46bd      	mov	sp, r7
 80055de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e2:	4770      	bx	lr

080055e4 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b084      	sub	sp, #16
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80055ec:	2300      	movs	r3, #0
 80055ee:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80055f8:	699b      	ldr	r3, [r3, #24]
 80055fa:	687a      	ldr	r2, [r7, #4]
 80055fc:	6812      	ldr	r2, [r2, #0]
 80055fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005602:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005606:	6193      	str	r3, [r2, #24]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005610:	699b      	ldr	r3, [r3, #24]
 8005612:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005614:	2001      	movs	r0, #1
 8005616:	f000 f80b 	bl	8005630 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005624:	6193      	str	r3, [r2, #24]
}
 8005626:	bf00      	nop
 8005628:	3710      	adds	r7, #16
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
	...

08005630 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8005630:	b480      	push	{r7}
 8005632:	b085      	sub	sp, #20
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005638:	4b0b      	ldr	r3, [pc, #44]	; (8005668 <ETH_Delay+0x38>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a0b      	ldr	r2, [pc, #44]	; (800566c <ETH_Delay+0x3c>)
 800563e:	fba2 2303 	umull	r2, r3, r2, r3
 8005642:	0a5b      	lsrs	r3, r3, #9
 8005644:	687a      	ldr	r2, [r7, #4]
 8005646:	fb02 f303 	mul.w	r3, r2, r3
 800564a:	60fb      	str	r3, [r7, #12]
  do 
  {
    __NOP();
 800564c:	bf00      	nop
  } 
  while (Delay --);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	1e5a      	subs	r2, r3, #1
 8005652:	60fa      	str	r2, [r7, #12]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d1f9      	bne.n	800564c <ETH_Delay+0x1c>
}
 8005658:	bf00      	nop
 800565a:	bf00      	nop
 800565c:	3714      	adds	r7, #20
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr
 8005666:	bf00      	nop
 8005668:	20000000 	.word	0x20000000
 800566c:	10624dd3 	.word	0x10624dd3

08005670 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005670:	b480      	push	{r7}
 8005672:	b089      	sub	sp, #36	; 0x24
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
 8005678:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800567a:	2300      	movs	r3, #0
 800567c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800567e:	2300      	movs	r3, #0
 8005680:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005682:	2300      	movs	r3, #0
 8005684:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005686:	2300      	movs	r3, #0
 8005688:	61fb      	str	r3, [r7, #28]
 800568a:	e177      	b.n	800597c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800568c:	2201      	movs	r2, #1
 800568e:	69fb      	ldr	r3, [r7, #28]
 8005690:	fa02 f303 	lsl.w	r3, r2, r3
 8005694:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	697a      	ldr	r2, [r7, #20]
 800569c:	4013      	ands	r3, r2
 800569e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80056a0:	693a      	ldr	r2, [r7, #16]
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	429a      	cmp	r2, r3
 80056a6:	f040 8166 	bne.w	8005976 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	f003 0303 	and.w	r3, r3, #3
 80056b2:	2b01      	cmp	r3, #1
 80056b4:	d005      	beq.n	80056c2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80056be:	2b02      	cmp	r3, #2
 80056c0:	d130      	bne.n	8005724 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80056c8:	69fb      	ldr	r3, [r7, #28]
 80056ca:	005b      	lsls	r3, r3, #1
 80056cc:	2203      	movs	r2, #3
 80056ce:	fa02 f303 	lsl.w	r3, r2, r3
 80056d2:	43db      	mvns	r3, r3
 80056d4:	69ba      	ldr	r2, [r7, #24]
 80056d6:	4013      	ands	r3, r2
 80056d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	68da      	ldr	r2, [r3, #12]
 80056de:	69fb      	ldr	r3, [r7, #28]
 80056e0:	005b      	lsls	r3, r3, #1
 80056e2:	fa02 f303 	lsl.w	r3, r2, r3
 80056e6:	69ba      	ldr	r2, [r7, #24]
 80056e8:	4313      	orrs	r3, r2
 80056ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	69ba      	ldr	r2, [r7, #24]
 80056f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80056f8:	2201      	movs	r2, #1
 80056fa:	69fb      	ldr	r3, [r7, #28]
 80056fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005700:	43db      	mvns	r3, r3
 8005702:	69ba      	ldr	r2, [r7, #24]
 8005704:	4013      	ands	r3, r2
 8005706:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	091b      	lsrs	r3, r3, #4
 800570e:	f003 0201 	and.w	r2, r3, #1
 8005712:	69fb      	ldr	r3, [r7, #28]
 8005714:	fa02 f303 	lsl.w	r3, r2, r3
 8005718:	69ba      	ldr	r2, [r7, #24]
 800571a:	4313      	orrs	r3, r2
 800571c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	69ba      	ldr	r2, [r7, #24]
 8005722:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	f003 0303 	and.w	r3, r3, #3
 800572c:	2b03      	cmp	r3, #3
 800572e:	d017      	beq.n	8005760 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	68db      	ldr	r3, [r3, #12]
 8005734:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005736:	69fb      	ldr	r3, [r7, #28]
 8005738:	005b      	lsls	r3, r3, #1
 800573a:	2203      	movs	r2, #3
 800573c:	fa02 f303 	lsl.w	r3, r2, r3
 8005740:	43db      	mvns	r3, r3
 8005742:	69ba      	ldr	r2, [r7, #24]
 8005744:	4013      	ands	r3, r2
 8005746:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	689a      	ldr	r2, [r3, #8]
 800574c:	69fb      	ldr	r3, [r7, #28]
 800574e:	005b      	lsls	r3, r3, #1
 8005750:	fa02 f303 	lsl.w	r3, r2, r3
 8005754:	69ba      	ldr	r2, [r7, #24]
 8005756:	4313      	orrs	r3, r2
 8005758:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	69ba      	ldr	r2, [r7, #24]
 800575e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	f003 0303 	and.w	r3, r3, #3
 8005768:	2b02      	cmp	r3, #2
 800576a:	d123      	bne.n	80057b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800576c:	69fb      	ldr	r3, [r7, #28]
 800576e:	08da      	lsrs	r2, r3, #3
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	3208      	adds	r2, #8
 8005774:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005778:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800577a:	69fb      	ldr	r3, [r7, #28]
 800577c:	f003 0307 	and.w	r3, r3, #7
 8005780:	009b      	lsls	r3, r3, #2
 8005782:	220f      	movs	r2, #15
 8005784:	fa02 f303 	lsl.w	r3, r2, r3
 8005788:	43db      	mvns	r3, r3
 800578a:	69ba      	ldr	r2, [r7, #24]
 800578c:	4013      	ands	r3, r2
 800578e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	691a      	ldr	r2, [r3, #16]
 8005794:	69fb      	ldr	r3, [r7, #28]
 8005796:	f003 0307 	and.w	r3, r3, #7
 800579a:	009b      	lsls	r3, r3, #2
 800579c:	fa02 f303 	lsl.w	r3, r2, r3
 80057a0:	69ba      	ldr	r2, [r7, #24]
 80057a2:	4313      	orrs	r3, r2
 80057a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80057a6:	69fb      	ldr	r3, [r7, #28]
 80057a8:	08da      	lsrs	r2, r3, #3
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	3208      	adds	r2, #8
 80057ae:	69b9      	ldr	r1, [r7, #24]
 80057b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	005b      	lsls	r3, r3, #1
 80057be:	2203      	movs	r2, #3
 80057c0:	fa02 f303 	lsl.w	r3, r2, r3
 80057c4:	43db      	mvns	r3, r3
 80057c6:	69ba      	ldr	r2, [r7, #24]
 80057c8:	4013      	ands	r3, r2
 80057ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	f003 0203 	and.w	r2, r3, #3
 80057d4:	69fb      	ldr	r3, [r7, #28]
 80057d6:	005b      	lsls	r3, r3, #1
 80057d8:	fa02 f303 	lsl.w	r3, r2, r3
 80057dc:	69ba      	ldr	r2, [r7, #24]
 80057de:	4313      	orrs	r3, r2
 80057e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	69ba      	ldr	r2, [r7, #24]
 80057e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	f000 80c0 	beq.w	8005976 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057f6:	2300      	movs	r3, #0
 80057f8:	60fb      	str	r3, [r7, #12]
 80057fa:	4b66      	ldr	r3, [pc, #408]	; (8005994 <HAL_GPIO_Init+0x324>)
 80057fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057fe:	4a65      	ldr	r2, [pc, #404]	; (8005994 <HAL_GPIO_Init+0x324>)
 8005800:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005804:	6453      	str	r3, [r2, #68]	; 0x44
 8005806:	4b63      	ldr	r3, [pc, #396]	; (8005994 <HAL_GPIO_Init+0x324>)
 8005808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800580a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800580e:	60fb      	str	r3, [r7, #12]
 8005810:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005812:	4a61      	ldr	r2, [pc, #388]	; (8005998 <HAL_GPIO_Init+0x328>)
 8005814:	69fb      	ldr	r3, [r7, #28]
 8005816:	089b      	lsrs	r3, r3, #2
 8005818:	3302      	adds	r3, #2
 800581a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800581e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005820:	69fb      	ldr	r3, [r7, #28]
 8005822:	f003 0303 	and.w	r3, r3, #3
 8005826:	009b      	lsls	r3, r3, #2
 8005828:	220f      	movs	r2, #15
 800582a:	fa02 f303 	lsl.w	r3, r2, r3
 800582e:	43db      	mvns	r3, r3
 8005830:	69ba      	ldr	r2, [r7, #24]
 8005832:	4013      	ands	r3, r2
 8005834:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4a58      	ldr	r2, [pc, #352]	; (800599c <HAL_GPIO_Init+0x32c>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d037      	beq.n	80058ae <HAL_GPIO_Init+0x23e>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	4a57      	ldr	r2, [pc, #348]	; (80059a0 <HAL_GPIO_Init+0x330>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d031      	beq.n	80058aa <HAL_GPIO_Init+0x23a>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a56      	ldr	r2, [pc, #344]	; (80059a4 <HAL_GPIO_Init+0x334>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d02b      	beq.n	80058a6 <HAL_GPIO_Init+0x236>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	4a55      	ldr	r2, [pc, #340]	; (80059a8 <HAL_GPIO_Init+0x338>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d025      	beq.n	80058a2 <HAL_GPIO_Init+0x232>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	4a54      	ldr	r2, [pc, #336]	; (80059ac <HAL_GPIO_Init+0x33c>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d01f      	beq.n	800589e <HAL_GPIO_Init+0x22e>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4a53      	ldr	r2, [pc, #332]	; (80059b0 <HAL_GPIO_Init+0x340>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d019      	beq.n	800589a <HAL_GPIO_Init+0x22a>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	4a52      	ldr	r2, [pc, #328]	; (80059b4 <HAL_GPIO_Init+0x344>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d013      	beq.n	8005896 <HAL_GPIO_Init+0x226>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4a51      	ldr	r2, [pc, #324]	; (80059b8 <HAL_GPIO_Init+0x348>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d00d      	beq.n	8005892 <HAL_GPIO_Init+0x222>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a50      	ldr	r2, [pc, #320]	; (80059bc <HAL_GPIO_Init+0x34c>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d007      	beq.n	800588e <HAL_GPIO_Init+0x21e>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a4f      	ldr	r2, [pc, #316]	; (80059c0 <HAL_GPIO_Init+0x350>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d101      	bne.n	800588a <HAL_GPIO_Init+0x21a>
 8005886:	2309      	movs	r3, #9
 8005888:	e012      	b.n	80058b0 <HAL_GPIO_Init+0x240>
 800588a:	230a      	movs	r3, #10
 800588c:	e010      	b.n	80058b0 <HAL_GPIO_Init+0x240>
 800588e:	2308      	movs	r3, #8
 8005890:	e00e      	b.n	80058b0 <HAL_GPIO_Init+0x240>
 8005892:	2307      	movs	r3, #7
 8005894:	e00c      	b.n	80058b0 <HAL_GPIO_Init+0x240>
 8005896:	2306      	movs	r3, #6
 8005898:	e00a      	b.n	80058b0 <HAL_GPIO_Init+0x240>
 800589a:	2305      	movs	r3, #5
 800589c:	e008      	b.n	80058b0 <HAL_GPIO_Init+0x240>
 800589e:	2304      	movs	r3, #4
 80058a0:	e006      	b.n	80058b0 <HAL_GPIO_Init+0x240>
 80058a2:	2303      	movs	r3, #3
 80058a4:	e004      	b.n	80058b0 <HAL_GPIO_Init+0x240>
 80058a6:	2302      	movs	r3, #2
 80058a8:	e002      	b.n	80058b0 <HAL_GPIO_Init+0x240>
 80058aa:	2301      	movs	r3, #1
 80058ac:	e000      	b.n	80058b0 <HAL_GPIO_Init+0x240>
 80058ae:	2300      	movs	r3, #0
 80058b0:	69fa      	ldr	r2, [r7, #28]
 80058b2:	f002 0203 	and.w	r2, r2, #3
 80058b6:	0092      	lsls	r2, r2, #2
 80058b8:	4093      	lsls	r3, r2
 80058ba:	69ba      	ldr	r2, [r7, #24]
 80058bc:	4313      	orrs	r3, r2
 80058be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80058c0:	4935      	ldr	r1, [pc, #212]	; (8005998 <HAL_GPIO_Init+0x328>)
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	089b      	lsrs	r3, r3, #2
 80058c6:	3302      	adds	r3, #2
 80058c8:	69ba      	ldr	r2, [r7, #24]
 80058ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80058ce:	4b3d      	ldr	r3, [pc, #244]	; (80059c4 <HAL_GPIO_Init+0x354>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	43db      	mvns	r3, r3
 80058d8:	69ba      	ldr	r2, [r7, #24]
 80058da:	4013      	ands	r3, r2
 80058dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d003      	beq.n	80058f2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80058ea:	69ba      	ldr	r2, [r7, #24]
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	4313      	orrs	r3, r2
 80058f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80058f2:	4a34      	ldr	r2, [pc, #208]	; (80059c4 <HAL_GPIO_Init+0x354>)
 80058f4:	69bb      	ldr	r3, [r7, #24]
 80058f6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80058f8:	4b32      	ldr	r3, [pc, #200]	; (80059c4 <HAL_GPIO_Init+0x354>)
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	43db      	mvns	r3, r3
 8005902:	69ba      	ldr	r2, [r7, #24]
 8005904:	4013      	ands	r3, r2
 8005906:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005910:	2b00      	cmp	r3, #0
 8005912:	d003      	beq.n	800591c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005914:	69ba      	ldr	r2, [r7, #24]
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	4313      	orrs	r3, r2
 800591a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800591c:	4a29      	ldr	r2, [pc, #164]	; (80059c4 <HAL_GPIO_Init+0x354>)
 800591e:	69bb      	ldr	r3, [r7, #24]
 8005920:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005922:	4b28      	ldr	r3, [pc, #160]	; (80059c4 <HAL_GPIO_Init+0x354>)
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	43db      	mvns	r3, r3
 800592c:	69ba      	ldr	r2, [r7, #24]
 800592e:	4013      	ands	r3, r2
 8005930:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800593a:	2b00      	cmp	r3, #0
 800593c:	d003      	beq.n	8005946 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800593e:	69ba      	ldr	r2, [r7, #24]
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	4313      	orrs	r3, r2
 8005944:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005946:	4a1f      	ldr	r2, [pc, #124]	; (80059c4 <HAL_GPIO_Init+0x354>)
 8005948:	69bb      	ldr	r3, [r7, #24]
 800594a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800594c:	4b1d      	ldr	r3, [pc, #116]	; (80059c4 <HAL_GPIO_Init+0x354>)
 800594e:	68db      	ldr	r3, [r3, #12]
 8005950:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	43db      	mvns	r3, r3
 8005956:	69ba      	ldr	r2, [r7, #24]
 8005958:	4013      	ands	r3, r2
 800595a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005964:	2b00      	cmp	r3, #0
 8005966:	d003      	beq.n	8005970 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005968:	69ba      	ldr	r2, [r7, #24]
 800596a:	693b      	ldr	r3, [r7, #16]
 800596c:	4313      	orrs	r3, r2
 800596e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005970:	4a14      	ldr	r2, [pc, #80]	; (80059c4 <HAL_GPIO_Init+0x354>)
 8005972:	69bb      	ldr	r3, [r7, #24]
 8005974:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005976:	69fb      	ldr	r3, [r7, #28]
 8005978:	3301      	adds	r3, #1
 800597a:	61fb      	str	r3, [r7, #28]
 800597c:	69fb      	ldr	r3, [r7, #28]
 800597e:	2b0f      	cmp	r3, #15
 8005980:	f67f ae84 	bls.w	800568c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005984:	bf00      	nop
 8005986:	bf00      	nop
 8005988:	3724      	adds	r7, #36	; 0x24
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr
 8005992:	bf00      	nop
 8005994:	40023800 	.word	0x40023800
 8005998:	40013800 	.word	0x40013800
 800599c:	40020000 	.word	0x40020000
 80059a0:	40020400 	.word	0x40020400
 80059a4:	40020800 	.word	0x40020800
 80059a8:	40020c00 	.word	0x40020c00
 80059ac:	40021000 	.word	0x40021000
 80059b0:	40021400 	.word	0x40021400
 80059b4:	40021800 	.word	0x40021800
 80059b8:	40021c00 	.word	0x40021c00
 80059bc:	40022000 	.word	0x40022000
 80059c0:	40022400 	.word	0x40022400
 80059c4:	40013c00 	.word	0x40013c00

080059c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b083      	sub	sp, #12
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
 80059d0:	460b      	mov	r3, r1
 80059d2:	807b      	strh	r3, [r7, #2]
 80059d4:	4613      	mov	r3, r2
 80059d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80059d8:	787b      	ldrb	r3, [r7, #1]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d003      	beq.n	80059e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80059de:	887a      	ldrh	r2, [r7, #2]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80059e4:	e003      	b.n	80059ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80059e6:	887b      	ldrh	r3, [r7, #2]
 80059e8:	041a      	lsls	r2, r3, #16
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	619a      	str	r2, [r3, #24]
}
 80059ee:	bf00      	nop
 80059f0:	370c      	adds	r7, #12
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr

080059fa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80059fa:	b480      	push	{r7}
 80059fc:	b085      	sub	sp, #20
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	6078      	str	r0, [r7, #4]
 8005a02:	460b      	mov	r3, r1
 8005a04:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	695b      	ldr	r3, [r3, #20]
 8005a0a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005a0c:	887a      	ldrh	r2, [r7, #2]
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	4013      	ands	r3, r2
 8005a12:	041a      	lsls	r2, r3, #16
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	43d9      	mvns	r1, r3
 8005a18:	887b      	ldrh	r3, [r7, #2]
 8005a1a:	400b      	ands	r3, r1
 8005a1c:	431a      	orrs	r2, r3
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	619a      	str	r2, [r3, #24]
}
 8005a22:	bf00      	nop
 8005a24:	3714      	adds	r7, #20
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr
	...

08005a30 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d101      	bne.n	8005a42 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e0bf      	b.n	8005bc2 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005a48:	b2db      	uxtb	r3, r3
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d106      	bne.n	8005a5c <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2200      	movs	r2, #0
 8005a52:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f7fc fa8c 	bl	8001f74 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2202      	movs	r2, #2
 8005a60:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	699a      	ldr	r2, [r3, #24]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005a72:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	6999      	ldr	r1, [r3, #24]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	685a      	ldr	r2, [r3, #4]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	689b      	ldr	r3, [r3, #8]
 8005a82:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005a88:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	691b      	ldr	r3, [r3, #16]
 8005a8e:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	430a      	orrs	r2, r1
 8005a96:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	6899      	ldr	r1, [r3, #8]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	4b4a      	ldr	r3, [pc, #296]	; (8005bcc <HAL_LTDC_Init+0x19c>)
 8005aa4:	400b      	ands	r3, r1
 8005aa6:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	695b      	ldr	r3, [r3, #20]
 8005aac:	041b      	lsls	r3, r3, #16
 8005aae:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	6899      	ldr	r1, [r3, #8]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	699a      	ldr	r2, [r3, #24]
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	431a      	orrs	r2, r3
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	430a      	orrs	r2, r1
 8005ac4:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	68d9      	ldr	r1, [r3, #12]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	4b3e      	ldr	r3, [pc, #248]	; (8005bcc <HAL_LTDC_Init+0x19c>)
 8005ad2:	400b      	ands	r3, r1
 8005ad4:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	69db      	ldr	r3, [r3, #28]
 8005ada:	041b      	lsls	r3, r3, #16
 8005adc:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	68d9      	ldr	r1, [r3, #12]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6a1a      	ldr	r2, [r3, #32]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	431a      	orrs	r2, r3
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	430a      	orrs	r2, r1
 8005af2:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	6919      	ldr	r1, [r3, #16]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681a      	ldr	r2, [r3, #0]
 8005afe:	4b33      	ldr	r3, [pc, #204]	; (8005bcc <HAL_LTDC_Init+0x19c>)
 8005b00:	400b      	ands	r3, r1
 8005b02:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b08:	041b      	lsls	r3, r3, #16
 8005b0a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	6919      	ldr	r1, [r3, #16]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	431a      	orrs	r2, r3
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	430a      	orrs	r2, r1
 8005b20:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	6959      	ldr	r1, [r3, #20]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	4b27      	ldr	r3, [pc, #156]	; (8005bcc <HAL_LTDC_Init+0x19c>)
 8005b2e:	400b      	ands	r3, r1
 8005b30:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b36:	041b      	lsls	r3, r3, #16
 8005b38:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	6959      	ldr	r1, [r3, #20]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	431a      	orrs	r2, r3
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	430a      	orrs	r2, r1
 8005b4e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005b56:	021b      	lsls	r3, r3, #8
 8005b58:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005b60:	041b      	lsls	r3, r3, #16
 8005b62:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8005b72:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005b7a:	68ba      	ldr	r2, [r7, #8]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	687a      	ldr	r2, [r7, #4]
 8005b82:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8005b86:	431a      	orrs	r2, r3
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	430a      	orrs	r2, r1
 8005b8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f042 0206 	orr.w	r2, r2, #6
 8005b9e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	699a      	ldr	r2, [r3, #24]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f042 0201 	orr.w	r2, r2, #1
 8005bae:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8005bc0:	2300      	movs	r3, #0
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3710      	adds	r7, #16
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}
 8005bca:	bf00      	nop
 8005bcc:	f000f800 	.word	0xf000f800

08005bd0 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005bd0:	b5b0      	push	{r4, r5, r7, lr}
 8005bd2:	b084      	sub	sp, #16
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	60f8      	str	r0, [r7, #12]
 8005bd8:	60b9      	str	r1, [r7, #8]
 8005bda:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d101      	bne.n	8005bea <HAL_LTDC_ConfigLayer+0x1a>
 8005be6:	2302      	movs	r3, #2
 8005be8:	e02c      	b.n	8005c44 <HAL_LTDC_ConfigLayer+0x74>
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2201      	movs	r2, #1
 8005bee:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2202      	movs	r2, #2
 8005bf6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005bfa:	68fa      	ldr	r2, [r7, #12]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2134      	movs	r1, #52	; 0x34
 8005c00:	fb01 f303 	mul.w	r3, r1, r3
 8005c04:	4413      	add	r3, r2
 8005c06:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	4614      	mov	r4, r2
 8005c0e:	461d      	mov	r5, r3
 8005c10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005c12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005c14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005c16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005c18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005c1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005c1c:	682b      	ldr	r3, [r5, #0]
 8005c1e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005c20:	687a      	ldr	r2, [r7, #4]
 8005c22:	68b9      	ldr	r1, [r7, #8]
 8005c24:	68f8      	ldr	r0, [r7, #12]
 8005c26:	f000 f811 	bl	8005c4c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	2201      	movs	r2, #1
 8005c30:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2201      	movs	r2, #1
 8005c36:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8005c42:	2300      	movs	r3, #0
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	3710      	adds	r7, #16
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bdb0      	pop	{r4, r5, r7, pc}

08005c4c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b089      	sub	sp, #36	; 0x24
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	685a      	ldr	r2, [r3, #4]
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	68db      	ldr	r3, [r3, #12]
 8005c62:	0c1b      	lsrs	r3, r3, #16
 8005c64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c68:	4413      	add	r3, r2
 8005c6a:	041b      	lsls	r3, r3, #16
 8005c6c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	461a      	mov	r2, r3
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	01db      	lsls	r3, r3, #7
 8005c78:	4413      	add	r3, r2
 8005c7a:	3384      	adds	r3, #132	; 0x84
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	68fa      	ldr	r2, [r7, #12]
 8005c80:	6812      	ldr	r2, [r2, #0]
 8005c82:	4611      	mov	r1, r2
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	01d2      	lsls	r2, r2, #7
 8005c88:	440a      	add	r2, r1
 8005c8a:	3284      	adds	r2, #132	; 0x84
 8005c8c:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005c90:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	68db      	ldr	r3, [r3, #12]
 8005c9c:	0c1b      	lsrs	r3, r3, #16
 8005c9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ca2:	4413      	add	r3, r2
 8005ca4:	1c5a      	adds	r2, r3, #1
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4619      	mov	r1, r3
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	01db      	lsls	r3, r3, #7
 8005cb0:	440b      	add	r3, r1
 8005cb2:	3384      	adds	r3, #132	; 0x84
 8005cb4:	4619      	mov	r1, r3
 8005cb6:	69fb      	ldr	r3, [r7, #28]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	68da      	ldr	r2, [r3, #12]
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	68db      	ldr	r3, [r3, #12]
 8005cc6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005cca:	4413      	add	r3, r2
 8005ccc:	041b      	lsls	r3, r3, #16
 8005cce:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	461a      	mov	r2, r3
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	01db      	lsls	r3, r3, #7
 8005cda:	4413      	add	r3, r2
 8005cdc:	3384      	adds	r3, #132	; 0x84
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	68fa      	ldr	r2, [r7, #12]
 8005ce2:	6812      	ldr	r2, [r2, #0]
 8005ce4:	4611      	mov	r1, r2
 8005ce6:	687a      	ldr	r2, [r7, #4]
 8005ce8:	01d2      	lsls	r2, r2, #7
 8005cea:	440a      	add	r2, r1
 8005cec:	3284      	adds	r2, #132	; 0x84
 8005cee:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005cf2:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	689a      	ldr	r2, [r3, #8]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	68db      	ldr	r3, [r3, #12]
 8005cfe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005d02:	4413      	add	r3, r2
 8005d04:	1c5a      	adds	r2, r3, #1
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4619      	mov	r1, r3
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	01db      	lsls	r3, r3, #7
 8005d10:	440b      	add	r3, r1
 8005d12:	3384      	adds	r3, #132	; 0x84
 8005d14:	4619      	mov	r1, r3
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	461a      	mov	r2, r3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	01db      	lsls	r3, r3, #7
 8005d26:	4413      	add	r3, r2
 8005d28:	3384      	adds	r3, #132	; 0x84
 8005d2a:	691b      	ldr	r3, [r3, #16]
 8005d2c:	68fa      	ldr	r2, [r7, #12]
 8005d2e:	6812      	ldr	r2, [r2, #0]
 8005d30:	4611      	mov	r1, r2
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	01d2      	lsls	r2, r2, #7
 8005d36:	440a      	add	r2, r1
 8005d38:	3284      	adds	r2, #132	; 0x84
 8005d3a:	f023 0307 	bic.w	r3, r3, #7
 8005d3e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	461a      	mov	r2, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	01db      	lsls	r3, r3, #7
 8005d4a:	4413      	add	r3, r2
 8005d4c:	3384      	adds	r3, #132	; 0x84
 8005d4e:	461a      	mov	r2, r3
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	691b      	ldr	r3, [r3, #16]
 8005d54:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005d5c:	021b      	lsls	r3, r3, #8
 8005d5e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005d66:	041b      	lsls	r3, r3, #16
 8005d68:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	699b      	ldr	r3, [r3, #24]
 8005d6e:	061b      	lsls	r3, r3, #24
 8005d70:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	461a      	mov	r2, r3
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	01db      	lsls	r3, r3, #7
 8005d7c:	4413      	add	r3, r2
 8005d7e:	3384      	adds	r3, #132	; 0x84
 8005d80:	699b      	ldr	r3, [r3, #24]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	461a      	mov	r2, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	01db      	lsls	r3, r3, #7
 8005d8c:	4413      	add	r3, r2
 8005d8e:	3384      	adds	r3, #132	; 0x84
 8005d90:	461a      	mov	r2, r3
 8005d92:	2300      	movs	r3, #0
 8005d94:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005d9c:	461a      	mov	r2, r3
 8005d9e:	69fb      	ldr	r3, [r7, #28]
 8005da0:	431a      	orrs	r2, r3
 8005da2:	69bb      	ldr	r3, [r7, #24]
 8005da4:	431a      	orrs	r2, r3
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4619      	mov	r1, r3
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	01db      	lsls	r3, r3, #7
 8005db0:	440b      	add	r3, r1
 8005db2:	3384      	adds	r3, #132	; 0x84
 8005db4:	4619      	mov	r1, r3
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	461a      	mov	r2, r3
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	01db      	lsls	r3, r3, #7
 8005dc6:	4413      	add	r3, r2
 8005dc8:	3384      	adds	r3, #132	; 0x84
 8005dca:	695b      	ldr	r3, [r3, #20]
 8005dcc:	68fa      	ldr	r2, [r7, #12]
 8005dce:	6812      	ldr	r2, [r2, #0]
 8005dd0:	4611      	mov	r1, r2
 8005dd2:	687a      	ldr	r2, [r7, #4]
 8005dd4:	01d2      	lsls	r2, r2, #7
 8005dd6:	440a      	add	r2, r1
 8005dd8:	3284      	adds	r2, #132	; 0x84
 8005dda:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005dde:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	461a      	mov	r2, r3
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	01db      	lsls	r3, r3, #7
 8005dea:	4413      	add	r3, r2
 8005dec:	3384      	adds	r3, #132	; 0x84
 8005dee:	461a      	mov	r2, r3
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	695b      	ldr	r3, [r3, #20]
 8005df4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	461a      	mov	r2, r3
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	01db      	lsls	r3, r3, #7
 8005e00:	4413      	add	r3, r2
 8005e02:	3384      	adds	r3, #132	; 0x84
 8005e04:	69db      	ldr	r3, [r3, #28]
 8005e06:	68fa      	ldr	r2, [r7, #12]
 8005e08:	6812      	ldr	r2, [r2, #0]
 8005e0a:	4611      	mov	r1, r2
 8005e0c:	687a      	ldr	r2, [r7, #4]
 8005e0e:	01d2      	lsls	r2, r2, #7
 8005e10:	440a      	add	r2, r1
 8005e12:	3284      	adds	r2, #132	; 0x84
 8005e14:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005e18:	f023 0307 	bic.w	r3, r3, #7
 8005e1c:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	69da      	ldr	r2, [r3, #28]
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	6a1b      	ldr	r3, [r3, #32]
 8005e26:	68f9      	ldr	r1, [r7, #12]
 8005e28:	6809      	ldr	r1, [r1, #0]
 8005e2a:	4608      	mov	r0, r1
 8005e2c:	6879      	ldr	r1, [r7, #4]
 8005e2e:	01c9      	lsls	r1, r1, #7
 8005e30:	4401      	add	r1, r0
 8005e32:	3184      	adds	r1, #132	; 0x84
 8005e34:	4313      	orrs	r3, r2
 8005e36:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	461a      	mov	r2, r3
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	01db      	lsls	r3, r3, #7
 8005e42:	4413      	add	r3, r2
 8005e44:	3384      	adds	r3, #132	; 0x84
 8005e46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	461a      	mov	r2, r3
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	01db      	lsls	r3, r3, #7
 8005e52:	4413      	add	r3, r2
 8005e54:	3384      	adds	r3, #132	; 0x84
 8005e56:	461a      	mov	r2, r3
 8005e58:	2300      	movs	r3, #0
 8005e5a:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	461a      	mov	r2, r3
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	01db      	lsls	r3, r3, #7
 8005e66:	4413      	add	r3, r2
 8005e68:	3384      	adds	r3, #132	; 0x84
 8005e6a:	461a      	mov	r2, r3
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e70:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d102      	bne.n	8005e80 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8005e7a:	2304      	movs	r3, #4
 8005e7c:	61fb      	str	r3, [r7, #28]
 8005e7e:	e01b      	b.n	8005eb8 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	691b      	ldr	r3, [r3, #16]
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d102      	bne.n	8005e8e <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8005e88:	2303      	movs	r3, #3
 8005e8a:	61fb      	str	r3, [r7, #28]
 8005e8c:	e014      	b.n	8005eb8 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	691b      	ldr	r3, [r3, #16]
 8005e92:	2b04      	cmp	r3, #4
 8005e94:	d00b      	beq.n	8005eae <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005e9a:	2b02      	cmp	r3, #2
 8005e9c:	d007      	beq.n	8005eae <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005ea2:	2b03      	cmp	r3, #3
 8005ea4:	d003      	beq.n	8005eae <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005eaa:	2b07      	cmp	r3, #7
 8005eac:	d102      	bne.n	8005eb4 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8005eae:	2302      	movs	r3, #2
 8005eb0:	61fb      	str	r3, [r7, #28]
 8005eb2:	e001      	b.n	8005eb8 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	01db      	lsls	r3, r3, #7
 8005ec2:	4413      	add	r3, r2
 8005ec4:	3384      	adds	r3, #132	; 0x84
 8005ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ec8:	68fa      	ldr	r2, [r7, #12]
 8005eca:	6812      	ldr	r2, [r2, #0]
 8005ecc:	4611      	mov	r1, r2
 8005ece:	687a      	ldr	r2, [r7, #4]
 8005ed0:	01d2      	lsls	r2, r2, #7
 8005ed2:	440a      	add	r2, r1
 8005ed4:	3284      	adds	r2, #132	; 0x84
 8005ed6:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8005eda:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ee0:	69fa      	ldr	r2, [r7, #28]
 8005ee2:	fb02 f303 	mul.w	r3, r2, r3
 8005ee6:	041a      	lsls	r2, r3, #16
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	6859      	ldr	r1, [r3, #4]
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	1acb      	subs	r3, r1, r3
 8005ef2:	69f9      	ldr	r1, [r7, #28]
 8005ef4:	fb01 f303 	mul.w	r3, r1, r3
 8005ef8:	3303      	adds	r3, #3
 8005efa:	68f9      	ldr	r1, [r7, #12]
 8005efc:	6809      	ldr	r1, [r1, #0]
 8005efe:	4608      	mov	r0, r1
 8005f00:	6879      	ldr	r1, [r7, #4]
 8005f02:	01c9      	lsls	r1, r1, #7
 8005f04:	4401      	add	r1, r0
 8005f06:	3184      	adds	r1, #132	; 0x84
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	461a      	mov	r2, r3
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	01db      	lsls	r3, r3, #7
 8005f16:	4413      	add	r3, r2
 8005f18:	3384      	adds	r3, #132	; 0x84
 8005f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f1c:	68fa      	ldr	r2, [r7, #12]
 8005f1e:	6812      	ldr	r2, [r2, #0]
 8005f20:	4611      	mov	r1, r2
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	01d2      	lsls	r2, r2, #7
 8005f26:	440a      	add	r2, r1
 8005f28:	3284      	adds	r2, #132	; 0x84
 8005f2a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005f2e:	f023 0307 	bic.w	r3, r3, #7
 8005f32:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	461a      	mov	r2, r3
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	01db      	lsls	r3, r3, #7
 8005f3e:	4413      	add	r3, r2
 8005f40:	3384      	adds	r3, #132	; 0x84
 8005f42:	461a      	mov	r2, r3
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f48:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	461a      	mov	r2, r3
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	01db      	lsls	r3, r3, #7
 8005f54:	4413      	add	r3, r2
 8005f56:	3384      	adds	r3, #132	; 0x84
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	6812      	ldr	r2, [r2, #0]
 8005f5e:	4611      	mov	r1, r2
 8005f60:	687a      	ldr	r2, [r7, #4]
 8005f62:	01d2      	lsls	r2, r2, #7
 8005f64:	440a      	add	r2, r1
 8005f66:	3284      	adds	r2, #132	; 0x84
 8005f68:	f043 0301 	orr.w	r3, r3, #1
 8005f6c:	6013      	str	r3, [r2, #0]
}
 8005f6e:	bf00      	nop
 8005f70:	3724      	adds	r7, #36	; 0x24
 8005f72:	46bd      	mov	sp, r7
 8005f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f78:	4770      	bx	lr
	...

08005f7c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b082      	sub	sp, #8
 8005f80:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8005f82:	2300      	movs	r3, #0
 8005f84:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005f86:	2300      	movs	r3, #0
 8005f88:	603b      	str	r3, [r7, #0]
 8005f8a:	4b20      	ldr	r3, [pc, #128]	; (800600c <HAL_PWREx_EnableOverDrive+0x90>)
 8005f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f8e:	4a1f      	ldr	r2, [pc, #124]	; (800600c <HAL_PWREx_EnableOverDrive+0x90>)
 8005f90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f94:	6413      	str	r3, [r2, #64]	; 0x40
 8005f96:	4b1d      	ldr	r3, [pc, #116]	; (800600c <HAL_PWREx_EnableOverDrive+0x90>)
 8005f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f9e:	603b      	str	r3, [r7, #0]
 8005fa0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005fa2:	4b1b      	ldr	r3, [pc, #108]	; (8006010 <HAL_PWREx_EnableOverDrive+0x94>)
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005fa8:	f7fc fe3c 	bl	8002c24 <HAL_GetTick>
 8005fac:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005fae:	e009      	b.n	8005fc4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005fb0:	f7fc fe38 	bl	8002c24 <HAL_GetTick>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	1ad3      	subs	r3, r2, r3
 8005fba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005fbe:	d901      	bls.n	8005fc4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005fc0:	2303      	movs	r3, #3
 8005fc2:	e01f      	b.n	8006004 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005fc4:	4b13      	ldr	r3, [pc, #76]	; (8006014 <HAL_PWREx_EnableOverDrive+0x98>)
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fd0:	d1ee      	bne.n	8005fb0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005fd2:	4b11      	ldr	r3, [pc, #68]	; (8006018 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005fd8:	f7fc fe24 	bl	8002c24 <HAL_GetTick>
 8005fdc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005fde:	e009      	b.n	8005ff4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005fe0:	f7fc fe20 	bl	8002c24 <HAL_GetTick>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	1ad3      	subs	r3, r2, r3
 8005fea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005fee:	d901      	bls.n	8005ff4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8005ff0:	2303      	movs	r3, #3
 8005ff2:	e007      	b.n	8006004 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005ff4:	4b07      	ldr	r3, [pc, #28]	; (8006014 <HAL_PWREx_EnableOverDrive+0x98>)
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ffc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006000:	d1ee      	bne.n	8005fe0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8006002:	2300      	movs	r3, #0
}
 8006004:	4618      	mov	r0, r3
 8006006:	3708      	adds	r7, #8
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}
 800600c:	40023800 	.word	0x40023800
 8006010:	420e0040 	.word	0x420e0040
 8006014:	40007000 	.word	0x40007000
 8006018:	420e0044 	.word	0x420e0044

0800601c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b086      	sub	sp, #24
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d101      	bne.n	800602e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	e267      	b.n	80064fe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 0301 	and.w	r3, r3, #1
 8006036:	2b00      	cmp	r3, #0
 8006038:	d075      	beq.n	8006126 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800603a:	4b88      	ldr	r3, [pc, #544]	; (800625c <HAL_RCC_OscConfig+0x240>)
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	f003 030c 	and.w	r3, r3, #12
 8006042:	2b04      	cmp	r3, #4
 8006044:	d00c      	beq.n	8006060 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006046:	4b85      	ldr	r3, [pc, #532]	; (800625c <HAL_RCC_OscConfig+0x240>)
 8006048:	689b      	ldr	r3, [r3, #8]
 800604a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800604e:	2b08      	cmp	r3, #8
 8006050:	d112      	bne.n	8006078 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006052:	4b82      	ldr	r3, [pc, #520]	; (800625c <HAL_RCC_OscConfig+0x240>)
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800605a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800605e:	d10b      	bne.n	8006078 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006060:	4b7e      	ldr	r3, [pc, #504]	; (800625c <HAL_RCC_OscConfig+0x240>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006068:	2b00      	cmp	r3, #0
 800606a:	d05b      	beq.n	8006124 <HAL_RCC_OscConfig+0x108>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d157      	bne.n	8006124 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	e242      	b.n	80064fe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006080:	d106      	bne.n	8006090 <HAL_RCC_OscConfig+0x74>
 8006082:	4b76      	ldr	r3, [pc, #472]	; (800625c <HAL_RCC_OscConfig+0x240>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a75      	ldr	r2, [pc, #468]	; (800625c <HAL_RCC_OscConfig+0x240>)
 8006088:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800608c:	6013      	str	r3, [r2, #0]
 800608e:	e01d      	b.n	80060cc <HAL_RCC_OscConfig+0xb0>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006098:	d10c      	bne.n	80060b4 <HAL_RCC_OscConfig+0x98>
 800609a:	4b70      	ldr	r3, [pc, #448]	; (800625c <HAL_RCC_OscConfig+0x240>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a6f      	ldr	r2, [pc, #444]	; (800625c <HAL_RCC_OscConfig+0x240>)
 80060a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80060a4:	6013      	str	r3, [r2, #0]
 80060a6:	4b6d      	ldr	r3, [pc, #436]	; (800625c <HAL_RCC_OscConfig+0x240>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a6c      	ldr	r2, [pc, #432]	; (800625c <HAL_RCC_OscConfig+0x240>)
 80060ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060b0:	6013      	str	r3, [r2, #0]
 80060b2:	e00b      	b.n	80060cc <HAL_RCC_OscConfig+0xb0>
 80060b4:	4b69      	ldr	r3, [pc, #420]	; (800625c <HAL_RCC_OscConfig+0x240>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a68      	ldr	r2, [pc, #416]	; (800625c <HAL_RCC_OscConfig+0x240>)
 80060ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060be:	6013      	str	r3, [r2, #0]
 80060c0:	4b66      	ldr	r3, [pc, #408]	; (800625c <HAL_RCC_OscConfig+0x240>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a65      	ldr	r2, [pc, #404]	; (800625c <HAL_RCC_OscConfig+0x240>)
 80060c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80060ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d013      	beq.n	80060fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060d4:	f7fc fda6 	bl	8002c24 <HAL_GetTick>
 80060d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80060da:	e008      	b.n	80060ee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80060dc:	f7fc fda2 	bl	8002c24 <HAL_GetTick>
 80060e0:	4602      	mov	r2, r0
 80060e2:	693b      	ldr	r3, [r7, #16]
 80060e4:	1ad3      	subs	r3, r2, r3
 80060e6:	2b64      	cmp	r3, #100	; 0x64
 80060e8:	d901      	bls.n	80060ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80060ea:	2303      	movs	r3, #3
 80060ec:	e207      	b.n	80064fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80060ee:	4b5b      	ldr	r3, [pc, #364]	; (800625c <HAL_RCC_OscConfig+0x240>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d0f0      	beq.n	80060dc <HAL_RCC_OscConfig+0xc0>
 80060fa:	e014      	b.n	8006126 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060fc:	f7fc fd92 	bl	8002c24 <HAL_GetTick>
 8006100:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006102:	e008      	b.n	8006116 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006104:	f7fc fd8e 	bl	8002c24 <HAL_GetTick>
 8006108:	4602      	mov	r2, r0
 800610a:	693b      	ldr	r3, [r7, #16]
 800610c:	1ad3      	subs	r3, r2, r3
 800610e:	2b64      	cmp	r3, #100	; 0x64
 8006110:	d901      	bls.n	8006116 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006112:	2303      	movs	r3, #3
 8006114:	e1f3      	b.n	80064fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006116:	4b51      	ldr	r3, [pc, #324]	; (800625c <HAL_RCC_OscConfig+0x240>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800611e:	2b00      	cmp	r3, #0
 8006120:	d1f0      	bne.n	8006104 <HAL_RCC_OscConfig+0xe8>
 8006122:	e000      	b.n	8006126 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006124:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f003 0302 	and.w	r3, r3, #2
 800612e:	2b00      	cmp	r3, #0
 8006130:	d063      	beq.n	80061fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006132:	4b4a      	ldr	r3, [pc, #296]	; (800625c <HAL_RCC_OscConfig+0x240>)
 8006134:	689b      	ldr	r3, [r3, #8]
 8006136:	f003 030c 	and.w	r3, r3, #12
 800613a:	2b00      	cmp	r3, #0
 800613c:	d00b      	beq.n	8006156 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800613e:	4b47      	ldr	r3, [pc, #284]	; (800625c <HAL_RCC_OscConfig+0x240>)
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006146:	2b08      	cmp	r3, #8
 8006148:	d11c      	bne.n	8006184 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800614a:	4b44      	ldr	r3, [pc, #272]	; (800625c <HAL_RCC_OscConfig+0x240>)
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006152:	2b00      	cmp	r3, #0
 8006154:	d116      	bne.n	8006184 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006156:	4b41      	ldr	r3, [pc, #260]	; (800625c <HAL_RCC_OscConfig+0x240>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f003 0302 	and.w	r3, r3, #2
 800615e:	2b00      	cmp	r3, #0
 8006160:	d005      	beq.n	800616e <HAL_RCC_OscConfig+0x152>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	68db      	ldr	r3, [r3, #12]
 8006166:	2b01      	cmp	r3, #1
 8006168:	d001      	beq.n	800616e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800616a:	2301      	movs	r3, #1
 800616c:	e1c7      	b.n	80064fe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800616e:	4b3b      	ldr	r3, [pc, #236]	; (800625c <HAL_RCC_OscConfig+0x240>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	691b      	ldr	r3, [r3, #16]
 800617a:	00db      	lsls	r3, r3, #3
 800617c:	4937      	ldr	r1, [pc, #220]	; (800625c <HAL_RCC_OscConfig+0x240>)
 800617e:	4313      	orrs	r3, r2
 8006180:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006182:	e03a      	b.n	80061fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	68db      	ldr	r3, [r3, #12]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d020      	beq.n	80061ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800618c:	4b34      	ldr	r3, [pc, #208]	; (8006260 <HAL_RCC_OscConfig+0x244>)
 800618e:	2201      	movs	r2, #1
 8006190:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006192:	f7fc fd47 	bl	8002c24 <HAL_GetTick>
 8006196:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006198:	e008      	b.n	80061ac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800619a:	f7fc fd43 	bl	8002c24 <HAL_GetTick>
 800619e:	4602      	mov	r2, r0
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	1ad3      	subs	r3, r2, r3
 80061a4:	2b02      	cmp	r3, #2
 80061a6:	d901      	bls.n	80061ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80061a8:	2303      	movs	r3, #3
 80061aa:	e1a8      	b.n	80064fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061ac:	4b2b      	ldr	r3, [pc, #172]	; (800625c <HAL_RCC_OscConfig+0x240>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f003 0302 	and.w	r3, r3, #2
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d0f0      	beq.n	800619a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061b8:	4b28      	ldr	r3, [pc, #160]	; (800625c <HAL_RCC_OscConfig+0x240>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	691b      	ldr	r3, [r3, #16]
 80061c4:	00db      	lsls	r3, r3, #3
 80061c6:	4925      	ldr	r1, [pc, #148]	; (800625c <HAL_RCC_OscConfig+0x240>)
 80061c8:	4313      	orrs	r3, r2
 80061ca:	600b      	str	r3, [r1, #0]
 80061cc:	e015      	b.n	80061fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80061ce:	4b24      	ldr	r3, [pc, #144]	; (8006260 <HAL_RCC_OscConfig+0x244>)
 80061d0:	2200      	movs	r2, #0
 80061d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061d4:	f7fc fd26 	bl	8002c24 <HAL_GetTick>
 80061d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80061da:	e008      	b.n	80061ee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80061dc:	f7fc fd22 	bl	8002c24 <HAL_GetTick>
 80061e0:	4602      	mov	r2, r0
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	1ad3      	subs	r3, r2, r3
 80061e6:	2b02      	cmp	r3, #2
 80061e8:	d901      	bls.n	80061ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80061ea:	2303      	movs	r3, #3
 80061ec:	e187      	b.n	80064fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80061ee:	4b1b      	ldr	r3, [pc, #108]	; (800625c <HAL_RCC_OscConfig+0x240>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f003 0302 	and.w	r3, r3, #2
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d1f0      	bne.n	80061dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f003 0308 	and.w	r3, r3, #8
 8006202:	2b00      	cmp	r3, #0
 8006204:	d036      	beq.n	8006274 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	695b      	ldr	r3, [r3, #20]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d016      	beq.n	800623c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800620e:	4b15      	ldr	r3, [pc, #84]	; (8006264 <HAL_RCC_OscConfig+0x248>)
 8006210:	2201      	movs	r2, #1
 8006212:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006214:	f7fc fd06 	bl	8002c24 <HAL_GetTick>
 8006218:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800621a:	e008      	b.n	800622e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800621c:	f7fc fd02 	bl	8002c24 <HAL_GetTick>
 8006220:	4602      	mov	r2, r0
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	1ad3      	subs	r3, r2, r3
 8006226:	2b02      	cmp	r3, #2
 8006228:	d901      	bls.n	800622e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800622a:	2303      	movs	r3, #3
 800622c:	e167      	b.n	80064fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800622e:	4b0b      	ldr	r3, [pc, #44]	; (800625c <HAL_RCC_OscConfig+0x240>)
 8006230:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006232:	f003 0302 	and.w	r3, r3, #2
 8006236:	2b00      	cmp	r3, #0
 8006238:	d0f0      	beq.n	800621c <HAL_RCC_OscConfig+0x200>
 800623a:	e01b      	b.n	8006274 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800623c:	4b09      	ldr	r3, [pc, #36]	; (8006264 <HAL_RCC_OscConfig+0x248>)
 800623e:	2200      	movs	r2, #0
 8006240:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006242:	f7fc fcef 	bl	8002c24 <HAL_GetTick>
 8006246:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006248:	e00e      	b.n	8006268 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800624a:	f7fc fceb 	bl	8002c24 <HAL_GetTick>
 800624e:	4602      	mov	r2, r0
 8006250:	693b      	ldr	r3, [r7, #16]
 8006252:	1ad3      	subs	r3, r2, r3
 8006254:	2b02      	cmp	r3, #2
 8006256:	d907      	bls.n	8006268 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006258:	2303      	movs	r3, #3
 800625a:	e150      	b.n	80064fe <HAL_RCC_OscConfig+0x4e2>
 800625c:	40023800 	.word	0x40023800
 8006260:	42470000 	.word	0x42470000
 8006264:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006268:	4b88      	ldr	r3, [pc, #544]	; (800648c <HAL_RCC_OscConfig+0x470>)
 800626a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800626c:	f003 0302 	and.w	r3, r3, #2
 8006270:	2b00      	cmp	r3, #0
 8006272:	d1ea      	bne.n	800624a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f003 0304 	and.w	r3, r3, #4
 800627c:	2b00      	cmp	r3, #0
 800627e:	f000 8097 	beq.w	80063b0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006282:	2300      	movs	r3, #0
 8006284:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006286:	4b81      	ldr	r3, [pc, #516]	; (800648c <HAL_RCC_OscConfig+0x470>)
 8006288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800628a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800628e:	2b00      	cmp	r3, #0
 8006290:	d10f      	bne.n	80062b2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006292:	2300      	movs	r3, #0
 8006294:	60bb      	str	r3, [r7, #8]
 8006296:	4b7d      	ldr	r3, [pc, #500]	; (800648c <HAL_RCC_OscConfig+0x470>)
 8006298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800629a:	4a7c      	ldr	r2, [pc, #496]	; (800648c <HAL_RCC_OscConfig+0x470>)
 800629c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062a0:	6413      	str	r3, [r2, #64]	; 0x40
 80062a2:	4b7a      	ldr	r3, [pc, #488]	; (800648c <HAL_RCC_OscConfig+0x470>)
 80062a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062aa:	60bb      	str	r3, [r7, #8]
 80062ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80062ae:	2301      	movs	r3, #1
 80062b0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062b2:	4b77      	ldr	r3, [pc, #476]	; (8006490 <HAL_RCC_OscConfig+0x474>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d118      	bne.n	80062f0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80062be:	4b74      	ldr	r3, [pc, #464]	; (8006490 <HAL_RCC_OscConfig+0x474>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a73      	ldr	r2, [pc, #460]	; (8006490 <HAL_RCC_OscConfig+0x474>)
 80062c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80062ca:	f7fc fcab 	bl	8002c24 <HAL_GetTick>
 80062ce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062d0:	e008      	b.n	80062e4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062d2:	f7fc fca7 	bl	8002c24 <HAL_GetTick>
 80062d6:	4602      	mov	r2, r0
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	1ad3      	subs	r3, r2, r3
 80062dc:	2b02      	cmp	r3, #2
 80062de:	d901      	bls.n	80062e4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80062e0:	2303      	movs	r3, #3
 80062e2:	e10c      	b.n	80064fe <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062e4:	4b6a      	ldr	r3, [pc, #424]	; (8006490 <HAL_RCC_OscConfig+0x474>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d0f0      	beq.n	80062d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	689b      	ldr	r3, [r3, #8]
 80062f4:	2b01      	cmp	r3, #1
 80062f6:	d106      	bne.n	8006306 <HAL_RCC_OscConfig+0x2ea>
 80062f8:	4b64      	ldr	r3, [pc, #400]	; (800648c <HAL_RCC_OscConfig+0x470>)
 80062fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062fc:	4a63      	ldr	r2, [pc, #396]	; (800648c <HAL_RCC_OscConfig+0x470>)
 80062fe:	f043 0301 	orr.w	r3, r3, #1
 8006302:	6713      	str	r3, [r2, #112]	; 0x70
 8006304:	e01c      	b.n	8006340 <HAL_RCC_OscConfig+0x324>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	2b05      	cmp	r3, #5
 800630c:	d10c      	bne.n	8006328 <HAL_RCC_OscConfig+0x30c>
 800630e:	4b5f      	ldr	r3, [pc, #380]	; (800648c <HAL_RCC_OscConfig+0x470>)
 8006310:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006312:	4a5e      	ldr	r2, [pc, #376]	; (800648c <HAL_RCC_OscConfig+0x470>)
 8006314:	f043 0304 	orr.w	r3, r3, #4
 8006318:	6713      	str	r3, [r2, #112]	; 0x70
 800631a:	4b5c      	ldr	r3, [pc, #368]	; (800648c <HAL_RCC_OscConfig+0x470>)
 800631c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800631e:	4a5b      	ldr	r2, [pc, #364]	; (800648c <HAL_RCC_OscConfig+0x470>)
 8006320:	f043 0301 	orr.w	r3, r3, #1
 8006324:	6713      	str	r3, [r2, #112]	; 0x70
 8006326:	e00b      	b.n	8006340 <HAL_RCC_OscConfig+0x324>
 8006328:	4b58      	ldr	r3, [pc, #352]	; (800648c <HAL_RCC_OscConfig+0x470>)
 800632a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800632c:	4a57      	ldr	r2, [pc, #348]	; (800648c <HAL_RCC_OscConfig+0x470>)
 800632e:	f023 0301 	bic.w	r3, r3, #1
 8006332:	6713      	str	r3, [r2, #112]	; 0x70
 8006334:	4b55      	ldr	r3, [pc, #340]	; (800648c <HAL_RCC_OscConfig+0x470>)
 8006336:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006338:	4a54      	ldr	r2, [pc, #336]	; (800648c <HAL_RCC_OscConfig+0x470>)
 800633a:	f023 0304 	bic.w	r3, r3, #4
 800633e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d015      	beq.n	8006374 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006348:	f7fc fc6c 	bl	8002c24 <HAL_GetTick>
 800634c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800634e:	e00a      	b.n	8006366 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006350:	f7fc fc68 	bl	8002c24 <HAL_GetTick>
 8006354:	4602      	mov	r2, r0
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	1ad3      	subs	r3, r2, r3
 800635a:	f241 3288 	movw	r2, #5000	; 0x1388
 800635e:	4293      	cmp	r3, r2
 8006360:	d901      	bls.n	8006366 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006362:	2303      	movs	r3, #3
 8006364:	e0cb      	b.n	80064fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006366:	4b49      	ldr	r3, [pc, #292]	; (800648c <HAL_RCC_OscConfig+0x470>)
 8006368:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800636a:	f003 0302 	and.w	r3, r3, #2
 800636e:	2b00      	cmp	r3, #0
 8006370:	d0ee      	beq.n	8006350 <HAL_RCC_OscConfig+0x334>
 8006372:	e014      	b.n	800639e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006374:	f7fc fc56 	bl	8002c24 <HAL_GetTick>
 8006378:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800637a:	e00a      	b.n	8006392 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800637c:	f7fc fc52 	bl	8002c24 <HAL_GetTick>
 8006380:	4602      	mov	r2, r0
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	1ad3      	subs	r3, r2, r3
 8006386:	f241 3288 	movw	r2, #5000	; 0x1388
 800638a:	4293      	cmp	r3, r2
 800638c:	d901      	bls.n	8006392 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800638e:	2303      	movs	r3, #3
 8006390:	e0b5      	b.n	80064fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006392:	4b3e      	ldr	r3, [pc, #248]	; (800648c <HAL_RCC_OscConfig+0x470>)
 8006394:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006396:	f003 0302 	and.w	r3, r3, #2
 800639a:	2b00      	cmp	r3, #0
 800639c:	d1ee      	bne.n	800637c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800639e:	7dfb      	ldrb	r3, [r7, #23]
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	d105      	bne.n	80063b0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80063a4:	4b39      	ldr	r3, [pc, #228]	; (800648c <HAL_RCC_OscConfig+0x470>)
 80063a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063a8:	4a38      	ldr	r2, [pc, #224]	; (800648c <HAL_RCC_OscConfig+0x470>)
 80063aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80063ae:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	699b      	ldr	r3, [r3, #24]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	f000 80a1 	beq.w	80064fc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80063ba:	4b34      	ldr	r3, [pc, #208]	; (800648c <HAL_RCC_OscConfig+0x470>)
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	f003 030c 	and.w	r3, r3, #12
 80063c2:	2b08      	cmp	r3, #8
 80063c4:	d05c      	beq.n	8006480 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	699b      	ldr	r3, [r3, #24]
 80063ca:	2b02      	cmp	r3, #2
 80063cc:	d141      	bne.n	8006452 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063ce:	4b31      	ldr	r3, [pc, #196]	; (8006494 <HAL_RCC_OscConfig+0x478>)
 80063d0:	2200      	movs	r2, #0
 80063d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063d4:	f7fc fc26 	bl	8002c24 <HAL_GetTick>
 80063d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063da:	e008      	b.n	80063ee <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80063dc:	f7fc fc22 	bl	8002c24 <HAL_GetTick>
 80063e0:	4602      	mov	r2, r0
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	1ad3      	subs	r3, r2, r3
 80063e6:	2b02      	cmp	r3, #2
 80063e8:	d901      	bls.n	80063ee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80063ea:	2303      	movs	r3, #3
 80063ec:	e087      	b.n	80064fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063ee:	4b27      	ldr	r3, [pc, #156]	; (800648c <HAL_RCC_OscConfig+0x470>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d1f0      	bne.n	80063dc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	69da      	ldr	r2, [r3, #28]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6a1b      	ldr	r3, [r3, #32]
 8006402:	431a      	orrs	r2, r3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006408:	019b      	lsls	r3, r3, #6
 800640a:	431a      	orrs	r2, r3
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006410:	085b      	lsrs	r3, r3, #1
 8006412:	3b01      	subs	r3, #1
 8006414:	041b      	lsls	r3, r3, #16
 8006416:	431a      	orrs	r2, r3
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800641c:	061b      	lsls	r3, r3, #24
 800641e:	491b      	ldr	r1, [pc, #108]	; (800648c <HAL_RCC_OscConfig+0x470>)
 8006420:	4313      	orrs	r3, r2
 8006422:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006424:	4b1b      	ldr	r3, [pc, #108]	; (8006494 <HAL_RCC_OscConfig+0x478>)
 8006426:	2201      	movs	r2, #1
 8006428:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800642a:	f7fc fbfb 	bl	8002c24 <HAL_GetTick>
 800642e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006430:	e008      	b.n	8006444 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006432:	f7fc fbf7 	bl	8002c24 <HAL_GetTick>
 8006436:	4602      	mov	r2, r0
 8006438:	693b      	ldr	r3, [r7, #16]
 800643a:	1ad3      	subs	r3, r2, r3
 800643c:	2b02      	cmp	r3, #2
 800643e:	d901      	bls.n	8006444 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006440:	2303      	movs	r3, #3
 8006442:	e05c      	b.n	80064fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006444:	4b11      	ldr	r3, [pc, #68]	; (800648c <HAL_RCC_OscConfig+0x470>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800644c:	2b00      	cmp	r3, #0
 800644e:	d0f0      	beq.n	8006432 <HAL_RCC_OscConfig+0x416>
 8006450:	e054      	b.n	80064fc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006452:	4b10      	ldr	r3, [pc, #64]	; (8006494 <HAL_RCC_OscConfig+0x478>)
 8006454:	2200      	movs	r2, #0
 8006456:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006458:	f7fc fbe4 	bl	8002c24 <HAL_GetTick>
 800645c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800645e:	e008      	b.n	8006472 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006460:	f7fc fbe0 	bl	8002c24 <HAL_GetTick>
 8006464:	4602      	mov	r2, r0
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	1ad3      	subs	r3, r2, r3
 800646a:	2b02      	cmp	r3, #2
 800646c:	d901      	bls.n	8006472 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800646e:	2303      	movs	r3, #3
 8006470:	e045      	b.n	80064fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006472:	4b06      	ldr	r3, [pc, #24]	; (800648c <HAL_RCC_OscConfig+0x470>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800647a:	2b00      	cmp	r3, #0
 800647c:	d1f0      	bne.n	8006460 <HAL_RCC_OscConfig+0x444>
 800647e:	e03d      	b.n	80064fc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	699b      	ldr	r3, [r3, #24]
 8006484:	2b01      	cmp	r3, #1
 8006486:	d107      	bne.n	8006498 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	e038      	b.n	80064fe <HAL_RCC_OscConfig+0x4e2>
 800648c:	40023800 	.word	0x40023800
 8006490:	40007000 	.word	0x40007000
 8006494:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006498:	4b1b      	ldr	r3, [pc, #108]	; (8006508 <HAL_RCC_OscConfig+0x4ec>)
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	699b      	ldr	r3, [r3, #24]
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	d028      	beq.n	80064f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d121      	bne.n	80064f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064be:	429a      	cmp	r2, r3
 80064c0:	d11a      	bne.n	80064f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80064c2:	68fa      	ldr	r2, [r7, #12]
 80064c4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80064c8:	4013      	ands	r3, r2
 80064ca:	687a      	ldr	r2, [r7, #4]
 80064cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80064ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d111      	bne.n	80064f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064de:	085b      	lsrs	r3, r3, #1
 80064e0:	3b01      	subs	r3, #1
 80064e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80064e4:	429a      	cmp	r2, r3
 80064e6:	d107      	bne.n	80064f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80064f4:	429a      	cmp	r2, r3
 80064f6:	d001      	beq.n	80064fc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80064f8:	2301      	movs	r3, #1
 80064fa:	e000      	b.n	80064fe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80064fc:	2300      	movs	r3, #0
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3718      	adds	r7, #24
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}
 8006506:	bf00      	nop
 8006508:	40023800 	.word	0x40023800

0800650c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b084      	sub	sp, #16
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d101      	bne.n	8006520 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	e0cc      	b.n	80066ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006520:	4b68      	ldr	r3, [pc, #416]	; (80066c4 <HAL_RCC_ClockConfig+0x1b8>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f003 030f 	and.w	r3, r3, #15
 8006528:	683a      	ldr	r2, [r7, #0]
 800652a:	429a      	cmp	r2, r3
 800652c:	d90c      	bls.n	8006548 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800652e:	4b65      	ldr	r3, [pc, #404]	; (80066c4 <HAL_RCC_ClockConfig+0x1b8>)
 8006530:	683a      	ldr	r2, [r7, #0]
 8006532:	b2d2      	uxtb	r2, r2
 8006534:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006536:	4b63      	ldr	r3, [pc, #396]	; (80066c4 <HAL_RCC_ClockConfig+0x1b8>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f003 030f 	and.w	r3, r3, #15
 800653e:	683a      	ldr	r2, [r7, #0]
 8006540:	429a      	cmp	r2, r3
 8006542:	d001      	beq.n	8006548 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	e0b8      	b.n	80066ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f003 0302 	and.w	r3, r3, #2
 8006550:	2b00      	cmp	r3, #0
 8006552:	d020      	beq.n	8006596 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f003 0304 	and.w	r3, r3, #4
 800655c:	2b00      	cmp	r3, #0
 800655e:	d005      	beq.n	800656c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006560:	4b59      	ldr	r3, [pc, #356]	; (80066c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006562:	689b      	ldr	r3, [r3, #8]
 8006564:	4a58      	ldr	r2, [pc, #352]	; (80066c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006566:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800656a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f003 0308 	and.w	r3, r3, #8
 8006574:	2b00      	cmp	r3, #0
 8006576:	d005      	beq.n	8006584 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006578:	4b53      	ldr	r3, [pc, #332]	; (80066c8 <HAL_RCC_ClockConfig+0x1bc>)
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	4a52      	ldr	r2, [pc, #328]	; (80066c8 <HAL_RCC_ClockConfig+0x1bc>)
 800657e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006582:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006584:	4b50      	ldr	r3, [pc, #320]	; (80066c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006586:	689b      	ldr	r3, [r3, #8]
 8006588:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	689b      	ldr	r3, [r3, #8]
 8006590:	494d      	ldr	r1, [pc, #308]	; (80066c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006592:	4313      	orrs	r3, r2
 8006594:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f003 0301 	and.w	r3, r3, #1
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d044      	beq.n	800662c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d107      	bne.n	80065ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065aa:	4b47      	ldr	r3, [pc, #284]	; (80066c8 <HAL_RCC_ClockConfig+0x1bc>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d119      	bne.n	80065ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065b6:	2301      	movs	r3, #1
 80065b8:	e07f      	b.n	80066ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	2b02      	cmp	r3, #2
 80065c0:	d003      	beq.n	80065ca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80065c6:	2b03      	cmp	r3, #3
 80065c8:	d107      	bne.n	80065da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80065ca:	4b3f      	ldr	r3, [pc, #252]	; (80066c8 <HAL_RCC_ClockConfig+0x1bc>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d109      	bne.n	80065ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e06f      	b.n	80066ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065da:	4b3b      	ldr	r3, [pc, #236]	; (80066c8 <HAL_RCC_ClockConfig+0x1bc>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f003 0302 	and.w	r3, r3, #2
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d101      	bne.n	80065ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065e6:	2301      	movs	r3, #1
 80065e8:	e067      	b.n	80066ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80065ea:	4b37      	ldr	r3, [pc, #220]	; (80066c8 <HAL_RCC_ClockConfig+0x1bc>)
 80065ec:	689b      	ldr	r3, [r3, #8]
 80065ee:	f023 0203 	bic.w	r2, r3, #3
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	4934      	ldr	r1, [pc, #208]	; (80066c8 <HAL_RCC_ClockConfig+0x1bc>)
 80065f8:	4313      	orrs	r3, r2
 80065fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80065fc:	f7fc fb12 	bl	8002c24 <HAL_GetTick>
 8006600:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006602:	e00a      	b.n	800661a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006604:	f7fc fb0e 	bl	8002c24 <HAL_GetTick>
 8006608:	4602      	mov	r2, r0
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	1ad3      	subs	r3, r2, r3
 800660e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006612:	4293      	cmp	r3, r2
 8006614:	d901      	bls.n	800661a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006616:	2303      	movs	r3, #3
 8006618:	e04f      	b.n	80066ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800661a:	4b2b      	ldr	r3, [pc, #172]	; (80066c8 <HAL_RCC_ClockConfig+0x1bc>)
 800661c:	689b      	ldr	r3, [r3, #8]
 800661e:	f003 020c 	and.w	r2, r3, #12
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	009b      	lsls	r3, r3, #2
 8006628:	429a      	cmp	r2, r3
 800662a:	d1eb      	bne.n	8006604 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800662c:	4b25      	ldr	r3, [pc, #148]	; (80066c4 <HAL_RCC_ClockConfig+0x1b8>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f003 030f 	and.w	r3, r3, #15
 8006634:	683a      	ldr	r2, [r7, #0]
 8006636:	429a      	cmp	r2, r3
 8006638:	d20c      	bcs.n	8006654 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800663a:	4b22      	ldr	r3, [pc, #136]	; (80066c4 <HAL_RCC_ClockConfig+0x1b8>)
 800663c:	683a      	ldr	r2, [r7, #0]
 800663e:	b2d2      	uxtb	r2, r2
 8006640:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006642:	4b20      	ldr	r3, [pc, #128]	; (80066c4 <HAL_RCC_ClockConfig+0x1b8>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f003 030f 	and.w	r3, r3, #15
 800664a:	683a      	ldr	r2, [r7, #0]
 800664c:	429a      	cmp	r2, r3
 800664e:	d001      	beq.n	8006654 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006650:	2301      	movs	r3, #1
 8006652:	e032      	b.n	80066ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f003 0304 	and.w	r3, r3, #4
 800665c:	2b00      	cmp	r3, #0
 800665e:	d008      	beq.n	8006672 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006660:	4b19      	ldr	r3, [pc, #100]	; (80066c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	68db      	ldr	r3, [r3, #12]
 800666c:	4916      	ldr	r1, [pc, #88]	; (80066c8 <HAL_RCC_ClockConfig+0x1bc>)
 800666e:	4313      	orrs	r3, r2
 8006670:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f003 0308 	and.w	r3, r3, #8
 800667a:	2b00      	cmp	r3, #0
 800667c:	d009      	beq.n	8006692 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800667e:	4b12      	ldr	r3, [pc, #72]	; (80066c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006680:	689b      	ldr	r3, [r3, #8]
 8006682:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	691b      	ldr	r3, [r3, #16]
 800668a:	00db      	lsls	r3, r3, #3
 800668c:	490e      	ldr	r1, [pc, #56]	; (80066c8 <HAL_RCC_ClockConfig+0x1bc>)
 800668e:	4313      	orrs	r3, r2
 8006690:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006692:	f000 f821 	bl	80066d8 <HAL_RCC_GetSysClockFreq>
 8006696:	4602      	mov	r2, r0
 8006698:	4b0b      	ldr	r3, [pc, #44]	; (80066c8 <HAL_RCC_ClockConfig+0x1bc>)
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	091b      	lsrs	r3, r3, #4
 800669e:	f003 030f 	and.w	r3, r3, #15
 80066a2:	490a      	ldr	r1, [pc, #40]	; (80066cc <HAL_RCC_ClockConfig+0x1c0>)
 80066a4:	5ccb      	ldrb	r3, [r1, r3]
 80066a6:	fa22 f303 	lsr.w	r3, r2, r3
 80066aa:	4a09      	ldr	r2, [pc, #36]	; (80066d0 <HAL_RCC_ClockConfig+0x1c4>)
 80066ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80066ae:	4b09      	ldr	r3, [pc, #36]	; (80066d4 <HAL_RCC_ClockConfig+0x1c8>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4618      	mov	r0, r3
 80066b4:	f7fc fa72 	bl	8002b9c <HAL_InitTick>

  return HAL_OK;
 80066b8:	2300      	movs	r3, #0
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	3710      	adds	r7, #16
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}
 80066c2:	bf00      	nop
 80066c4:	40023c00 	.word	0x40023c00
 80066c8:	40023800 	.word	0x40023800
 80066cc:	08045964 	.word	0x08045964
 80066d0:	20000000 	.word	0x20000000
 80066d4:	20000004 	.word	0x20000004

080066d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80066d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066dc:	b090      	sub	sp, #64	; 0x40
 80066de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80066e0:	2300      	movs	r3, #0
 80066e2:	637b      	str	r3, [r7, #52]	; 0x34
 80066e4:	2300      	movs	r3, #0
 80066e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066e8:	2300      	movs	r3, #0
 80066ea:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80066ec:	2300      	movs	r3, #0
 80066ee:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80066f0:	4b59      	ldr	r3, [pc, #356]	; (8006858 <HAL_RCC_GetSysClockFreq+0x180>)
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	f003 030c 	and.w	r3, r3, #12
 80066f8:	2b08      	cmp	r3, #8
 80066fa:	d00d      	beq.n	8006718 <HAL_RCC_GetSysClockFreq+0x40>
 80066fc:	2b08      	cmp	r3, #8
 80066fe:	f200 80a1 	bhi.w	8006844 <HAL_RCC_GetSysClockFreq+0x16c>
 8006702:	2b00      	cmp	r3, #0
 8006704:	d002      	beq.n	800670c <HAL_RCC_GetSysClockFreq+0x34>
 8006706:	2b04      	cmp	r3, #4
 8006708:	d003      	beq.n	8006712 <HAL_RCC_GetSysClockFreq+0x3a>
 800670a:	e09b      	b.n	8006844 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800670c:	4b53      	ldr	r3, [pc, #332]	; (800685c <HAL_RCC_GetSysClockFreq+0x184>)
 800670e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8006710:	e09b      	b.n	800684a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006712:	4b53      	ldr	r3, [pc, #332]	; (8006860 <HAL_RCC_GetSysClockFreq+0x188>)
 8006714:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006716:	e098      	b.n	800684a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006718:	4b4f      	ldr	r3, [pc, #316]	; (8006858 <HAL_RCC_GetSysClockFreq+0x180>)
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006720:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006722:	4b4d      	ldr	r3, [pc, #308]	; (8006858 <HAL_RCC_GetSysClockFreq+0x180>)
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800672a:	2b00      	cmp	r3, #0
 800672c:	d028      	beq.n	8006780 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800672e:	4b4a      	ldr	r3, [pc, #296]	; (8006858 <HAL_RCC_GetSysClockFreq+0x180>)
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	099b      	lsrs	r3, r3, #6
 8006734:	2200      	movs	r2, #0
 8006736:	623b      	str	r3, [r7, #32]
 8006738:	627a      	str	r2, [r7, #36]	; 0x24
 800673a:	6a3b      	ldr	r3, [r7, #32]
 800673c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006740:	2100      	movs	r1, #0
 8006742:	4b47      	ldr	r3, [pc, #284]	; (8006860 <HAL_RCC_GetSysClockFreq+0x188>)
 8006744:	fb03 f201 	mul.w	r2, r3, r1
 8006748:	2300      	movs	r3, #0
 800674a:	fb00 f303 	mul.w	r3, r0, r3
 800674e:	4413      	add	r3, r2
 8006750:	4a43      	ldr	r2, [pc, #268]	; (8006860 <HAL_RCC_GetSysClockFreq+0x188>)
 8006752:	fba0 1202 	umull	r1, r2, r0, r2
 8006756:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006758:	460a      	mov	r2, r1
 800675a:	62ba      	str	r2, [r7, #40]	; 0x28
 800675c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800675e:	4413      	add	r3, r2
 8006760:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006762:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006764:	2200      	movs	r2, #0
 8006766:	61bb      	str	r3, [r7, #24]
 8006768:	61fa      	str	r2, [r7, #28]
 800676a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800676e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006772:	f7fa fa79 	bl	8000c68 <__aeabi_uldivmod>
 8006776:	4602      	mov	r2, r0
 8006778:	460b      	mov	r3, r1
 800677a:	4613      	mov	r3, r2
 800677c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800677e:	e053      	b.n	8006828 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006780:	4b35      	ldr	r3, [pc, #212]	; (8006858 <HAL_RCC_GetSysClockFreq+0x180>)
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	099b      	lsrs	r3, r3, #6
 8006786:	2200      	movs	r2, #0
 8006788:	613b      	str	r3, [r7, #16]
 800678a:	617a      	str	r2, [r7, #20]
 800678c:	693b      	ldr	r3, [r7, #16]
 800678e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006792:	f04f 0b00 	mov.w	fp, #0
 8006796:	4652      	mov	r2, sl
 8006798:	465b      	mov	r3, fp
 800679a:	f04f 0000 	mov.w	r0, #0
 800679e:	f04f 0100 	mov.w	r1, #0
 80067a2:	0159      	lsls	r1, r3, #5
 80067a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80067a8:	0150      	lsls	r0, r2, #5
 80067aa:	4602      	mov	r2, r0
 80067ac:	460b      	mov	r3, r1
 80067ae:	ebb2 080a 	subs.w	r8, r2, sl
 80067b2:	eb63 090b 	sbc.w	r9, r3, fp
 80067b6:	f04f 0200 	mov.w	r2, #0
 80067ba:	f04f 0300 	mov.w	r3, #0
 80067be:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80067c2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80067c6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80067ca:	ebb2 0408 	subs.w	r4, r2, r8
 80067ce:	eb63 0509 	sbc.w	r5, r3, r9
 80067d2:	f04f 0200 	mov.w	r2, #0
 80067d6:	f04f 0300 	mov.w	r3, #0
 80067da:	00eb      	lsls	r3, r5, #3
 80067dc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80067e0:	00e2      	lsls	r2, r4, #3
 80067e2:	4614      	mov	r4, r2
 80067e4:	461d      	mov	r5, r3
 80067e6:	eb14 030a 	adds.w	r3, r4, sl
 80067ea:	603b      	str	r3, [r7, #0]
 80067ec:	eb45 030b 	adc.w	r3, r5, fp
 80067f0:	607b      	str	r3, [r7, #4]
 80067f2:	f04f 0200 	mov.w	r2, #0
 80067f6:	f04f 0300 	mov.w	r3, #0
 80067fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80067fe:	4629      	mov	r1, r5
 8006800:	028b      	lsls	r3, r1, #10
 8006802:	4621      	mov	r1, r4
 8006804:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006808:	4621      	mov	r1, r4
 800680a:	028a      	lsls	r2, r1, #10
 800680c:	4610      	mov	r0, r2
 800680e:	4619      	mov	r1, r3
 8006810:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006812:	2200      	movs	r2, #0
 8006814:	60bb      	str	r3, [r7, #8]
 8006816:	60fa      	str	r2, [r7, #12]
 8006818:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800681c:	f7fa fa24 	bl	8000c68 <__aeabi_uldivmod>
 8006820:	4602      	mov	r2, r0
 8006822:	460b      	mov	r3, r1
 8006824:	4613      	mov	r3, r2
 8006826:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006828:	4b0b      	ldr	r3, [pc, #44]	; (8006858 <HAL_RCC_GetSysClockFreq+0x180>)
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	0c1b      	lsrs	r3, r3, #16
 800682e:	f003 0303 	and.w	r3, r3, #3
 8006832:	3301      	adds	r3, #1
 8006834:	005b      	lsls	r3, r3, #1
 8006836:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8006838:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800683a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800683c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006840:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006842:	e002      	b.n	800684a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006844:	4b05      	ldr	r3, [pc, #20]	; (800685c <HAL_RCC_GetSysClockFreq+0x184>)
 8006846:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006848:	bf00      	nop
    }
  }
  return sysclockfreq;
 800684a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800684c:	4618      	mov	r0, r3
 800684e:	3740      	adds	r7, #64	; 0x40
 8006850:	46bd      	mov	sp, r7
 8006852:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006856:	bf00      	nop
 8006858:	40023800 	.word	0x40023800
 800685c:	00f42400 	.word	0x00f42400
 8006860:	017d7840 	.word	0x017d7840

08006864 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006864:	b480      	push	{r7}
 8006866:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006868:	4b03      	ldr	r3, [pc, #12]	; (8006878 <HAL_RCC_GetHCLKFreq+0x14>)
 800686a:	681b      	ldr	r3, [r3, #0]
}
 800686c:	4618      	mov	r0, r3
 800686e:	46bd      	mov	sp, r7
 8006870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006874:	4770      	bx	lr
 8006876:	bf00      	nop
 8006878:	20000000 	.word	0x20000000

0800687c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006880:	f7ff fff0 	bl	8006864 <HAL_RCC_GetHCLKFreq>
 8006884:	4602      	mov	r2, r0
 8006886:	4b05      	ldr	r3, [pc, #20]	; (800689c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	0a9b      	lsrs	r3, r3, #10
 800688c:	f003 0307 	and.w	r3, r3, #7
 8006890:	4903      	ldr	r1, [pc, #12]	; (80068a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006892:	5ccb      	ldrb	r3, [r1, r3]
 8006894:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006898:	4618      	mov	r0, r3
 800689a:	bd80      	pop	{r7, pc}
 800689c:	40023800 	.word	0x40023800
 80068a0:	08045974 	.word	0x08045974

080068a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80068a8:	f7ff ffdc 	bl	8006864 <HAL_RCC_GetHCLKFreq>
 80068ac:	4602      	mov	r2, r0
 80068ae:	4b05      	ldr	r3, [pc, #20]	; (80068c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	0b5b      	lsrs	r3, r3, #13
 80068b4:	f003 0307 	and.w	r3, r3, #7
 80068b8:	4903      	ldr	r1, [pc, #12]	; (80068c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80068ba:	5ccb      	ldrb	r3, [r1, r3]
 80068bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	bd80      	pop	{r7, pc}
 80068c4:	40023800 	.word	0x40023800
 80068c8:	08045974 	.word	0x08045974

080068cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b086      	sub	sp, #24
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80068d4:	2300      	movs	r3, #0
 80068d6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80068d8:	2300      	movs	r3, #0
 80068da:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f003 0301 	and.w	r3, r3, #1
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d10b      	bne.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d105      	bne.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d075      	beq.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006900:	4b91      	ldr	r3, [pc, #580]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006902:	2200      	movs	r2, #0
 8006904:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006906:	f7fc f98d 	bl	8002c24 <HAL_GetTick>
 800690a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800690c:	e008      	b.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800690e:	f7fc f989 	bl	8002c24 <HAL_GetTick>
 8006912:	4602      	mov	r2, r0
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	1ad3      	subs	r3, r2, r3
 8006918:	2b02      	cmp	r3, #2
 800691a:	d901      	bls.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800691c:	2303      	movs	r3, #3
 800691e:	e189      	b.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006920:	4b8a      	ldr	r3, [pc, #552]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006928:	2b00      	cmp	r3, #0
 800692a:	d1f0      	bne.n	800690e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f003 0301 	and.w	r3, r3, #1
 8006934:	2b00      	cmp	r3, #0
 8006936:	d009      	beq.n	800694c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	019a      	lsls	r2, r3, #6
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	689b      	ldr	r3, [r3, #8]
 8006942:	071b      	lsls	r3, r3, #28
 8006944:	4981      	ldr	r1, [pc, #516]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006946:	4313      	orrs	r3, r2
 8006948:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f003 0302 	and.w	r3, r3, #2
 8006954:	2b00      	cmp	r3, #0
 8006956:	d01f      	beq.n	8006998 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006958:	4b7c      	ldr	r3, [pc, #496]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800695a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800695e:	0f1b      	lsrs	r3, r3, #28
 8006960:	f003 0307 	and.w	r3, r3, #7
 8006964:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	019a      	lsls	r2, r3, #6
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	061b      	lsls	r3, r3, #24
 8006972:	431a      	orrs	r2, r3
 8006974:	693b      	ldr	r3, [r7, #16]
 8006976:	071b      	lsls	r3, r3, #28
 8006978:	4974      	ldr	r1, [pc, #464]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800697a:	4313      	orrs	r3, r2
 800697c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006980:	4b72      	ldr	r3, [pc, #456]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006982:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006986:	f023 021f 	bic.w	r2, r3, #31
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	69db      	ldr	r3, [r3, #28]
 800698e:	3b01      	subs	r3, #1
 8006990:	496e      	ldr	r1, [pc, #440]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006992:	4313      	orrs	r3, r2
 8006994:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d00d      	beq.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	019a      	lsls	r2, r3, #6
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	68db      	ldr	r3, [r3, #12]
 80069ae:	061b      	lsls	r3, r3, #24
 80069b0:	431a      	orrs	r2, r3
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	071b      	lsls	r3, r3, #28
 80069b8:	4964      	ldr	r1, [pc, #400]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80069ba:	4313      	orrs	r3, r2
 80069bc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80069c0:	4b61      	ldr	r3, [pc, #388]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80069c2:	2201      	movs	r2, #1
 80069c4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80069c6:	f7fc f92d 	bl	8002c24 <HAL_GetTick>
 80069ca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80069cc:	e008      	b.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80069ce:	f7fc f929 	bl	8002c24 <HAL_GetTick>
 80069d2:	4602      	mov	r2, r0
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	1ad3      	subs	r3, r2, r3
 80069d8:	2b02      	cmp	r3, #2
 80069da:	d901      	bls.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80069dc:	2303      	movs	r3, #3
 80069de:	e129      	b.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80069e0:	4b5a      	ldr	r3, [pc, #360]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d0f0      	beq.n	80069ce <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f003 0304 	and.w	r3, r3, #4
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d105      	bne.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d079      	beq.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006a04:	4b52      	ldr	r3, [pc, #328]	; (8006b50 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006a06:	2200      	movs	r2, #0
 8006a08:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006a0a:	f7fc f90b 	bl	8002c24 <HAL_GetTick>
 8006a0e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006a10:	e008      	b.n	8006a24 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006a12:	f7fc f907 	bl	8002c24 <HAL_GetTick>
 8006a16:	4602      	mov	r2, r0
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	1ad3      	subs	r3, r2, r3
 8006a1c:	2b02      	cmp	r3, #2
 8006a1e:	d901      	bls.n	8006a24 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006a20:	2303      	movs	r3, #3
 8006a22:	e107      	b.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006a24:	4b49      	ldr	r3, [pc, #292]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006a2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006a30:	d0ef      	beq.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f003 0304 	and.w	r3, r3, #4
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d020      	beq.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006a3e:	4b43      	ldr	r3, [pc, #268]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a44:	0f1b      	lsrs	r3, r3, #28
 8006a46:	f003 0307 	and.w	r3, r3, #7
 8006a4a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	691b      	ldr	r3, [r3, #16]
 8006a50:	019a      	lsls	r2, r3, #6
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	695b      	ldr	r3, [r3, #20]
 8006a56:	061b      	lsls	r3, r3, #24
 8006a58:	431a      	orrs	r2, r3
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	071b      	lsls	r3, r3, #28
 8006a5e:	493b      	ldr	r1, [pc, #236]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a60:	4313      	orrs	r3, r2
 8006a62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006a66:	4b39      	ldr	r3, [pc, #228]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006a6c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6a1b      	ldr	r3, [r3, #32]
 8006a74:	3b01      	subs	r3, #1
 8006a76:	021b      	lsls	r3, r3, #8
 8006a78:	4934      	ldr	r1, [pc, #208]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 0308 	and.w	r3, r3, #8
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d01e      	beq.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006a8c:	4b2f      	ldr	r3, [pc, #188]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a92:	0e1b      	lsrs	r3, r3, #24
 8006a94:	f003 030f 	and.w	r3, r3, #15
 8006a98:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	691b      	ldr	r3, [r3, #16]
 8006a9e:	019a      	lsls	r2, r3, #6
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	061b      	lsls	r3, r3, #24
 8006aa4:	431a      	orrs	r2, r3
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	699b      	ldr	r3, [r3, #24]
 8006aaa:	071b      	lsls	r3, r3, #28
 8006aac:	4927      	ldr	r1, [pc, #156]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006ab4:	4b25      	ldr	r3, [pc, #148]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ab6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006aba:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ac2:	4922      	ldr	r1, [pc, #136]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006aca:	4b21      	ldr	r3, [pc, #132]	; (8006b50 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006acc:	2201      	movs	r2, #1
 8006ace:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006ad0:	f7fc f8a8 	bl	8002c24 <HAL_GetTick>
 8006ad4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006ad6:	e008      	b.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006ad8:	f7fc f8a4 	bl	8002c24 <HAL_GetTick>
 8006adc:	4602      	mov	r2, r0
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	1ad3      	subs	r3, r2, r3
 8006ae2:	2b02      	cmp	r3, #2
 8006ae4:	d901      	bls.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006ae6:	2303      	movs	r3, #3
 8006ae8:	e0a4      	b.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006aea:	4b18      	ldr	r3, [pc, #96]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006af2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006af6:	d1ef      	bne.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f003 0320 	and.w	r3, r3, #32
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	f000 808b 	beq.w	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006b06:	2300      	movs	r3, #0
 8006b08:	60fb      	str	r3, [r7, #12]
 8006b0a:	4b10      	ldr	r3, [pc, #64]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b0e:	4a0f      	ldr	r2, [pc, #60]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006b10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b14:	6413      	str	r3, [r2, #64]	; 0x40
 8006b16:	4b0d      	ldr	r3, [pc, #52]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b1e:	60fb      	str	r3, [r7, #12]
 8006b20:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006b22:	4b0c      	ldr	r3, [pc, #48]	; (8006b54 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	4a0b      	ldr	r2, [pc, #44]	; (8006b54 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006b28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b2c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006b2e:	f7fc f879 	bl	8002c24 <HAL_GetTick>
 8006b32:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006b34:	e010      	b.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006b36:	f7fc f875 	bl	8002c24 <HAL_GetTick>
 8006b3a:	4602      	mov	r2, r0
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	1ad3      	subs	r3, r2, r3
 8006b40:	2b02      	cmp	r3, #2
 8006b42:	d909      	bls.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006b44:	2303      	movs	r3, #3
 8006b46:	e075      	b.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006b48:	42470068 	.word	0x42470068
 8006b4c:	40023800 	.word	0x40023800
 8006b50:	42470070 	.word	0x42470070
 8006b54:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006b58:	4b38      	ldr	r3, [pc, #224]	; (8006c3c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d0e8      	beq.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006b64:	4b36      	ldr	r3, [pc, #216]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b6c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d02f      	beq.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b7c:	693a      	ldr	r2, [r7, #16]
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	d028      	beq.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006b82:	4b2f      	ldr	r3, [pc, #188]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006b84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b8a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006b8c:	4b2d      	ldr	r3, [pc, #180]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006b8e:	2201      	movs	r2, #1
 8006b90:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006b92:	4b2c      	ldr	r3, [pc, #176]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006b94:	2200      	movs	r2, #0
 8006b96:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006b98:	4a29      	ldr	r2, [pc, #164]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006b9e:	4b28      	ldr	r3, [pc, #160]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ba2:	f003 0301 	and.w	r3, r3, #1
 8006ba6:	2b01      	cmp	r3, #1
 8006ba8:	d114      	bne.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006baa:	f7fc f83b 	bl	8002c24 <HAL_GetTick>
 8006bae:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006bb0:	e00a      	b.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006bb2:	f7fc f837 	bl	8002c24 <HAL_GetTick>
 8006bb6:	4602      	mov	r2, r0
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	1ad3      	subs	r3, r2, r3
 8006bbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d901      	bls.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006bc4:	2303      	movs	r3, #3
 8006bc6:	e035      	b.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006bc8:	4b1d      	ldr	r3, [pc, #116]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006bca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bcc:	f003 0302 	and.w	r3, r3, #2
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d0ee      	beq.n	8006bb2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bd8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bdc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006be0:	d10d      	bne.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0x332>
 8006be2:	4b17      	ldr	r3, [pc, #92]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bee:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006bf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bf6:	4912      	ldr	r1, [pc, #72]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	608b      	str	r3, [r1, #8]
 8006bfc:	e005      	b.n	8006c0a <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8006bfe:	4b10      	ldr	r3, [pc, #64]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006c00:	689b      	ldr	r3, [r3, #8]
 8006c02:	4a0f      	ldr	r2, [pc, #60]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006c04:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006c08:	6093      	str	r3, [r2, #8]
 8006c0a:	4b0d      	ldr	r3, [pc, #52]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006c0c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c16:	490a      	ldr	r1, [pc, #40]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f003 0310 	and.w	r3, r3, #16
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d004      	beq.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8006c2e:	4b06      	ldr	r3, [pc, #24]	; (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8006c30:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8006c32:	2300      	movs	r3, #0
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	3718      	adds	r7, #24
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}
 8006c3c:	40007000 	.word	0x40007000
 8006c40:	40023800 	.word	0x40023800
 8006c44:	42470e40 	.word	0x42470e40
 8006c48:	424711e0 	.word	0x424711e0

08006c4c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b082      	sub	sp, #8
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d101      	bne.n	8006c5e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	e01c      	b.n	8006c98 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	795b      	ldrb	r3, [r3, #5]
 8006c62:	b2db      	uxtb	r3, r3
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d105      	bne.n	8006c74 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	f7fb fba8 	bl	80023c4 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2202      	movs	r2, #2
 8006c78:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f042 0204 	orr.w	r2, r2, #4
 8006c88:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2201      	movs	r2, #1
 8006c8e:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2200      	movs	r2, #0
 8006c94:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8006c96:	2300      	movs	r3, #0
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	3708      	adds	r7, #8
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd80      	pop	{r7, pc}

08006ca0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b082      	sub	sp, #8
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d101      	bne.n	8006cb2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8006cae:	2301      	movs	r3, #1
 8006cb0:	e022      	b.n	8006cf8 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006cb8:	b2db      	uxtb	r3, r3
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d105      	bne.n	8006cca <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f7fb fbbf 	bl	8002448 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2203      	movs	r2, #3
 8006cce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f000 f814 	bl	8006d00 <HAL_SD_InitCard>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d001      	beq.n	8006ce2 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8006cde:	2301      	movs	r3, #1
 8006ce0:	e00a      	b.n	8006cf8 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2200      	movs	r2, #0
 8006cec:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006cf6:	2300      	movs	r3, #0
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3708      	adds	r7, #8
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}

08006d00 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006d00:	b5b0      	push	{r4, r5, r7, lr}
 8006d02:	b08e      	sub	sp, #56	; 0x38
 8006d04:	af04      	add	r7, sp, #16
 8006d06:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8006d10:	2300      	movs	r3, #0
 8006d12:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8006d14:	2300      	movs	r3, #0
 8006d16:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8006d1c:	2376      	movs	r3, #118	; 0x76
 8006d1e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681d      	ldr	r5, [r3, #0]
 8006d24:	466c      	mov	r4, sp
 8006d26:	f107 0314 	add.w	r3, r7, #20
 8006d2a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006d2e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006d32:	f107 0308 	add.w	r3, r7, #8
 8006d36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006d38:	4628      	mov	r0, r5
 8006d3a:	f002 fbdc 	bl	80094f6 <SDIO_Init>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8006d44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d001      	beq.n	8006d50 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	e04c      	b.n	8006dea <HAL_SD_InitCard+0xea>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8006d50:	4b28      	ldr	r3, [pc, #160]	; (8006df4 <HAL_SD_InitCard+0xf4>)
 8006d52:	2200      	movs	r2, #0
 8006d54:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f002 fc14 	bl	8009588 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8006d60:	4b24      	ldr	r3, [pc, #144]	; (8006df4 <HAL_SD_InitCard+0xf4>)
 8006d62:	2201      	movs	r2, #1
 8006d64:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f001 f85e 	bl	8007e28 <SD_PowerON>
 8006d6c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006d6e:	6a3b      	ldr	r3, [r7, #32]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d00b      	beq.n	8006d8c <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2201      	movs	r2, #1
 8006d78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d80:	6a3b      	ldr	r3, [r7, #32]
 8006d82:	431a      	orrs	r2, r3
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	e02e      	b.n	8006dea <HAL_SD_InitCard+0xea>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8006d8c:	6878      	ldr	r0, [r7, #4]
 8006d8e:	f000 ff7d 	bl	8007c8c <SD_InitCard>
 8006d92:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006d94:	6a3b      	ldr	r3, [r7, #32]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d00b      	beq.n	8006db2 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006da6:	6a3b      	ldr	r3, [r7, #32]
 8006da8:	431a      	orrs	r2, r3
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006dae:	2301      	movs	r3, #1
 8006db0:	e01b      	b.n	8006dea <HAL_SD_InitCard+0xea>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f002 fc77 	bl	80096ae <SDMMC_CmdBlockLength>
 8006dc0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006dc2:	6a3b      	ldr	r3, [r7, #32]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d00f      	beq.n	8006de8 <HAL_SD_InitCard+0xe8>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a0a      	ldr	r2, [pc, #40]	; (8006df8 <HAL_SD_InitCard+0xf8>)
 8006dce:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006dd4:	6a3b      	ldr	r3, [r7, #32]
 8006dd6:	431a      	orrs	r2, r3
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2201      	movs	r2, #1
 8006de0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006de4:	2301      	movs	r3, #1
 8006de6:	e000      	b.n	8006dea <HAL_SD_InitCard+0xea>
  }

  return HAL_OK;
 8006de8:	2300      	movs	r3, #0
}
 8006dea:	4618      	mov	r0, r3
 8006dec:	3728      	adds	r7, #40	; 0x28
 8006dee:	46bd      	mov	sp, r7
 8006df0:	bdb0      	pop	{r4, r5, r7, pc}
 8006df2:	bf00      	nop
 8006df4:	422580a0 	.word	0x422580a0
 8006df8:	004005ff 	.word	0x004005ff

08006dfc <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b08c      	sub	sp, #48	; 0x30
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	60f8      	str	r0, [r7, #12]
 8006e04:	60b9      	str	r1, [r7, #8]
 8006e06:	607a      	str	r2, [r7, #4]
 8006e08:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d107      	bne.n	8006e24 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e18:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006e20:	2301      	movs	r3, #1
 8006e22:	e0c0      	b.n	8006fa6 <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006e2a:	b2db      	uxtb	r3, r3
 8006e2c:	2b01      	cmp	r3, #1
 8006e2e:	f040 80b9 	bne.w	8006fa4 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2200      	movs	r2, #0
 8006e36:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006e38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	441a      	add	r2, r3
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e42:	429a      	cmp	r2, r3
 8006e44:	d907      	bls.n	8006e56 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e4a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8006e52:	2301      	movs	r3, #1
 8006e54:	e0a7      	b.n	8006fa6 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2203      	movs	r2, #3
 8006e5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	2200      	movs	r2, #0
 8006e64:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e6c:	68fa      	ldr	r2, [r7, #12]
 8006e6e:	6812      	ldr	r2, [r2, #0]
 8006e70:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8006e74:	f043 0302 	orr.w	r3, r3, #2
 8006e78:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e7e:	4a4c      	ldr	r2, [pc, #304]	; (8006fb0 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8006e80:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e86:	4a4b      	ldr	r2, [pc, #300]	; (8006fb4 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8006e88:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e8e:	2200      	movs	r2, #0
 8006e90:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e96:	2200      	movs	r2, #0
 8006e98:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eaa:	689a      	ldr	r2, [r3, #8]
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	430a      	orrs	r2, r1
 8006eb4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	3380      	adds	r3, #128	; 0x80
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	68ba      	ldr	r2, [r7, #8]
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	025b      	lsls	r3, r3, #9
 8006ec8:	089b      	lsrs	r3, r3, #2
 8006eca:	f7fc fcc7 	bl	800385c <HAL_DMA_Start_IT>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d017      	beq.n	8006f04 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8006ee2:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4a33      	ldr	r2, [pc, #204]	; (8006fb8 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8006eea:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ef0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	2201      	movs	r2, #1
 8006efc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006f00:	2301      	movs	r3, #1
 8006f02:	e050      	b.n	8006fa6 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8006f04:	4b2d      	ldr	r3, [pc, #180]	; (8006fbc <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8006f06:	2201      	movs	r2, #1
 8006f08:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	d002      	beq.n	8006f18 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8006f12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f14:	025b      	lsls	r3, r3, #9
 8006f16:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006f18:	f04f 33ff 	mov.w	r3, #4294967295
 8006f1c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	025b      	lsls	r3, r3, #9
 8006f22:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006f24:	2390      	movs	r3, #144	; 0x90
 8006f26:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006f28:	2302      	movs	r3, #2
 8006f2a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006f30:	2301      	movs	r3, #1
 8006f32:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f107 0210 	add.w	r2, r7, #16
 8006f3c:	4611      	mov	r1, r2
 8006f3e:	4618      	mov	r0, r3
 8006f40:	f002 fb89 	bl	8009656 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	2b01      	cmp	r3, #1
 8006f48:	d90a      	bls.n	8006f60 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2282      	movs	r2, #130	; 0x82
 8006f4e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006f56:	4618      	mov	r0, r3
 8006f58:	f002 fbed 	bl	8009736 <SDMMC_CmdReadMultiBlock>
 8006f5c:	62f8      	str	r0, [r7, #44]	; 0x2c
 8006f5e:	e009      	b.n	8006f74 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2281      	movs	r2, #129	; 0x81
 8006f64:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f002 fbc0 	bl	80096f2 <SDMMC_CmdReadSingleBlock>
 8006f72:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8006f74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d012      	beq.n	8006fa0 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4a0e      	ldr	r2, [pc, #56]	; (8006fb8 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8006f80:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f88:	431a      	orrs	r2, r3
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	2201      	movs	r2, #1
 8006f92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	e002      	b.n	8006fa6 <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	e000      	b.n	8006fa6 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8006fa4:	2302      	movs	r3, #2
  }
}
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	3730      	adds	r7, #48	; 0x30
 8006faa:	46bd      	mov	sp, r7
 8006fac:	bd80      	pop	{r7, pc}
 8006fae:	bf00      	nop
 8006fb0:	08007a9b 	.word	0x08007a9b
 8006fb4:	08007b0d 	.word	0x08007b0d
 8006fb8:	004005ff 	.word	0x004005ff
 8006fbc:	4225858c 	.word	0x4225858c

08006fc0 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b08c      	sub	sp, #48	; 0x30
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	60f8      	str	r0, [r7, #12]
 8006fc8:	60b9      	str	r1, [r7, #8]
 8006fca:	607a      	str	r2, [r7, #4]
 8006fcc:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d107      	bne.n	8006fe8 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fdc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	e0c5      	b.n	8007174 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006fee:	b2db      	uxtb	r3, r3
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	f040 80be 	bne.w	8007172 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006ffc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	441a      	add	r2, r3
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007006:	429a      	cmp	r2, r3
 8007008:	d907      	bls.n	800701a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800700e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	e0ac      	b.n	8007174 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2203      	movs	r2, #3
 800701e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	2200      	movs	r2, #0
 8007028:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007030:	68fa      	ldr	r2, [r7, #12]
 8007032:	6812      	ldr	r2, [r2, #0]
 8007034:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 8007038:	f043 0302 	orr.w	r3, r3, #2
 800703c:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007042:	4a4e      	ldr	r2, [pc, #312]	; (800717c <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8007044:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800704a:	4a4d      	ldr	r2, [pc, #308]	; (8007180 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800704c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007052:	2200      	movs	r2, #0
 8007054:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800705a:	2b01      	cmp	r3, #1
 800705c:	d002      	beq.n	8007064 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 800705e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007060:	025b      	lsls	r3, r3, #9
 8007062:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	2b01      	cmp	r3, #1
 8007068:	d90a      	bls.n	8007080 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	22a0      	movs	r2, #160	; 0xa0
 800706e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007076:	4618      	mov	r0, r3
 8007078:	f002 fba1 	bl	80097be <SDMMC_CmdWriteMultiBlock>
 800707c:	62f8      	str	r0, [r7, #44]	; 0x2c
 800707e:	e009      	b.n	8007094 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	2290      	movs	r2, #144	; 0x90
 8007084:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800708c:	4618      	mov	r0, r3
 800708e:	f002 fb74 	bl	800977a <SDMMC_CmdWriteSingleBlock>
 8007092:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007094:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007096:	2b00      	cmp	r3, #0
 8007098:	d012      	beq.n	80070c0 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4a39      	ldr	r2, [pc, #228]	; (8007184 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 80070a0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80070a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070a8:	431a      	orrs	r2, r3
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2201      	movs	r2, #1
 80070b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2200      	movs	r2, #0
 80070ba:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80070bc:	2301      	movs	r3, #1
 80070be:	e059      	b.n	8007174 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80070c0:	4b31      	ldr	r3, [pc, #196]	; (8007188 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 80070c2:	2201      	movs	r2, #1
 80070c4:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070ca:	2240      	movs	r2, #64	; 0x40
 80070cc:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070de:	689a      	ldr	r2, [r3, #8]
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	430a      	orrs	r2, r1
 80070e8:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80070ee:	68b9      	ldr	r1, [r7, #8]
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	3380      	adds	r3, #128	; 0x80
 80070f6:	461a      	mov	r2, r3
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	025b      	lsls	r3, r3, #9
 80070fc:	089b      	lsrs	r3, r3, #2
 80070fe:	f7fc fbad 	bl	800385c <HAL_DMA_Start_IT>
 8007102:	4603      	mov	r3, r0
 8007104:	2b00      	cmp	r3, #0
 8007106:	d01c      	beq.n	8007142 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800710e:	68fa      	ldr	r2, [r7, #12]
 8007110:	6812      	ldr	r2, [r2, #0]
 8007112:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 8007116:	f023 0302 	bic.w	r3, r3, #2
 800711a:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	4a18      	ldr	r2, [pc, #96]	; (8007184 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8007122:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007128:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	2201      	movs	r2, #1
 8007134:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	2200      	movs	r2, #0
 800713c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800713e:	2301      	movs	r3, #1
 8007140:	e018      	b.n	8007174 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007142:	f04f 33ff 	mov.w	r3, #4294967295
 8007146:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	025b      	lsls	r3, r3, #9
 800714c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800714e:	2390      	movs	r3, #144	; 0x90
 8007150:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8007152:	2300      	movs	r3, #0
 8007154:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007156:	2300      	movs	r3, #0
 8007158:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800715a:	2301      	movs	r3, #1
 800715c:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f107 0210 	add.w	r2, r7, #16
 8007166:	4611      	mov	r1, r2
 8007168:	4618      	mov	r0, r3
 800716a:	f002 fa74 	bl	8009656 <SDIO_ConfigData>

      return HAL_OK;
 800716e:	2300      	movs	r3, #0
 8007170:	e000      	b.n	8007174 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8007172:	2302      	movs	r3, #2
  }
}
 8007174:	4618      	mov	r0, r3
 8007176:	3730      	adds	r7, #48	; 0x30
 8007178:	46bd      	mov	sp, r7
 800717a:	bd80      	pop	{r7, pc}
 800717c:	08007a71 	.word	0x08007a71
 8007180:	08007b0d 	.word	0x08007b0d
 8007184:	004005ff 	.word	0x004005ff
 8007188:	4225858c 	.word	0x4225858c

0800718c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b084      	sub	sp, #16
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007198:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d008      	beq.n	80071ba <HAL_SD_IRQHandler+0x2e>
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	f003 0308 	and.w	r3, r3, #8
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d003      	beq.n	80071ba <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f001 f857 	bl	8008266 <SD_Read_IT>
 80071b8:	e165      	b.n	8007486 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	f000 808f 	beq.w	80072e8 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 80071d2:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071da:	687a      	ldr	r2, [r7, #4]
 80071dc:	6812      	ldr	r2, [r2, #0]
 80071de:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 80071e2:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 80071e6:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f022 0201 	bic.w	r2, r2, #1
 80071f6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f003 0308 	and.w	r3, r3, #8
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d039      	beq.n	8007276 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	f003 0302 	and.w	r3, r3, #2
 8007208:	2b00      	cmp	r3, #0
 800720a:	d104      	bne.n	8007216 <HAL_SD_IRQHandler+0x8a>
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f003 0320 	and.w	r3, r3, #32
 8007212:	2b00      	cmp	r3, #0
 8007214:	d011      	beq.n	800723a <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4618      	mov	r0, r3
 800721c:	f002 faf2 	bl	8009804 <SDMMC_CmdStopTransfer>
 8007220:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d008      	beq.n	800723a <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	431a      	orrs	r2, r3
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f000 f92f 	bl	8007498 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f240 523a 	movw	r2, #1338	; 0x53a
 8007242:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2201      	movs	r2, #1
 8007248:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2200      	movs	r2, #0
 8007250:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f003 0301 	and.w	r3, r3, #1
 8007258:	2b00      	cmp	r3, #0
 800725a:	d104      	bne.n	8007266 <HAL_SD_IRQHandler+0xda>
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	f003 0302 	and.w	r3, r3, #2
 8007262:	2b00      	cmp	r3, #0
 8007264:	d003      	beq.n	800726e <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f002 ff60 	bl	800a12c <HAL_SD_RxCpltCallback>
 800726c:	e10b      	b.n	8007486 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800726e:	6878      	ldr	r0, [r7, #4]
 8007270:	f002 ff52 	bl	800a118 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007274:	e107      	b.n	8007486 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800727c:	2b00      	cmp	r3, #0
 800727e:	f000 8102 	beq.w	8007486 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f003 0320 	and.w	r3, r3, #32
 8007288:	2b00      	cmp	r3, #0
 800728a:	d011      	beq.n	80072b0 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4618      	mov	r0, r3
 8007292:	f002 fab7 	bl	8009804 <SDMMC_CmdStopTransfer>
 8007296:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d008      	beq.n	80072b0 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	431a      	orrs	r2, r3
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f000 f8f4 	bl	8007498 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	f003 0301 	and.w	r3, r3, #1
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	f040 80e5 	bne.w	8007486 <HAL_SD_IRQHandler+0x2fa>
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f003 0302 	and.w	r3, r3, #2
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	f040 80df 	bne.w	8007486 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f022 0208 	bic.w	r2, r2, #8
 80072d6:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2201      	movs	r2, #1
 80072dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80072e0:	6878      	ldr	r0, [r7, #4]
 80072e2:	f002 ff19 	bl	800a118 <HAL_SD_TxCpltCallback>
}
 80072e6:	e0ce      	b.n	8007486 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d008      	beq.n	8007308 <HAL_SD_IRQHandler+0x17c>
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	f003 0308 	and.w	r3, r3, #8
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d003      	beq.n	8007308 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8007300:	6878      	ldr	r0, [r7, #4]
 8007302:	f001 f801 	bl	8008308 <SD_Write_IT>
 8007306:	e0be      	b.n	8007486 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800730e:	f240 233a 	movw	r3, #570	; 0x23a
 8007312:	4013      	ands	r3, r2
 8007314:	2b00      	cmp	r3, #0
 8007316:	f000 80b6 	beq.w	8007486 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007320:	f003 0302 	and.w	r3, r3, #2
 8007324:	2b00      	cmp	r3, #0
 8007326:	d005      	beq.n	8007334 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800732c:	f043 0202 	orr.w	r2, r3, #2
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800733a:	f003 0308 	and.w	r3, r3, #8
 800733e:	2b00      	cmp	r3, #0
 8007340:	d005      	beq.n	800734e <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007346:	f043 0208 	orr.w	r2, r3, #8
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007354:	f003 0320 	and.w	r3, r3, #32
 8007358:	2b00      	cmp	r3, #0
 800735a:	d005      	beq.n	8007368 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007360:	f043 0220 	orr.w	r2, r3, #32
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800736e:	f003 0310 	and.w	r3, r3, #16
 8007372:	2b00      	cmp	r3, #0
 8007374:	d005      	beq.n	8007382 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800737a:	f043 0210 	orr.w	r2, r3, #16
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007388:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800738c:	2b00      	cmp	r3, #0
 800738e:	d005      	beq.n	800739c <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007394:	f043 0208 	orr.w	r2, r3, #8
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f240 723a 	movw	r2, #1850	; 0x73a
 80073a4:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073ac:	687a      	ldr	r2, [r7, #4]
 80073ae:	6812      	ldr	r2, [r2, #0]
 80073b0:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 80073b4:	f023 0302 	bic.w	r3, r3, #2
 80073b8:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4618      	mov	r0, r3
 80073c0:	f002 fa20 	bl	8009804 <SDMMC_CmdStopTransfer>
 80073c4:	4602      	mov	r2, r0
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073ca:	431a      	orrs	r2, r3
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f003 0308 	and.w	r3, r3, #8
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d00a      	beq.n	80073f0 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2201      	movs	r2, #1
 80073de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80073e8:	6878      	ldr	r0, [r7, #4]
 80073ea:	f000 f855 	bl	8007498 <HAL_SD_ErrorCallback>
}
 80073ee:	e04a      	b.n	8007486 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d045      	beq.n	8007486 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	f003 0310 	and.w	r3, r3, #16
 8007400:	2b00      	cmp	r3, #0
 8007402:	d104      	bne.n	800740e <HAL_SD_IRQHandler+0x282>
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f003 0320 	and.w	r3, r3, #32
 800740a:	2b00      	cmp	r3, #0
 800740c:	d011      	beq.n	8007432 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007412:	4a1f      	ldr	r2, [pc, #124]	; (8007490 <HAL_SD_IRQHandler+0x304>)
 8007414:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800741a:	4618      	mov	r0, r3
 800741c:	f7fc fa76 	bl	800390c <HAL_DMA_Abort_IT>
 8007420:	4603      	mov	r3, r0
 8007422:	2b00      	cmp	r3, #0
 8007424:	d02f      	beq.n	8007486 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800742a:	4618      	mov	r0, r3
 800742c:	f000 fbc0 	bl	8007bb0 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007430:	e029      	b.n	8007486 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	f003 0301 	and.w	r3, r3, #1
 8007438:	2b00      	cmp	r3, #0
 800743a:	d104      	bne.n	8007446 <HAL_SD_IRQHandler+0x2ba>
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	f003 0302 	and.w	r3, r3, #2
 8007442:	2b00      	cmp	r3, #0
 8007444:	d011      	beq.n	800746a <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800744a:	4a12      	ldr	r2, [pc, #72]	; (8007494 <HAL_SD_IRQHandler+0x308>)
 800744c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007452:	4618      	mov	r0, r3
 8007454:	f7fc fa5a 	bl	800390c <HAL_DMA_Abort_IT>
 8007458:	4603      	mov	r3, r0
 800745a:	2b00      	cmp	r3, #0
 800745c:	d013      	beq.n	8007486 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007462:	4618      	mov	r0, r3
 8007464:	f000 fbdb 	bl	8007c1e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007468:	e00d      	b.n	8007486 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2200      	movs	r2, #0
 800746e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2201      	movs	r2, #1
 8007474:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2200      	movs	r2, #0
 800747c:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f002 fe40 	bl	800a104 <HAL_SD_AbortCallback>
}
 8007484:	e7ff      	b.n	8007486 <HAL_SD_IRQHandler+0x2fa>
 8007486:	bf00      	nop
 8007488:	3710      	adds	r7, #16
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}
 800748e:	bf00      	nop
 8007490:	08007bb1 	.word	0x08007bb1
 8007494:	08007c1f 	.word	0x08007c1f

08007498 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8007498:	b480      	push	{r7}
 800749a:	b083      	sub	sp, #12
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80074a0:	bf00      	nop
 80074a2:	370c      	adds	r7, #12
 80074a4:	46bd      	mov	sp, r7
 80074a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074aa:	4770      	bx	lr

080074ac <HAL_SD_GetCardCID>:
  * @param  pCID: Pointer to a HAL_SD_CardCIDTypeDef structure that  
  *         contains all CID register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCID(SD_HandleTypeDef *hsd, HAL_SD_CardCIDTypeDef *pCID)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b083      	sub	sp, #12
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
 80074b4:	6039      	str	r1, [r7, #0]
  pCID->ManufacturerID = (uint8_t)((hsd->CID[0] & 0xFF000000U) >> 24U);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074ba:	0e1b      	lsrs	r3, r3, #24
 80074bc:	b2da      	uxtb	r2, r3
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	701a      	strb	r2, [r3, #0]

  pCID->OEM_AppliID = (uint16_t)((hsd->CID[0] & 0x00FFFF00U) >> 8U);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074c6:	0a1b      	lsrs	r3, r3, #8
 80074c8:	b29a      	uxth	r2, r3
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	805a      	strh	r2, [r3, #2]

  pCID->ProdName1 = (((hsd->CID[0] & 0x000000FFU) << 24U) | ((hsd->CID[1] & 0xFFFFFF00U) >> 8U));
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074d2:	061a      	lsls	r2, r3, #24
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80074d8:	0a1b      	lsrs	r3, r3, #8
 80074da:	431a      	orrs	r2, r3
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	605a      	str	r2, [r3, #4]

  pCID->ProdName2 = (uint8_t)(hsd->CID[1] & 0x000000FFU);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80074e4:	b2da      	uxtb	r2, r3
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	721a      	strb	r2, [r3, #8]

  pCID->ProdRev = (uint8_t)((hsd->CID[2] & 0xFF000000U) >> 24U);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074ee:	0e1b      	lsrs	r3, r3, #24
 80074f0:	b2da      	uxtb	r2, r3
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	725a      	strb	r2, [r3, #9]

  pCID->ProdSN = (((hsd->CID[2] & 0x00FFFFFFU) << 8U) | ((hsd->CID[3] & 0xFF000000U) >> 24U));
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074fa:	021a      	lsls	r2, r3, #8
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007502:	0e1b      	lsrs	r3, r3, #24
 8007504:	431a      	orrs	r2, r3
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	60da      	str	r2, [r3, #12]

  pCID->Reserved1 = (uint8_t)((hsd->CID[3] & 0x00F00000U) >> 20U);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007510:	0d1b      	lsrs	r3, r3, #20
 8007512:	b2db      	uxtb	r3, r3
 8007514:	f003 030f 	and.w	r3, r3, #15
 8007518:	b2da      	uxtb	r2, r3
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	741a      	strb	r2, [r3, #16]

  pCID->ManufactDate = (uint16_t)((hsd->CID[3] & 0x000FFF00U) >> 8U);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007524:	0a1b      	lsrs	r3, r3, #8
 8007526:	b29b      	uxth	r3, r3
 8007528:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800752c:	b29a      	uxth	r2, r3
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	825a      	strh	r2, [r3, #18]

  pCID->CID_CRC = (uint8_t)((hsd->CID[3] & 0x000000FEU) >> 1U);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007538:	085b      	lsrs	r3, r3, #1
 800753a:	b2db      	uxtb	r3, r3
 800753c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007540:	b2da      	uxtb	r2, r3
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	751a      	strb	r2, [r3, #20]

  pCID->Reserved2 = 1U;
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	2201      	movs	r2, #1
 800754a:	755a      	strb	r2, [r3, #21]

  return HAL_OK;
 800754c:	2300      	movs	r3, #0
}
 800754e:	4618      	mov	r0, r3
 8007550:	370c      	adds	r7, #12
 8007552:	46bd      	mov	sp, r7
 8007554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007558:	4770      	bx	lr
	...

0800755c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800755c:	b480      	push	{r7}
 800755e:	b083      	sub	sp, #12
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
 8007564:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800756a:	0f9b      	lsrs	r3, r3, #30
 800756c:	b2da      	uxtb	r2, r3
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007576:	0e9b      	lsrs	r3, r3, #26
 8007578:	b2db      	uxtb	r3, r3
 800757a:	f003 030f 	and.w	r3, r3, #15
 800757e:	b2da      	uxtb	r2, r3
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007588:	0e1b      	lsrs	r3, r3, #24
 800758a:	b2db      	uxtb	r3, r3
 800758c:	f003 0303 	and.w	r3, r3, #3
 8007590:	b2da      	uxtb	r2, r3
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800759a:	0c1b      	lsrs	r3, r3, #16
 800759c:	b2da      	uxtb	r2, r3
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80075a6:	0a1b      	lsrs	r3, r3, #8
 80075a8:	b2da      	uxtb	r2, r3
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80075b2:	b2da      	uxtb	r2, r3
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80075bc:	0d1b      	lsrs	r3, r3, #20
 80075be:	b29a      	uxth	r2, r3
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80075c8:	0c1b      	lsrs	r3, r3, #16
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	f003 030f 	and.w	r3, r3, #15
 80075d0:	b2da      	uxtb	r2, r3
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80075da:	0bdb      	lsrs	r3, r3, #15
 80075dc:	b2db      	uxtb	r3, r3
 80075de:	f003 0301 	and.w	r3, r3, #1
 80075e2:	b2da      	uxtb	r2, r3
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80075ec:	0b9b      	lsrs	r3, r3, #14
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	f003 0301 	and.w	r3, r3, #1
 80075f4:	b2da      	uxtb	r2, r3
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80075fe:	0b5b      	lsrs	r3, r3, #13
 8007600:	b2db      	uxtb	r3, r3
 8007602:	f003 0301 	and.w	r3, r3, #1
 8007606:	b2da      	uxtb	r2, r3
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007610:	0b1b      	lsrs	r3, r3, #12
 8007612:	b2db      	uxtb	r3, r3
 8007614:	f003 0301 	and.w	r3, r3, #1
 8007618:	b2da      	uxtb	r2, r3
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	2200      	movs	r2, #0
 8007622:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007628:	2b00      	cmp	r3, #0
 800762a:	d163      	bne.n	80076f4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007630:	009a      	lsls	r2, r3, #2
 8007632:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007636:	4013      	ands	r3, r2
 8007638:	687a      	ldr	r2, [r7, #4]
 800763a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800763c:	0f92      	lsrs	r2, r2, #30
 800763e:	431a      	orrs	r2, r3
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007648:	0edb      	lsrs	r3, r3, #27
 800764a:	b2db      	uxtb	r3, r3
 800764c:	f003 0307 	and.w	r3, r3, #7
 8007650:	b2da      	uxtb	r2, r3
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800765a:	0e1b      	lsrs	r3, r3, #24
 800765c:	b2db      	uxtb	r3, r3
 800765e:	f003 0307 	and.w	r3, r3, #7
 8007662:	b2da      	uxtb	r2, r3
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800766c:	0d5b      	lsrs	r3, r3, #21
 800766e:	b2db      	uxtb	r3, r3
 8007670:	f003 0307 	and.w	r3, r3, #7
 8007674:	b2da      	uxtb	r2, r3
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800767e:	0c9b      	lsrs	r3, r3, #18
 8007680:	b2db      	uxtb	r3, r3
 8007682:	f003 0307 	and.w	r3, r3, #7
 8007686:	b2da      	uxtb	r2, r3
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007690:	0bdb      	lsrs	r3, r3, #15
 8007692:	b2db      	uxtb	r3, r3
 8007694:	f003 0307 	and.w	r3, r3, #7
 8007698:	b2da      	uxtb	r2, r3
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	691b      	ldr	r3, [r3, #16]
 80076a2:	1c5a      	adds	r2, r3, #1
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	7e1b      	ldrb	r3, [r3, #24]
 80076ac:	b2db      	uxtb	r3, r3
 80076ae:	f003 0307 	and.w	r3, r3, #7
 80076b2:	3302      	adds	r3, #2
 80076b4:	2201      	movs	r2, #1
 80076b6:	fa02 f303 	lsl.w	r3, r2, r3
 80076ba:	687a      	ldr	r2, [r7, #4]
 80076bc:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80076be:	fb03 f202 	mul.w	r2, r3, r2
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	7a1b      	ldrb	r3, [r3, #8]
 80076ca:	b2db      	uxtb	r3, r3
 80076cc:	f003 030f 	and.w	r3, r3, #15
 80076d0:	2201      	movs	r2, #1
 80076d2:	409a      	lsls	r2, r3
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076dc:	687a      	ldr	r2, [r7, #4]
 80076de:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80076e0:	0a52      	lsrs	r2, r2, #9
 80076e2:	fb03 f202 	mul.w	r2, r3, r2
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80076f0:	661a      	str	r2, [r3, #96]	; 0x60
 80076f2:	e031      	b.n	8007758 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076f8:	2b01      	cmp	r3, #1
 80076fa:	d11d      	bne.n	8007738 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007700:	041b      	lsls	r3, r3, #16
 8007702:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800770a:	0c1b      	lsrs	r3, r3, #16
 800770c:	431a      	orrs	r2, r3
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	691b      	ldr	r3, [r3, #16]
 8007716:	3301      	adds	r3, #1
 8007718:	029a      	lsls	r2, r3, #10
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	f44f 7200 	mov.w	r2, #512	; 0x200
 800772c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	661a      	str	r2, [r3, #96]	; 0x60
 8007736:	e00f      	b.n	8007758 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4a58      	ldr	r2, [pc, #352]	; (80078a0 <HAL_SD_GetCardCSD+0x344>)
 800773e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007744:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2201      	movs	r2, #1
 8007750:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007754:	2301      	movs	r3, #1
 8007756:	e09d      	b.n	8007894 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800775c:	0b9b      	lsrs	r3, r3, #14
 800775e:	b2db      	uxtb	r3, r3
 8007760:	f003 0301 	and.w	r3, r3, #1
 8007764:	b2da      	uxtb	r2, r3
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800776e:	09db      	lsrs	r3, r3, #7
 8007770:	b2db      	uxtb	r3, r3
 8007772:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007776:	b2da      	uxtb	r2, r3
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007780:	b2db      	uxtb	r3, r3
 8007782:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007786:	b2da      	uxtb	r2, r3
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007790:	0fdb      	lsrs	r3, r3, #31
 8007792:	b2da      	uxtb	r2, r3
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800779c:	0f5b      	lsrs	r3, r3, #29
 800779e:	b2db      	uxtb	r3, r3
 80077a0:	f003 0303 	and.w	r3, r3, #3
 80077a4:	b2da      	uxtb	r2, r3
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077ae:	0e9b      	lsrs	r3, r3, #26
 80077b0:	b2db      	uxtb	r3, r3
 80077b2:	f003 0307 	and.w	r3, r3, #7
 80077b6:	b2da      	uxtb	r2, r3
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077c0:	0d9b      	lsrs	r3, r3, #22
 80077c2:	b2db      	uxtb	r3, r3
 80077c4:	f003 030f 	and.w	r3, r3, #15
 80077c8:	b2da      	uxtb	r2, r3
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077d2:	0d5b      	lsrs	r3, r3, #21
 80077d4:	b2db      	uxtb	r3, r3
 80077d6:	f003 0301 	and.w	r3, r3, #1
 80077da:	b2da      	uxtb	r2, r3
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	2200      	movs	r2, #0
 80077e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077ee:	0c1b      	lsrs	r3, r3, #16
 80077f0:	b2db      	uxtb	r3, r3
 80077f2:	f003 0301 	and.w	r3, r3, #1
 80077f6:	b2da      	uxtb	r2, r3
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007802:	0bdb      	lsrs	r3, r3, #15
 8007804:	b2db      	uxtb	r3, r3
 8007806:	f003 0301 	and.w	r3, r3, #1
 800780a:	b2da      	uxtb	r2, r3
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007816:	0b9b      	lsrs	r3, r3, #14
 8007818:	b2db      	uxtb	r3, r3
 800781a:	f003 0301 	and.w	r3, r3, #1
 800781e:	b2da      	uxtb	r2, r3
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800782a:	0b5b      	lsrs	r3, r3, #13
 800782c:	b2db      	uxtb	r3, r3
 800782e:	f003 0301 	and.w	r3, r3, #1
 8007832:	b2da      	uxtb	r2, r3
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800783e:	0b1b      	lsrs	r3, r3, #12
 8007840:	b2db      	uxtb	r3, r3
 8007842:	f003 0301 	and.w	r3, r3, #1
 8007846:	b2da      	uxtb	r2, r3
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007852:	0a9b      	lsrs	r3, r3, #10
 8007854:	b2db      	uxtb	r3, r3
 8007856:	f003 0303 	and.w	r3, r3, #3
 800785a:	b2da      	uxtb	r2, r3
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007866:	0a1b      	lsrs	r3, r3, #8
 8007868:	b2db      	uxtb	r3, r3
 800786a:	f003 0303 	and.w	r3, r3, #3
 800786e:	b2da      	uxtb	r2, r3
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800787a:	085b      	lsrs	r3, r3, #1
 800787c:	b2db      	uxtb	r3, r3
 800787e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007882:	b2da      	uxtb	r2, r3
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	2201      	movs	r2, #1
 800788e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8007892:	2300      	movs	r3, #0
}
 8007894:	4618      	mov	r0, r3
 8007896:	370c      	adds	r7, #12
 8007898:	46bd      	mov	sp, r7
 800789a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789e:	4770      	bx	lr
 80078a0:	004005ff 	.word	0x004005ff

080078a4 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b083      	sub	sp, #12
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
 80078ac:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80078ee:	2300      	movs	r3, #0
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	370c      	adds	r7, #12
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr

080078fc <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80078fc:	b5b0      	push	{r4, r5, r7, lr}
 80078fe:	b08e      	sub	sp, #56	; 0x38
 8007900:	af04      	add	r7, sp, #16
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8007906:	2300      	movs	r3, #0
 8007908:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2203      	movs	r2, #3
 8007910:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007918:	2b03      	cmp	r3, #3
 800791a:	d02e      	beq.n	800797a <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007922:	d106      	bne.n	8007932 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007928:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	639a      	str	r2, [r3, #56]	; 0x38
 8007930:	e029      	b.n	8007986 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007938:	d10a      	bne.n	8007950 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800793a:	6878      	ldr	r0, [r7, #4]
 800793c:	f000 fb2a 	bl	8007f94 <SD_WideBus_Enable>
 8007940:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007946:	6a3b      	ldr	r3, [r7, #32]
 8007948:	431a      	orrs	r2, r3
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	639a      	str	r2, [r3, #56]	; 0x38
 800794e:	e01a      	b.n	8007986 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d10a      	bne.n	800796c <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8007956:	6878      	ldr	r0, [r7, #4]
 8007958:	f000 fb67 	bl	800802a <SD_WideBus_Disable>
 800795c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007962:	6a3b      	ldr	r3, [r7, #32]
 8007964:	431a      	orrs	r2, r3
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	639a      	str	r2, [r3, #56]	; 0x38
 800796a:	e00c      	b.n	8007986 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007970:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	639a      	str	r2, [r3, #56]	; 0x38
 8007978:	e005      	b.n	8007986 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800797e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800798a:	2b00      	cmp	r3, #0
 800798c:	d00b      	beq.n	80079a6 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4a26      	ldr	r2, [pc, #152]	; (8007a2c <HAL_SD_ConfigWideBusOperation+0x130>)
 8007994:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2201      	movs	r2, #1
 800799a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800799e:	2301      	movs	r3, #1
 80079a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80079a4:	e01f      	b.n	80079e6 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	685b      	ldr	r3, [r3, #4]
 80079aa:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	689b      	ldr	r3, [r3, #8]
 80079b0:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	68db      	ldr	r3, [r3, #12]
 80079b6:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	695b      	ldr	r3, [r3, #20]
 80079c0:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	699b      	ldr	r3, [r3, #24]
 80079c6:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681d      	ldr	r5, [r3, #0]
 80079cc:	466c      	mov	r4, sp
 80079ce:	f107 0314 	add.w	r3, r7, #20
 80079d2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80079d6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80079da:	f107 0308 	add.w	r3, r7, #8
 80079de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80079e0:	4628      	mov	r0, r5
 80079e2:	f001 fd88 	bl	80094f6 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80079ee:	4618      	mov	r0, r3
 80079f0:	f001 fe5d 	bl	80096ae <SDMMC_CmdBlockLength>
 80079f4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80079f6:	6a3b      	ldr	r3, [r7, #32]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d00c      	beq.n	8007a16 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4a0a      	ldr	r2, [pc, #40]	; (8007a2c <HAL_SD_ConfigWideBusOperation+0x130>)
 8007a02:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a08:	6a3b      	ldr	r3, [r7, #32]
 8007a0a:	431a      	orrs	r2, r3
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8007a10:	2301      	movs	r3, #1
 8007a12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2201      	movs	r2, #1
 8007a1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8007a1e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	3728      	adds	r7, #40	; 0x28
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bdb0      	pop	{r4, r5, r7, pc}
 8007a2a:	bf00      	nop
 8007a2c:	004005ff 	.word	0x004005ff

08007a30 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b086      	sub	sp, #24
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8007a38:	2300      	movs	r3, #0
 8007a3a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8007a3c:	f107 030c 	add.w	r3, r7, #12
 8007a40:	4619      	mov	r1, r3
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f000 fa7e 	bl	8007f44 <SD_SendStatus>
 8007a48:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d005      	beq.n	8007a5c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	431a      	orrs	r2, r3
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	0a5b      	lsrs	r3, r3, #9
 8007a60:	f003 030f 	and.w	r3, r3, #15
 8007a64:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8007a66:	693b      	ldr	r3, [r7, #16]
}
 8007a68:	4618      	mov	r0, r3
 8007a6a:	3718      	adds	r7, #24
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}

08007a70 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007a70:	b480      	push	{r7}
 8007a72:	b085      	sub	sp, #20
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a7c:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a8c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8007a8e:	bf00      	nop
 8007a90:	3714      	adds	r7, #20
 8007a92:	46bd      	mov	sp, r7
 8007a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a98:	4770      	bx	lr

08007a9a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007a9a:	b580      	push	{r7, lr}
 8007a9c:	b084      	sub	sp, #16
 8007a9e:	af00      	add	r7, sp, #0
 8007aa0:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aa6:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aac:	2b82      	cmp	r3, #130	; 0x82
 8007aae:	d111      	bne.n	8007ad4 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	f001 fea5 	bl	8009804 <SDMMC_CmdStopTransfer>
 8007aba:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d008      	beq.n	8007ad4 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	431a      	orrs	r2, r3
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8007ace:	68f8      	ldr	r0, [r7, #12]
 8007ad0:	f7ff fce2 	bl	8007498 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f022 0208 	bic.w	r2, r2, #8
 8007ae2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f240 523a 	movw	r2, #1338	; 0x53a
 8007aec:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2201      	movs	r2, #1
 8007af2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	2200      	movs	r2, #0
 8007afa:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8007afc:	68f8      	ldr	r0, [r7, #12]
 8007afe:	f002 fb15 	bl	800a12c <HAL_SD_RxCpltCallback>
#endif
}
 8007b02:	bf00      	nop
 8007b04:	3710      	adds	r7, #16
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bd80      	pop	{r7, pc}
	...

08007b0c <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b086      	sub	sp, #24
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b18:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f7fc f8a2 	bl	8003c64 <HAL_DMA_GetError>
 8007b20:	4603      	mov	r3, r0
 8007b22:	2b02      	cmp	r3, #2
 8007b24:	d03e      	beq.n	8007ba4 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b2c:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8007b2e:	697b      	ldr	r3, [r7, #20]
 8007b30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b34:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	2b01      	cmp	r3, #1
 8007b3a:	d002      	beq.n	8007b42 <SD_DMAError+0x36>
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	2b01      	cmp	r3, #1
 8007b40:	d12d      	bne.n	8007b9e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a19      	ldr	r2, [pc, #100]	; (8007bac <SD_DMAError+0xa0>)
 8007b48:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007b4a:	697b      	ldr	r3, [r7, #20]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8007b58:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b5e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007b62:	697b      	ldr	r3, [r7, #20]
 8007b64:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8007b66:	6978      	ldr	r0, [r7, #20]
 8007b68:	f7ff ff62 	bl	8007a30 <HAL_SD_GetCardState>
 8007b6c:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	2b06      	cmp	r3, #6
 8007b72:	d002      	beq.n	8007b7a <SD_DMAError+0x6e>
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	2b05      	cmp	r3, #5
 8007b78:	d10a      	bne.n	8007b90 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f001 fe40 	bl	8009804 <SDMMC_CmdStopTransfer>
 8007b84:	4602      	mov	r2, r0
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b8a:	431a      	orrs	r2, r3
 8007b8c:	697b      	ldr	r3, [r7, #20]
 8007b8e:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8007b90:	697b      	ldr	r3, [r7, #20]
 8007b92:	2201      	movs	r2, #1
 8007b94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007b98:	697b      	ldr	r3, [r7, #20]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8007b9e:	6978      	ldr	r0, [r7, #20]
 8007ba0:	f7ff fc7a 	bl	8007498 <HAL_SD_ErrorCallback>
#endif
  }
}
 8007ba4:	bf00      	nop
 8007ba6:	3718      	adds	r7, #24
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	bd80      	pop	{r7, pc}
 8007bac:	004005ff 	.word	0x004005ff

08007bb0 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b084      	sub	sp, #16
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bbc:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f240 523a 	movw	r2, #1338	; 0x53a
 8007bc6:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007bc8:	68f8      	ldr	r0, [r7, #12]
 8007bca:	f7ff ff31 	bl	8007a30 <HAL_SD_GetCardState>
 8007bce:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	2b06      	cmp	r3, #6
 8007be2:	d002      	beq.n	8007bea <SD_DMATxAbort+0x3a>
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	2b05      	cmp	r3, #5
 8007be8:	d10a      	bne.n	8007c00 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f001 fe08 	bl	8009804 <SDMMC_CmdStopTransfer>
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bfa:	431a      	orrs	r2, r3
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d103      	bne.n	8007c10 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007c08:	68f8      	ldr	r0, [r7, #12]
 8007c0a:	f002 fa7b 	bl	800a104 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007c0e:	e002      	b.n	8007c16 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007c10:	68f8      	ldr	r0, [r7, #12]
 8007c12:	f7ff fc41 	bl	8007498 <HAL_SD_ErrorCallback>
}
 8007c16:	bf00      	nop
 8007c18:	3710      	adds	r7, #16
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	bd80      	pop	{r7, pc}

08007c1e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8007c1e:	b580      	push	{r7, lr}
 8007c20:	b084      	sub	sp, #16
 8007c22:	af00      	add	r7, sp, #0
 8007c24:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c2a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f240 523a 	movw	r2, #1338	; 0x53a
 8007c34:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007c36:	68f8      	ldr	r0, [r7, #12]
 8007c38:	f7ff fefa 	bl	8007a30 <HAL_SD_GetCardState>
 8007c3c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	2201      	movs	r2, #1
 8007c42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	2b06      	cmp	r3, #6
 8007c50:	d002      	beq.n	8007c58 <SD_DMARxAbort+0x3a>
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	2b05      	cmp	r3, #5
 8007c56:	d10a      	bne.n	8007c6e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	f001 fdd1 	bl	8009804 <SDMMC_CmdStopTransfer>
 8007c62:	4602      	mov	r2, r0
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c68:	431a      	orrs	r2, r3
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d103      	bne.n	8007c7e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007c76:	68f8      	ldr	r0, [r7, #12]
 8007c78:	f002 fa44 	bl	800a104 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007c7c:	e002      	b.n	8007c84 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007c7e:	68f8      	ldr	r0, [r7, #12]
 8007c80:	f7ff fc0a 	bl	8007498 <HAL_SD_ErrorCallback>
}
 8007c84:	bf00      	nop
 8007c86:	3710      	adds	r7, #16
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}

08007c8c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007c8c:	b5b0      	push	{r4, r5, r7, lr}
 8007c8e:	b094      	sub	sp, #80	; 0x50
 8007c90:	af04      	add	r7, sp, #16
 8007c92:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8007c94:	2301      	movs	r3, #1
 8007c96:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	f001 fc82 	bl	80095a6 <SDIO_GetPowerState>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d102      	bne.n	8007cae <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007ca8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007cac:	e0b8      	b.n	8007e20 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cb2:	2b03      	cmp	r3, #3
 8007cb4:	d02f      	beq.n	8007d16 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4618      	mov	r0, r3
 8007cbc:	f001 feac 	bl	8009a18 <SDMMC_CmdSendCID>
 8007cc0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007cc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d001      	beq.n	8007ccc <SD_InitCard+0x40>
    {
      return errorstate;
 8007cc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cca:	e0a9      	b.n	8007e20 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	2100      	movs	r1, #0
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	f001 fcac 	bl	8009630 <SDIO_GetResponse>
 8007cd8:	4602      	mov	r2, r0
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	2104      	movs	r1, #4
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	f001 fca3 	bl	8009630 <SDIO_GetResponse>
 8007cea:	4602      	mov	r2, r0
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	2108      	movs	r1, #8
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	f001 fc9a 	bl	8009630 <SDIO_GetResponse>
 8007cfc:	4602      	mov	r2, r0
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	210c      	movs	r1, #12
 8007d08:	4618      	mov	r0, r3
 8007d0a:	f001 fc91 	bl	8009630 <SDIO_GetResponse>
 8007d0e:	4602      	mov	r2, r0
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d1a:	2b03      	cmp	r3, #3
 8007d1c:	d00d      	beq.n	8007d3a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f107 020e 	add.w	r2, r7, #14
 8007d26:	4611      	mov	r1, r2
 8007d28:	4618      	mov	r0, r3
 8007d2a:	f001 feb2 	bl	8009a92 <SDMMC_CmdSetRelAdd>
 8007d2e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007d30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d001      	beq.n	8007d3a <SD_InitCard+0xae>
    {
      return errorstate;
 8007d36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d38:	e072      	b.n	8007e20 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d3e:	2b03      	cmp	r3, #3
 8007d40:	d036      	beq.n	8007db0 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8007d42:	89fb      	ldrh	r3, [r7, #14]
 8007d44:	461a      	mov	r2, r3
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681a      	ldr	r2, [r3, #0]
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d52:	041b      	lsls	r3, r3, #16
 8007d54:	4619      	mov	r1, r3
 8007d56:	4610      	mov	r0, r2
 8007d58:	f001 fe7c 	bl	8009a54 <SDMMC_CmdSendCSD>
 8007d5c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007d5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d001      	beq.n	8007d68 <SD_InitCard+0xdc>
    {
      return errorstate;
 8007d64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d66:	e05b      	b.n	8007e20 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	2100      	movs	r1, #0
 8007d6e:	4618      	mov	r0, r3
 8007d70:	f001 fc5e 	bl	8009630 <SDIO_GetResponse>
 8007d74:	4602      	mov	r2, r0
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	2104      	movs	r1, #4
 8007d80:	4618      	mov	r0, r3
 8007d82:	f001 fc55 	bl	8009630 <SDIO_GetResponse>
 8007d86:	4602      	mov	r2, r0
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	2108      	movs	r1, #8
 8007d92:	4618      	mov	r0, r3
 8007d94:	f001 fc4c 	bl	8009630 <SDIO_GetResponse>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	210c      	movs	r1, #12
 8007da4:	4618      	mov	r0, r3
 8007da6:	f001 fc43 	bl	8009630 <SDIO_GetResponse>
 8007daa:	4602      	mov	r2, r0
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	2104      	movs	r1, #4
 8007db6:	4618      	mov	r0, r3
 8007db8:	f001 fc3a 	bl	8009630 <SDIO_GetResponse>
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	0d1a      	lsrs	r2, r3, #20
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8007dc4:	f107 0310 	add.w	r3, r7, #16
 8007dc8:	4619      	mov	r1, r3
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f7ff fbc6 	bl	800755c <HAL_SD_GetCardCSD>
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d002      	beq.n	8007ddc <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007dd6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007dda:	e021      	b.n	8007e20 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	6819      	ldr	r1, [r3, #0]
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007de4:	041b      	lsls	r3, r3, #16
 8007de6:	2200      	movs	r2, #0
 8007de8:	461c      	mov	r4, r3
 8007dea:	4615      	mov	r5, r2
 8007dec:	4622      	mov	r2, r4
 8007dee:	462b      	mov	r3, r5
 8007df0:	4608      	mov	r0, r1
 8007df2:	f001 fd29 	bl	8009848 <SDMMC_CmdSelDesel>
 8007df6:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8007df8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d001      	beq.n	8007e02 <SD_InitCard+0x176>
  {
    return errorstate;
 8007dfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e00:	e00e      	b.n	8007e20 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681d      	ldr	r5, [r3, #0]
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	466c      	mov	r4, sp
 8007e0a:	f103 0210 	add.w	r2, r3, #16
 8007e0e:	ca07      	ldmia	r2, {r0, r1, r2}
 8007e10:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007e14:	3304      	adds	r3, #4
 8007e16:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007e18:	4628      	mov	r0, r5
 8007e1a:	f001 fb6c 	bl	80094f6 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8007e1e:	2300      	movs	r3, #0
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3740      	adds	r7, #64	; 0x40
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bdb0      	pop	{r4, r5, r7, pc}

08007e28 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b086      	sub	sp, #24
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007e30:	2300      	movs	r3, #0
 8007e32:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8007e34:	2300      	movs	r3, #0
 8007e36:	617b      	str	r3, [r7, #20]
 8007e38:	2300      	movs	r3, #0
 8007e3a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4618      	mov	r0, r3
 8007e42:	f001 fd24 	bl	800988e <SDMMC_CmdGoIdleState>
 8007e46:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d001      	beq.n	8007e52 <SD_PowerON+0x2a>
  {
    return errorstate;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	e072      	b.n	8007f38 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	4618      	mov	r0, r3
 8007e58:	f001 fd37 	bl	80098ca <SDMMC_CmdOperCond>
 8007e5c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d00d      	beq.n	8007e80 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2200      	movs	r2, #0
 8007e68:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f001 fd0d 	bl	800988e <SDMMC_CmdGoIdleState>
 8007e74:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d004      	beq.n	8007e86 <SD_PowerON+0x5e>
    {
      return errorstate;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	e05b      	b.n	8007f38 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2201      	movs	r2, #1
 8007e84:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e8a:	2b01      	cmp	r3, #1
 8007e8c:	d137      	bne.n	8007efe <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	2100      	movs	r1, #0
 8007e94:	4618      	mov	r0, r3
 8007e96:	f001 fd37 	bl	8009908 <SDMMC_CmdAppCommand>
 8007e9a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d02d      	beq.n	8007efe <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007ea2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007ea6:	e047      	b.n	8007f38 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	2100      	movs	r1, #0
 8007eae:	4618      	mov	r0, r3
 8007eb0:	f001 fd2a 	bl	8009908 <SDMMC_CmdAppCommand>
 8007eb4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d001      	beq.n	8007ec0 <SD_PowerON+0x98>
    {
      return errorstate;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	e03b      	b.n	8007f38 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	491e      	ldr	r1, [pc, #120]	; (8007f40 <SD_PowerON+0x118>)
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	f001 fd40 	bl	800994c <SDMMC_CmdAppOperCommand>
 8007ecc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d002      	beq.n	8007eda <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007ed8:	e02e      	b.n	8007f38 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	2100      	movs	r1, #0
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	f001 fba5 	bl	8009630 <SDIO_GetResponse>
 8007ee6:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007ee8:	697b      	ldr	r3, [r7, #20]
 8007eea:	0fdb      	lsrs	r3, r3, #31
 8007eec:	2b01      	cmp	r3, #1
 8007eee:	d101      	bne.n	8007ef4 <SD_PowerON+0xcc>
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	e000      	b.n	8007ef6 <SD_PowerON+0xce>
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	613b      	str	r3, [r7, #16]

    count++;
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	3301      	adds	r3, #1
 8007efc:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d802      	bhi.n	8007f0e <SD_PowerON+0xe6>
 8007f08:	693b      	ldr	r3, [r7, #16]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d0cc      	beq.n	8007ea8 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d902      	bls.n	8007f1e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007f18:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007f1c:	e00c      	b.n	8007f38 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8007f1e:	697b      	ldr	r3, [r7, #20]
 8007f20:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d003      	beq.n	8007f30 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2201      	movs	r2, #1
 8007f2c:	645a      	str	r2, [r3, #68]	; 0x44
 8007f2e:	e002      	b.n	8007f36 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2200      	movs	r2, #0
 8007f34:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8007f36:	2300      	movs	r3, #0
}
 8007f38:	4618      	mov	r0, r3
 8007f3a:	3718      	adds	r7, #24
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd80      	pop	{r7, pc}
 8007f40:	c1100000 	.word	0xc1100000

08007f44 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b084      	sub	sp, #16
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
 8007f4c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d102      	bne.n	8007f5a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8007f54:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007f58:	e018      	b.n	8007f8c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681a      	ldr	r2, [r3, #0]
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f62:	041b      	lsls	r3, r3, #16
 8007f64:	4619      	mov	r1, r3
 8007f66:	4610      	mov	r0, r2
 8007f68:	f001 fdb4 	bl	8009ad4 <SDMMC_CmdSendStatus>
 8007f6c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d001      	beq.n	8007f78 <SD_SendStatus+0x34>
  {
    return errorstate;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	e009      	b.n	8007f8c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	2100      	movs	r1, #0
 8007f7e:	4618      	mov	r0, r3
 8007f80:	f001 fb56 	bl	8009630 <SDIO_GetResponse>
 8007f84:	4602      	mov	r2, r0
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8007f8a:	2300      	movs	r3, #0
}
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	3710      	adds	r7, #16
 8007f90:	46bd      	mov	sp, r7
 8007f92:	bd80      	pop	{r7, pc}

08007f94 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b086      	sub	sp, #24
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	60fb      	str	r3, [r7, #12]
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	2100      	movs	r1, #0
 8007faa:	4618      	mov	r0, r3
 8007fac:	f001 fb40 	bl	8009630 <SDIO_GetResponse>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007fb6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007fba:	d102      	bne.n	8007fc2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007fbc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007fc0:	e02f      	b.n	8008022 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007fc2:	f107 030c 	add.w	r3, r7, #12
 8007fc6:	4619      	mov	r1, r3
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f000 f879 	bl	80080c0 <SD_FindSCR>
 8007fce:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d001      	beq.n	8007fda <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8007fd6:	697b      	ldr	r3, [r7, #20]
 8007fd8:	e023      	b.n	8008022 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007fda:	693b      	ldr	r3, [r7, #16]
 8007fdc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d01c      	beq.n	800801e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681a      	ldr	r2, [r3, #0]
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007fec:	041b      	lsls	r3, r3, #16
 8007fee:	4619      	mov	r1, r3
 8007ff0:	4610      	mov	r0, r2
 8007ff2:	f001 fc89 	bl	8009908 <SDMMC_CmdAppCommand>
 8007ff6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d001      	beq.n	8008002 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8007ffe:	697b      	ldr	r3, [r7, #20]
 8008000:	e00f      	b.n	8008022 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	2102      	movs	r1, #2
 8008008:	4618      	mov	r0, r3
 800800a:	f001 fcc2 	bl	8009992 <SDMMC_CmdBusWidth>
 800800e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008010:	697b      	ldr	r3, [r7, #20]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d001      	beq.n	800801a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	e003      	b.n	8008022 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800801a:	2300      	movs	r3, #0
 800801c:	e001      	b.n	8008022 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800801e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8008022:	4618      	mov	r0, r3
 8008024:	3718      	adds	r7, #24
 8008026:	46bd      	mov	sp, r7
 8008028:	bd80      	pop	{r7, pc}

0800802a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800802a:	b580      	push	{r7, lr}
 800802c:	b086      	sub	sp, #24
 800802e:	af00      	add	r7, sp, #0
 8008030:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8008032:	2300      	movs	r3, #0
 8008034:	60fb      	str	r3, [r7, #12]
 8008036:	2300      	movs	r3, #0
 8008038:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	2100      	movs	r1, #0
 8008040:	4618      	mov	r0, r3
 8008042:	f001 faf5 	bl	8009630 <SDIO_GetResponse>
 8008046:	4603      	mov	r3, r0
 8008048:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800804c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008050:	d102      	bne.n	8008058 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008052:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008056:	e02f      	b.n	80080b8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008058:	f107 030c 	add.w	r3, r7, #12
 800805c:	4619      	mov	r1, r3
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	f000 f82e 	bl	80080c0 <SD_FindSCR>
 8008064:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d001      	beq.n	8008070 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	e023      	b.n	80080b8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008070:	693b      	ldr	r3, [r7, #16]
 8008072:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008076:	2b00      	cmp	r3, #0
 8008078:	d01c      	beq.n	80080b4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681a      	ldr	r2, [r3, #0]
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008082:	041b      	lsls	r3, r3, #16
 8008084:	4619      	mov	r1, r3
 8008086:	4610      	mov	r0, r2
 8008088:	f001 fc3e 	bl	8009908 <SDMMC_CmdAppCommand>
 800808c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800808e:	697b      	ldr	r3, [r7, #20]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d001      	beq.n	8008098 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8008094:	697b      	ldr	r3, [r7, #20]
 8008096:	e00f      	b.n	80080b8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	2100      	movs	r1, #0
 800809e:	4618      	mov	r0, r3
 80080a0:	f001 fc77 	bl	8009992 <SDMMC_CmdBusWidth>
 80080a4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80080a6:	697b      	ldr	r3, [r7, #20]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d001      	beq.n	80080b0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80080ac:	697b      	ldr	r3, [r7, #20]
 80080ae:	e003      	b.n	80080b8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80080b0:	2300      	movs	r3, #0
 80080b2:	e001      	b.n	80080b8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80080b4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	3718      	adds	r7, #24
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}

080080c0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80080c0:	b590      	push	{r4, r7, lr}
 80080c2:	b08f      	sub	sp, #60	; 0x3c
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
 80080c8:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80080ca:	f7fa fdab 	bl	8002c24 <HAL_GetTick>
 80080ce:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80080d0:	2300      	movs	r3, #0
 80080d2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80080d4:	2300      	movs	r3, #0
 80080d6:	60bb      	str	r3, [r7, #8]
 80080d8:	2300      	movs	r3, #0
 80080da:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	2108      	movs	r1, #8
 80080e6:	4618      	mov	r0, r3
 80080e8:	f001 fae1 	bl	80096ae <SDMMC_CmdBlockLength>
 80080ec:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80080ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d001      	beq.n	80080f8 <SD_FindSCR+0x38>
  {
    return errorstate;
 80080f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080f6:	e0b2      	b.n	800825e <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681a      	ldr	r2, [r3, #0]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008100:	041b      	lsls	r3, r3, #16
 8008102:	4619      	mov	r1, r3
 8008104:	4610      	mov	r0, r2
 8008106:	f001 fbff 	bl	8009908 <SDMMC_CmdAppCommand>
 800810a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800810c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800810e:	2b00      	cmp	r3, #0
 8008110:	d001      	beq.n	8008116 <SD_FindSCR+0x56>
  {
    return errorstate;
 8008112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008114:	e0a3      	b.n	800825e <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008116:	f04f 33ff 	mov.w	r3, #4294967295
 800811a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800811c:	2308      	movs	r3, #8
 800811e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8008120:	2330      	movs	r3, #48	; 0x30
 8008122:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008124:	2302      	movs	r3, #2
 8008126:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008128:	2300      	movs	r3, #0
 800812a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800812c:	2301      	movs	r3, #1
 800812e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f107 0210 	add.w	r2, r7, #16
 8008138:	4611      	mov	r1, r2
 800813a:	4618      	mov	r0, r3
 800813c:	f001 fa8b 	bl	8009656 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	4618      	mov	r0, r3
 8008146:	f001 fc46 	bl	80099d6 <SDMMC_CmdSendSCR>
 800814a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800814c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800814e:	2b00      	cmp	r3, #0
 8008150:	d02a      	beq.n	80081a8 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8008152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008154:	e083      	b.n	800825e <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800815c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008160:	2b00      	cmp	r3, #0
 8008162:	d00f      	beq.n	8008184 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	6819      	ldr	r1, [r3, #0]
 8008168:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800816a:	009b      	lsls	r3, r3, #2
 800816c:	f107 0208 	add.w	r2, r7, #8
 8008170:	18d4      	adds	r4, r2, r3
 8008172:	4608      	mov	r0, r1
 8008174:	f001 f9ea 	bl	800954c <SDIO_ReadFIFO>
 8008178:	4603      	mov	r3, r0
 800817a:	6023      	str	r3, [r4, #0]
      index++;
 800817c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800817e:	3301      	adds	r3, #1
 8008180:	637b      	str	r3, [r7, #52]	; 0x34
 8008182:	e006      	b.n	8008192 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800818a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800818e:	2b00      	cmp	r3, #0
 8008190:	d012      	beq.n	80081b8 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8008192:	f7fa fd47 	bl	8002c24 <HAL_GetTick>
 8008196:	4602      	mov	r2, r0
 8008198:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800819a:	1ad3      	subs	r3, r2, r3
 800819c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081a0:	d102      	bne.n	80081a8 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80081a2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80081a6:	e05a      	b.n	800825e <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081ae:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d0cf      	beq.n	8008156 <SD_FindSCR+0x96>
 80081b6:	e000      	b.n	80081ba <SD_FindSCR+0xfa>
      break;
 80081b8:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081c0:	f003 0308 	and.w	r3, r3, #8
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d005      	beq.n	80081d4 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	2208      	movs	r2, #8
 80081ce:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80081d0:	2308      	movs	r3, #8
 80081d2:	e044      	b.n	800825e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081da:	f003 0302 	and.w	r3, r3, #2
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d005      	beq.n	80081ee <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	2202      	movs	r2, #2
 80081e8:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80081ea:	2302      	movs	r3, #2
 80081ec:	e037      	b.n	800825e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081f4:	f003 0320 	and.w	r3, r3, #32
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d005      	beq.n	8008208 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	2220      	movs	r2, #32
 8008202:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8008204:	2320      	movs	r3, #32
 8008206:	e02a      	b.n	800825e <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f240 523a 	movw	r2, #1338	; 0x53a
 8008210:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	061a      	lsls	r2, r3, #24
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	021b      	lsls	r3, r3, #8
 800821a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800821e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	0a1b      	lsrs	r3, r3, #8
 8008224:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008228:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	0e1b      	lsrs	r3, r3, #24
 800822e:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008232:	601a      	str	r2, [r3, #0]
    scr++;
 8008234:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008236:	3304      	adds	r3, #4
 8008238:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	061a      	lsls	r2, r3, #24
 800823e:	68bb      	ldr	r3, [r7, #8]
 8008240:	021b      	lsls	r3, r3, #8
 8008242:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008246:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	0a1b      	lsrs	r3, r3, #8
 800824c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008250:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008252:	68bb      	ldr	r3, [r7, #8]
 8008254:	0e1b      	lsrs	r3, r3, #24
 8008256:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008258:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800825a:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800825c:	2300      	movs	r3, #0
}
 800825e:	4618      	mov	r0, r3
 8008260:	373c      	adds	r7, #60	; 0x3c
 8008262:	46bd      	mov	sp, r7
 8008264:	bd90      	pop	{r4, r7, pc}

08008266 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008266:	b580      	push	{r7, lr}
 8008268:	b086      	sub	sp, #24
 800826a:	af00      	add	r7, sp, #0
 800826c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008272:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008278:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800827a:	693b      	ldr	r3, [r7, #16]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d03f      	beq.n	8008300 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8008280:	2300      	movs	r3, #0
 8008282:	617b      	str	r3, [r7, #20]
 8008284:	e033      	b.n	80082ee <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4618      	mov	r0, r3
 800828c:	f001 f95e 	bl	800954c <SDIO_ReadFIFO>
 8008290:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	b2da      	uxtb	r2, r3
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	701a      	strb	r2, [r3, #0]
      tmp++;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	3301      	adds	r3, #1
 800829e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80082a0:	693b      	ldr	r3, [r7, #16]
 80082a2:	3b01      	subs	r3, #1
 80082a4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	0a1b      	lsrs	r3, r3, #8
 80082aa:	b2da      	uxtb	r2, r3
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	701a      	strb	r2, [r3, #0]
      tmp++;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	3301      	adds	r3, #1
 80082b4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	3b01      	subs	r3, #1
 80082ba:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	0c1b      	lsrs	r3, r3, #16
 80082c0:	b2da      	uxtb	r2, r3
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	701a      	strb	r2, [r3, #0]
      tmp++;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	3301      	adds	r3, #1
 80082ca:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	3b01      	subs	r3, #1
 80082d0:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80082d2:	68bb      	ldr	r3, [r7, #8]
 80082d4:	0e1b      	lsrs	r3, r3, #24
 80082d6:	b2da      	uxtb	r2, r3
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	701a      	strb	r2, [r3, #0]
      tmp++;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	3301      	adds	r3, #1
 80082e0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	3b01      	subs	r3, #1
 80082e6:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 80082e8:	697b      	ldr	r3, [r7, #20]
 80082ea:	3301      	adds	r3, #1
 80082ec:	617b      	str	r3, [r7, #20]
 80082ee:	697b      	ldr	r3, [r7, #20]
 80082f0:	2b07      	cmp	r3, #7
 80082f2:	d9c8      	bls.n	8008286 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	68fa      	ldr	r2, [r7, #12]
 80082f8:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	693a      	ldr	r2, [r7, #16]
 80082fe:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8008300:	bf00      	nop
 8008302:	3718      	adds	r7, #24
 8008304:	46bd      	mov	sp, r7
 8008306:	bd80      	pop	{r7, pc}

08008308 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b086      	sub	sp, #24
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6a1b      	ldr	r3, [r3, #32]
 8008314:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800831a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800831c:	693b      	ldr	r3, [r7, #16]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d043      	beq.n	80083aa <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8008322:	2300      	movs	r3, #0
 8008324:	617b      	str	r3, [r7, #20]
 8008326:	e037      	b.n	8008398 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	781b      	ldrb	r3, [r3, #0]
 800832c:	60bb      	str	r3, [r7, #8]
      tmp++;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	3301      	adds	r3, #1
 8008332:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008334:	693b      	ldr	r3, [r7, #16]
 8008336:	3b01      	subs	r3, #1
 8008338:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	781b      	ldrb	r3, [r3, #0]
 800833e:	021a      	lsls	r2, r3, #8
 8008340:	68bb      	ldr	r3, [r7, #8]
 8008342:	4313      	orrs	r3, r2
 8008344:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	3301      	adds	r3, #1
 800834a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	3b01      	subs	r3, #1
 8008350:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	781b      	ldrb	r3, [r3, #0]
 8008356:	041a      	lsls	r2, r3, #16
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	4313      	orrs	r3, r2
 800835c:	60bb      	str	r3, [r7, #8]
      tmp++;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	3301      	adds	r3, #1
 8008362:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008364:	693b      	ldr	r3, [r7, #16]
 8008366:	3b01      	subs	r3, #1
 8008368:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	781b      	ldrb	r3, [r3, #0]
 800836e:	061a      	lsls	r2, r3, #24
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	4313      	orrs	r3, r2
 8008374:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	3301      	adds	r3, #1
 800837a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800837c:	693b      	ldr	r3, [r7, #16]
 800837e:	3b01      	subs	r3, #1
 8008380:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f107 0208 	add.w	r2, r7, #8
 800838a:	4611      	mov	r1, r2
 800838c:	4618      	mov	r0, r3
 800838e:	f001 f8ea 	bl	8009566 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	3301      	adds	r3, #1
 8008396:	617b      	str	r3, [r7, #20]
 8008398:	697b      	ldr	r3, [r7, #20]
 800839a:	2b07      	cmp	r3, #7
 800839c:	d9c4      	bls.n	8008328 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	68fa      	ldr	r2, [r7, #12]
 80083a2:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	693a      	ldr	r2, [r7, #16]
 80083a8:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 80083aa:	bf00      	nop
 80083ac:	3718      	adds	r7, #24
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}

080083b2 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 80083b2:	b580      	push	{r7, lr}
 80083b4:	b082      	sub	sp, #8
 80083b6:	af00      	add	r7, sp, #0
 80083b8:	6078      	str	r0, [r7, #4]
 80083ba:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d101      	bne.n	80083c6 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80083c2:	2301      	movs	r3, #1
 80083c4:	e025      	b.n	8008412 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80083cc:	b2db      	uxtb	r3, r3
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d106      	bne.n	80083e0 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2200      	movs	r2, #0
 80083d6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f7f9 f8b6 	bl	800154c <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2202      	movs	r2, #2
 80083e4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681a      	ldr	r2, [r3, #0]
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	3304      	adds	r3, #4
 80083f0:	4619      	mov	r1, r3
 80083f2:	4610      	mov	r0, r2
 80083f4:	f000 ff3e 	bl	8009274 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	6818      	ldr	r0, [r3, #0]
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	685b      	ldr	r3, [r3, #4]
 8008400:	461a      	mov	r2, r3
 8008402:	6839      	ldr	r1, [r7, #0]
 8008404:	f000 ffa9 	bl	800935a <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2201      	movs	r2, #1
 800840c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8008410:	2300      	movs	r3, #0
}
 8008412:	4618      	mov	r0, r3
 8008414:	3708      	adds	r7, #8
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}

0800841a <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800841a:	b580      	push	{r7, lr}
 800841c:	b084      	sub	sp, #16
 800841e:	af00      	add	r7, sp, #0
 8008420:	60f8      	str	r0, [r7, #12]
 8008422:	60b9      	str	r1, [r7, #8]
 8008424:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800842c:	b2db      	uxtb	r3, r3
 800842e:	2b02      	cmp	r3, #2
 8008430:	d101      	bne.n	8008436 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8008432:	2302      	movs	r3, #2
 8008434:	e018      	b.n	8008468 <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	2202      	movs	r2, #2
 800843a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	687a      	ldr	r2, [r7, #4]
 8008444:	68b9      	ldr	r1, [r7, #8]
 8008446:	4618      	mov	r0, r3
 8008448:	f001 f806 	bl	8009458 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800844c:	68bb      	ldr	r3, [r7, #8]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	2b02      	cmp	r3, #2
 8008452:	d104      	bne.n	800845e <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	2205      	movs	r2, #5
 8008458:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 800845c:	e003      	b.n	8008466 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	2201      	movs	r2, #1
 8008462:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8008466:	2300      	movs	r3, #0
}
 8008468:	4618      	mov	r0, r3
 800846a:	3710      	adds	r7, #16
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}

08008470 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b082      	sub	sp, #8
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
 8008478:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8008480:	b2db      	uxtb	r3, r3
 8008482:	2b02      	cmp	r3, #2
 8008484:	d101      	bne.n	800848a <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8008486:	2302      	movs	r3, #2
 8008488:	e00e      	b.n	80084a8 <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2202      	movs	r2, #2
 800848e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	6839      	ldr	r1, [r7, #0]
 8008498:	4618      	mov	r0, r3
 800849a:	f001 f819 	bl	80094d0 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2201      	movs	r2, #1
 80084a2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 80084a6:	2300      	movs	r3, #0
}
 80084a8:	4618      	mov	r0, r3
 80084aa:	3708      	adds	r7, #8
 80084ac:	46bd      	mov	sp, r7
 80084ae:	bd80      	pop	{r7, pc}

080084b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b082      	sub	sp, #8
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d101      	bne.n	80084c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80084be:	2301      	movs	r3, #1
 80084c0:	e041      	b.n	8008546 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084c8:	b2db      	uxtb	r3, r3
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d106      	bne.n	80084dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2200      	movs	r2, #0
 80084d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f7fa fa60 	bl	800299c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2202      	movs	r2, #2
 80084e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681a      	ldr	r2, [r3, #0]
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	3304      	adds	r3, #4
 80084ec:	4619      	mov	r1, r3
 80084ee:	4610      	mov	r0, r2
 80084f0:	f000 f9ce 	bl	8008890 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2201      	movs	r2, #1
 80084f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2201      	movs	r2, #1
 8008500:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2201      	movs	r2, #1
 8008508:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2201      	movs	r2, #1
 8008510:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2201      	movs	r2, #1
 8008518:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2201      	movs	r2, #1
 8008520:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2201      	movs	r2, #1
 8008528:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2201      	movs	r2, #1
 8008530:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2201      	movs	r2, #1
 8008538:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2201      	movs	r2, #1
 8008540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008544:	2300      	movs	r3, #0
}
 8008546:	4618      	mov	r0, r3
 8008548:	3708      	adds	r7, #8
 800854a:	46bd      	mov	sp, r7
 800854c:	bd80      	pop	{r7, pc}
	...

08008550 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008550:	b480      	push	{r7}
 8008552:	b085      	sub	sp, #20
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800855e:	b2db      	uxtb	r3, r3
 8008560:	2b01      	cmp	r3, #1
 8008562:	d001      	beq.n	8008568 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008564:	2301      	movs	r3, #1
 8008566:	e04e      	b.n	8008606 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2202      	movs	r2, #2
 800856c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	68da      	ldr	r2, [r3, #12]
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	f042 0201 	orr.w	r2, r2, #1
 800857e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	4a23      	ldr	r2, [pc, #140]	; (8008614 <HAL_TIM_Base_Start_IT+0xc4>)
 8008586:	4293      	cmp	r3, r2
 8008588:	d022      	beq.n	80085d0 <HAL_TIM_Base_Start_IT+0x80>
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008592:	d01d      	beq.n	80085d0 <HAL_TIM_Base_Start_IT+0x80>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4a1f      	ldr	r2, [pc, #124]	; (8008618 <HAL_TIM_Base_Start_IT+0xc8>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d018      	beq.n	80085d0 <HAL_TIM_Base_Start_IT+0x80>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	4a1e      	ldr	r2, [pc, #120]	; (800861c <HAL_TIM_Base_Start_IT+0xcc>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d013      	beq.n	80085d0 <HAL_TIM_Base_Start_IT+0x80>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a1c      	ldr	r2, [pc, #112]	; (8008620 <HAL_TIM_Base_Start_IT+0xd0>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d00e      	beq.n	80085d0 <HAL_TIM_Base_Start_IT+0x80>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a1b      	ldr	r2, [pc, #108]	; (8008624 <HAL_TIM_Base_Start_IT+0xd4>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d009      	beq.n	80085d0 <HAL_TIM_Base_Start_IT+0x80>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a19      	ldr	r2, [pc, #100]	; (8008628 <HAL_TIM_Base_Start_IT+0xd8>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d004      	beq.n	80085d0 <HAL_TIM_Base_Start_IT+0x80>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4a18      	ldr	r2, [pc, #96]	; (800862c <HAL_TIM_Base_Start_IT+0xdc>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d111      	bne.n	80085f4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	689b      	ldr	r3, [r3, #8]
 80085d6:	f003 0307 	and.w	r3, r3, #7
 80085da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	2b06      	cmp	r3, #6
 80085e0:	d010      	beq.n	8008604 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	681a      	ldr	r2, [r3, #0]
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	f042 0201 	orr.w	r2, r2, #1
 80085f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085f2:	e007      	b.n	8008604 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	681a      	ldr	r2, [r3, #0]
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f042 0201 	orr.w	r2, r2, #1
 8008602:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008604:	2300      	movs	r3, #0
}
 8008606:	4618      	mov	r0, r3
 8008608:	3714      	adds	r7, #20
 800860a:	46bd      	mov	sp, r7
 800860c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008610:	4770      	bx	lr
 8008612:	bf00      	nop
 8008614:	40010000 	.word	0x40010000
 8008618:	40000400 	.word	0x40000400
 800861c:	40000800 	.word	0x40000800
 8008620:	40000c00 	.word	0x40000c00
 8008624:	40010400 	.word	0x40010400
 8008628:	40014000 	.word	0x40014000
 800862c:	40001800 	.word	0x40001800

08008630 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b082      	sub	sp, #8
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	691b      	ldr	r3, [r3, #16]
 800863e:	f003 0302 	and.w	r3, r3, #2
 8008642:	2b02      	cmp	r3, #2
 8008644:	d122      	bne.n	800868c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	68db      	ldr	r3, [r3, #12]
 800864c:	f003 0302 	and.w	r3, r3, #2
 8008650:	2b02      	cmp	r3, #2
 8008652:	d11b      	bne.n	800868c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f06f 0202 	mvn.w	r2, #2
 800865c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2201      	movs	r2, #1
 8008662:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	699b      	ldr	r3, [r3, #24]
 800866a:	f003 0303 	and.w	r3, r3, #3
 800866e:	2b00      	cmp	r3, #0
 8008670:	d003      	beq.n	800867a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f000 f8ee 	bl	8008854 <HAL_TIM_IC_CaptureCallback>
 8008678:	e005      	b.n	8008686 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f000 f8e0 	bl	8008840 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f000 f8f1 	bl	8008868 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2200      	movs	r2, #0
 800868a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	691b      	ldr	r3, [r3, #16]
 8008692:	f003 0304 	and.w	r3, r3, #4
 8008696:	2b04      	cmp	r3, #4
 8008698:	d122      	bne.n	80086e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	68db      	ldr	r3, [r3, #12]
 80086a0:	f003 0304 	and.w	r3, r3, #4
 80086a4:	2b04      	cmp	r3, #4
 80086a6:	d11b      	bne.n	80086e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	f06f 0204 	mvn.w	r2, #4
 80086b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2202      	movs	r2, #2
 80086b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	699b      	ldr	r3, [r3, #24]
 80086be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d003      	beq.n	80086ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f000 f8c4 	bl	8008854 <HAL_TIM_IC_CaptureCallback>
 80086cc:	e005      	b.n	80086da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f000 f8b6 	bl	8008840 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086d4:	6878      	ldr	r0, [r7, #4]
 80086d6:	f000 f8c7 	bl	8008868 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2200      	movs	r2, #0
 80086de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	691b      	ldr	r3, [r3, #16]
 80086e6:	f003 0308 	and.w	r3, r3, #8
 80086ea:	2b08      	cmp	r3, #8
 80086ec:	d122      	bne.n	8008734 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	68db      	ldr	r3, [r3, #12]
 80086f4:	f003 0308 	and.w	r3, r3, #8
 80086f8:	2b08      	cmp	r3, #8
 80086fa:	d11b      	bne.n	8008734 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f06f 0208 	mvn.w	r2, #8
 8008704:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2204      	movs	r2, #4
 800870a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	69db      	ldr	r3, [r3, #28]
 8008712:	f003 0303 	and.w	r3, r3, #3
 8008716:	2b00      	cmp	r3, #0
 8008718:	d003      	beq.n	8008722 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f000 f89a 	bl	8008854 <HAL_TIM_IC_CaptureCallback>
 8008720:	e005      	b.n	800872e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f000 f88c 	bl	8008840 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	f000 f89d 	bl	8008868 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2200      	movs	r2, #0
 8008732:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	691b      	ldr	r3, [r3, #16]
 800873a:	f003 0310 	and.w	r3, r3, #16
 800873e:	2b10      	cmp	r3, #16
 8008740:	d122      	bne.n	8008788 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	68db      	ldr	r3, [r3, #12]
 8008748:	f003 0310 	and.w	r3, r3, #16
 800874c:	2b10      	cmp	r3, #16
 800874e:	d11b      	bne.n	8008788 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f06f 0210 	mvn.w	r2, #16
 8008758:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2208      	movs	r2, #8
 800875e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	69db      	ldr	r3, [r3, #28]
 8008766:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800876a:	2b00      	cmp	r3, #0
 800876c:	d003      	beq.n	8008776 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800876e:	6878      	ldr	r0, [r7, #4]
 8008770:	f000 f870 	bl	8008854 <HAL_TIM_IC_CaptureCallback>
 8008774:	e005      	b.n	8008782 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f000 f862 	bl	8008840 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f000 f873 	bl	8008868 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	2200      	movs	r2, #0
 8008786:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	691b      	ldr	r3, [r3, #16]
 800878e:	f003 0301 	and.w	r3, r3, #1
 8008792:	2b01      	cmp	r3, #1
 8008794:	d10e      	bne.n	80087b4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	68db      	ldr	r3, [r3, #12]
 800879c:	f003 0301 	and.w	r3, r3, #1
 80087a0:	2b01      	cmp	r3, #1
 80087a2:	d107      	bne.n	80087b4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f06f 0201 	mvn.w	r2, #1
 80087ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f7fa f898 	bl	80028e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	691b      	ldr	r3, [r3, #16]
 80087ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087be:	2b80      	cmp	r3, #128	; 0x80
 80087c0:	d10e      	bne.n	80087e0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	68db      	ldr	r3, [r3, #12]
 80087c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087cc:	2b80      	cmp	r3, #128	; 0x80
 80087ce:	d107      	bne.n	80087e0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80087d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f000 f97e 	bl	8008adc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	691b      	ldr	r3, [r3, #16]
 80087e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087ea:	2b40      	cmp	r3, #64	; 0x40
 80087ec:	d10e      	bne.n	800880c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	68db      	ldr	r3, [r3, #12]
 80087f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087f8:	2b40      	cmp	r3, #64	; 0x40
 80087fa:	d107      	bne.n	800880c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008804:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	f000 f838 	bl	800887c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	691b      	ldr	r3, [r3, #16]
 8008812:	f003 0320 	and.w	r3, r3, #32
 8008816:	2b20      	cmp	r3, #32
 8008818:	d10e      	bne.n	8008838 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	68db      	ldr	r3, [r3, #12]
 8008820:	f003 0320 	and.w	r3, r3, #32
 8008824:	2b20      	cmp	r3, #32
 8008826:	d107      	bne.n	8008838 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f06f 0220 	mvn.w	r2, #32
 8008830:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008832:	6878      	ldr	r0, [r7, #4]
 8008834:	f000 f948 	bl	8008ac8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008838:	bf00      	nop
 800883a:	3708      	adds	r7, #8
 800883c:	46bd      	mov	sp, r7
 800883e:	bd80      	pop	{r7, pc}

08008840 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008840:	b480      	push	{r7}
 8008842:	b083      	sub	sp, #12
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008848:	bf00      	nop
 800884a:	370c      	adds	r7, #12
 800884c:	46bd      	mov	sp, r7
 800884e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008852:	4770      	bx	lr

08008854 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008854:	b480      	push	{r7}
 8008856:	b083      	sub	sp, #12
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800885c:	bf00      	nop
 800885e:	370c      	adds	r7, #12
 8008860:	46bd      	mov	sp, r7
 8008862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008866:	4770      	bx	lr

08008868 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008868:	b480      	push	{r7}
 800886a:	b083      	sub	sp, #12
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008870:	bf00      	nop
 8008872:	370c      	adds	r7, #12
 8008874:	46bd      	mov	sp, r7
 8008876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887a:	4770      	bx	lr

0800887c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800887c:	b480      	push	{r7}
 800887e:	b083      	sub	sp, #12
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008884:	bf00      	nop
 8008886:	370c      	adds	r7, #12
 8008888:	46bd      	mov	sp, r7
 800888a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888e:	4770      	bx	lr

08008890 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008890:	b480      	push	{r7}
 8008892:	b085      	sub	sp, #20
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
 8008898:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	4a40      	ldr	r2, [pc, #256]	; (80089a4 <TIM_Base_SetConfig+0x114>)
 80088a4:	4293      	cmp	r3, r2
 80088a6:	d013      	beq.n	80088d0 <TIM_Base_SetConfig+0x40>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80088ae:	d00f      	beq.n	80088d0 <TIM_Base_SetConfig+0x40>
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	4a3d      	ldr	r2, [pc, #244]	; (80089a8 <TIM_Base_SetConfig+0x118>)
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d00b      	beq.n	80088d0 <TIM_Base_SetConfig+0x40>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	4a3c      	ldr	r2, [pc, #240]	; (80089ac <TIM_Base_SetConfig+0x11c>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d007      	beq.n	80088d0 <TIM_Base_SetConfig+0x40>
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	4a3b      	ldr	r2, [pc, #236]	; (80089b0 <TIM_Base_SetConfig+0x120>)
 80088c4:	4293      	cmp	r3, r2
 80088c6:	d003      	beq.n	80088d0 <TIM_Base_SetConfig+0x40>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	4a3a      	ldr	r2, [pc, #232]	; (80089b4 <TIM_Base_SetConfig+0x124>)
 80088cc:	4293      	cmp	r3, r2
 80088ce:	d108      	bne.n	80088e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	68fa      	ldr	r2, [r7, #12]
 80088de:	4313      	orrs	r3, r2
 80088e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	4a2f      	ldr	r2, [pc, #188]	; (80089a4 <TIM_Base_SetConfig+0x114>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d02b      	beq.n	8008942 <TIM_Base_SetConfig+0xb2>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80088f0:	d027      	beq.n	8008942 <TIM_Base_SetConfig+0xb2>
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	4a2c      	ldr	r2, [pc, #176]	; (80089a8 <TIM_Base_SetConfig+0x118>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d023      	beq.n	8008942 <TIM_Base_SetConfig+0xb2>
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	4a2b      	ldr	r2, [pc, #172]	; (80089ac <TIM_Base_SetConfig+0x11c>)
 80088fe:	4293      	cmp	r3, r2
 8008900:	d01f      	beq.n	8008942 <TIM_Base_SetConfig+0xb2>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	4a2a      	ldr	r2, [pc, #168]	; (80089b0 <TIM_Base_SetConfig+0x120>)
 8008906:	4293      	cmp	r3, r2
 8008908:	d01b      	beq.n	8008942 <TIM_Base_SetConfig+0xb2>
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	4a29      	ldr	r2, [pc, #164]	; (80089b4 <TIM_Base_SetConfig+0x124>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d017      	beq.n	8008942 <TIM_Base_SetConfig+0xb2>
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	4a28      	ldr	r2, [pc, #160]	; (80089b8 <TIM_Base_SetConfig+0x128>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d013      	beq.n	8008942 <TIM_Base_SetConfig+0xb2>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	4a27      	ldr	r2, [pc, #156]	; (80089bc <TIM_Base_SetConfig+0x12c>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d00f      	beq.n	8008942 <TIM_Base_SetConfig+0xb2>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	4a26      	ldr	r2, [pc, #152]	; (80089c0 <TIM_Base_SetConfig+0x130>)
 8008926:	4293      	cmp	r3, r2
 8008928:	d00b      	beq.n	8008942 <TIM_Base_SetConfig+0xb2>
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	4a25      	ldr	r2, [pc, #148]	; (80089c4 <TIM_Base_SetConfig+0x134>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d007      	beq.n	8008942 <TIM_Base_SetConfig+0xb2>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	4a24      	ldr	r2, [pc, #144]	; (80089c8 <TIM_Base_SetConfig+0x138>)
 8008936:	4293      	cmp	r3, r2
 8008938:	d003      	beq.n	8008942 <TIM_Base_SetConfig+0xb2>
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	4a23      	ldr	r2, [pc, #140]	; (80089cc <TIM_Base_SetConfig+0x13c>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d108      	bne.n	8008954 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008948:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	68db      	ldr	r3, [r3, #12]
 800894e:	68fa      	ldr	r2, [r7, #12]
 8008950:	4313      	orrs	r3, r2
 8008952:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	695b      	ldr	r3, [r3, #20]
 800895e:	4313      	orrs	r3, r2
 8008960:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	68fa      	ldr	r2, [r7, #12]
 8008966:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008968:	683b      	ldr	r3, [r7, #0]
 800896a:	689a      	ldr	r2, [r3, #8]
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	681a      	ldr	r2, [r3, #0]
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	4a0a      	ldr	r2, [pc, #40]	; (80089a4 <TIM_Base_SetConfig+0x114>)
 800897c:	4293      	cmp	r3, r2
 800897e:	d003      	beq.n	8008988 <TIM_Base_SetConfig+0xf8>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	4a0c      	ldr	r2, [pc, #48]	; (80089b4 <TIM_Base_SetConfig+0x124>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d103      	bne.n	8008990 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	691a      	ldr	r2, [r3, #16]
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2201      	movs	r2, #1
 8008994:	615a      	str	r2, [r3, #20]
}
 8008996:	bf00      	nop
 8008998:	3714      	adds	r7, #20
 800899a:	46bd      	mov	sp, r7
 800899c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a0:	4770      	bx	lr
 80089a2:	bf00      	nop
 80089a4:	40010000 	.word	0x40010000
 80089a8:	40000400 	.word	0x40000400
 80089ac:	40000800 	.word	0x40000800
 80089b0:	40000c00 	.word	0x40000c00
 80089b4:	40010400 	.word	0x40010400
 80089b8:	40014000 	.word	0x40014000
 80089bc:	40014400 	.word	0x40014400
 80089c0:	40014800 	.word	0x40014800
 80089c4:	40001800 	.word	0x40001800
 80089c8:	40001c00 	.word	0x40001c00
 80089cc:	40002000 	.word	0x40002000

080089d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80089d0:	b480      	push	{r7}
 80089d2:	b085      	sub	sp, #20
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
 80089d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80089e0:	2b01      	cmp	r3, #1
 80089e2:	d101      	bne.n	80089e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80089e4:	2302      	movs	r3, #2
 80089e6:	e05a      	b.n	8008a9e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2201      	movs	r2, #1
 80089ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2202      	movs	r2, #2
 80089f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	685b      	ldr	r3, [r3, #4]
 80089fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	689b      	ldr	r3, [r3, #8]
 8008a06:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008a10:	683b      	ldr	r3, [r7, #0]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	68fa      	ldr	r2, [r7, #12]
 8008a16:	4313      	orrs	r3, r2
 8008a18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	68fa      	ldr	r2, [r7, #12]
 8008a20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	4a21      	ldr	r2, [pc, #132]	; (8008aac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008a28:	4293      	cmp	r3, r2
 8008a2a:	d022      	beq.n	8008a72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a34:	d01d      	beq.n	8008a72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	4a1d      	ldr	r2, [pc, #116]	; (8008ab0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	d018      	beq.n	8008a72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4a1b      	ldr	r2, [pc, #108]	; (8008ab4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d013      	beq.n	8008a72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	4a1a      	ldr	r2, [pc, #104]	; (8008ab8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d00e      	beq.n	8008a72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4a18      	ldr	r2, [pc, #96]	; (8008abc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d009      	beq.n	8008a72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4a17      	ldr	r2, [pc, #92]	; (8008ac0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d004      	beq.n	8008a72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	4a15      	ldr	r2, [pc, #84]	; (8008ac4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d10c      	bne.n	8008a8c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008a78:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	685b      	ldr	r3, [r3, #4]
 8008a7e:	68ba      	ldr	r2, [r7, #8]
 8008a80:	4313      	orrs	r3, r2
 8008a82:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	68ba      	ldr	r2, [r7, #8]
 8008a8a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2201      	movs	r2, #1
 8008a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2200      	movs	r2, #0
 8008a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008a9c:	2300      	movs	r3, #0
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3714      	adds	r7, #20
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa8:	4770      	bx	lr
 8008aaa:	bf00      	nop
 8008aac:	40010000 	.word	0x40010000
 8008ab0:	40000400 	.word	0x40000400
 8008ab4:	40000800 	.word	0x40000800
 8008ab8:	40000c00 	.word	0x40000c00
 8008abc:	40010400 	.word	0x40010400
 8008ac0:	40014000 	.word	0x40014000
 8008ac4:	40001800 	.word	0x40001800

08008ac8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008ac8:	b480      	push	{r7}
 8008aca:	b083      	sub	sp, #12
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008ad0:	bf00      	nop
 8008ad2:	370c      	adds	r7, #12
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ada:	4770      	bx	lr

08008adc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008adc:	b480      	push	{r7}
 8008ade:	b083      	sub	sp, #12
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008ae4:	bf00      	nop
 8008ae6:	370c      	adds	r7, #12
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aee:	4770      	bx	lr

08008af0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b082      	sub	sp, #8
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d101      	bne.n	8008b02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008afe:	2301      	movs	r3, #1
 8008b00:	e03f      	b.n	8008b82 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b08:	b2db      	uxtb	r3, r3
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d106      	bne.n	8008b1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2200      	movs	r2, #0
 8008b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f7f9 ff92 	bl	8002a40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2224      	movs	r2, #36	; 0x24
 8008b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	68da      	ldr	r2, [r3, #12]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008b32:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f000 f929 	bl	8008d8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	691a      	ldr	r2, [r3, #16]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008b48:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	695a      	ldr	r2, [r3, #20]
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008b58:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	68da      	ldr	r2, [r3, #12]
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008b68:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2220      	movs	r2, #32
 8008b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2220      	movs	r2, #32
 8008b7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008b80:	2300      	movs	r3, #0
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3708      	adds	r7, #8
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}

08008b8a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b8a:	b580      	push	{r7, lr}
 8008b8c:	b08a      	sub	sp, #40	; 0x28
 8008b8e:	af02      	add	r7, sp, #8
 8008b90:	60f8      	str	r0, [r7, #12]
 8008b92:	60b9      	str	r1, [r7, #8]
 8008b94:	603b      	str	r3, [r7, #0]
 8008b96:	4613      	mov	r3, r2
 8008b98:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ba4:	b2db      	uxtb	r3, r3
 8008ba6:	2b20      	cmp	r3, #32
 8008ba8:	d17c      	bne.n	8008ca4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008baa:	68bb      	ldr	r3, [r7, #8]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d002      	beq.n	8008bb6 <HAL_UART_Transmit+0x2c>
 8008bb0:	88fb      	ldrh	r3, [r7, #6]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d101      	bne.n	8008bba <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	e075      	b.n	8008ca6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008bc0:	2b01      	cmp	r3, #1
 8008bc2:	d101      	bne.n	8008bc8 <HAL_UART_Transmit+0x3e>
 8008bc4:	2302      	movs	r3, #2
 8008bc6:	e06e      	b.n	8008ca6 <HAL_UART_Transmit+0x11c>
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	2201      	movs	r2, #1
 8008bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	2221      	movs	r2, #33	; 0x21
 8008bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008bde:	f7fa f821 	bl	8002c24 <HAL_GetTick>
 8008be2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	88fa      	ldrh	r2, [r7, #6]
 8008be8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	88fa      	ldrh	r2, [r7, #6]
 8008bee:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	689b      	ldr	r3, [r3, #8]
 8008bf4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008bf8:	d108      	bne.n	8008c0c <HAL_UART_Transmit+0x82>
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	691b      	ldr	r3, [r3, #16]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d104      	bne.n	8008c0c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008c02:	2300      	movs	r3, #0
 8008c04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	61bb      	str	r3, [r7, #24]
 8008c0a:	e003      	b.n	8008c14 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008c0c:	68bb      	ldr	r3, [r7, #8]
 8008c0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008c10:	2300      	movs	r3, #0
 8008c12:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	2200      	movs	r2, #0
 8008c18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008c1c:	e02a      	b.n	8008c74 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008c1e:	683b      	ldr	r3, [r7, #0]
 8008c20:	9300      	str	r3, [sp, #0]
 8008c22:	697b      	ldr	r3, [r7, #20]
 8008c24:	2200      	movs	r2, #0
 8008c26:	2180      	movs	r1, #128	; 0x80
 8008c28:	68f8      	ldr	r0, [r7, #12]
 8008c2a:	f000 f840 	bl	8008cae <UART_WaitOnFlagUntilTimeout>
 8008c2e:	4603      	mov	r3, r0
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d001      	beq.n	8008c38 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008c34:	2303      	movs	r3, #3
 8008c36:	e036      	b.n	8008ca6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008c38:	69fb      	ldr	r3, [r7, #28]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d10b      	bne.n	8008c56 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008c3e:	69bb      	ldr	r3, [r7, #24]
 8008c40:	881b      	ldrh	r3, [r3, #0]
 8008c42:	461a      	mov	r2, r3
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008c4c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008c4e:	69bb      	ldr	r3, [r7, #24]
 8008c50:	3302      	adds	r3, #2
 8008c52:	61bb      	str	r3, [r7, #24]
 8008c54:	e007      	b.n	8008c66 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008c56:	69fb      	ldr	r3, [r7, #28]
 8008c58:	781a      	ldrb	r2, [r3, #0]
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008c60:	69fb      	ldr	r3, [r7, #28]
 8008c62:	3301      	adds	r3, #1
 8008c64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008c6a:	b29b      	uxth	r3, r3
 8008c6c:	3b01      	subs	r3, #1
 8008c6e:	b29a      	uxth	r2, r3
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008c78:	b29b      	uxth	r3, r3
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d1cf      	bne.n	8008c1e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	9300      	str	r3, [sp, #0]
 8008c82:	697b      	ldr	r3, [r7, #20]
 8008c84:	2200      	movs	r2, #0
 8008c86:	2140      	movs	r1, #64	; 0x40
 8008c88:	68f8      	ldr	r0, [r7, #12]
 8008c8a:	f000 f810 	bl	8008cae <UART_WaitOnFlagUntilTimeout>
 8008c8e:	4603      	mov	r3, r0
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d001      	beq.n	8008c98 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008c94:	2303      	movs	r3, #3
 8008c96:	e006      	b.n	8008ca6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	2220      	movs	r2, #32
 8008c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	e000      	b.n	8008ca6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008ca4:	2302      	movs	r3, #2
  }
}
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	3720      	adds	r7, #32
 8008caa:	46bd      	mov	sp, r7
 8008cac:	bd80      	pop	{r7, pc}

08008cae <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008cae:	b580      	push	{r7, lr}
 8008cb0:	b090      	sub	sp, #64	; 0x40
 8008cb2:	af00      	add	r7, sp, #0
 8008cb4:	60f8      	str	r0, [r7, #12]
 8008cb6:	60b9      	str	r1, [r7, #8]
 8008cb8:	603b      	str	r3, [r7, #0]
 8008cba:	4613      	mov	r3, r2
 8008cbc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008cbe:	e050      	b.n	8008d62 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008cc0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008cc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cc6:	d04c      	beq.n	8008d62 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008cc8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d007      	beq.n	8008cde <UART_WaitOnFlagUntilTimeout+0x30>
 8008cce:	f7f9 ffa9 	bl	8002c24 <HAL_GetTick>
 8008cd2:	4602      	mov	r2, r0
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	1ad3      	subs	r3, r2, r3
 8008cd8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008cda:	429a      	cmp	r2, r3
 8008cdc:	d241      	bcs.n	8008d62 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	330c      	adds	r3, #12
 8008ce4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ce8:	e853 3f00 	ldrex	r3, [r3]
 8008cec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cf0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008cf4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	330c      	adds	r3, #12
 8008cfc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008cfe:	637a      	str	r2, [r7, #52]	; 0x34
 8008d00:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d02:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008d04:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008d06:	e841 2300 	strex	r3, r2, [r1]
 8008d0a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008d0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d1e5      	bne.n	8008cde <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	3314      	adds	r3, #20
 8008d18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	e853 3f00 	ldrex	r3, [r3]
 8008d20:	613b      	str	r3, [r7, #16]
   return(result);
 8008d22:	693b      	ldr	r3, [r7, #16]
 8008d24:	f023 0301 	bic.w	r3, r3, #1
 8008d28:	63bb      	str	r3, [r7, #56]	; 0x38
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	3314      	adds	r3, #20
 8008d30:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008d32:	623a      	str	r2, [r7, #32]
 8008d34:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d36:	69f9      	ldr	r1, [r7, #28]
 8008d38:	6a3a      	ldr	r2, [r7, #32]
 8008d3a:	e841 2300 	strex	r3, r2, [r1]
 8008d3e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008d40:	69bb      	ldr	r3, [r7, #24]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d1e5      	bne.n	8008d12 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	2220      	movs	r2, #32
 8008d4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	2220      	movs	r2, #32
 8008d52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	2200      	movs	r2, #0
 8008d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008d5e:	2303      	movs	r3, #3
 8008d60:	e00f      	b.n	8008d82 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	681a      	ldr	r2, [r3, #0]
 8008d68:	68bb      	ldr	r3, [r7, #8]
 8008d6a:	4013      	ands	r3, r2
 8008d6c:	68ba      	ldr	r2, [r7, #8]
 8008d6e:	429a      	cmp	r2, r3
 8008d70:	bf0c      	ite	eq
 8008d72:	2301      	moveq	r3, #1
 8008d74:	2300      	movne	r3, #0
 8008d76:	b2db      	uxtb	r3, r3
 8008d78:	461a      	mov	r2, r3
 8008d7a:	79fb      	ldrb	r3, [r7, #7]
 8008d7c:	429a      	cmp	r2, r3
 8008d7e:	d09f      	beq.n	8008cc0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008d80:	2300      	movs	r3, #0
}
 8008d82:	4618      	mov	r0, r3
 8008d84:	3740      	adds	r7, #64	; 0x40
 8008d86:	46bd      	mov	sp, r7
 8008d88:	bd80      	pop	{r7, pc}
	...

08008d8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008d8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008d90:	b0c0      	sub	sp, #256	; 0x100
 8008d92:	af00      	add	r7, sp, #0
 8008d94:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	691b      	ldr	r3, [r3, #16]
 8008da0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008da8:	68d9      	ldr	r1, [r3, #12]
 8008daa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dae:	681a      	ldr	r2, [r3, #0]
 8008db0:	ea40 0301 	orr.w	r3, r0, r1
 8008db4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008db6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dba:	689a      	ldr	r2, [r3, #8]
 8008dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dc0:	691b      	ldr	r3, [r3, #16]
 8008dc2:	431a      	orrs	r2, r3
 8008dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dc8:	695b      	ldr	r3, [r3, #20]
 8008dca:	431a      	orrs	r2, r3
 8008dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dd0:	69db      	ldr	r3, [r3, #28]
 8008dd2:	4313      	orrs	r3, r2
 8008dd4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	68db      	ldr	r3, [r3, #12]
 8008de0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008de4:	f021 010c 	bic.w	r1, r1, #12
 8008de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dec:	681a      	ldr	r2, [r3, #0]
 8008dee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008df2:	430b      	orrs	r3, r1
 8008df4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008df6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	695b      	ldr	r3, [r3, #20]
 8008dfe:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008e02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e06:	6999      	ldr	r1, [r3, #24]
 8008e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e0c:	681a      	ldr	r2, [r3, #0]
 8008e0e:	ea40 0301 	orr.w	r3, r0, r1
 8008e12:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e18:	681a      	ldr	r2, [r3, #0]
 8008e1a:	4b8f      	ldr	r3, [pc, #572]	; (8009058 <UART_SetConfig+0x2cc>)
 8008e1c:	429a      	cmp	r2, r3
 8008e1e:	d005      	beq.n	8008e2c <UART_SetConfig+0xa0>
 8008e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e24:	681a      	ldr	r2, [r3, #0]
 8008e26:	4b8d      	ldr	r3, [pc, #564]	; (800905c <UART_SetConfig+0x2d0>)
 8008e28:	429a      	cmp	r2, r3
 8008e2a:	d104      	bne.n	8008e36 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008e2c:	f7fd fd3a 	bl	80068a4 <HAL_RCC_GetPCLK2Freq>
 8008e30:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008e34:	e003      	b.n	8008e3e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008e36:	f7fd fd21 	bl	800687c <HAL_RCC_GetPCLK1Freq>
 8008e3a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e42:	69db      	ldr	r3, [r3, #28]
 8008e44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e48:	f040 810c 	bne.w	8009064 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008e4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008e50:	2200      	movs	r2, #0
 8008e52:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008e56:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008e5a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008e5e:	4622      	mov	r2, r4
 8008e60:	462b      	mov	r3, r5
 8008e62:	1891      	adds	r1, r2, r2
 8008e64:	65b9      	str	r1, [r7, #88]	; 0x58
 8008e66:	415b      	adcs	r3, r3
 8008e68:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008e6a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008e6e:	4621      	mov	r1, r4
 8008e70:	eb12 0801 	adds.w	r8, r2, r1
 8008e74:	4629      	mov	r1, r5
 8008e76:	eb43 0901 	adc.w	r9, r3, r1
 8008e7a:	f04f 0200 	mov.w	r2, #0
 8008e7e:	f04f 0300 	mov.w	r3, #0
 8008e82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008e86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008e8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008e8e:	4690      	mov	r8, r2
 8008e90:	4699      	mov	r9, r3
 8008e92:	4623      	mov	r3, r4
 8008e94:	eb18 0303 	adds.w	r3, r8, r3
 8008e98:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008e9c:	462b      	mov	r3, r5
 8008e9e:	eb49 0303 	adc.w	r3, r9, r3
 8008ea2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008eaa:	685b      	ldr	r3, [r3, #4]
 8008eac:	2200      	movs	r2, #0
 8008eae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008eb2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008eb6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008eba:	460b      	mov	r3, r1
 8008ebc:	18db      	adds	r3, r3, r3
 8008ebe:	653b      	str	r3, [r7, #80]	; 0x50
 8008ec0:	4613      	mov	r3, r2
 8008ec2:	eb42 0303 	adc.w	r3, r2, r3
 8008ec6:	657b      	str	r3, [r7, #84]	; 0x54
 8008ec8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008ecc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008ed0:	f7f7 feca 	bl	8000c68 <__aeabi_uldivmod>
 8008ed4:	4602      	mov	r2, r0
 8008ed6:	460b      	mov	r3, r1
 8008ed8:	4b61      	ldr	r3, [pc, #388]	; (8009060 <UART_SetConfig+0x2d4>)
 8008eda:	fba3 2302 	umull	r2, r3, r3, r2
 8008ede:	095b      	lsrs	r3, r3, #5
 8008ee0:	011c      	lsls	r4, r3, #4
 8008ee2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008eec:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008ef0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008ef4:	4642      	mov	r2, r8
 8008ef6:	464b      	mov	r3, r9
 8008ef8:	1891      	adds	r1, r2, r2
 8008efa:	64b9      	str	r1, [r7, #72]	; 0x48
 8008efc:	415b      	adcs	r3, r3
 8008efe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008f00:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008f04:	4641      	mov	r1, r8
 8008f06:	eb12 0a01 	adds.w	sl, r2, r1
 8008f0a:	4649      	mov	r1, r9
 8008f0c:	eb43 0b01 	adc.w	fp, r3, r1
 8008f10:	f04f 0200 	mov.w	r2, #0
 8008f14:	f04f 0300 	mov.w	r3, #0
 8008f18:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008f1c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008f20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008f24:	4692      	mov	sl, r2
 8008f26:	469b      	mov	fp, r3
 8008f28:	4643      	mov	r3, r8
 8008f2a:	eb1a 0303 	adds.w	r3, sl, r3
 8008f2e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008f32:	464b      	mov	r3, r9
 8008f34:	eb4b 0303 	adc.w	r3, fp, r3
 8008f38:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f40:	685b      	ldr	r3, [r3, #4]
 8008f42:	2200      	movs	r2, #0
 8008f44:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008f48:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008f4c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008f50:	460b      	mov	r3, r1
 8008f52:	18db      	adds	r3, r3, r3
 8008f54:	643b      	str	r3, [r7, #64]	; 0x40
 8008f56:	4613      	mov	r3, r2
 8008f58:	eb42 0303 	adc.w	r3, r2, r3
 8008f5c:	647b      	str	r3, [r7, #68]	; 0x44
 8008f5e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008f62:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008f66:	f7f7 fe7f 	bl	8000c68 <__aeabi_uldivmod>
 8008f6a:	4602      	mov	r2, r0
 8008f6c:	460b      	mov	r3, r1
 8008f6e:	4611      	mov	r1, r2
 8008f70:	4b3b      	ldr	r3, [pc, #236]	; (8009060 <UART_SetConfig+0x2d4>)
 8008f72:	fba3 2301 	umull	r2, r3, r3, r1
 8008f76:	095b      	lsrs	r3, r3, #5
 8008f78:	2264      	movs	r2, #100	; 0x64
 8008f7a:	fb02 f303 	mul.w	r3, r2, r3
 8008f7e:	1acb      	subs	r3, r1, r3
 8008f80:	00db      	lsls	r3, r3, #3
 8008f82:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008f86:	4b36      	ldr	r3, [pc, #216]	; (8009060 <UART_SetConfig+0x2d4>)
 8008f88:	fba3 2302 	umull	r2, r3, r3, r2
 8008f8c:	095b      	lsrs	r3, r3, #5
 8008f8e:	005b      	lsls	r3, r3, #1
 8008f90:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008f94:	441c      	add	r4, r3
 8008f96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008fa0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008fa4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008fa8:	4642      	mov	r2, r8
 8008faa:	464b      	mov	r3, r9
 8008fac:	1891      	adds	r1, r2, r2
 8008fae:	63b9      	str	r1, [r7, #56]	; 0x38
 8008fb0:	415b      	adcs	r3, r3
 8008fb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008fb4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008fb8:	4641      	mov	r1, r8
 8008fba:	1851      	adds	r1, r2, r1
 8008fbc:	6339      	str	r1, [r7, #48]	; 0x30
 8008fbe:	4649      	mov	r1, r9
 8008fc0:	414b      	adcs	r3, r1
 8008fc2:	637b      	str	r3, [r7, #52]	; 0x34
 8008fc4:	f04f 0200 	mov.w	r2, #0
 8008fc8:	f04f 0300 	mov.w	r3, #0
 8008fcc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008fd0:	4659      	mov	r1, fp
 8008fd2:	00cb      	lsls	r3, r1, #3
 8008fd4:	4651      	mov	r1, sl
 8008fd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008fda:	4651      	mov	r1, sl
 8008fdc:	00ca      	lsls	r2, r1, #3
 8008fde:	4610      	mov	r0, r2
 8008fe0:	4619      	mov	r1, r3
 8008fe2:	4603      	mov	r3, r0
 8008fe4:	4642      	mov	r2, r8
 8008fe6:	189b      	adds	r3, r3, r2
 8008fe8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008fec:	464b      	mov	r3, r9
 8008fee:	460a      	mov	r2, r1
 8008ff0:	eb42 0303 	adc.w	r3, r2, r3
 8008ff4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ffc:	685b      	ldr	r3, [r3, #4]
 8008ffe:	2200      	movs	r2, #0
 8009000:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009004:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009008:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800900c:	460b      	mov	r3, r1
 800900e:	18db      	adds	r3, r3, r3
 8009010:	62bb      	str	r3, [r7, #40]	; 0x28
 8009012:	4613      	mov	r3, r2
 8009014:	eb42 0303 	adc.w	r3, r2, r3
 8009018:	62fb      	str	r3, [r7, #44]	; 0x2c
 800901a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800901e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009022:	f7f7 fe21 	bl	8000c68 <__aeabi_uldivmod>
 8009026:	4602      	mov	r2, r0
 8009028:	460b      	mov	r3, r1
 800902a:	4b0d      	ldr	r3, [pc, #52]	; (8009060 <UART_SetConfig+0x2d4>)
 800902c:	fba3 1302 	umull	r1, r3, r3, r2
 8009030:	095b      	lsrs	r3, r3, #5
 8009032:	2164      	movs	r1, #100	; 0x64
 8009034:	fb01 f303 	mul.w	r3, r1, r3
 8009038:	1ad3      	subs	r3, r2, r3
 800903a:	00db      	lsls	r3, r3, #3
 800903c:	3332      	adds	r3, #50	; 0x32
 800903e:	4a08      	ldr	r2, [pc, #32]	; (8009060 <UART_SetConfig+0x2d4>)
 8009040:	fba2 2303 	umull	r2, r3, r2, r3
 8009044:	095b      	lsrs	r3, r3, #5
 8009046:	f003 0207 	and.w	r2, r3, #7
 800904a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	4422      	add	r2, r4
 8009052:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009054:	e105      	b.n	8009262 <UART_SetConfig+0x4d6>
 8009056:	bf00      	nop
 8009058:	40011000 	.word	0x40011000
 800905c:	40011400 	.word	0x40011400
 8009060:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009064:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009068:	2200      	movs	r2, #0
 800906a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800906e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009072:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009076:	4642      	mov	r2, r8
 8009078:	464b      	mov	r3, r9
 800907a:	1891      	adds	r1, r2, r2
 800907c:	6239      	str	r1, [r7, #32]
 800907e:	415b      	adcs	r3, r3
 8009080:	627b      	str	r3, [r7, #36]	; 0x24
 8009082:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009086:	4641      	mov	r1, r8
 8009088:	1854      	adds	r4, r2, r1
 800908a:	4649      	mov	r1, r9
 800908c:	eb43 0501 	adc.w	r5, r3, r1
 8009090:	f04f 0200 	mov.w	r2, #0
 8009094:	f04f 0300 	mov.w	r3, #0
 8009098:	00eb      	lsls	r3, r5, #3
 800909a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800909e:	00e2      	lsls	r2, r4, #3
 80090a0:	4614      	mov	r4, r2
 80090a2:	461d      	mov	r5, r3
 80090a4:	4643      	mov	r3, r8
 80090a6:	18e3      	adds	r3, r4, r3
 80090a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80090ac:	464b      	mov	r3, r9
 80090ae:	eb45 0303 	adc.w	r3, r5, r3
 80090b2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80090b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090ba:	685b      	ldr	r3, [r3, #4]
 80090bc:	2200      	movs	r2, #0
 80090be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80090c2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80090c6:	f04f 0200 	mov.w	r2, #0
 80090ca:	f04f 0300 	mov.w	r3, #0
 80090ce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80090d2:	4629      	mov	r1, r5
 80090d4:	008b      	lsls	r3, r1, #2
 80090d6:	4621      	mov	r1, r4
 80090d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80090dc:	4621      	mov	r1, r4
 80090de:	008a      	lsls	r2, r1, #2
 80090e0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80090e4:	f7f7 fdc0 	bl	8000c68 <__aeabi_uldivmod>
 80090e8:	4602      	mov	r2, r0
 80090ea:	460b      	mov	r3, r1
 80090ec:	4b60      	ldr	r3, [pc, #384]	; (8009270 <UART_SetConfig+0x4e4>)
 80090ee:	fba3 2302 	umull	r2, r3, r3, r2
 80090f2:	095b      	lsrs	r3, r3, #5
 80090f4:	011c      	lsls	r4, r3, #4
 80090f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80090fa:	2200      	movs	r2, #0
 80090fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009100:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009104:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009108:	4642      	mov	r2, r8
 800910a:	464b      	mov	r3, r9
 800910c:	1891      	adds	r1, r2, r2
 800910e:	61b9      	str	r1, [r7, #24]
 8009110:	415b      	adcs	r3, r3
 8009112:	61fb      	str	r3, [r7, #28]
 8009114:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009118:	4641      	mov	r1, r8
 800911a:	1851      	adds	r1, r2, r1
 800911c:	6139      	str	r1, [r7, #16]
 800911e:	4649      	mov	r1, r9
 8009120:	414b      	adcs	r3, r1
 8009122:	617b      	str	r3, [r7, #20]
 8009124:	f04f 0200 	mov.w	r2, #0
 8009128:	f04f 0300 	mov.w	r3, #0
 800912c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009130:	4659      	mov	r1, fp
 8009132:	00cb      	lsls	r3, r1, #3
 8009134:	4651      	mov	r1, sl
 8009136:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800913a:	4651      	mov	r1, sl
 800913c:	00ca      	lsls	r2, r1, #3
 800913e:	4610      	mov	r0, r2
 8009140:	4619      	mov	r1, r3
 8009142:	4603      	mov	r3, r0
 8009144:	4642      	mov	r2, r8
 8009146:	189b      	adds	r3, r3, r2
 8009148:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800914c:	464b      	mov	r3, r9
 800914e:	460a      	mov	r2, r1
 8009150:	eb42 0303 	adc.w	r3, r2, r3
 8009154:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	2200      	movs	r2, #0
 8009160:	67bb      	str	r3, [r7, #120]	; 0x78
 8009162:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009164:	f04f 0200 	mov.w	r2, #0
 8009168:	f04f 0300 	mov.w	r3, #0
 800916c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009170:	4649      	mov	r1, r9
 8009172:	008b      	lsls	r3, r1, #2
 8009174:	4641      	mov	r1, r8
 8009176:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800917a:	4641      	mov	r1, r8
 800917c:	008a      	lsls	r2, r1, #2
 800917e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009182:	f7f7 fd71 	bl	8000c68 <__aeabi_uldivmod>
 8009186:	4602      	mov	r2, r0
 8009188:	460b      	mov	r3, r1
 800918a:	4b39      	ldr	r3, [pc, #228]	; (8009270 <UART_SetConfig+0x4e4>)
 800918c:	fba3 1302 	umull	r1, r3, r3, r2
 8009190:	095b      	lsrs	r3, r3, #5
 8009192:	2164      	movs	r1, #100	; 0x64
 8009194:	fb01 f303 	mul.w	r3, r1, r3
 8009198:	1ad3      	subs	r3, r2, r3
 800919a:	011b      	lsls	r3, r3, #4
 800919c:	3332      	adds	r3, #50	; 0x32
 800919e:	4a34      	ldr	r2, [pc, #208]	; (8009270 <UART_SetConfig+0x4e4>)
 80091a0:	fba2 2303 	umull	r2, r3, r2, r3
 80091a4:	095b      	lsrs	r3, r3, #5
 80091a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80091aa:	441c      	add	r4, r3
 80091ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80091b0:	2200      	movs	r2, #0
 80091b2:	673b      	str	r3, [r7, #112]	; 0x70
 80091b4:	677a      	str	r2, [r7, #116]	; 0x74
 80091b6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80091ba:	4642      	mov	r2, r8
 80091bc:	464b      	mov	r3, r9
 80091be:	1891      	adds	r1, r2, r2
 80091c0:	60b9      	str	r1, [r7, #8]
 80091c2:	415b      	adcs	r3, r3
 80091c4:	60fb      	str	r3, [r7, #12]
 80091c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80091ca:	4641      	mov	r1, r8
 80091cc:	1851      	adds	r1, r2, r1
 80091ce:	6039      	str	r1, [r7, #0]
 80091d0:	4649      	mov	r1, r9
 80091d2:	414b      	adcs	r3, r1
 80091d4:	607b      	str	r3, [r7, #4]
 80091d6:	f04f 0200 	mov.w	r2, #0
 80091da:	f04f 0300 	mov.w	r3, #0
 80091de:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80091e2:	4659      	mov	r1, fp
 80091e4:	00cb      	lsls	r3, r1, #3
 80091e6:	4651      	mov	r1, sl
 80091e8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80091ec:	4651      	mov	r1, sl
 80091ee:	00ca      	lsls	r2, r1, #3
 80091f0:	4610      	mov	r0, r2
 80091f2:	4619      	mov	r1, r3
 80091f4:	4603      	mov	r3, r0
 80091f6:	4642      	mov	r2, r8
 80091f8:	189b      	adds	r3, r3, r2
 80091fa:	66bb      	str	r3, [r7, #104]	; 0x68
 80091fc:	464b      	mov	r3, r9
 80091fe:	460a      	mov	r2, r1
 8009200:	eb42 0303 	adc.w	r3, r2, r3
 8009204:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009206:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800920a:	685b      	ldr	r3, [r3, #4]
 800920c:	2200      	movs	r2, #0
 800920e:	663b      	str	r3, [r7, #96]	; 0x60
 8009210:	667a      	str	r2, [r7, #100]	; 0x64
 8009212:	f04f 0200 	mov.w	r2, #0
 8009216:	f04f 0300 	mov.w	r3, #0
 800921a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800921e:	4649      	mov	r1, r9
 8009220:	008b      	lsls	r3, r1, #2
 8009222:	4641      	mov	r1, r8
 8009224:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009228:	4641      	mov	r1, r8
 800922a:	008a      	lsls	r2, r1, #2
 800922c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009230:	f7f7 fd1a 	bl	8000c68 <__aeabi_uldivmod>
 8009234:	4602      	mov	r2, r0
 8009236:	460b      	mov	r3, r1
 8009238:	4b0d      	ldr	r3, [pc, #52]	; (8009270 <UART_SetConfig+0x4e4>)
 800923a:	fba3 1302 	umull	r1, r3, r3, r2
 800923e:	095b      	lsrs	r3, r3, #5
 8009240:	2164      	movs	r1, #100	; 0x64
 8009242:	fb01 f303 	mul.w	r3, r1, r3
 8009246:	1ad3      	subs	r3, r2, r3
 8009248:	011b      	lsls	r3, r3, #4
 800924a:	3332      	adds	r3, #50	; 0x32
 800924c:	4a08      	ldr	r2, [pc, #32]	; (8009270 <UART_SetConfig+0x4e4>)
 800924e:	fba2 2303 	umull	r2, r3, r2, r3
 8009252:	095b      	lsrs	r3, r3, #5
 8009254:	f003 020f 	and.w	r2, r3, #15
 8009258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	4422      	add	r2, r4
 8009260:	609a      	str	r2, [r3, #8]
}
 8009262:	bf00      	nop
 8009264:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009268:	46bd      	mov	sp, r7
 800926a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800926e:	bf00      	nop
 8009270:	51eb851f 	.word	0x51eb851f

08009274 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8009274:	b480      	push	{r7}
 8009276:	b085      	sub	sp, #20
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
 800927c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 800927e:	2300      	movs	r3, #0
 8009280:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 8009282:	2300      	movs	r3, #0
 8009284:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	2b01      	cmp	r3, #1
 800928c:	d029      	beq.n	80092e2 <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800929a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800929e:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80092a8:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 80092ae:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 80092b4:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 80092ba:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 80092c0:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 80092c6:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 80092cc:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 80092d2:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80092d4:	68fa      	ldr	r2, [r7, #12]
 80092d6:	4313      	orrs	r3, r2
 80092d8:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	68fa      	ldr	r2, [r7, #12]
 80092de:	601a      	str	r2, [r3, #0]
 80092e0:	e034      	b.n	800934c <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80092ee:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80092f8:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 80092fe:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8009300:	68fa      	ldr	r2, [r7, #12]
 8009302:	4313      	orrs	r3, r2
 8009304:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	685b      	ldr	r3, [r3, #4]
 800930a:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800930c:	68bb      	ldr	r3, [r7, #8]
 800930e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8009312:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009316:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009320:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 8009326:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 800932c:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 800932e:	683b      	ldr	r3, [r7, #0]
 8009330:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 8009332:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 8009338:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800933a:	68ba      	ldr	r2, [r7, #8]
 800933c:	4313      	orrs	r3, r2
 800933e:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	68fa      	ldr	r2, [r7, #12]
 8009344:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	68ba      	ldr	r2, [r7, #8]
 800934a:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 800934c:	2300      	movs	r3, #0
}
 800934e:	4618      	mov	r0, r3
 8009350:	3714      	adds	r7, #20
 8009352:	46bd      	mov	sp, r7
 8009354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009358:	4770      	bx	lr

0800935a <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800935a:	b480      	push	{r7}
 800935c:	b087      	sub	sp, #28
 800935e:	af00      	add	r7, sp, #0
 8009360:	60f8      	str	r0, [r7, #12]
 8009362:	60b9      	str	r1, [r7, #8]
 8009364:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 8009366:	2300      	movs	r3, #0
 8009368:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 800936a:	2300      	movs	r3, #0
 800936c:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2b01      	cmp	r3, #1
 8009372:	d02e      	beq.n	80093d2 <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	689b      	ldr	r3, [r3, #8]
 8009378:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8009380:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8009382:	68bb      	ldr	r3, [r7, #8]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	685b      	ldr	r3, [r3, #4]
 800938c:	3b01      	subs	r3, #1
 800938e:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8009390:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	689b      	ldr	r3, [r3, #8]
 8009396:	3b01      	subs	r3, #1
 8009398:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800939a:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	68db      	ldr	r3, [r3, #12]
 80093a0:	3b01      	subs	r3, #1
 80093a2:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 80093a4:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 80093a6:	68bb      	ldr	r3, [r7, #8]
 80093a8:	691b      	ldr	r3, [r3, #16]
 80093aa:	3b01      	subs	r3, #1
 80093ac:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 80093ae:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 80093b0:	68bb      	ldr	r3, [r7, #8]
 80093b2:	695b      	ldr	r3, [r3, #20]
 80093b4:	3b01      	subs	r3, #1
 80093b6:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 80093b8:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 80093ba:	68bb      	ldr	r3, [r7, #8]
 80093bc:	699b      	ldr	r3, [r3, #24]
 80093be:	3b01      	subs	r3, #1
 80093c0:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 80093c2:	4313      	orrs	r3, r2
 80093c4:	697a      	ldr	r2, [r7, #20]
 80093c6:	4313      	orrs	r3, r2
 80093c8:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	697a      	ldr	r2, [r7, #20]
 80093ce:	609a      	str	r2, [r3, #8]
 80093d0:	e03b      	b.n	800944a <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	689b      	ldr	r3, [r3, #8]
 80093d6:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 80093d8:	697b      	ldr	r3, [r7, #20]
 80093da:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80093de:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80093e2:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 80093e4:	68bb      	ldr	r3, [r7, #8]
 80093e6:	68db      	ldr	r3, [r3, #12]
 80093e8:	3b01      	subs	r3, #1
 80093ea:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 80093ec:	68bb      	ldr	r3, [r7, #8]
 80093ee:	695b      	ldr	r3, [r3, #20]
 80093f0:	3b01      	subs	r3, #1
 80093f2:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 80093f4:	4313      	orrs	r3, r2
 80093f6:	697a      	ldr	r2, [r7, #20]
 80093f8:	4313      	orrs	r3, r2
 80093fa:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	68db      	ldr	r3, [r3, #12]
 8009400:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8009402:	693b      	ldr	r3, [r7, #16]
 8009404:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8009408:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	685b      	ldr	r3, [r3, #4]
 8009414:	3b01      	subs	r3, #1
 8009416:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8009418:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	689b      	ldr	r3, [r3, #8]
 800941e:	3b01      	subs	r3, #1
 8009420:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8009422:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 8009424:	68bb      	ldr	r3, [r7, #8]
 8009426:	691b      	ldr	r3, [r3, #16]
 8009428:	3b01      	subs	r3, #1
 800942a:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 800942c:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	699b      	ldr	r3, [r3, #24]
 8009432:	3b01      	subs	r3, #1
 8009434:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8009436:	4313      	orrs	r3, r2
 8009438:	693a      	ldr	r2, [r7, #16]
 800943a:	4313      	orrs	r3, r2
 800943c:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	697a      	ldr	r2, [r7, #20]
 8009442:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	693a      	ldr	r2, [r7, #16]
 8009448:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 800944a:	2300      	movs	r3, #0
}
 800944c:	4618      	mov	r0, r3
 800944e:	371c      	adds	r7, #28
 8009450:	46bd      	mov	sp, r7
 8009452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009456:	4770      	bx	lr

08009458 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b086      	sub	sp, #24
 800945c:	af00      	add	r7, sp, #0
 800945e:	60f8      	str	r0, [r7, #12]
 8009460:	60b9      	str	r1, [r7, #8]
 8009462:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 8009464:	2300      	movs	r3, #0
 8009466:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 8009468:	2300      	movs	r3, #0
 800946a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800946c:	68bb      	ldr	r3, [r7, #8]
 800946e:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8009470:	68bb      	ldr	r3, [r7, #8]
 8009472:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8009474:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	689b      	ldr	r3, [r3, #8]
 800947a:	3b01      	subs	r3, #1
 800947c:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 800947e:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 8009480:	68bb      	ldr	r3, [r7, #8]
 8009482:	68db      	ldr	r3, [r3, #12]
 8009484:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8009486:	4313      	orrs	r3, r2
 8009488:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 800948a:	693a      	ldr	r2, [r7, #16]
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8009490:	f7f9 fbc8 	bl	8002c24 <HAL_GetTick>
 8009494:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8009496:	e010      	b.n	80094ba <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800949e:	d00c      	beq.n	80094ba <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d007      	beq.n	80094b6 <FMC_SDRAM_SendCommand+0x5e>
 80094a6:	f7f9 fbbd 	bl	8002c24 <HAL_GetTick>
 80094aa:	4602      	mov	r2, r0
 80094ac:	697b      	ldr	r3, [r7, #20]
 80094ae:	1ad3      	subs	r3, r2, r3
 80094b0:	687a      	ldr	r2, [r7, #4]
 80094b2:	429a      	cmp	r2, r3
 80094b4:	d201      	bcs.n	80094ba <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 80094b6:	2303      	movs	r3, #3
 80094b8:	e006      	b.n	80094c8 <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	699b      	ldr	r3, [r3, #24]
 80094be:	f003 0320 	and.w	r3, r3, #32
 80094c2:	2b20      	cmp	r3, #32
 80094c4:	d0e8      	beq.n	8009498 <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 80094c6:	2300      	movs	r3, #0
}
 80094c8:	4618      	mov	r0, r3
 80094ca:	3718      	adds	r7, #24
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}

080094d0 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80094d0:	b480      	push	{r7}
 80094d2:	b083      	sub	sp, #12
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
 80094d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	695a      	ldr	r2, [r3, #20]
 80094de:	683b      	ldr	r3, [r7, #0]
 80094e0:	005b      	lsls	r3, r3, #1
 80094e2:	431a      	orrs	r2, r3
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 80094e8:	2300      	movs	r3, #0
}
 80094ea:	4618      	mov	r0, r3
 80094ec:	370c      	adds	r7, #12
 80094ee:	46bd      	mov	sp, r7
 80094f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f4:	4770      	bx	lr

080094f6 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80094f6:	b084      	sub	sp, #16
 80094f8:	b480      	push	{r7}
 80094fa:	b085      	sub	sp, #20
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
 8009500:	f107 001c 	add.w	r0, r7, #28
 8009504:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009508:	2300      	movs	r3, #0
 800950a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800950c:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800950e:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8009510:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8009512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8009514:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8009516:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8009518:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800951a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800951c:	431a      	orrs	r2, r3
             Init.ClockDiv
 800951e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8009520:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8009522:	68fa      	ldr	r2, [r7, #12]
 8009524:	4313      	orrs	r3, r2
 8009526:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	685b      	ldr	r3, [r3, #4]
 800952c:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8009530:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009534:	68fa      	ldr	r2, [r7, #12]
 8009536:	431a      	orrs	r2, r3
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800953c:	2300      	movs	r3, #0
}
 800953e:	4618      	mov	r0, r3
 8009540:	3714      	adds	r7, #20
 8009542:	46bd      	mov	sp, r7
 8009544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009548:	b004      	add	sp, #16
 800954a:	4770      	bx	lr

0800954c <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800954c:	b480      	push	{r7}
 800954e:	b083      	sub	sp, #12
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800955a:	4618      	mov	r0, r3
 800955c:	370c      	adds	r7, #12
 800955e:	46bd      	mov	sp, r7
 8009560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009564:	4770      	bx	lr

08009566 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8009566:	b480      	push	{r7}
 8009568:	b083      	sub	sp, #12
 800956a:	af00      	add	r7, sp, #0
 800956c:	6078      	str	r0, [r7, #4]
 800956e:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	681a      	ldr	r2, [r3, #0]
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800957a:	2300      	movs	r3, #0
}
 800957c:	4618      	mov	r0, r3
 800957e:	370c      	adds	r7, #12
 8009580:	46bd      	mov	sp, r7
 8009582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009586:	4770      	bx	lr

08009588 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8009588:	b580      	push	{r7, lr}
 800958a:	b082      	sub	sp, #8
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2203      	movs	r2, #3
 8009594:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8009596:	2002      	movs	r0, #2
 8009598:	f7f9 fb50 	bl	8002c3c <HAL_Delay>
  
  return HAL_OK;
 800959c:	2300      	movs	r3, #0
}
 800959e:	4618      	mov	r0, r3
 80095a0:	3708      	adds	r7, #8
 80095a2:	46bd      	mov	sp, r7
 80095a4:	bd80      	pop	{r7, pc}

080095a6 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80095a6:	b480      	push	{r7}
 80095a8:	b083      	sub	sp, #12
 80095aa:	af00      	add	r7, sp, #0
 80095ac:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	f003 0303 	and.w	r3, r3, #3
}
 80095b6:	4618      	mov	r0, r3
 80095b8:	370c      	adds	r7, #12
 80095ba:	46bd      	mov	sp, r7
 80095bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c0:	4770      	bx	lr

080095c2 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80095c2:	b480      	push	{r7}
 80095c4:	b085      	sub	sp, #20
 80095c6:	af00      	add	r7, sp, #0
 80095c8:	6078      	str	r0, [r7, #4]
 80095ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80095cc:	2300      	movs	r3, #0
 80095ce:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	681a      	ldr	r2, [r3, #0]
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80095e0:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80095e6:	431a      	orrs	r2, r3
                       Command->CPSM);
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80095ec:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80095ee:	68fa      	ldr	r2, [r7, #12]
 80095f0:	4313      	orrs	r3, r2
 80095f2:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	68db      	ldr	r3, [r3, #12]
 80095f8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80095fc:	f023 030f 	bic.w	r3, r3, #15
 8009600:	68fa      	ldr	r2, [r7, #12]
 8009602:	431a      	orrs	r2, r3
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8009608:	2300      	movs	r3, #0
}
 800960a:	4618      	mov	r0, r3
 800960c:	3714      	adds	r7, #20
 800960e:	46bd      	mov	sp, r7
 8009610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009614:	4770      	bx	lr

08009616 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8009616:	b480      	push	{r7}
 8009618:	b083      	sub	sp, #12
 800961a:	af00      	add	r7, sp, #0
 800961c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	691b      	ldr	r3, [r3, #16]
 8009622:	b2db      	uxtb	r3, r3
}
 8009624:	4618      	mov	r0, r3
 8009626:	370c      	adds	r7, #12
 8009628:	46bd      	mov	sp, r7
 800962a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962e:	4770      	bx	lr

08009630 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8009630:	b480      	push	{r7}
 8009632:	b085      	sub	sp, #20
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
 8009638:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	3314      	adds	r3, #20
 800963e:	461a      	mov	r2, r3
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	4413      	add	r3, r2
 8009644:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
}  
 800964a:	4618      	mov	r0, r3
 800964c:	3714      	adds	r7, #20
 800964e:	46bd      	mov	sp, r7
 8009650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009654:	4770      	bx	lr

08009656 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8009656:	b480      	push	{r7}
 8009658:	b085      	sub	sp, #20
 800965a:	af00      	add	r7, sp, #0
 800965c:	6078      	str	r0, [r7, #4]
 800965e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009660:	2300      	movs	r3, #0
 8009662:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	681a      	ldr	r2, [r3, #0]
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	685a      	ldr	r2, [r3, #4]
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009674:	683b      	ldr	r3, [r7, #0]
 8009676:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009678:	683b      	ldr	r3, [r7, #0]
 800967a:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800967c:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800967e:	683b      	ldr	r3, [r7, #0]
 8009680:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8009682:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8009688:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800968a:	68fa      	ldr	r2, [r7, #12]
 800968c:	4313      	orrs	r3, r2
 800968e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009694:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	431a      	orrs	r2, r3
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80096a0:	2300      	movs	r3, #0

}
 80096a2:	4618      	mov	r0, r3
 80096a4:	3714      	adds	r7, #20
 80096a6:	46bd      	mov	sp, r7
 80096a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ac:	4770      	bx	lr

080096ae <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80096ae:	b580      	push	{r7, lr}
 80096b0:	b088      	sub	sp, #32
 80096b2:	af00      	add	r7, sp, #0
 80096b4:	6078      	str	r0, [r7, #4]
 80096b6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80096b8:	683b      	ldr	r3, [r7, #0]
 80096ba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80096bc:	2310      	movs	r3, #16
 80096be:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80096c0:	2340      	movs	r3, #64	; 0x40
 80096c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80096c4:	2300      	movs	r3, #0
 80096c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80096c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80096cc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80096ce:	f107 0308 	add.w	r3, r7, #8
 80096d2:	4619      	mov	r1, r3
 80096d4:	6878      	ldr	r0, [r7, #4]
 80096d6:	f7ff ff74 	bl	80095c2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80096da:	f241 3288 	movw	r2, #5000	; 0x1388
 80096de:	2110      	movs	r1, #16
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f000 fa45 	bl	8009b70 <SDMMC_GetCmdResp1>
 80096e6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80096e8:	69fb      	ldr	r3, [r7, #28]
}
 80096ea:	4618      	mov	r0, r3
 80096ec:	3720      	adds	r7, #32
 80096ee:	46bd      	mov	sp, r7
 80096f0:	bd80      	pop	{r7, pc}

080096f2 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80096f2:	b580      	push	{r7, lr}
 80096f4:	b088      	sub	sp, #32
 80096f6:	af00      	add	r7, sp, #0
 80096f8:	6078      	str	r0, [r7, #4]
 80096fa:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8009700:	2311      	movs	r3, #17
 8009702:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009704:	2340      	movs	r3, #64	; 0x40
 8009706:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009708:	2300      	movs	r3, #0
 800970a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800970c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009710:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009712:	f107 0308 	add.w	r3, r7, #8
 8009716:	4619      	mov	r1, r3
 8009718:	6878      	ldr	r0, [r7, #4]
 800971a:	f7ff ff52 	bl	80095c2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800971e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009722:	2111      	movs	r1, #17
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f000 fa23 	bl	8009b70 <SDMMC_GetCmdResp1>
 800972a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800972c:	69fb      	ldr	r3, [r7, #28]
}
 800972e:	4618      	mov	r0, r3
 8009730:	3720      	adds	r7, #32
 8009732:	46bd      	mov	sp, r7
 8009734:	bd80      	pop	{r7, pc}

08009736 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009736:	b580      	push	{r7, lr}
 8009738:	b088      	sub	sp, #32
 800973a:	af00      	add	r7, sp, #0
 800973c:	6078      	str	r0, [r7, #4]
 800973e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8009744:	2312      	movs	r3, #18
 8009746:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009748:	2340      	movs	r3, #64	; 0x40
 800974a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800974c:	2300      	movs	r3, #0
 800974e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009750:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009754:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009756:	f107 0308 	add.w	r3, r7, #8
 800975a:	4619      	mov	r1, r3
 800975c:	6878      	ldr	r0, [r7, #4]
 800975e:	f7ff ff30 	bl	80095c2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009762:	f241 3288 	movw	r2, #5000	; 0x1388
 8009766:	2112      	movs	r1, #18
 8009768:	6878      	ldr	r0, [r7, #4]
 800976a:	f000 fa01 	bl	8009b70 <SDMMC_GetCmdResp1>
 800976e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009770:	69fb      	ldr	r3, [r7, #28]
}
 8009772:	4618      	mov	r0, r3
 8009774:	3720      	adds	r7, #32
 8009776:	46bd      	mov	sp, r7
 8009778:	bd80      	pop	{r7, pc}

0800977a <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800977a:	b580      	push	{r7, lr}
 800977c:	b088      	sub	sp, #32
 800977e:	af00      	add	r7, sp, #0
 8009780:	6078      	str	r0, [r7, #4]
 8009782:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8009788:	2318      	movs	r3, #24
 800978a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800978c:	2340      	movs	r3, #64	; 0x40
 800978e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009790:	2300      	movs	r3, #0
 8009792:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009794:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009798:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800979a:	f107 0308 	add.w	r3, r7, #8
 800979e:	4619      	mov	r1, r3
 80097a0:	6878      	ldr	r0, [r7, #4]
 80097a2:	f7ff ff0e 	bl	80095c2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80097a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80097aa:	2118      	movs	r1, #24
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f000 f9df 	bl	8009b70 <SDMMC_GetCmdResp1>
 80097b2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80097b4:	69fb      	ldr	r3, [r7, #28]
}
 80097b6:	4618      	mov	r0, r3
 80097b8:	3720      	adds	r7, #32
 80097ba:	46bd      	mov	sp, r7
 80097bc:	bd80      	pop	{r7, pc}

080097be <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80097be:	b580      	push	{r7, lr}
 80097c0:	b088      	sub	sp, #32
 80097c2:	af00      	add	r7, sp, #0
 80097c4:	6078      	str	r0, [r7, #4]
 80097c6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80097cc:	2319      	movs	r3, #25
 80097ce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80097d0:	2340      	movs	r3, #64	; 0x40
 80097d2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80097d4:	2300      	movs	r3, #0
 80097d6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80097d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80097dc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80097de:	f107 0308 	add.w	r3, r7, #8
 80097e2:	4619      	mov	r1, r3
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	f7ff feec 	bl	80095c2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80097ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80097ee:	2119      	movs	r1, #25
 80097f0:	6878      	ldr	r0, [r7, #4]
 80097f2:	f000 f9bd 	bl	8009b70 <SDMMC_GetCmdResp1>
 80097f6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80097f8:	69fb      	ldr	r3, [r7, #28]
}
 80097fa:	4618      	mov	r0, r3
 80097fc:	3720      	adds	r7, #32
 80097fe:	46bd      	mov	sp, r7
 8009800:	bd80      	pop	{r7, pc}
	...

08009804 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b088      	sub	sp, #32
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800980c:	2300      	movs	r3, #0
 800980e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8009810:	230c      	movs	r3, #12
 8009812:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009814:	2340      	movs	r3, #64	; 0x40
 8009816:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009818:	2300      	movs	r3, #0
 800981a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800981c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009820:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009822:	f107 0308 	add.w	r3, r7, #8
 8009826:	4619      	mov	r1, r3
 8009828:	6878      	ldr	r0, [r7, #4]
 800982a:	f7ff feca 	bl	80095c2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800982e:	4a05      	ldr	r2, [pc, #20]	; (8009844 <SDMMC_CmdStopTransfer+0x40>)
 8009830:	210c      	movs	r1, #12
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f000 f99c 	bl	8009b70 <SDMMC_GetCmdResp1>
 8009838:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800983a:	69fb      	ldr	r3, [r7, #28]
}
 800983c:	4618      	mov	r0, r3
 800983e:	3720      	adds	r7, #32
 8009840:	46bd      	mov	sp, r7
 8009842:	bd80      	pop	{r7, pc}
 8009844:	05f5e100 	.word	0x05f5e100

08009848 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b08a      	sub	sp, #40	; 0x28
 800984c:	af00      	add	r7, sp, #0
 800984e:	60f8      	str	r0, [r7, #12]
 8009850:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009858:	2307      	movs	r3, #7
 800985a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800985c:	2340      	movs	r3, #64	; 0x40
 800985e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009860:	2300      	movs	r3, #0
 8009862:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009864:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009868:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800986a:	f107 0310 	add.w	r3, r7, #16
 800986e:	4619      	mov	r1, r3
 8009870:	68f8      	ldr	r0, [r7, #12]
 8009872:	f7ff fea6 	bl	80095c2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8009876:	f241 3288 	movw	r2, #5000	; 0x1388
 800987a:	2107      	movs	r1, #7
 800987c:	68f8      	ldr	r0, [r7, #12]
 800987e:	f000 f977 	bl	8009b70 <SDMMC_GetCmdResp1>
 8009882:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8009884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009886:	4618      	mov	r0, r3
 8009888:	3728      	adds	r7, #40	; 0x28
 800988a:	46bd      	mov	sp, r7
 800988c:	bd80      	pop	{r7, pc}

0800988e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800988e:	b580      	push	{r7, lr}
 8009890:	b088      	sub	sp, #32
 8009892:	af00      	add	r7, sp, #0
 8009894:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8009896:	2300      	movs	r3, #0
 8009898:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800989a:	2300      	movs	r3, #0
 800989c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800989e:	2300      	movs	r3, #0
 80098a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80098a2:	2300      	movs	r3, #0
 80098a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80098a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098aa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80098ac:	f107 0308 	add.w	r3, r7, #8
 80098b0:	4619      	mov	r1, r3
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f7ff fe85 	bl	80095c2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f000 f92d 	bl	8009b18 <SDMMC_GetCmdError>
 80098be:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80098c0:	69fb      	ldr	r3, [r7, #28]
}
 80098c2:	4618      	mov	r0, r3
 80098c4:	3720      	adds	r7, #32
 80098c6:	46bd      	mov	sp, r7
 80098c8:	bd80      	pop	{r7, pc}

080098ca <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80098ca:	b580      	push	{r7, lr}
 80098cc:	b088      	sub	sp, #32
 80098ce:	af00      	add	r7, sp, #0
 80098d0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80098d2:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80098d6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80098d8:	2308      	movs	r3, #8
 80098da:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80098dc:	2340      	movs	r3, #64	; 0x40
 80098de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80098e0:	2300      	movs	r3, #0
 80098e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80098e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098e8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80098ea:	f107 0308 	add.w	r3, r7, #8
 80098ee:	4619      	mov	r1, r3
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f7ff fe66 	bl	80095c2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80098f6:	6878      	ldr	r0, [r7, #4]
 80098f8:	f000 fb24 	bl	8009f44 <SDMMC_GetCmdResp7>
 80098fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80098fe:	69fb      	ldr	r3, [r7, #28]
}
 8009900:	4618      	mov	r0, r3
 8009902:	3720      	adds	r7, #32
 8009904:	46bd      	mov	sp, r7
 8009906:	bd80      	pop	{r7, pc}

08009908 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009908:	b580      	push	{r7, lr}
 800990a:	b088      	sub	sp, #32
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
 8009910:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009916:	2337      	movs	r3, #55	; 0x37
 8009918:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800991a:	2340      	movs	r3, #64	; 0x40
 800991c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800991e:	2300      	movs	r3, #0
 8009920:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009922:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009926:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009928:	f107 0308 	add.w	r3, r7, #8
 800992c:	4619      	mov	r1, r3
 800992e:	6878      	ldr	r0, [r7, #4]
 8009930:	f7ff fe47 	bl	80095c2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8009934:	f241 3288 	movw	r2, #5000	; 0x1388
 8009938:	2137      	movs	r1, #55	; 0x37
 800993a:	6878      	ldr	r0, [r7, #4]
 800993c:	f000 f918 	bl	8009b70 <SDMMC_GetCmdResp1>
 8009940:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009942:	69fb      	ldr	r3, [r7, #28]
}
 8009944:	4618      	mov	r0, r3
 8009946:	3720      	adds	r7, #32
 8009948:	46bd      	mov	sp, r7
 800994a:	bd80      	pop	{r7, pc}

0800994c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b088      	sub	sp, #32
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
 8009954:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800995c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009960:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009962:	2329      	movs	r3, #41	; 0x29
 8009964:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009966:	2340      	movs	r3, #64	; 0x40
 8009968:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800996a:	2300      	movs	r3, #0
 800996c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800996e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009972:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009974:	f107 0308 	add.w	r3, r7, #8
 8009978:	4619      	mov	r1, r3
 800997a:	6878      	ldr	r0, [r7, #4]
 800997c:	f7ff fe21 	bl	80095c2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8009980:	6878      	ldr	r0, [r7, #4]
 8009982:	f000 fa2b 	bl	8009ddc <SDMMC_GetCmdResp3>
 8009986:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009988:	69fb      	ldr	r3, [r7, #28]
}
 800998a:	4618      	mov	r0, r3
 800998c:	3720      	adds	r7, #32
 800998e:	46bd      	mov	sp, r7
 8009990:	bd80      	pop	{r7, pc}

08009992 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8009992:	b580      	push	{r7, lr}
 8009994:	b088      	sub	sp, #32
 8009996:	af00      	add	r7, sp, #0
 8009998:	6078      	str	r0, [r7, #4]
 800999a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80099a0:	2306      	movs	r3, #6
 80099a2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80099a4:	2340      	movs	r3, #64	; 0x40
 80099a6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80099a8:	2300      	movs	r3, #0
 80099aa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80099ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80099b0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80099b2:	f107 0308 	add.w	r3, r7, #8
 80099b6:	4619      	mov	r1, r3
 80099b8:	6878      	ldr	r0, [r7, #4]
 80099ba:	f7ff fe02 	bl	80095c2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 80099be:	f241 3288 	movw	r2, #5000	; 0x1388
 80099c2:	2106      	movs	r1, #6
 80099c4:	6878      	ldr	r0, [r7, #4]
 80099c6:	f000 f8d3 	bl	8009b70 <SDMMC_GetCmdResp1>
 80099ca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80099cc:	69fb      	ldr	r3, [r7, #28]
}
 80099ce:	4618      	mov	r0, r3
 80099d0:	3720      	adds	r7, #32
 80099d2:	46bd      	mov	sp, r7
 80099d4:	bd80      	pop	{r7, pc}

080099d6 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 80099d6:	b580      	push	{r7, lr}
 80099d8:	b088      	sub	sp, #32
 80099da:	af00      	add	r7, sp, #0
 80099dc:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80099de:	2300      	movs	r3, #0
 80099e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80099e2:	2333      	movs	r3, #51	; 0x33
 80099e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80099e6:	2340      	movs	r3, #64	; 0x40
 80099e8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80099ea:	2300      	movs	r3, #0
 80099ec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80099ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80099f2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80099f4:	f107 0308 	add.w	r3, r7, #8
 80099f8:	4619      	mov	r1, r3
 80099fa:	6878      	ldr	r0, [r7, #4]
 80099fc:	f7ff fde1 	bl	80095c2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8009a00:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a04:	2133      	movs	r1, #51	; 0x33
 8009a06:	6878      	ldr	r0, [r7, #4]
 8009a08:	f000 f8b2 	bl	8009b70 <SDMMC_GetCmdResp1>
 8009a0c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a0e:	69fb      	ldr	r3, [r7, #28]
}
 8009a10:	4618      	mov	r0, r3
 8009a12:	3720      	adds	r7, #32
 8009a14:	46bd      	mov	sp, r7
 8009a16:	bd80      	pop	{r7, pc}

08009a18 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b088      	sub	sp, #32
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8009a20:	2300      	movs	r3, #0
 8009a22:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009a24:	2302      	movs	r3, #2
 8009a26:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009a28:	23c0      	movs	r3, #192	; 0xc0
 8009a2a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009a30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a34:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009a36:	f107 0308 	add.w	r3, r7, #8
 8009a3a:	4619      	mov	r1, r3
 8009a3c:	6878      	ldr	r0, [r7, #4]
 8009a3e:	f7ff fdc0 	bl	80095c2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f000 f982 	bl	8009d4c <SDMMC_GetCmdResp2>
 8009a48:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a4a:	69fb      	ldr	r3, [r7, #28]
}
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	3720      	adds	r7, #32
 8009a50:	46bd      	mov	sp, r7
 8009a52:	bd80      	pop	{r7, pc}

08009a54 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b088      	sub	sp, #32
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
 8009a5c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8009a62:	2309      	movs	r3, #9
 8009a64:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009a66:	23c0      	movs	r3, #192	; 0xc0
 8009a68:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009a6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a72:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009a74:	f107 0308 	add.w	r3, r7, #8
 8009a78:	4619      	mov	r1, r3
 8009a7a:	6878      	ldr	r0, [r7, #4]
 8009a7c:	f7ff fda1 	bl	80095c2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009a80:	6878      	ldr	r0, [r7, #4]
 8009a82:	f000 f963 	bl	8009d4c <SDMMC_GetCmdResp2>
 8009a86:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a88:	69fb      	ldr	r3, [r7, #28]
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	3720      	adds	r7, #32
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bd80      	pop	{r7, pc}

08009a92 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8009a92:	b580      	push	{r7, lr}
 8009a94:	b088      	sub	sp, #32
 8009a96:	af00      	add	r7, sp, #0
 8009a98:	6078      	str	r0, [r7, #4]
 8009a9a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009aa0:	2303      	movs	r3, #3
 8009aa2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009aa4:	2340      	movs	r3, #64	; 0x40
 8009aa6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009aac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ab0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ab2:	f107 0308 	add.w	r3, r7, #8
 8009ab6:	4619      	mov	r1, r3
 8009ab8:	6878      	ldr	r0, [r7, #4]
 8009aba:	f7ff fd82 	bl	80095c2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8009abe:	683a      	ldr	r2, [r7, #0]
 8009ac0:	2103      	movs	r1, #3
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	f000 f9c8 	bl	8009e58 <SDMMC_GetCmdResp6>
 8009ac8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009aca:	69fb      	ldr	r3, [r7, #28]
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	3720      	adds	r7, #32
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bd80      	pop	{r7, pc}

08009ad4 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b088      	sub	sp, #32
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
 8009adc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8009ae2:	230d      	movs	r3, #13
 8009ae4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009ae6:	2340      	movs	r3, #64	; 0x40
 8009ae8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009aea:	2300      	movs	r3, #0
 8009aec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009aee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009af2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009af4:	f107 0308 	add.w	r3, r7, #8
 8009af8:	4619      	mov	r1, r3
 8009afa:	6878      	ldr	r0, [r7, #4]
 8009afc:	f7ff fd61 	bl	80095c2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8009b00:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b04:	210d      	movs	r1, #13
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f000 f832 	bl	8009b70 <SDMMC_GetCmdResp1>
 8009b0c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b0e:	69fb      	ldr	r3, [r7, #28]
}
 8009b10:	4618      	mov	r0, r3
 8009b12:	3720      	adds	r7, #32
 8009b14:	46bd      	mov	sp, r7
 8009b16:	bd80      	pop	{r7, pc}

08009b18 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8009b18:	b480      	push	{r7}
 8009b1a:	b085      	sub	sp, #20
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009b20:	4b11      	ldr	r3, [pc, #68]	; (8009b68 <SDMMC_GetCmdError+0x50>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	4a11      	ldr	r2, [pc, #68]	; (8009b6c <SDMMC_GetCmdError+0x54>)
 8009b26:	fba2 2303 	umull	r2, r3, r2, r3
 8009b2a:	0a5b      	lsrs	r3, r3, #9
 8009b2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b30:	fb02 f303 	mul.w	r3, r2, r3
 8009b34:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	1e5a      	subs	r2, r3, #1
 8009b3a:	60fa      	str	r2, [r7, #12]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d102      	bne.n	8009b46 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009b40:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009b44:	e009      	b.n	8009b5a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d0f1      	beq.n	8009b36 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	22c5      	movs	r2, #197	; 0xc5
 8009b56:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8009b58:	2300      	movs	r3, #0
}
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	3714      	adds	r7, #20
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b64:	4770      	bx	lr
 8009b66:	bf00      	nop
 8009b68:	20000000 	.word	0x20000000
 8009b6c:	10624dd3 	.word	0x10624dd3

08009b70 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b088      	sub	sp, #32
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	60f8      	str	r0, [r7, #12]
 8009b78:	460b      	mov	r3, r1
 8009b7a:	607a      	str	r2, [r7, #4]
 8009b7c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8009b7e:	4b70      	ldr	r3, [pc, #448]	; (8009d40 <SDMMC_GetCmdResp1+0x1d0>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	4a70      	ldr	r2, [pc, #448]	; (8009d44 <SDMMC_GetCmdResp1+0x1d4>)
 8009b84:	fba2 2303 	umull	r2, r3, r2, r3
 8009b88:	0a5a      	lsrs	r2, r3, #9
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	fb02 f303 	mul.w	r3, r2, r3
 8009b90:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8009b92:	69fb      	ldr	r3, [r7, #28]
 8009b94:	1e5a      	subs	r2, r3, #1
 8009b96:	61fa      	str	r2, [r7, #28]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d102      	bne.n	8009ba2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009b9c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009ba0:	e0c9      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ba6:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009ba8:	69bb      	ldr	r3, [r7, #24]
 8009baa:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d0ef      	beq.n	8009b92 <SDMMC_GetCmdResp1+0x22>
 8009bb2:	69bb      	ldr	r3, [r7, #24]
 8009bb4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d1ea      	bne.n	8009b92 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bc0:	f003 0304 	and.w	r3, r3, #4
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d004      	beq.n	8009bd2 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	2204      	movs	r2, #4
 8009bcc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009bce:	2304      	movs	r3, #4
 8009bd0:	e0b1      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bd6:	f003 0301 	and.w	r3, r3, #1
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d004      	beq.n	8009be8 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	2201      	movs	r2, #1
 8009be2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009be4:	2301      	movs	r3, #1
 8009be6:	e0a6      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	22c5      	movs	r2, #197	; 0xc5
 8009bec:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009bee:	68f8      	ldr	r0, [r7, #12]
 8009bf0:	f7ff fd11 	bl	8009616 <SDIO_GetCommandResponse>
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	461a      	mov	r2, r3
 8009bf8:	7afb      	ldrb	r3, [r7, #11]
 8009bfa:	4293      	cmp	r3, r2
 8009bfc:	d001      	beq.n	8009c02 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009bfe:	2301      	movs	r3, #1
 8009c00:	e099      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009c02:	2100      	movs	r1, #0
 8009c04:	68f8      	ldr	r0, [r7, #12]
 8009c06:	f7ff fd13 	bl	8009630 <SDIO_GetResponse>
 8009c0a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009c0c:	697a      	ldr	r2, [r7, #20]
 8009c0e:	4b4e      	ldr	r3, [pc, #312]	; (8009d48 <SDMMC_GetCmdResp1+0x1d8>)
 8009c10:	4013      	ands	r3, r2
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d101      	bne.n	8009c1a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8009c16:	2300      	movs	r3, #0
 8009c18:	e08d      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8009c1a:	697b      	ldr	r3, [r7, #20]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	da02      	bge.n	8009c26 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8009c20:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009c24:	e087      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8009c26:	697b      	ldr	r3, [r7, #20]
 8009c28:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d001      	beq.n	8009c34 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8009c30:	2340      	movs	r3, #64	; 0x40
 8009c32:	e080      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8009c34:	697b      	ldr	r3, [r7, #20]
 8009c36:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d001      	beq.n	8009c42 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8009c3e:	2380      	movs	r3, #128	; 0x80
 8009c40:	e079      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8009c42:	697b      	ldr	r3, [r7, #20]
 8009c44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d002      	beq.n	8009c52 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8009c4c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009c50:	e071      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8009c52:	697b      	ldr	r3, [r7, #20]
 8009c54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d002      	beq.n	8009c62 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8009c5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009c60:	e069      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8009c62:	697b      	ldr	r3, [r7, #20]
 8009c64:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d002      	beq.n	8009c72 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8009c6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009c70:	e061      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8009c72:	697b      	ldr	r3, [r7, #20]
 8009c74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d002      	beq.n	8009c82 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8009c7c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009c80:	e059      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8009c82:	697b      	ldr	r3, [r7, #20]
 8009c84:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d002      	beq.n	8009c92 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009c8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009c90:	e051      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8009c92:	697b      	ldr	r3, [r7, #20]
 8009c94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d002      	beq.n	8009ca2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009c9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009ca0:	e049      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8009ca2:	697b      	ldr	r3, [r7, #20]
 8009ca4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d002      	beq.n	8009cb2 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8009cac:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009cb0:	e041      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8009cb2:	697b      	ldr	r3, [r7, #20]
 8009cb4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d002      	beq.n	8009cc2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8009cbc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009cc0:	e039      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8009cc2:	697b      	ldr	r3, [r7, #20]
 8009cc4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d002      	beq.n	8009cd2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009ccc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009cd0:	e031      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8009cd2:	697b      	ldr	r3, [r7, #20]
 8009cd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d002      	beq.n	8009ce2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009cdc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009ce0:	e029      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8009ce2:	697b      	ldr	r3, [r7, #20]
 8009ce4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d002      	beq.n	8009cf2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009cec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009cf0:	e021      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8009cf2:	697b      	ldr	r3, [r7, #20]
 8009cf4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d002      	beq.n	8009d02 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009cfc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009d00:	e019      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d002      	beq.n	8009d12 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009d0c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009d10:	e011      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8009d12:	697b      	ldr	r3, [r7, #20]
 8009d14:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d002      	beq.n	8009d22 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8009d1c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009d20:	e009      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8009d22:	697b      	ldr	r3, [r7, #20]
 8009d24:	f003 0308 	and.w	r3, r3, #8
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d002      	beq.n	8009d32 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8009d2c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009d30:	e001      	b.n	8009d36 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009d32:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009d36:	4618      	mov	r0, r3
 8009d38:	3720      	adds	r7, #32
 8009d3a:	46bd      	mov	sp, r7
 8009d3c:	bd80      	pop	{r7, pc}
 8009d3e:	bf00      	nop
 8009d40:	20000000 	.word	0x20000000
 8009d44:	10624dd3 	.word	0x10624dd3
 8009d48:	fdffe008 	.word	0xfdffe008

08009d4c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8009d4c:	b480      	push	{r7}
 8009d4e:	b085      	sub	sp, #20
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009d54:	4b1f      	ldr	r3, [pc, #124]	; (8009dd4 <SDMMC_GetCmdResp2+0x88>)
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	4a1f      	ldr	r2, [pc, #124]	; (8009dd8 <SDMMC_GetCmdResp2+0x8c>)
 8009d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8009d5e:	0a5b      	lsrs	r3, r3, #9
 8009d60:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d64:	fb02 f303 	mul.w	r3, r2, r3
 8009d68:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	1e5a      	subs	r2, r3, #1
 8009d6e:	60fa      	str	r2, [r7, #12]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d102      	bne.n	8009d7a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009d74:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009d78:	e026      	b.n	8009dc8 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d7e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009d80:	68bb      	ldr	r3, [r7, #8]
 8009d82:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d0ef      	beq.n	8009d6a <SDMMC_GetCmdResp2+0x1e>
 8009d8a:	68bb      	ldr	r3, [r7, #8]
 8009d8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d1ea      	bne.n	8009d6a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d98:	f003 0304 	and.w	r3, r3, #4
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d004      	beq.n	8009daa <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	2204      	movs	r2, #4
 8009da4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009da6:	2304      	movs	r3, #4
 8009da8:	e00e      	b.n	8009dc8 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009dae:	f003 0301 	and.w	r3, r3, #1
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d004      	beq.n	8009dc0 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2201      	movs	r2, #1
 8009dba:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	e003      	b.n	8009dc8 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	22c5      	movs	r2, #197	; 0xc5
 8009dc4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8009dc6:	2300      	movs	r3, #0
}
 8009dc8:	4618      	mov	r0, r3
 8009dca:	3714      	adds	r7, #20
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd2:	4770      	bx	lr
 8009dd4:	20000000 	.word	0x20000000
 8009dd8:	10624dd3 	.word	0x10624dd3

08009ddc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8009ddc:	b480      	push	{r7}
 8009dde:	b085      	sub	sp, #20
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009de4:	4b1a      	ldr	r3, [pc, #104]	; (8009e50 <SDMMC_GetCmdResp3+0x74>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	4a1a      	ldr	r2, [pc, #104]	; (8009e54 <SDMMC_GetCmdResp3+0x78>)
 8009dea:	fba2 2303 	umull	r2, r3, r2, r3
 8009dee:	0a5b      	lsrs	r3, r3, #9
 8009df0:	f241 3288 	movw	r2, #5000	; 0x1388
 8009df4:	fb02 f303 	mul.w	r3, r2, r3
 8009df8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	1e5a      	subs	r2, r3, #1
 8009dfe:	60fa      	str	r2, [r7, #12]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d102      	bne.n	8009e0a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009e04:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009e08:	e01b      	b.n	8009e42 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e0e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009e10:	68bb      	ldr	r3, [r7, #8]
 8009e12:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d0ef      	beq.n	8009dfa <SDMMC_GetCmdResp3+0x1e>
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d1ea      	bne.n	8009dfa <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e28:	f003 0304 	and.w	r3, r3, #4
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d004      	beq.n	8009e3a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	2204      	movs	r2, #4
 8009e34:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009e36:	2304      	movs	r3, #4
 8009e38:	e003      	b.n	8009e42 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	22c5      	movs	r2, #197	; 0xc5
 8009e3e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009e40:	2300      	movs	r3, #0
}
 8009e42:	4618      	mov	r0, r3
 8009e44:	3714      	adds	r7, #20
 8009e46:	46bd      	mov	sp, r7
 8009e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4c:	4770      	bx	lr
 8009e4e:	bf00      	nop
 8009e50:	20000000 	.word	0x20000000
 8009e54:	10624dd3 	.word	0x10624dd3

08009e58 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b088      	sub	sp, #32
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	60f8      	str	r0, [r7, #12]
 8009e60:	460b      	mov	r3, r1
 8009e62:	607a      	str	r2, [r7, #4]
 8009e64:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009e66:	4b35      	ldr	r3, [pc, #212]	; (8009f3c <SDMMC_GetCmdResp6+0xe4>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	4a35      	ldr	r2, [pc, #212]	; (8009f40 <SDMMC_GetCmdResp6+0xe8>)
 8009e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8009e70:	0a5b      	lsrs	r3, r3, #9
 8009e72:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e76:	fb02 f303 	mul.w	r3, r2, r3
 8009e7a:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8009e7c:	69fb      	ldr	r3, [r7, #28]
 8009e7e:	1e5a      	subs	r2, r3, #1
 8009e80:	61fa      	str	r2, [r7, #28]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d102      	bne.n	8009e8c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009e86:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009e8a:	e052      	b.n	8009f32 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e90:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009e92:	69bb      	ldr	r3, [r7, #24]
 8009e94:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d0ef      	beq.n	8009e7c <SDMMC_GetCmdResp6+0x24>
 8009e9c:	69bb      	ldr	r3, [r7, #24]
 8009e9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d1ea      	bne.n	8009e7c <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009eaa:	f003 0304 	and.w	r3, r3, #4
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d004      	beq.n	8009ebc <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	2204      	movs	r2, #4
 8009eb6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009eb8:	2304      	movs	r3, #4
 8009eba:	e03a      	b.n	8009f32 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ec0:	f003 0301 	and.w	r3, r3, #1
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d004      	beq.n	8009ed2 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	2201      	movs	r2, #1
 8009ecc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009ece:	2301      	movs	r3, #1
 8009ed0:	e02f      	b.n	8009f32 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009ed2:	68f8      	ldr	r0, [r7, #12]
 8009ed4:	f7ff fb9f 	bl	8009616 <SDIO_GetCommandResponse>
 8009ed8:	4603      	mov	r3, r0
 8009eda:	461a      	mov	r2, r3
 8009edc:	7afb      	ldrb	r3, [r7, #11]
 8009ede:	4293      	cmp	r3, r2
 8009ee0:	d001      	beq.n	8009ee6 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009ee2:	2301      	movs	r3, #1
 8009ee4:	e025      	b.n	8009f32 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	22c5      	movs	r2, #197	; 0xc5
 8009eea:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009eec:	2100      	movs	r1, #0
 8009eee:	68f8      	ldr	r0, [r7, #12]
 8009ef0:	f7ff fb9e 	bl	8009630 <SDIO_GetResponse>
 8009ef4:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8009ef6:	697b      	ldr	r3, [r7, #20]
 8009ef8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d106      	bne.n	8009f0e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8009f00:	697b      	ldr	r3, [r7, #20]
 8009f02:	0c1b      	lsrs	r3, r3, #16
 8009f04:	b29a      	uxth	r2, r3
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	e011      	b.n	8009f32 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8009f0e:	697b      	ldr	r3, [r7, #20]
 8009f10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d002      	beq.n	8009f1e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009f18:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009f1c:	e009      	b.n	8009f32 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8009f1e:	697b      	ldr	r3, [r7, #20]
 8009f20:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d002      	beq.n	8009f2e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009f28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009f2c:	e001      	b.n	8009f32 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009f2e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009f32:	4618      	mov	r0, r3
 8009f34:	3720      	adds	r7, #32
 8009f36:	46bd      	mov	sp, r7
 8009f38:	bd80      	pop	{r7, pc}
 8009f3a:	bf00      	nop
 8009f3c:	20000000 	.word	0x20000000
 8009f40:	10624dd3 	.word	0x10624dd3

08009f44 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8009f44:	b480      	push	{r7}
 8009f46:	b085      	sub	sp, #20
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009f4c:	4b22      	ldr	r3, [pc, #136]	; (8009fd8 <SDMMC_GetCmdResp7+0x94>)
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	4a22      	ldr	r2, [pc, #136]	; (8009fdc <SDMMC_GetCmdResp7+0x98>)
 8009f52:	fba2 2303 	umull	r2, r3, r2, r3
 8009f56:	0a5b      	lsrs	r3, r3, #9
 8009f58:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f5c:	fb02 f303 	mul.w	r3, r2, r3
 8009f60:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	1e5a      	subs	r2, r3, #1
 8009f66:	60fa      	str	r2, [r7, #12]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d102      	bne.n	8009f72 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009f6c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009f70:	e02c      	b.n	8009fcc <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f76:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009f78:	68bb      	ldr	r3, [r7, #8]
 8009f7a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d0ef      	beq.n	8009f62 <SDMMC_GetCmdResp7+0x1e>
 8009f82:	68bb      	ldr	r3, [r7, #8]
 8009f84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d1ea      	bne.n	8009f62 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f90:	f003 0304 	and.w	r3, r3, #4
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d004      	beq.n	8009fa2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2204      	movs	r2, #4
 8009f9c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009f9e:	2304      	movs	r3, #4
 8009fa0:	e014      	b.n	8009fcc <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009fa6:	f003 0301 	and.w	r3, r3, #1
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d004      	beq.n	8009fb8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2201      	movs	r2, #1
 8009fb2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009fb4:	2301      	movs	r3, #1
 8009fb6:	e009      	b.n	8009fcc <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009fbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d002      	beq.n	8009fca <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2240      	movs	r2, #64	; 0x40
 8009fc8:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009fca:	2300      	movs	r3, #0
  
}
 8009fcc:	4618      	mov	r0, r3
 8009fce:	3714      	adds	r7, #20
 8009fd0:	46bd      	mov	sp, r7
 8009fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd6:	4770      	bx	lr
 8009fd8:	20000000 	.word	0x20000000
 8009fdc:	10624dd3 	.word	0x10624dd3

08009fe0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8009fe4:	4904      	ldr	r1, [pc, #16]	; (8009ff8 <MX_FATFS_Init+0x18>)
 8009fe6:	4805      	ldr	r0, [pc, #20]	; (8009ffc <MX_FATFS_Init+0x1c>)
 8009fe8:	f004 fc1a 	bl	800e820 <FATFS_LinkDriver>
 8009fec:	4603      	mov	r3, r0
 8009fee:	461a      	mov	r2, r3
 8009ff0:	4b03      	ldr	r3, [pc, #12]	; (800a000 <MX_FATFS_Init+0x20>)
 8009ff2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8009ff4:	bf00      	nop
 8009ff6:	bd80      	pop	{r7, pc}
 8009ff8:	20000d5c 	.word	0x20000d5c
 8009ffc:	08045984 	.word	0x08045984
 800a000:	20000d58 	.word	0x20000d58

0800a004 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a004:	b480      	push	{r7}
 800a006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a008:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a00a:	4618      	mov	r0, r3
 800a00c:	46bd      	mov	sp, r7
 800a00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a012:	4770      	bx	lr

0800a014 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b082      	sub	sp, #8
 800a018:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800a01a:	2300      	movs	r3, #0
 800a01c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a01e:	f000 f896 	bl	800a14e <BSP_SD_IsDetected>
 800a022:	4603      	mov	r3, r0
 800a024:	2b01      	cmp	r3, #1
 800a026:	d001      	beq.n	800a02c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800a028:	2301      	movs	r3, #1
 800a02a:	e012      	b.n	800a052 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800a02c:	480b      	ldr	r0, [pc, #44]	; (800a05c <BSP_SD_Init+0x48>)
 800a02e:	f7fc fe37 	bl	8006ca0 <HAL_SD_Init>
 800a032:	4603      	mov	r3, r0
 800a034:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800a036:	79fb      	ldrb	r3, [r7, #7]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d109      	bne.n	800a050 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800a03c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a040:	4806      	ldr	r0, [pc, #24]	; (800a05c <BSP_SD_Init+0x48>)
 800a042:	f7fd fc5b 	bl	80078fc <HAL_SD_ConfigWideBusOperation>
 800a046:	4603      	mov	r3, r0
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d001      	beq.n	800a050 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800a04c:	2301      	movs	r3, #1
 800a04e:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800a050:	79fb      	ldrb	r3, [r7, #7]
}
 800a052:	4618      	mov	r0, r3
 800a054:	3708      	adds	r7, #8
 800a056:	46bd      	mov	sp, r7
 800a058:	bd80      	pop	{r7, pc}
 800a05a:	bf00      	nop
 800a05c:	20000b7c 	.word	0x20000b7c

0800a060 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b086      	sub	sp, #24
 800a064:	af00      	add	r7, sp, #0
 800a066:	60f8      	str	r0, [r7, #12]
 800a068:	60b9      	str	r1, [r7, #8]
 800a06a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a06c:	2300      	movs	r3, #0
 800a06e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	68ba      	ldr	r2, [r7, #8]
 800a074:	68f9      	ldr	r1, [r7, #12]
 800a076:	4806      	ldr	r0, [pc, #24]	; (800a090 <BSP_SD_ReadBlocks_DMA+0x30>)
 800a078:	f7fc fec0 	bl	8006dfc <HAL_SD_ReadBlocks_DMA>
 800a07c:	4603      	mov	r3, r0
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d001      	beq.n	800a086 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a082:	2301      	movs	r3, #1
 800a084:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a086:	7dfb      	ldrb	r3, [r7, #23]
}
 800a088:	4618      	mov	r0, r3
 800a08a:	3718      	adds	r7, #24
 800a08c:	46bd      	mov	sp, r7
 800a08e:	bd80      	pop	{r7, pc}
 800a090:	20000b7c 	.word	0x20000b7c

0800a094 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800a094:	b580      	push	{r7, lr}
 800a096:	b086      	sub	sp, #24
 800a098:	af00      	add	r7, sp, #0
 800a09a:	60f8      	str	r0, [r7, #12]
 800a09c:	60b9      	str	r1, [r7, #8]
 800a09e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	68ba      	ldr	r2, [r7, #8]
 800a0a8:	68f9      	ldr	r1, [r7, #12]
 800a0aa:	4806      	ldr	r0, [pc, #24]	; (800a0c4 <BSP_SD_WriteBlocks_DMA+0x30>)
 800a0ac:	f7fc ff88 	bl	8006fc0 <HAL_SD_WriteBlocks_DMA>
 800a0b0:	4603      	mov	r3, r0
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d001      	beq.n	800a0ba <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a0ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0bc:	4618      	mov	r0, r3
 800a0be:	3718      	adds	r7, #24
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	bd80      	pop	{r7, pc}
 800a0c4:	20000b7c 	.word	0x20000b7c

0800a0c8 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800a0cc:	4805      	ldr	r0, [pc, #20]	; (800a0e4 <BSP_SD_GetCardState+0x1c>)
 800a0ce:	f7fd fcaf 	bl	8007a30 <HAL_SD_GetCardState>
 800a0d2:	4603      	mov	r3, r0
 800a0d4:	2b04      	cmp	r3, #4
 800a0d6:	bf14      	ite	ne
 800a0d8:	2301      	movne	r3, #1
 800a0da:	2300      	moveq	r3, #0
 800a0dc:	b2db      	uxtb	r3, r3
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	bd80      	pop	{r7, pc}
 800a0e2:	bf00      	nop
 800a0e4:	20000b7c 	.word	0x20000b7c

0800a0e8 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b082      	sub	sp, #8
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800a0f0:	6879      	ldr	r1, [r7, #4]
 800a0f2:	4803      	ldr	r0, [pc, #12]	; (800a100 <BSP_SD_GetCardInfo+0x18>)
 800a0f4:	f7fd fbd6 	bl	80078a4 <HAL_SD_GetCardInfo>
}
 800a0f8:	bf00      	nop
 800a0fa:	3708      	adds	r7, #8
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	bd80      	pop	{r7, pc}
 800a100:	20000b7c 	.word	0x20000b7c

0800a104 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800a104:	b580      	push	{r7, lr}
 800a106:	b082      	sub	sp, #8
 800a108:	af00      	add	r7, sp, #0
 800a10a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800a10c:	f000 f818 	bl	800a140 <BSP_SD_AbortCallback>
}
 800a110:	bf00      	nop
 800a112:	3708      	adds	r7, #8
 800a114:	46bd      	mov	sp, r7
 800a116:	bd80      	pop	{r7, pc}

0800a118 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b082      	sub	sp, #8
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800a120:	f000 f998 	bl	800a454 <BSP_SD_WriteCpltCallback>
}
 800a124:	bf00      	nop
 800a126:	3708      	adds	r7, #8
 800a128:	46bd      	mov	sp, r7
 800a12a:	bd80      	pop	{r7, pc}

0800a12c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b082      	sub	sp, #8
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800a134:	f000 f9a0 	bl	800a478 <BSP_SD_ReadCpltCallback>
}
 800a138:	bf00      	nop
 800a13a:	3708      	adds	r7, #8
 800a13c:	46bd      	mov	sp, r7
 800a13e:	bd80      	pop	{r7, pc}

0800a140 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800a140:	b480      	push	{r7}
 800a142:	af00      	add	r7, sp, #0

}
 800a144:	bf00      	nop
 800a146:	46bd      	mov	sp, r7
 800a148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14c:	4770      	bx	lr

0800a14e <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800a14e:	b480      	push	{r7}
 800a150:	b083      	sub	sp, #12
 800a152:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800a154:	2301      	movs	r3, #1
 800a156:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800a158:	79fb      	ldrb	r3, [r7, #7]
 800a15a:	b2db      	uxtb	r3, r3
}
 800a15c:	4618      	mov	r0, r3
 800a15e:	370c      	adds	r7, #12
 800a160:	46bd      	mov	sp, r7
 800a162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a166:	4770      	bx	lr

0800a168 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b084      	sub	sp, #16
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 800a170:	f004 fd36 	bl	800ebe0 <osKernelGetTickCount>
 800a174:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 800a176:	e006      	b.n	800a186 <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a178:	f7ff ffa6 	bl	800a0c8 <BSP_SD_GetCardState>
 800a17c:	4603      	mov	r3, r0
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d101      	bne.n	800a186 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800a182:	2300      	movs	r3, #0
 800a184:	e009      	b.n	800a19a <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 800a186:	f004 fd2b 	bl	800ebe0 <osKernelGetTickCount>
 800a18a:	4602      	mov	r2, r0
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	1ad3      	subs	r3, r2, r3
 800a190:	687a      	ldr	r2, [r7, #4]
 800a192:	429a      	cmp	r2, r3
 800a194:	d8f0      	bhi.n	800a178 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800a196:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a19a:	4618      	mov	r0, r3
 800a19c:	3710      	adds	r7, #16
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	bd80      	pop	{r7, pc}
	...

0800a1a4 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800a1a4:	b580      	push	{r7, lr}
 800a1a6:	b082      	sub	sp, #8
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	4603      	mov	r3, r0
 800a1ac:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800a1ae:	4b0b      	ldr	r3, [pc, #44]	; (800a1dc <SD_CheckStatus+0x38>)
 800a1b0:	2201      	movs	r2, #1
 800a1b2:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a1b4:	f7ff ff88 	bl	800a0c8 <BSP_SD_GetCardState>
 800a1b8:	4603      	mov	r3, r0
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d107      	bne.n	800a1ce <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800a1be:	4b07      	ldr	r3, [pc, #28]	; (800a1dc <SD_CheckStatus+0x38>)
 800a1c0:	781b      	ldrb	r3, [r3, #0]
 800a1c2:	b2db      	uxtb	r3, r3
 800a1c4:	f023 0301 	bic.w	r3, r3, #1
 800a1c8:	b2da      	uxtb	r2, r3
 800a1ca:	4b04      	ldr	r3, [pc, #16]	; (800a1dc <SD_CheckStatus+0x38>)
 800a1cc:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800a1ce:	4b03      	ldr	r3, [pc, #12]	; (800a1dc <SD_CheckStatus+0x38>)
 800a1d0:	781b      	ldrb	r3, [r3, #0]
 800a1d2:	b2db      	uxtb	r3, r3
}
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	3708      	adds	r7, #8
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bd80      	pop	{r7, pc}
 800a1dc:	20000009 	.word	0x20000009

0800a1e0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800a1e0:	b580      	push	{r7, lr}
 800a1e2:	b082      	sub	sp, #8
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	4603      	mov	r3, r0
 800a1e8:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800a1ea:	4b1c      	ldr	r3, [pc, #112]	; (800a25c <SD_initialize+0x7c>)
 800a1ec:	2201      	movs	r2, #1
 800a1ee:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 800a1f0:	f004 fcae 	bl	800eb50 <osKernelGetState>
 800a1f4:	4603      	mov	r3, r0
 800a1f6:	2b02      	cmp	r3, #2
 800a1f8:	d129      	bne.n	800a24e <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800a1fa:	f7ff ff0b 	bl	800a014 <BSP_SD_Init>
 800a1fe:	4603      	mov	r3, r0
 800a200:	2b00      	cmp	r3, #0
 800a202:	d107      	bne.n	800a214 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800a204:	79fb      	ldrb	r3, [r7, #7]
 800a206:	4618      	mov	r0, r3
 800a208:	f7ff ffcc 	bl	800a1a4 <SD_CheckStatus>
 800a20c:	4603      	mov	r3, r0
 800a20e:	461a      	mov	r2, r3
 800a210:	4b12      	ldr	r3, [pc, #72]	; (800a25c <SD_initialize+0x7c>)
 800a212:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800a214:	4b11      	ldr	r3, [pc, #68]	; (800a25c <SD_initialize+0x7c>)
 800a216:	781b      	ldrb	r3, [r3, #0]
 800a218:	b2db      	uxtb	r3, r3
 800a21a:	2b01      	cmp	r3, #1
 800a21c:	d017      	beq.n	800a24e <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 800a21e:	4b10      	ldr	r3, [pc, #64]	; (800a260 <SD_initialize+0x80>)
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	2b00      	cmp	r3, #0
 800a224:	d107      	bne.n	800a236 <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 800a226:	2200      	movs	r2, #0
 800a228:	2102      	movs	r1, #2
 800a22a:	200a      	movs	r0, #10
 800a22c:	f004 ffec 	bl	800f208 <osMessageQueueNew>
 800a230:	4603      	mov	r3, r0
 800a232:	4a0b      	ldr	r2, [pc, #44]	; (800a260 <SD_initialize+0x80>)
 800a234:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 800a236:	4b0a      	ldr	r3, [pc, #40]	; (800a260 <SD_initialize+0x80>)
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d107      	bne.n	800a24e <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 800a23e:	4b07      	ldr	r3, [pc, #28]	; (800a25c <SD_initialize+0x7c>)
 800a240:	781b      	ldrb	r3, [r3, #0]
 800a242:	b2db      	uxtb	r3, r3
 800a244:	f043 0301 	orr.w	r3, r3, #1
 800a248:	b2da      	uxtb	r2, r3
 800a24a:	4b04      	ldr	r3, [pc, #16]	; (800a25c <SD_initialize+0x7c>)
 800a24c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800a24e:	4b03      	ldr	r3, [pc, #12]	; (800a25c <SD_initialize+0x7c>)
 800a250:	781b      	ldrb	r3, [r3, #0]
 800a252:	b2db      	uxtb	r3, r3
}
 800a254:	4618      	mov	r0, r3
 800a256:	3708      	adds	r7, #8
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}
 800a25c:	20000009 	.word	0x20000009
 800a260:	20000f98 	.word	0x20000f98

0800a264 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b082      	sub	sp, #8
 800a268:	af00      	add	r7, sp, #0
 800a26a:	4603      	mov	r3, r0
 800a26c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800a26e:	79fb      	ldrb	r3, [r7, #7]
 800a270:	4618      	mov	r0, r3
 800a272:	f7ff ff97 	bl	800a1a4 <SD_CheckStatus>
 800a276:	4603      	mov	r3, r0
}
 800a278:	4618      	mov	r0, r3
 800a27a:	3708      	adds	r7, #8
 800a27c:	46bd      	mov	sp, r7
 800a27e:	bd80      	pop	{r7, pc}

0800a280 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b088      	sub	sp, #32
 800a284:	af00      	add	r7, sp, #0
 800a286:	60b9      	str	r1, [r7, #8]
 800a288:	607a      	str	r2, [r7, #4]
 800a28a:	603b      	str	r3, [r7, #0]
 800a28c:	4603      	mov	r3, r0
 800a28e:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800a290:	2301      	movs	r3, #1
 800a292:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800a294:	f247 5030 	movw	r0, #30000	; 0x7530
 800a298:	f7ff ff66 	bl	800a168 <SD_CheckStatusWithTimeout>
 800a29c:	4603      	mov	r3, r0
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	da01      	bge.n	800a2a6 <SD_read+0x26>
  {
    return res;
 800a2a2:	7ffb      	ldrb	r3, [r7, #31]
 800a2a4:	e02f      	b.n	800a306 <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800a2a6:	683a      	ldr	r2, [r7, #0]
 800a2a8:	6879      	ldr	r1, [r7, #4]
 800a2aa:	68b8      	ldr	r0, [r7, #8]
 800a2ac:	f7ff fed8 	bl	800a060 <BSP_SD_ReadBlocks_DMA>
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 800a2b4:	7fbb      	ldrb	r3, [r7, #30]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d124      	bne.n	800a304 <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800a2ba:	4b15      	ldr	r3, [pc, #84]	; (800a310 <SD_read+0x90>)
 800a2bc:	6818      	ldr	r0, [r3, #0]
 800a2be:	f107 0112 	add.w	r1, r7, #18
 800a2c2:	f247 5330 	movw	r3, #30000	; 0x7530
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	f005 f872 	bl	800f3b0 <osMessageQueueGet>
 800a2cc:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 800a2ce:	69bb      	ldr	r3, [r7, #24]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d117      	bne.n	800a304 <SD_read+0x84>
 800a2d4:	8a7b      	ldrh	r3, [r7, #18]
 800a2d6:	2b01      	cmp	r3, #1
 800a2d8:	d114      	bne.n	800a304 <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 800a2da:	f004 fc81 	bl	800ebe0 <osKernelGetTickCount>
 800a2de:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800a2e0:	e007      	b.n	800a2f2 <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a2e2:	f7ff fef1 	bl	800a0c8 <BSP_SD_GetCardState>
 800a2e6:	4603      	mov	r3, r0
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d102      	bne.n	800a2f2 <SD_read+0x72>
              {
                res = RES_OK;
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800a2f0:	e008      	b.n	800a304 <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800a2f2:	f004 fc75 	bl	800ebe0 <osKernelGetTickCount>
 800a2f6:	4602      	mov	r2, r0
 800a2f8:	697b      	ldr	r3, [r7, #20]
 800a2fa:	1ad3      	subs	r3, r2, r3
 800a2fc:	f247 522f 	movw	r2, #29999	; 0x752f
 800a300:	4293      	cmp	r3, r2
 800a302:	d9ee      	bls.n	800a2e2 <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800a304:	7ffb      	ldrb	r3, [r7, #31]
}
 800a306:	4618      	mov	r0, r3
 800a308:	3720      	adds	r7, #32
 800a30a:	46bd      	mov	sp, r7
 800a30c:	bd80      	pop	{r7, pc}
 800a30e:	bf00      	nop
 800a310:	20000f98 	.word	0x20000f98

0800a314 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800a314:	b580      	push	{r7, lr}
 800a316:	b088      	sub	sp, #32
 800a318:	af00      	add	r7, sp, #0
 800a31a:	60b9      	str	r1, [r7, #8]
 800a31c:	607a      	str	r2, [r7, #4]
 800a31e:	603b      	str	r3, [r7, #0]
 800a320:	4603      	mov	r3, r0
 800a322:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a324:	2301      	movs	r3, #1
 800a326:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800a328:	f247 5030 	movw	r0, #30000	; 0x7530
 800a32c:	f7ff ff1c 	bl	800a168 <SD_CheckStatusWithTimeout>
 800a330:	4603      	mov	r3, r0
 800a332:	2b00      	cmp	r3, #0
 800a334:	da01      	bge.n	800a33a <SD_write+0x26>
  {
    return res;
 800a336:	7ffb      	ldrb	r3, [r7, #31]
 800a338:	e02d      	b.n	800a396 <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800a33a:	683a      	ldr	r2, [r7, #0]
 800a33c:	6879      	ldr	r1, [r7, #4]
 800a33e:	68b8      	ldr	r0, [r7, #8]
 800a340:	f7ff fea8 	bl	800a094 <BSP_SD_WriteBlocks_DMA>
 800a344:	4603      	mov	r3, r0
 800a346:	2b00      	cmp	r3, #0
 800a348:	d124      	bne.n	800a394 <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800a34a:	4b15      	ldr	r3, [pc, #84]	; (800a3a0 <SD_write+0x8c>)
 800a34c:	6818      	ldr	r0, [r3, #0]
 800a34e:	f107 0112 	add.w	r1, r7, #18
 800a352:	f247 5330 	movw	r3, #30000	; 0x7530
 800a356:	2200      	movs	r2, #0
 800a358:	f005 f82a 	bl	800f3b0 <osMessageQueueGet>
 800a35c:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 800a35e:	69bb      	ldr	r3, [r7, #24]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d117      	bne.n	800a394 <SD_write+0x80>
 800a364:	8a7b      	ldrh	r3, [r7, #18]
 800a366:	2b02      	cmp	r3, #2
 800a368:	d114      	bne.n	800a394 <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 800a36a:	f004 fc39 	bl	800ebe0 <osKernelGetTickCount>
 800a36e:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800a370:	e007      	b.n	800a382 <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a372:	f7ff fea9 	bl	800a0c8 <BSP_SD_GetCardState>
 800a376:	4603      	mov	r3, r0
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d102      	bne.n	800a382 <SD_write+0x6e>
          {
            res = RES_OK;
 800a37c:	2300      	movs	r3, #0
 800a37e:	77fb      	strb	r3, [r7, #31]
            break;
 800a380:	e008      	b.n	800a394 <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800a382:	f004 fc2d 	bl	800ebe0 <osKernelGetTickCount>
 800a386:	4602      	mov	r2, r0
 800a388:	697b      	ldr	r3, [r7, #20]
 800a38a:	1ad3      	subs	r3, r2, r3
 800a38c:	f247 522f 	movw	r2, #29999	; 0x752f
 800a390:	4293      	cmp	r3, r2
 800a392:	d9ee      	bls.n	800a372 <SD_write+0x5e>
    }

  }
#endif

  return res;
 800a394:	7ffb      	ldrb	r3, [r7, #31]
}
 800a396:	4618      	mov	r0, r3
 800a398:	3720      	adds	r7, #32
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}
 800a39e:	bf00      	nop
 800a3a0:	20000f98 	.word	0x20000f98

0800a3a4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b08c      	sub	sp, #48	; 0x30
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	4603      	mov	r3, r0
 800a3ac:	603a      	str	r2, [r7, #0]
 800a3ae:	71fb      	strb	r3, [r7, #7]
 800a3b0:	460b      	mov	r3, r1
 800a3b2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800a3b4:	2301      	movs	r3, #1
 800a3b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800a3ba:	4b25      	ldr	r3, [pc, #148]	; (800a450 <SD_ioctl+0xac>)
 800a3bc:	781b      	ldrb	r3, [r3, #0]
 800a3be:	b2db      	uxtb	r3, r3
 800a3c0:	f003 0301 	and.w	r3, r3, #1
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d001      	beq.n	800a3cc <SD_ioctl+0x28>
 800a3c8:	2303      	movs	r3, #3
 800a3ca:	e03c      	b.n	800a446 <SD_ioctl+0xa2>

  switch (cmd)
 800a3cc:	79bb      	ldrb	r3, [r7, #6]
 800a3ce:	2b03      	cmp	r3, #3
 800a3d0:	d834      	bhi.n	800a43c <SD_ioctl+0x98>
 800a3d2:	a201      	add	r2, pc, #4	; (adr r2, 800a3d8 <SD_ioctl+0x34>)
 800a3d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3d8:	0800a3e9 	.word	0x0800a3e9
 800a3dc:	0800a3f1 	.word	0x0800a3f1
 800a3e0:	0800a409 	.word	0x0800a409
 800a3e4:	0800a423 	.word	0x0800a423
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a3ee:	e028      	b.n	800a442 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800a3f0:	f107 030c 	add.w	r3, r7, #12
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	f7ff fe77 	bl	800a0e8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800a3fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a400:	2300      	movs	r3, #0
 800a402:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a406:	e01c      	b.n	800a442 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a408:	f107 030c 	add.w	r3, r7, #12
 800a40c:	4618      	mov	r0, r3
 800a40e:	f7ff fe6b 	bl	800a0e8 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800a412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a414:	b29a      	uxth	r2, r3
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800a41a:	2300      	movs	r3, #0
 800a41c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a420:	e00f      	b.n	800a442 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a422:	f107 030c 	add.w	r3, r7, #12
 800a426:	4618      	mov	r0, r3
 800a428:	f7ff fe5e 	bl	800a0e8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800a42c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a42e:	0a5a      	lsrs	r2, r3, #9
 800a430:	683b      	ldr	r3, [r7, #0]
 800a432:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a434:	2300      	movs	r3, #0
 800a436:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a43a:	e002      	b.n	800a442 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800a43c:	2304      	movs	r3, #4
 800a43e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800a442:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800a446:	4618      	mov	r0, r3
 800a448:	3730      	adds	r7, #48	; 0x30
 800a44a:	46bd      	mov	sp, r7
 800a44c:	bd80      	pop	{r7, pc}
 800a44e:	bf00      	nop
 800a450:	20000009 	.word	0x20000009

0800a454 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800a454:	b580      	push	{r7, lr}
 800a456:	b082      	sub	sp, #8
 800a458:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 800a45a:	2302      	movs	r3, #2
 800a45c:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 800a45e:	4b05      	ldr	r3, [pc, #20]	; (800a474 <BSP_SD_WriteCpltCallback+0x20>)
 800a460:	6818      	ldr	r0, [r3, #0]
 800a462:	1db9      	adds	r1, r7, #6
 800a464:	2300      	movs	r3, #0
 800a466:	2200      	movs	r2, #0
 800a468:	f004 ff42 	bl	800f2f0 <osMessageQueuePut>
#endif
}
 800a46c:	bf00      	nop
 800a46e:	3708      	adds	r7, #8
 800a470:	46bd      	mov	sp, r7
 800a472:	bd80      	pop	{r7, pc}
 800a474:	20000f98 	.word	0x20000f98

0800a478 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b082      	sub	sp, #8
 800a47c:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 800a47e:	2301      	movs	r3, #1
 800a480:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 800a482:	4b05      	ldr	r3, [pc, #20]	; (800a498 <BSP_SD_ReadCpltCallback+0x20>)
 800a484:	6818      	ldr	r0, [r3, #0]
 800a486:	1db9      	adds	r1, r7, #6
 800a488:	2300      	movs	r3, #0
 800a48a:	2200      	movs	r2, #0
 800a48c:	f004 ff30 	bl	800f2f0 <osMessageQueuePut>
#endif
}
 800a490:	bf00      	nop
 800a492:	3708      	adds	r7, #8
 800a494:	46bd      	mov	sp, r7
 800a496:	bd80      	pop	{r7, pc}
 800a498:	20000f98 	.word	0x20000f98

0800a49c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b084      	sub	sp, #16
 800a4a0:	af04      	add	r7, sp, #16
  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800a4a2:	2100      	movs	r1, #0
 800a4a4:	2000      	movs	r0, #0
 800a4a6:	f008 fdb1 	bl	801300c <tcpip_init>

  /* IP addresses initialization with DHCP (IPv4) */
  ipaddr.addr = 0;
 800a4aa:	4b2a      	ldr	r3, [pc, #168]	; (800a554 <MX_LWIP_Init+0xb8>)
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	601a      	str	r2, [r3, #0]
  netmask.addr = 0;
 800a4b0:	4b29      	ldr	r3, [pc, #164]	; (800a558 <MX_LWIP_Init+0xbc>)
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	601a      	str	r2, [r3, #0]
  gw.addr = 0;
 800a4b6:	4b29      	ldr	r3, [pc, #164]	; (800a55c <MX_LWIP_Init+0xc0>)
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	601a      	str	r2, [r3, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800a4bc:	4b28      	ldr	r3, [pc, #160]	; (800a560 <MX_LWIP_Init+0xc4>)
 800a4be:	9302      	str	r3, [sp, #8]
 800a4c0:	4b28      	ldr	r3, [pc, #160]	; (800a564 <MX_LWIP_Init+0xc8>)
 800a4c2:	9301      	str	r3, [sp, #4]
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	9300      	str	r3, [sp, #0]
 800a4c8:	4b24      	ldr	r3, [pc, #144]	; (800a55c <MX_LWIP_Init+0xc0>)
 800a4ca:	4a23      	ldr	r2, [pc, #140]	; (800a558 <MX_LWIP_Init+0xbc>)
 800a4cc:	4921      	ldr	r1, [pc, #132]	; (800a554 <MX_LWIP_Init+0xb8>)
 800a4ce:	4826      	ldr	r0, [pc, #152]	; (800a568 <MX_LWIP_Init+0xcc>)
 800a4d0:	f009 fb20 	bl	8013b14 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800a4d4:	4824      	ldr	r0, [pc, #144]	; (800a568 <MX_LWIP_Init+0xcc>)
 800a4d6:	f009 fcd7 	bl	8013e88 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800a4da:	4b23      	ldr	r3, [pc, #140]	; (800a568 <MX_LWIP_Init+0xcc>)
 800a4dc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800a4e0:	089b      	lsrs	r3, r3, #2
 800a4e2:	f003 0301 	and.w	r3, r3, #1
 800a4e6:	b2db      	uxtb	r3, r3
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d003      	beq.n	800a4f4 <MX_LWIP_Init+0x58>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800a4ec:	481e      	ldr	r0, [pc, #120]	; (800a568 <MX_LWIP_Init+0xcc>)
 800a4ee:	f009 fcdb 	bl	8013ea8 <netif_set_up>
 800a4f2:	e002      	b.n	800a4fa <MX_LWIP_Init+0x5e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800a4f4:	481c      	ldr	r0, [pc, #112]	; (800a568 <MX_LWIP_Init+0xcc>)
 800a4f6:	f009 fd43 	bl	8013f80 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800a4fa:	491c      	ldr	r1, [pc, #112]	; (800a56c <MX_LWIP_Init+0xd0>)
 800a4fc:	481a      	ldr	r0, [pc, #104]	; (800a568 <MX_LWIP_Init+0xcc>)
 800a4fe:	f009 fdd9 	bl	80140b4 <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  Netif_LinkSemaphore = osSemaphoreNew(1, 1, NULL);
 800a502:	2200      	movs	r2, #0
 800a504:	2101      	movs	r1, #1
 800a506:	2001      	movs	r0, #1
 800a508:	f004 fd3a 	bl	800ef80 <osSemaphoreNew>
 800a50c:	4603      	mov	r3, r0
 800a50e:	4a18      	ldr	r2, [pc, #96]	; (800a570 <MX_LWIP_Init+0xd4>)
 800a510:	6013      	str	r3, [r2, #0]

  link_arg.netif = &gnetif;
 800a512:	4b18      	ldr	r3, [pc, #96]	; (800a574 <MX_LWIP_Init+0xd8>)
 800a514:	4a14      	ldr	r2, [pc, #80]	; (800a568 <MX_LWIP_Init+0xcc>)
 800a516:	601a      	str	r2, [r3, #0]
  link_arg.semaphore = Netif_LinkSemaphore;
 800a518:	4b15      	ldr	r3, [pc, #84]	; (800a570 <MX_LWIP_Init+0xd4>)
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	4a15      	ldr	r2, [pc, #84]	; (800a574 <MX_LWIP_Init+0xd8>)
 800a51e:	6053      	str	r3, [r2, #4]
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800a520:	2224      	movs	r2, #36	; 0x24
 800a522:	2100      	movs	r1, #0
 800a524:	4814      	ldr	r0, [pc, #80]	; (800a578 <MX_LWIP_Init+0xdc>)
 800a526:	f014 fe77 	bl	801f218 <memset>
  attributes.name = "LinkThr";
 800a52a:	4b13      	ldr	r3, [pc, #76]	; (800a578 <MX_LWIP_Init+0xdc>)
 800a52c:	4a13      	ldr	r2, [pc, #76]	; (800a57c <MX_LWIP_Init+0xe0>)
 800a52e:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800a530:	4b11      	ldr	r3, [pc, #68]	; (800a578 <MX_LWIP_Init+0xdc>)
 800a532:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a536:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 800a538:	4b0f      	ldr	r3, [pc, #60]	; (800a578 <MX_LWIP_Init+0xdc>)
 800a53a:	2210      	movs	r2, #16
 800a53c:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernetif_set_link, &link_arg, &attributes);
 800a53e:	4a0e      	ldr	r2, [pc, #56]	; (800a578 <MX_LWIP_Init+0xdc>)
 800a540:	490c      	ldr	r1, [pc, #48]	; (800a574 <MX_LWIP_Init+0xd8>)
 800a542:	480f      	ldr	r0, [pc, #60]	; (800a580 <MX_LWIP_Init+0xe4>)
 800a544:	f004 fb61 	bl	800ec0a <osThreadNew>
/* USER CODE END OS_THREAD_NEW_CMSIS_RTOS_V2 */

  /* Start DHCP negotiation for a network interface (IPv4) */
  dhcp_start(&gnetif);
 800a548:	4807      	ldr	r0, [pc, #28]	; (800a568 <MX_LWIP_Init+0xcc>)
 800a54a:	f010 ff19 	bl	801b380 <dhcp_start>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800a54e:	bf00      	nop
 800a550:	46bd      	mov	sp, r7
 800a552:	bd80      	pop	{r7, pc}
 800a554:	20000fe0 	.word	0x20000fe0
 800a558:	20000fe4 	.word	0x20000fe4
 800a55c:	20000fe8 	.word	0x20000fe8
 800a560:	08012f49 	.word	0x08012f49
 800a564:	0800abe9 	.word	0x0800abe9
 800a568:	20000fa8 	.word	0x20000fa8
 800a56c:	0800accd 	.word	0x0800accd
 800a570:	20000f9c 	.word	0x20000f9c
 800a574:	20000fa0 	.word	0x20000fa0
 800a578:	20000fec 	.word	0x20000fec
 800a57c:	08025500 	.word	0x08025500
 800a580:	0800ac55 	.word	0x0800ac55

0800a584 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b08e      	sub	sp, #56	; 0x38
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a58c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a590:	2200      	movs	r2, #0
 800a592:	601a      	str	r2, [r3, #0]
 800a594:	605a      	str	r2, [r3, #4]
 800a596:	609a      	str	r2, [r3, #8]
 800a598:	60da      	str	r2, [r3, #12]
 800a59a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	4a59      	ldr	r2, [pc, #356]	; (800a708 <HAL_ETH_MspInit+0x184>)
 800a5a2:	4293      	cmp	r3, r2
 800a5a4:	f040 80ac 	bne.w	800a700 <HAL_ETH_MspInit+0x17c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	623b      	str	r3, [r7, #32]
 800a5ac:	4b57      	ldr	r3, [pc, #348]	; (800a70c <HAL_ETH_MspInit+0x188>)
 800a5ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5b0:	4a56      	ldr	r2, [pc, #344]	; (800a70c <HAL_ETH_MspInit+0x188>)
 800a5b2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a5b6:	6313      	str	r3, [r2, #48]	; 0x30
 800a5b8:	4b54      	ldr	r3, [pc, #336]	; (800a70c <HAL_ETH_MspInit+0x188>)
 800a5ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a5c0:	623b      	str	r3, [r7, #32]
 800a5c2:	6a3b      	ldr	r3, [r7, #32]
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	61fb      	str	r3, [r7, #28]
 800a5c8:	4b50      	ldr	r3, [pc, #320]	; (800a70c <HAL_ETH_MspInit+0x188>)
 800a5ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5cc:	4a4f      	ldr	r2, [pc, #316]	; (800a70c <HAL_ETH_MspInit+0x188>)
 800a5ce:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a5d2:	6313      	str	r3, [r2, #48]	; 0x30
 800a5d4:	4b4d      	ldr	r3, [pc, #308]	; (800a70c <HAL_ETH_MspInit+0x188>)
 800a5d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5d8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a5dc:	61fb      	str	r3, [r7, #28]
 800a5de:	69fb      	ldr	r3, [r7, #28]
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	61bb      	str	r3, [r7, #24]
 800a5e4:	4b49      	ldr	r3, [pc, #292]	; (800a70c <HAL_ETH_MspInit+0x188>)
 800a5e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5e8:	4a48      	ldr	r2, [pc, #288]	; (800a70c <HAL_ETH_MspInit+0x188>)
 800a5ea:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a5ee:	6313      	str	r3, [r2, #48]	; 0x30
 800a5f0:	4b46      	ldr	r3, [pc, #280]	; (800a70c <HAL_ETH_MspInit+0x188>)
 800a5f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a5f8:	61bb      	str	r3, [r7, #24]
 800a5fa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a5fc:	2300      	movs	r3, #0
 800a5fe:	617b      	str	r3, [r7, #20]
 800a600:	4b42      	ldr	r3, [pc, #264]	; (800a70c <HAL_ETH_MspInit+0x188>)
 800a602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a604:	4a41      	ldr	r2, [pc, #260]	; (800a70c <HAL_ETH_MspInit+0x188>)
 800a606:	f043 0304 	orr.w	r3, r3, #4
 800a60a:	6313      	str	r3, [r2, #48]	; 0x30
 800a60c:	4b3f      	ldr	r3, [pc, #252]	; (800a70c <HAL_ETH_MspInit+0x188>)
 800a60e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a610:	f003 0304 	and.w	r3, r3, #4
 800a614:	617b      	str	r3, [r7, #20]
 800a616:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a618:	2300      	movs	r3, #0
 800a61a:	613b      	str	r3, [r7, #16]
 800a61c:	4b3b      	ldr	r3, [pc, #236]	; (800a70c <HAL_ETH_MspInit+0x188>)
 800a61e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a620:	4a3a      	ldr	r2, [pc, #232]	; (800a70c <HAL_ETH_MspInit+0x188>)
 800a622:	f043 0301 	orr.w	r3, r3, #1
 800a626:	6313      	str	r3, [r2, #48]	; 0x30
 800a628:	4b38      	ldr	r3, [pc, #224]	; (800a70c <HAL_ETH_MspInit+0x188>)
 800a62a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a62c:	f003 0301 	and.w	r3, r3, #1
 800a630:	613b      	str	r3, [r7, #16]
 800a632:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a634:	2300      	movs	r3, #0
 800a636:	60fb      	str	r3, [r7, #12]
 800a638:	4b34      	ldr	r3, [pc, #208]	; (800a70c <HAL_ETH_MspInit+0x188>)
 800a63a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a63c:	4a33      	ldr	r2, [pc, #204]	; (800a70c <HAL_ETH_MspInit+0x188>)
 800a63e:	f043 0302 	orr.w	r3, r3, #2
 800a642:	6313      	str	r3, [r2, #48]	; 0x30
 800a644:	4b31      	ldr	r3, [pc, #196]	; (800a70c <HAL_ETH_MspInit+0x188>)
 800a646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a648:	f003 0302 	and.w	r3, r3, #2
 800a64c:	60fb      	str	r3, [r7, #12]
 800a64e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800a650:	2300      	movs	r3, #0
 800a652:	60bb      	str	r3, [r7, #8]
 800a654:	4b2d      	ldr	r3, [pc, #180]	; (800a70c <HAL_ETH_MspInit+0x188>)
 800a656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a658:	4a2c      	ldr	r2, [pc, #176]	; (800a70c <HAL_ETH_MspInit+0x188>)
 800a65a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a65e:	6313      	str	r3, [r2, #48]	; 0x30
 800a660:	4b2a      	ldr	r3, [pc, #168]	; (800a70c <HAL_ETH_MspInit+0x188>)
 800a662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a664:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a668:	60bb      	str	r3, [r7, #8]
 800a66a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    PG14     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800a66c:	2332      	movs	r3, #50	; 0x32
 800a66e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a670:	2302      	movs	r3, #2
 800a672:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a674:	2300      	movs	r3, #0
 800a676:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a678:	2303      	movs	r3, #3
 800a67a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a67c:	230b      	movs	r3, #11
 800a67e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a680:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a684:	4619      	mov	r1, r3
 800a686:	4822      	ldr	r0, [pc, #136]	; (800a710 <HAL_ETH_MspInit+0x18c>)
 800a688:	f7fa fff2 	bl	8005670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800a68c:	2386      	movs	r3, #134	; 0x86
 800a68e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a690:	2302      	movs	r3, #2
 800a692:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a694:	2300      	movs	r3, #0
 800a696:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a698:	2303      	movs	r3, #3
 800a69a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a69c:	230b      	movs	r3, #11
 800a69e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a6a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a6a4:	4619      	mov	r1, r3
 800a6a6:	481b      	ldr	r0, [pc, #108]	; (800a714 <HAL_ETH_MspInit+0x190>)
 800a6a8:	f7fa ffe2 	bl	8005670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800a6ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a6b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a6b2:	2302      	movs	r3, #2
 800a6b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a6ba:	2303      	movs	r3, #3
 800a6bc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a6be:	230b      	movs	r3, #11
 800a6c0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a6c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a6c6:	4619      	mov	r1, r3
 800a6c8:	4813      	ldr	r0, [pc, #76]	; (800a718 <HAL_ETH_MspInit+0x194>)
 800a6ca:	f7fa ffd1 	bl	8005670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800a6ce:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800a6d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a6d4:	2302      	movs	r3, #2
 800a6d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a6d8:	2300      	movs	r3, #0
 800a6da:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a6dc:	2303      	movs	r3, #3
 800a6de:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a6e0:	230b      	movs	r3, #11
 800a6e2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800a6e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a6e8:	4619      	mov	r1, r3
 800a6ea:	480c      	ldr	r0, [pc, #48]	; (800a71c <HAL_ETH_MspInit+0x198>)
 800a6ec:	f7fa ffc0 	bl	8005670 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	2105      	movs	r1, #5
 800a6f4:	203d      	movs	r0, #61	; 0x3d
 800a6f6:	f7f8 ffb0 	bl	800365a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800a6fa:	203d      	movs	r0, #61	; 0x3d
 800a6fc:	f7f8 ffc9 	bl	8003692 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800a700:	bf00      	nop
 800a702:	3738      	adds	r7, #56	; 0x38
 800a704:	46bd      	mov	sp, r7
 800a706:	bd80      	pop	{r7, pc}
 800a708:	40028000 	.word	0x40028000
 800a70c:	40023800 	.word	0x40023800
 800a710:	40020800 	.word	0x40020800
 800a714:	40020000 	.word	0x40020000
 800a718:	40020400 	.word	0x40020400
 800a71c:	40021800 	.word	0x40021800

0800a720 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b082      	sub	sp, #8
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 800a728:	4b04      	ldr	r3, [pc, #16]	; (800a73c <HAL_ETH_RxCpltCallback+0x1c>)
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	4618      	mov	r0, r3
 800a72e:	f004 fd03 	bl	800f138 <osSemaphoreRelease>
}
 800a732:	bf00      	nop
 800a734:	3708      	adds	r7, #8
 800a736:	46bd      	mov	sp, r7
 800a738:	bd80      	pop	{r7, pc}
 800a73a:	bf00      	nop
 800a73c:	200040b0 	.word	0x200040b0

0800a740 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b090      	sub	sp, #64	; 0x40
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800a748:	2300      	movs	r3, #0
 800a74a:	63bb      	str	r3, [r7, #56]	; 0x38
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800a74c:	4b5d      	ldr	r3, [pc, #372]	; (800a8c4 <low_level_init+0x184>)
 800a74e:	4a5e      	ldr	r2, [pc, #376]	; (800a8c8 <low_level_init+0x188>)
 800a750:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800a752:	4b5c      	ldr	r3, [pc, #368]	; (800a8c4 <low_level_init+0x184>)
 800a754:	2201      	movs	r2, #1
 800a756:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 800a758:	4b5a      	ldr	r3, [pc, #360]	; (800a8c4 <low_level_init+0x184>)
 800a75a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a75e:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800a760:	4b58      	ldr	r3, [pc, #352]	; (800a8c4 <low_level_init+0x184>)
 800a762:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a766:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800a768:	4b56      	ldr	r3, [pc, #344]	; (800a8c4 <low_level_init+0x184>)
 800a76a:	2201      	movs	r2, #1
 800a76c:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800a76e:	2300      	movs	r3, #0
 800a770:	733b      	strb	r3, [r7, #12]
  MACAddr[1] = 0x80;
 800a772:	2380      	movs	r3, #128	; 0x80
 800a774:	737b      	strb	r3, [r7, #13]
  MACAddr[2] = 0xE1;
 800a776:	23e1      	movs	r3, #225	; 0xe1
 800a778:	73bb      	strb	r3, [r7, #14]
  MACAddr[3] = 0x00;
 800a77a:	2300      	movs	r3, #0
 800a77c:	73fb      	strb	r3, [r7, #15]
  MACAddr[4] = 0x00;
 800a77e:	2300      	movs	r3, #0
 800a780:	743b      	strb	r3, [r7, #16]
  MACAddr[5] = 0x00;
 800a782:	2300      	movs	r3, #0
 800a784:	747b      	strb	r3, [r7, #17]
  heth.Init.MACAddr = &MACAddr[0];
 800a786:	4a4f      	ldr	r2, [pc, #316]	; (800a8c4 <low_level_init+0x184>)
 800a788:	f107 030c 	add.w	r3, r7, #12
 800a78c:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 800a78e:	4b4d      	ldr	r3, [pc, #308]	; (800a8c4 <low_level_init+0x184>)
 800a790:	2201      	movs	r2, #1
 800a792:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800a794:	4b4b      	ldr	r3, [pc, #300]	; (800a8c4 <low_level_init+0x184>)
 800a796:	2200      	movs	r2, #0
 800a798:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800a79a:	4b4a      	ldr	r3, [pc, #296]	; (800a8c4 <low_level_init+0x184>)
 800a79c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800a7a0:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800a7a2:	4848      	ldr	r0, [pc, #288]	; (800a8c4 <low_level_init+0x184>)
 800a7a4:	f7f9 fdd6 	bl	8004354 <HAL_ETH_Init>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 800a7ae:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d108      	bne.n	800a7c8 <low_level_init+0x88>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800a7bc:	f043 0304 	orr.w	r3, r3, #4
 800a7c0:	b2da      	uxtb	r2, r3
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800a7c8:	2304      	movs	r3, #4
 800a7ca:	4a40      	ldr	r2, [pc, #256]	; (800a8cc <low_level_init+0x18c>)
 800a7cc:	4940      	ldr	r1, [pc, #256]	; (800a8d0 <low_level_init+0x190>)
 800a7ce:	483d      	ldr	r0, [pc, #244]	; (800a8c4 <low_level_init+0x184>)
 800a7d0:	f7f9 ff5a 	bl	8004688 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800a7d4:	2304      	movs	r3, #4
 800a7d6:	4a3f      	ldr	r2, [pc, #252]	; (800a8d4 <low_level_init+0x194>)
 800a7d8:	493f      	ldr	r1, [pc, #252]	; (800a8d8 <low_level_init+0x198>)
 800a7da:	483a      	ldr	r0, [pc, #232]	; (800a8c4 <low_level_init+0x184>)
 800a7dc:	f7f9 ffbc 	bl	8004758 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	2206      	movs	r2, #6
 800a7e4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800a7e8:	4b36      	ldr	r3, [pc, #216]	; (800a8c4 <low_level_init+0x184>)
 800a7ea:	695b      	ldr	r3, [r3, #20]
 800a7ec:	781a      	ldrb	r2, [r3, #0]
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800a7f4:	4b33      	ldr	r3, [pc, #204]	; (800a8c4 <low_level_init+0x184>)
 800a7f6:	695b      	ldr	r3, [r3, #20]
 800a7f8:	785a      	ldrb	r2, [r3, #1]
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800a800:	4b30      	ldr	r3, [pc, #192]	; (800a8c4 <low_level_init+0x184>)
 800a802:	695b      	ldr	r3, [r3, #20]
 800a804:	789a      	ldrb	r2, [r3, #2]
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800a80c:	4b2d      	ldr	r3, [pc, #180]	; (800a8c4 <low_level_init+0x184>)
 800a80e:	695b      	ldr	r3, [r3, #20]
 800a810:	78da      	ldrb	r2, [r3, #3]
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800a818:	4b2a      	ldr	r3, [pc, #168]	; (800a8c4 <low_level_init+0x184>)
 800a81a:	695b      	ldr	r3, [r3, #20]
 800a81c:	791a      	ldrb	r2, [r3, #4]
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800a824:	4b27      	ldr	r3, [pc, #156]	; (800a8c4 <low_level_init+0x184>)
 800a826:	695b      	ldr	r3, [r3, #20]
 800a828:	795a      	ldrb	r2, [r3, #5]
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

  /* maximum transfer unit */
  netif->mtu = 1500;
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800a836:	851a      	strh	r2, [r3, #40]	; 0x28

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800a83e:	f043 030a 	orr.w	r3, r3, #10
 800a842:	b2da      	uxtb	r2, r3
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

/* create a binary semaphore used for informing ethernetif of frame reception */
  s_xSemaphore = osSemaphoreNew(1, 1, NULL);
 800a84a:	2200      	movs	r2, #0
 800a84c:	2101      	movs	r1, #1
 800a84e:	2001      	movs	r0, #1
 800a850:	f004 fb96 	bl	800ef80 <osSemaphoreNew>
 800a854:	4603      	mov	r3, r0
 800a856:	4a21      	ldr	r2, [pc, #132]	; (800a8dc <low_level_init+0x19c>)
 800a858:	6013      	str	r3, [r2, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800a85a:	f107 0314 	add.w	r3, r7, #20
 800a85e:	2224      	movs	r2, #36	; 0x24
 800a860:	2100      	movs	r1, #0
 800a862:	4618      	mov	r0, r3
 800a864:	f014 fcd8 	bl	801f218 <memset>
  attributes.name = "EthIf";
 800a868:	4b1d      	ldr	r3, [pc, #116]	; (800a8e0 <low_level_init+0x1a0>)
 800a86a:	617b      	str	r3, [r7, #20]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800a86c:	f44f 73af 	mov.w	r3, #350	; 0x15e
 800a870:	62bb      	str	r3, [r7, #40]	; 0x28
  attributes.priority = osPriorityRealtime;
 800a872:	2330      	movs	r3, #48	; 0x30
 800a874:	62fb      	str	r3, [r7, #44]	; 0x2c
  osThreadNew(ethernetif_input, netif, &attributes);
 800a876:	f107 0314 	add.w	r3, r7, #20
 800a87a:	461a      	mov	r2, r3
 800a87c:	6879      	ldr	r1, [r7, #4]
 800a87e:	4819      	ldr	r0, [pc, #100]	; (800a8e4 <low_level_init+0x1a4>)
 800a880:	f004 f9c3 	bl	800ec0a <osThreadNew>
/* USER CODE END OS_THREAD_NEW_CMSIS_RTOS_V2 */
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800a884:	480f      	ldr	r0, [pc, #60]	; (800a8c4 <low_level_init+0x184>)
 800a886:	f7fa fa8b 	bl	8004da0 <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800a88a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a88e:	461a      	mov	r2, r3
 800a890:	211d      	movs	r1, #29
 800a892:	480c      	ldr	r0, [pc, #48]	; (800a8c4 <low_level_init+0x184>)
 800a894:	f7fa f9b6 	bl	8004c04 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800a898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a89a:	f043 030b 	orr.w	r3, r3, #11
 800a89e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800a8a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8a2:	461a      	mov	r2, r3
 800a8a4:	211d      	movs	r1, #29
 800a8a6:	4807      	ldr	r0, [pc, #28]	; (800a8c4 <low_level_init+0x184>)
 800a8a8:	f7fa fa14 	bl	8004cd4 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800a8ac:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a8b0:	461a      	mov	r2, r3
 800a8b2:	211d      	movs	r1, #29
 800a8b4:	4803      	ldr	r0, [pc, #12]	; (800a8c4 <low_level_init+0x184>)
 800a8b6:	f7fa f9a5 	bl	8004c04 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800a8ba:	bf00      	nop
 800a8bc:	3740      	adds	r7, #64	; 0x40
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	bd80      	pop	{r7, pc}
 800a8c2:	bf00      	nop
 800a8c4:	200040b4 	.word	0x200040b4
 800a8c8:	40028000 	.word	0x40028000
 800a8cc:	200028e0 	.word	0x200028e0
 800a8d0:	20001090 	.word	0x20001090
 800a8d4:	20001110 	.word	0x20001110
 800a8d8:	20001010 	.word	0x20001010
 800a8dc:	200040b0 	.word	0x200040b0
 800a8e0:	08025508 	.word	0x08025508
 800a8e4:	0800ab89 	.word	0x0800ab89

0800a8e8 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b08a      	sub	sp, #40	; 0x28
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
 800a8f0:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800a8f2:	4b4b      	ldr	r3, [pc, #300]	; (800aa20 <low_level_output+0x138>)
 800a8f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8f6:	689b      	ldr	r3, [r3, #8]
 800a8f8:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800a8fe:	2300      	movs	r3, #0
 800a900:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800a902:	2300      	movs	r3, #0
 800a904:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800a906:	2300      	movs	r3, #0
 800a908:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800a90a:	4b45      	ldr	r3, [pc, #276]	; (800aa20 <low_level_output+0x138>)
 800a90c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a90e:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800a910:	2300      	movs	r3, #0
 800a912:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800a914:	683b      	ldr	r3, [r7, #0]
 800a916:	623b      	str	r3, [r7, #32]
 800a918:	e05a      	b.n	800a9d0 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800a91a:	69bb      	ldr	r3, [r7, #24]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	da03      	bge.n	800a92a <low_level_output+0x42>
      {
        errval = ERR_USE;
 800a922:	23f8      	movs	r3, #248	; 0xf8
 800a924:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800a928:	e05c      	b.n	800a9e4 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800a92a:	6a3b      	ldr	r3, [r7, #32]
 800a92c:	895b      	ldrh	r3, [r3, #10]
 800a92e:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800a930:	2300      	movs	r3, #0
 800a932:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800a934:	e02f      	b.n	800a996 <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800a936:	69fa      	ldr	r2, [r7, #28]
 800a938:	693b      	ldr	r3, [r7, #16]
 800a93a:	18d0      	adds	r0, r2, r3
 800a93c:	6a3b      	ldr	r3, [r7, #32]
 800a93e:	685a      	ldr	r2, [r3, #4]
 800a940:	68bb      	ldr	r3, [r7, #8]
 800a942:	18d1      	adds	r1, r2, r3
 800a944:	693b      	ldr	r3, [r7, #16]
 800a946:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800a94a:	3304      	adds	r3, #4
 800a94c:	461a      	mov	r2, r3
 800a94e:	f014 fc3b 	bl	801f1c8 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800a952:	69bb      	ldr	r3, [r7, #24]
 800a954:	68db      	ldr	r3, [r3, #12]
 800a956:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800a958:	69bb      	ldr	r3, [r7, #24]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	da03      	bge.n	800a968 <low_level_output+0x80>
        {
          errval = ERR_USE;
 800a960:	23f8      	movs	r3, #248	; 0xf8
 800a962:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800a966:	e03d      	b.n	800a9e4 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800a968:	69bb      	ldr	r3, [r7, #24]
 800a96a:	689b      	ldr	r3, [r3, #8]
 800a96c:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800a96e:	693a      	ldr	r2, [r7, #16]
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	4413      	add	r3, r2
 800a974:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800a978:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800a97a:	68ba      	ldr	r2, [r7, #8]
 800a97c:	693b      	ldr	r3, [r7, #16]
 800a97e:	1ad3      	subs	r3, r2, r3
 800a980:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800a984:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800a986:	697a      	ldr	r2, [r7, #20]
 800a988:	693b      	ldr	r3, [r7, #16]
 800a98a:	1ad3      	subs	r3, r2, r3
 800a98c:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800a990:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800a992:	2300      	movs	r3, #0
 800a994:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800a996:	68fa      	ldr	r2, [r7, #12]
 800a998:	693b      	ldr	r3, [r7, #16]
 800a99a:	4413      	add	r3, r2
 800a99c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800a9a0:	4293      	cmp	r3, r2
 800a9a2:	d8c8      	bhi.n	800a936 <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800a9a4:	69fa      	ldr	r2, [r7, #28]
 800a9a6:	693b      	ldr	r3, [r7, #16]
 800a9a8:	18d0      	adds	r0, r2, r3
 800a9aa:	6a3b      	ldr	r3, [r7, #32]
 800a9ac:	685a      	ldr	r2, [r3, #4]
 800a9ae:	68bb      	ldr	r3, [r7, #8]
 800a9b0:	4413      	add	r3, r2
 800a9b2:	68fa      	ldr	r2, [r7, #12]
 800a9b4:	4619      	mov	r1, r3
 800a9b6:	f014 fc07 	bl	801f1c8 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800a9ba:	693a      	ldr	r2, [r7, #16]
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	4413      	add	r3, r2
 800a9c0:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800a9c2:	697a      	ldr	r2, [r7, #20]
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	4413      	add	r3, r2
 800a9c8:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800a9ca:	6a3b      	ldr	r3, [r7, #32]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	623b      	str	r3, [r7, #32]
 800a9d0:	6a3b      	ldr	r3, [r7, #32]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d1a1      	bne.n	800a91a <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800a9d6:	6979      	ldr	r1, [r7, #20]
 800a9d8:	4811      	ldr	r0, [pc, #68]	; (800aa20 <low_level_output+0x138>)
 800a9da:	f7f9 ff29 	bl	8004830 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800a9de:	2300      	movs	r3, #0
 800a9e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800a9e4:	4b0e      	ldr	r3, [pc, #56]	; (800aa20 <low_level_output+0x138>)
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a9ec:	695b      	ldr	r3, [r3, #20]
 800a9ee:	f003 0320 	and.w	r3, r3, #32
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d00d      	beq.n	800aa12 <low_level_output+0x12a>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800a9f6:	4b0a      	ldr	r3, [pc, #40]	; (800aa20 <low_level_output+0x138>)
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a9fe:	461a      	mov	r2, r3
 800aa00:	2320      	movs	r3, #32
 800aa02:	6153      	str	r3, [r2, #20]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800aa04:	4b06      	ldr	r3, [pc, #24]	; (800aa20 <low_level_output+0x138>)
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa0c:	461a      	mov	r2, r3
 800aa0e:	2300      	movs	r3, #0
 800aa10:	6053      	str	r3, [r2, #4]
  }
  return errval;
 800aa12:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800aa16:	4618      	mov	r0, r3
 800aa18:	3728      	adds	r7, #40	; 0x28
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}
 800aa1e:	bf00      	nop
 800aa20:	200040b4 	.word	0x200040b4

0800aa24 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b08c      	sub	sp, #48	; 0x30
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800aa30:	2300      	movs	r3, #0
 800aa32:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800aa34:	2300      	movs	r3, #0
 800aa36:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800aa38:	2300      	movs	r3, #0
 800aa3a:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800aa40:	2300      	movs	r3, #0
 800aa42:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800aa44:	2300      	movs	r3, #0
 800aa46:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 800aa48:	484e      	ldr	r0, [pc, #312]	; (800ab84 <low_level_input+0x160>)
 800aa4a:	f7f9 ffdb 	bl	8004a04 <HAL_ETH_GetReceivedFrame_IT>
 800aa4e:	4603      	mov	r3, r0
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d001      	beq.n	800aa58 <low_level_input+0x34>

    return NULL;
 800aa54:	2300      	movs	r3, #0
 800aa56:	e091      	b.n	800ab7c <low_level_input+0x158>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800aa58:	4b4a      	ldr	r3, [pc, #296]	; (800ab84 <low_level_input+0x160>)
 800aa5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa5c:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800aa5e:	4b49      	ldr	r3, [pc, #292]	; (800ab84 <low_level_input+0x160>)
 800aa60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa62:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 800aa64:	89fb      	ldrh	r3, [r7, #14]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d007      	beq.n	800aa7a <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800aa6a:	89fb      	ldrh	r3, [r7, #14]
 800aa6c:	f44f 72c1 	mov.w	r2, #386	; 0x182
 800aa70:	4619      	mov	r1, r3
 800aa72:	2000      	movs	r0, #0
 800aa74:	f009 fbe8 	bl	8014248 <pbuf_alloc>
 800aa78:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800aa7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d04b      	beq.n	800ab18 <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800aa80:	4b40      	ldr	r3, [pc, #256]	; (800ab84 <low_level_input+0x160>)
 800aa82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa84:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800aa86:	2300      	movs	r3, #0
 800aa88:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800aa8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa8c:	62bb      	str	r3, [r7, #40]	; 0x28
 800aa8e:	e040      	b.n	800ab12 <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 800aa90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa92:	895b      	ldrh	r3, [r3, #10]
 800aa94:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800aa96:	2300      	movs	r3, #0
 800aa98:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800aa9a:	e021      	b.n	800aae0 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800aa9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa9e:	685a      	ldr	r2, [r3, #4]
 800aaa0:	69bb      	ldr	r3, [r7, #24]
 800aaa2:	18d0      	adds	r0, r2, r3
 800aaa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aaa6:	69fb      	ldr	r3, [r7, #28]
 800aaa8:	18d1      	adds	r1, r2, r3
 800aaaa:	69fb      	ldr	r3, [r7, #28]
 800aaac:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800aab0:	3304      	adds	r3, #4
 800aab2:	461a      	mov	r2, r3
 800aab4:	f014 fb88 	bl	801f1c8 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800aab8:	6a3b      	ldr	r3, [r7, #32]
 800aaba:	68db      	ldr	r3, [r3, #12]
 800aabc:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800aabe:	6a3b      	ldr	r3, [r7, #32]
 800aac0:	689b      	ldr	r3, [r3, #8]
 800aac2:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800aac4:	69fa      	ldr	r2, [r7, #28]
 800aac6:	697b      	ldr	r3, [r7, #20]
 800aac8:	4413      	add	r3, r2
 800aaca:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800aace:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800aad0:	69ba      	ldr	r2, [r7, #24]
 800aad2:	69fb      	ldr	r3, [r7, #28]
 800aad4:	1ad3      	subs	r3, r2, r3
 800aad6:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800aada:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800aadc:	2300      	movs	r3, #0
 800aade:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800aae0:	697a      	ldr	r2, [r7, #20]
 800aae2:	69fb      	ldr	r3, [r7, #28]
 800aae4:	4413      	add	r3, r2
 800aae6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800aaea:	4293      	cmp	r3, r2
 800aaec:	d8d6      	bhi.n	800aa9c <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800aaee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaf0:	685a      	ldr	r2, [r3, #4]
 800aaf2:	69bb      	ldr	r3, [r7, #24]
 800aaf4:	18d0      	adds	r0, r2, r3
 800aaf6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aaf8:	69fb      	ldr	r3, [r7, #28]
 800aafa:	4413      	add	r3, r2
 800aafc:	697a      	ldr	r2, [r7, #20]
 800aafe:	4619      	mov	r1, r3
 800ab00:	f014 fb62 	bl	801f1c8 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800ab04:	69fa      	ldr	r2, [r7, #28]
 800ab06:	697b      	ldr	r3, [r7, #20]
 800ab08:	4413      	add	r3, r2
 800ab0a:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800ab0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	62bb      	str	r3, [r7, #40]	; 0x28
 800ab12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d1bb      	bne.n	800aa90 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800ab18:	4b1a      	ldr	r3, [pc, #104]	; (800ab84 <low_level_input+0x160>)
 800ab1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab1c:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800ab1e:	2300      	movs	r3, #0
 800ab20:	613b      	str	r3, [r7, #16]
 800ab22:	e00b      	b.n	800ab3c <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800ab24:	6a3b      	ldr	r3, [r7, #32]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800ab2c:	6a3b      	ldr	r3, [r7, #32]
 800ab2e:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800ab30:	6a3b      	ldr	r3, [r7, #32]
 800ab32:	68db      	ldr	r3, [r3, #12]
 800ab34:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800ab36:	693b      	ldr	r3, [r7, #16]
 800ab38:	3301      	adds	r3, #1
 800ab3a:	613b      	str	r3, [r7, #16]
 800ab3c:	4b11      	ldr	r3, [pc, #68]	; (800ab84 <low_level_input+0x160>)
 800ab3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab40:	693a      	ldr	r2, [r7, #16]
 800ab42:	429a      	cmp	r2, r3
 800ab44:	d3ee      	bcc.n	800ab24 <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800ab46:	4b0f      	ldr	r3, [pc, #60]	; (800ab84 <low_level_input+0x160>)
 800ab48:	2200      	movs	r2, #0
 800ab4a:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800ab4c:	4b0d      	ldr	r3, [pc, #52]	; (800ab84 <low_level_input+0x160>)
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab54:	695b      	ldr	r3, [r3, #20]
 800ab56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d00d      	beq.n	800ab7a <low_level_input+0x156>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800ab5e:	4b09      	ldr	r3, [pc, #36]	; (800ab84 <low_level_input+0x160>)
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab66:	461a      	mov	r2, r3
 800ab68:	2380      	movs	r3, #128	; 0x80
 800ab6a:	6153      	str	r3, [r2, #20]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800ab6c:	4b05      	ldr	r3, [pc, #20]	; (800ab84 <low_level_input+0x160>)
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab74:	461a      	mov	r2, r3
 800ab76:	2300      	movs	r3, #0
 800ab78:	6093      	str	r3, [r2, #8]
  }
  return p;
 800ab7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	3730      	adds	r7, #48	; 0x30
 800ab80:	46bd      	mov	sp, r7
 800ab82:	bd80      	pop	{r7, pc}
 800ab84:	200040b4 	.word	0x200040b4

0800ab88 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	b084      	sub	sp, #16
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreAcquire(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800ab94:	4b12      	ldr	r3, [pc, #72]	; (800abe0 <ethernetif_input+0x58>)
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	f04f 31ff 	mov.w	r1, #4294967295
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	f004 fa79 	bl	800f094 <osSemaphoreAcquire>
 800aba2:	4603      	mov	r3, r0
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d1f5      	bne.n	800ab94 <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 800aba8:	480e      	ldr	r0, [pc, #56]	; (800abe4 <ethernetif_input+0x5c>)
 800abaa:	f014 fa7f 	bl	801f0ac <sys_mutex_lock>
        p = low_level_input( netif );
 800abae:	68f8      	ldr	r0, [r7, #12]
 800abb0:	f7ff ff38 	bl	800aa24 <low_level_input>
 800abb4:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 800abb6:	68bb      	ldr	r3, [r7, #8]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d00a      	beq.n	800abd2 <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	691b      	ldr	r3, [r3, #16]
 800abc0:	68f9      	ldr	r1, [r7, #12]
 800abc2:	68b8      	ldr	r0, [r7, #8]
 800abc4:	4798      	blx	r3
 800abc6:	4603      	mov	r3, r0
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d002      	beq.n	800abd2 <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 800abcc:	68b8      	ldr	r0, [r7, #8]
 800abce:	f009 fe1f 	bl	8014810 <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 800abd2:	4804      	ldr	r0, [pc, #16]	; (800abe4 <ethernetif_input+0x5c>)
 800abd4:	f014 fa79 	bl	801f0ca <sys_mutex_unlock>
      } while(p!=NULL);
 800abd8:	68bb      	ldr	r3, [r7, #8]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d1e4      	bne.n	800aba8 <ethernetif_input+0x20>
    if (osSemaphoreAcquire(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800abde:	e7d9      	b.n	800ab94 <ethernetif_input+0xc>
 800abe0:	200040b0 	.word	0x200040b0
 800abe4:	20008a9c 	.word	0x20008a9c

0800abe8 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800abe8:	b580      	push	{r7, lr}
 800abea:	b082      	sub	sp, #8
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d106      	bne.n	800ac04 <ethernetif_init+0x1c>
 800abf6:	4b0e      	ldr	r3, [pc, #56]	; (800ac30 <ethernetif_init+0x48>)
 800abf8:	f240 223b 	movw	r2, #571	; 0x23b
 800abfc:	490d      	ldr	r1, [pc, #52]	; (800ac34 <ethernetif_init+0x4c>)
 800abfe:	480e      	ldr	r0, [pc, #56]	; (800ac38 <ethernetif_init+0x50>)
 800ac00:	f014 fb12 	bl	801f228 <printf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	2273      	movs	r2, #115	; 0x73
 800ac08:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  netif->name[1] = IFNAME1;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	2274      	movs	r2, #116	; 0x74
 800ac10:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	4a09      	ldr	r2, [pc, #36]	; (800ac3c <ethernetif_init+0x54>)
 800ac18:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	4a08      	ldr	r2, [pc, #32]	; (800ac40 <ethernetif_init+0x58>)
 800ac1e:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800ac20:	6878      	ldr	r0, [r7, #4]
 800ac22:	f7ff fd8d 	bl	800a740 <low_level_init>

  return ERR_OK;
 800ac26:	2300      	movs	r3, #0
}
 800ac28:	4618      	mov	r0, r3
 800ac2a:	3708      	adds	r7, #8
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	bd80      	pop	{r7, pc}
 800ac30:	08025510 	.word	0x08025510
 800ac34:	0802552c 	.word	0x0802552c
 800ac38:	0802553c 	.word	0x0802553c
 800ac3c:	0801d24d 	.word	0x0801d24d
 800ac40:	0800a8e9 	.word	0x0800a8e9

0800ac44 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800ac44:	b580      	push	{r7, lr}
 800ac46:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800ac48:	f7f7 ffec 	bl	8002c24 <HAL_GetTick>
 800ac4c:	4603      	mov	r3, r0
}
 800ac4e:	4618      	mov	r0, r3
 800ac50:	bd80      	pop	{r7, pc}
	...

0800ac54 <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void* argument)

{
 800ac54:	b580      	push	{r7, lr}
 800ac56:	b084      	sub	sp, #16
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	60bb      	str	r3, [r7, #8]
  struct link_str *link_arg = (struct link_str *)argument;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	60fb      	str	r3, [r7, #12]

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800ac64:	f107 0308 	add.w	r3, r7, #8
 800ac68:	461a      	mov	r2, r3
 800ac6a:	2101      	movs	r1, #1
 800ac6c:	4816      	ldr	r0, [pc, #88]	; (800acc8 <ethernetif_set_link+0x74>)
 800ac6e:	f7f9 ffc9 	bl	8004c04 <HAL_ETH_ReadPHYRegister>

    regvalue &= PHY_LINKED_STATUS;
 800ac72:	68bb      	ldr	r3, [r7, #8]
 800ac74:	f003 0304 	and.w	r3, r3, #4
 800ac78:	60bb      	str	r3, [r7, #8]

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800ac82:	f003 0304 	and.w	r3, r3, #4
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d108      	bne.n	800ac9c <ethernetif_set_link+0x48>
 800ac8a:	68bb      	ldr	r3, [r7, #8]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d005      	beq.n	800ac9c <ethernetif_set_link+0x48>
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	4618      	mov	r0, r3
 800ac96:	f009 f9a5 	bl	8013fe4 <netif_set_link_up>
 800ac9a:	e011      	b.n	800acc0 <ethernetif_set_link+0x6c>
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800aca4:	089b      	lsrs	r3, r3, #2
 800aca6:	f003 0301 	and.w	r3, r3, #1
 800acaa:	b2db      	uxtb	r3, r3
 800acac:	2b00      	cmp	r3, #0
 800acae:	d007      	beq.n	800acc0 <ethernetif_set_link+0x6c>
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d104      	bne.n	800acc0 <ethernetif_set_link+0x6c>
    {
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	4618      	mov	r0, r3
 800acbc:	f009 f9ca 	bl	8014054 <netif_set_link_down>
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 800acc0:	20c8      	movs	r0, #200	; 0xc8
 800acc2:	f004 f834 	bl	800ed2e <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800acc6:	e7cd      	b.n	800ac64 <ethernetif_set_link+0x10>
 800acc8:	200040b4 	.word	0x200040b4

0800accc <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800accc:	b580      	push	{r7, lr}
 800acce:	b084      	sub	sp, #16
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800acd4:	2300      	movs	r3, #0
 800acd6:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800acd8:	2300      	movs	r3, #0
 800acda:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800ace2:	089b      	lsrs	r3, r3, #2
 800ace4:	f003 0301 	and.w	r3, r3, #1
 800ace8:	b2db      	uxtb	r3, r3
 800acea:	2b00      	cmp	r3, #0
 800acec:	d05d      	beq.n	800adaa <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800acee:	4b34      	ldr	r3, [pc, #208]	; (800adc0 <ethernetif_update_config+0xf4>)
 800acf0:	685b      	ldr	r3, [r3, #4]
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d03f      	beq.n	800ad76 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800acf6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800acfa:	2100      	movs	r1, #0
 800acfc:	4830      	ldr	r0, [pc, #192]	; (800adc0 <ethernetif_update_config+0xf4>)
 800acfe:	f7f9 ffe9 	bl	8004cd4 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800ad02:	f7f7 ff8f 	bl	8002c24 <HAL_GetTick>
 800ad06:	4603      	mov	r3, r0
 800ad08:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800ad0a:	f107 0308 	add.w	r3, r7, #8
 800ad0e:	461a      	mov	r2, r3
 800ad10:	2101      	movs	r1, #1
 800ad12:	482b      	ldr	r0, [pc, #172]	; (800adc0 <ethernetif_update_config+0xf4>)
 800ad14:	f7f9 ff76 	bl	8004c04 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800ad18:	f7f7 ff84 	bl	8002c24 <HAL_GetTick>
 800ad1c:	4602      	mov	r2, r0
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	1ad3      	subs	r3, r2, r3
 800ad22:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ad26:	d828      	bhi.n	800ad7a <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800ad28:	68bb      	ldr	r3, [r7, #8]
 800ad2a:	f003 0320 	and.w	r3, r3, #32
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d0eb      	beq.n	800ad0a <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800ad32:	f107 0308 	add.w	r3, r7, #8
 800ad36:	461a      	mov	r2, r3
 800ad38:	2110      	movs	r1, #16
 800ad3a:	4821      	ldr	r0, [pc, #132]	; (800adc0 <ethernetif_update_config+0xf4>)
 800ad3c:	f7f9 ff62 	bl	8004c04 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800ad40:	68bb      	ldr	r3, [r7, #8]
 800ad42:	f003 0304 	and.w	r3, r3, #4
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d004      	beq.n	800ad54 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800ad4a:	4b1d      	ldr	r3, [pc, #116]	; (800adc0 <ethernetif_update_config+0xf4>)
 800ad4c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ad50:	60da      	str	r2, [r3, #12]
 800ad52:	e002      	b.n	800ad5a <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800ad54:	4b1a      	ldr	r3, [pc, #104]	; (800adc0 <ethernetif_update_config+0xf4>)
 800ad56:	2200      	movs	r2, #0
 800ad58:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800ad5a:	68bb      	ldr	r3, [r7, #8]
 800ad5c:	f003 0302 	and.w	r3, r3, #2
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d003      	beq.n	800ad6c <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800ad64:	4b16      	ldr	r3, [pc, #88]	; (800adc0 <ethernetif_update_config+0xf4>)
 800ad66:	2200      	movs	r2, #0
 800ad68:	609a      	str	r2, [r3, #8]
 800ad6a:	e016      	b.n	800ad9a <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800ad6c:	4b14      	ldr	r3, [pc, #80]	; (800adc0 <ethernetif_update_config+0xf4>)
 800ad6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800ad72:	609a      	str	r2, [r3, #8]
 800ad74:	e011      	b.n	800ad9a <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800ad76:	bf00      	nop
 800ad78:	e000      	b.n	800ad7c <ethernetif_update_config+0xb0>
          goto error;
 800ad7a:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800ad7c:	4b10      	ldr	r3, [pc, #64]	; (800adc0 <ethernetif_update_config+0xf4>)
 800ad7e:	68db      	ldr	r3, [r3, #12]
 800ad80:	08db      	lsrs	r3, r3, #3
 800ad82:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800ad84:	4b0e      	ldr	r3, [pc, #56]	; (800adc0 <ethernetif_update_config+0xf4>)
 800ad86:	689b      	ldr	r3, [r3, #8]
 800ad88:	085b      	lsrs	r3, r3, #1
 800ad8a:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800ad8c:	4313      	orrs	r3, r2
 800ad8e:	b29b      	uxth	r3, r3
 800ad90:	461a      	mov	r2, r3
 800ad92:	2100      	movs	r1, #0
 800ad94:	480a      	ldr	r0, [pc, #40]	; (800adc0 <ethernetif_update_config+0xf4>)
 800ad96:	f7f9 ff9d 	bl	8004cd4 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800ad9a:	2100      	movs	r1, #0
 800ad9c:	4808      	ldr	r0, [pc, #32]	; (800adc0 <ethernetif_update_config+0xf4>)
 800ad9e:	f7fa f85d 	bl	8004e5c <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800ada2:	4807      	ldr	r0, [pc, #28]	; (800adc0 <ethernetif_update_config+0xf4>)
 800ada4:	f7f9 fffc 	bl	8004da0 <HAL_ETH_Start>
 800ada8:	e002      	b.n	800adb0 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800adaa:	4805      	ldr	r0, [pc, #20]	; (800adc0 <ethernetif_update_config+0xf4>)
 800adac:	f7fa f827 	bl	8004dfe <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800adb0:	6878      	ldr	r0, [r7, #4]
 800adb2:	f000 f807 	bl	800adc4 <ethernetif_notify_conn_changed>
}
 800adb6:	bf00      	nop
 800adb8:	3710      	adds	r7, #16
 800adba:	46bd      	mov	sp, r7
 800adbc:	bd80      	pop	{r7, pc}
 800adbe:	bf00      	nop
 800adc0:	200040b4 	.word	0x200040b4

0800adc4 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800adc4:	b480      	push	{r7}
 800adc6:	b083      	sub	sp, #12
 800adc8:	af00      	add	r7, sp, #0
 800adca:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800adcc:	bf00      	nop
 800adce:	370c      	adds	r7, #12
 800add0:	46bd      	mov	sp, r7
 800add2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add6:	4770      	bx	lr

0800add8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b084      	sub	sp, #16
 800addc:	af00      	add	r7, sp, #0
 800adde:	4603      	mov	r3, r0
 800ade0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800ade2:	79fb      	ldrb	r3, [r7, #7]
 800ade4:	4a08      	ldr	r2, [pc, #32]	; (800ae08 <disk_status+0x30>)
 800ade6:	009b      	lsls	r3, r3, #2
 800ade8:	4413      	add	r3, r2
 800adea:	685b      	ldr	r3, [r3, #4]
 800adec:	685b      	ldr	r3, [r3, #4]
 800adee:	79fa      	ldrb	r2, [r7, #7]
 800adf0:	4905      	ldr	r1, [pc, #20]	; (800ae08 <disk_status+0x30>)
 800adf2:	440a      	add	r2, r1
 800adf4:	7a12      	ldrb	r2, [r2, #8]
 800adf6:	4610      	mov	r0, r2
 800adf8:	4798      	blx	r3
 800adfa:	4603      	mov	r3, r0
 800adfc:	73fb      	strb	r3, [r7, #15]
  return stat;
 800adfe:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae00:	4618      	mov	r0, r3
 800ae02:	3710      	adds	r7, #16
 800ae04:	46bd      	mov	sp, r7
 800ae06:	bd80      	pop	{r7, pc}
 800ae08:	20004124 	.word	0x20004124

0800ae0c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	b084      	sub	sp, #16
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	4603      	mov	r3, r0
 800ae14:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800ae16:	2300      	movs	r3, #0
 800ae18:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800ae1a:	79fb      	ldrb	r3, [r7, #7]
 800ae1c:	4a0d      	ldr	r2, [pc, #52]	; (800ae54 <disk_initialize+0x48>)
 800ae1e:	5cd3      	ldrb	r3, [r2, r3]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d111      	bne.n	800ae48 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800ae24:	79fb      	ldrb	r3, [r7, #7]
 800ae26:	4a0b      	ldr	r2, [pc, #44]	; (800ae54 <disk_initialize+0x48>)
 800ae28:	2101      	movs	r1, #1
 800ae2a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800ae2c:	79fb      	ldrb	r3, [r7, #7]
 800ae2e:	4a09      	ldr	r2, [pc, #36]	; (800ae54 <disk_initialize+0x48>)
 800ae30:	009b      	lsls	r3, r3, #2
 800ae32:	4413      	add	r3, r2
 800ae34:	685b      	ldr	r3, [r3, #4]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	79fa      	ldrb	r2, [r7, #7]
 800ae3a:	4906      	ldr	r1, [pc, #24]	; (800ae54 <disk_initialize+0x48>)
 800ae3c:	440a      	add	r2, r1
 800ae3e:	7a12      	ldrb	r2, [r2, #8]
 800ae40:	4610      	mov	r0, r2
 800ae42:	4798      	blx	r3
 800ae44:	4603      	mov	r3, r0
 800ae46:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800ae48:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	3710      	adds	r7, #16
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	bd80      	pop	{r7, pc}
 800ae52:	bf00      	nop
 800ae54:	20004124 	.word	0x20004124

0800ae58 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800ae58:	b590      	push	{r4, r7, lr}
 800ae5a:	b087      	sub	sp, #28
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	60b9      	str	r1, [r7, #8]
 800ae60:	607a      	str	r2, [r7, #4]
 800ae62:	603b      	str	r3, [r7, #0]
 800ae64:	4603      	mov	r3, r0
 800ae66:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800ae68:	7bfb      	ldrb	r3, [r7, #15]
 800ae6a:	4a0a      	ldr	r2, [pc, #40]	; (800ae94 <disk_read+0x3c>)
 800ae6c:	009b      	lsls	r3, r3, #2
 800ae6e:	4413      	add	r3, r2
 800ae70:	685b      	ldr	r3, [r3, #4]
 800ae72:	689c      	ldr	r4, [r3, #8]
 800ae74:	7bfb      	ldrb	r3, [r7, #15]
 800ae76:	4a07      	ldr	r2, [pc, #28]	; (800ae94 <disk_read+0x3c>)
 800ae78:	4413      	add	r3, r2
 800ae7a:	7a18      	ldrb	r0, [r3, #8]
 800ae7c:	683b      	ldr	r3, [r7, #0]
 800ae7e:	687a      	ldr	r2, [r7, #4]
 800ae80:	68b9      	ldr	r1, [r7, #8]
 800ae82:	47a0      	blx	r4
 800ae84:	4603      	mov	r3, r0
 800ae86:	75fb      	strb	r3, [r7, #23]
  return res;
 800ae88:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	371c      	adds	r7, #28
 800ae8e:	46bd      	mov	sp, r7
 800ae90:	bd90      	pop	{r4, r7, pc}
 800ae92:	bf00      	nop
 800ae94:	20004124 	.word	0x20004124

0800ae98 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800ae98:	b590      	push	{r4, r7, lr}
 800ae9a:	b087      	sub	sp, #28
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	60b9      	str	r1, [r7, #8]
 800aea0:	607a      	str	r2, [r7, #4]
 800aea2:	603b      	str	r3, [r7, #0]
 800aea4:	4603      	mov	r3, r0
 800aea6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800aea8:	7bfb      	ldrb	r3, [r7, #15]
 800aeaa:	4a0a      	ldr	r2, [pc, #40]	; (800aed4 <disk_write+0x3c>)
 800aeac:	009b      	lsls	r3, r3, #2
 800aeae:	4413      	add	r3, r2
 800aeb0:	685b      	ldr	r3, [r3, #4]
 800aeb2:	68dc      	ldr	r4, [r3, #12]
 800aeb4:	7bfb      	ldrb	r3, [r7, #15]
 800aeb6:	4a07      	ldr	r2, [pc, #28]	; (800aed4 <disk_write+0x3c>)
 800aeb8:	4413      	add	r3, r2
 800aeba:	7a18      	ldrb	r0, [r3, #8]
 800aebc:	683b      	ldr	r3, [r7, #0]
 800aebe:	687a      	ldr	r2, [r7, #4]
 800aec0:	68b9      	ldr	r1, [r7, #8]
 800aec2:	47a0      	blx	r4
 800aec4:	4603      	mov	r3, r0
 800aec6:	75fb      	strb	r3, [r7, #23]
  return res;
 800aec8:	7dfb      	ldrb	r3, [r7, #23]
}
 800aeca:	4618      	mov	r0, r3
 800aecc:	371c      	adds	r7, #28
 800aece:	46bd      	mov	sp, r7
 800aed0:	bd90      	pop	{r4, r7, pc}
 800aed2:	bf00      	nop
 800aed4:	20004124 	.word	0x20004124

0800aed8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800aed8:	b580      	push	{r7, lr}
 800aeda:	b084      	sub	sp, #16
 800aedc:	af00      	add	r7, sp, #0
 800aede:	4603      	mov	r3, r0
 800aee0:	603a      	str	r2, [r7, #0]
 800aee2:	71fb      	strb	r3, [r7, #7]
 800aee4:	460b      	mov	r3, r1
 800aee6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800aee8:	79fb      	ldrb	r3, [r7, #7]
 800aeea:	4a09      	ldr	r2, [pc, #36]	; (800af10 <disk_ioctl+0x38>)
 800aeec:	009b      	lsls	r3, r3, #2
 800aeee:	4413      	add	r3, r2
 800aef0:	685b      	ldr	r3, [r3, #4]
 800aef2:	691b      	ldr	r3, [r3, #16]
 800aef4:	79fa      	ldrb	r2, [r7, #7]
 800aef6:	4906      	ldr	r1, [pc, #24]	; (800af10 <disk_ioctl+0x38>)
 800aef8:	440a      	add	r2, r1
 800aefa:	7a10      	ldrb	r0, [r2, #8]
 800aefc:	79b9      	ldrb	r1, [r7, #6]
 800aefe:	683a      	ldr	r2, [r7, #0]
 800af00:	4798      	blx	r3
 800af02:	4603      	mov	r3, r0
 800af04:	73fb      	strb	r3, [r7, #15]
  return res;
 800af06:	7bfb      	ldrb	r3, [r7, #15]
}
 800af08:	4618      	mov	r0, r3
 800af0a:	3710      	adds	r7, #16
 800af0c:	46bd      	mov	sp, r7
 800af0e:	bd80      	pop	{r7, pc}
 800af10:	20004124 	.word	0x20004124

0800af14 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800af14:	b480      	push	{r7}
 800af16:	b085      	sub	sp, #20
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	3301      	adds	r3, #1
 800af20:	781b      	ldrb	r3, [r3, #0]
 800af22:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800af24:	89fb      	ldrh	r3, [r7, #14]
 800af26:	021b      	lsls	r3, r3, #8
 800af28:	b21a      	sxth	r2, r3
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	781b      	ldrb	r3, [r3, #0]
 800af2e:	b21b      	sxth	r3, r3
 800af30:	4313      	orrs	r3, r2
 800af32:	b21b      	sxth	r3, r3
 800af34:	81fb      	strh	r3, [r7, #14]
	return rv;
 800af36:	89fb      	ldrh	r3, [r7, #14]
}
 800af38:	4618      	mov	r0, r3
 800af3a:	3714      	adds	r7, #20
 800af3c:	46bd      	mov	sp, r7
 800af3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af42:	4770      	bx	lr

0800af44 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800af44:	b480      	push	{r7}
 800af46:	b085      	sub	sp, #20
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	3303      	adds	r3, #3
 800af50:	781b      	ldrb	r3, [r3, #0]
 800af52:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	021b      	lsls	r3, r3, #8
 800af58:	687a      	ldr	r2, [r7, #4]
 800af5a:	3202      	adds	r2, #2
 800af5c:	7812      	ldrb	r2, [r2, #0]
 800af5e:	4313      	orrs	r3, r2
 800af60:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	021b      	lsls	r3, r3, #8
 800af66:	687a      	ldr	r2, [r7, #4]
 800af68:	3201      	adds	r2, #1
 800af6a:	7812      	ldrb	r2, [r2, #0]
 800af6c:	4313      	orrs	r3, r2
 800af6e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	021b      	lsls	r3, r3, #8
 800af74:	687a      	ldr	r2, [r7, #4]
 800af76:	7812      	ldrb	r2, [r2, #0]
 800af78:	4313      	orrs	r3, r2
 800af7a:	60fb      	str	r3, [r7, #12]
	return rv;
 800af7c:	68fb      	ldr	r3, [r7, #12]
}
 800af7e:	4618      	mov	r0, r3
 800af80:	3714      	adds	r7, #20
 800af82:	46bd      	mov	sp, r7
 800af84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af88:	4770      	bx	lr

0800af8a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800af8a:	b480      	push	{r7}
 800af8c:	b083      	sub	sp, #12
 800af8e:	af00      	add	r7, sp, #0
 800af90:	6078      	str	r0, [r7, #4]
 800af92:	460b      	mov	r3, r1
 800af94:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	1c5a      	adds	r2, r3, #1
 800af9a:	607a      	str	r2, [r7, #4]
 800af9c:	887a      	ldrh	r2, [r7, #2]
 800af9e:	b2d2      	uxtb	r2, r2
 800afa0:	701a      	strb	r2, [r3, #0]
 800afa2:	887b      	ldrh	r3, [r7, #2]
 800afa4:	0a1b      	lsrs	r3, r3, #8
 800afa6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	1c5a      	adds	r2, r3, #1
 800afac:	607a      	str	r2, [r7, #4]
 800afae:	887a      	ldrh	r2, [r7, #2]
 800afb0:	b2d2      	uxtb	r2, r2
 800afb2:	701a      	strb	r2, [r3, #0]
}
 800afb4:	bf00      	nop
 800afb6:	370c      	adds	r7, #12
 800afb8:	46bd      	mov	sp, r7
 800afba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afbe:	4770      	bx	lr

0800afc0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800afc0:	b480      	push	{r7}
 800afc2:	b083      	sub	sp, #12
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	6078      	str	r0, [r7, #4]
 800afc8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	1c5a      	adds	r2, r3, #1
 800afce:	607a      	str	r2, [r7, #4]
 800afd0:	683a      	ldr	r2, [r7, #0]
 800afd2:	b2d2      	uxtb	r2, r2
 800afd4:	701a      	strb	r2, [r3, #0]
 800afd6:	683b      	ldr	r3, [r7, #0]
 800afd8:	0a1b      	lsrs	r3, r3, #8
 800afda:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	1c5a      	adds	r2, r3, #1
 800afe0:	607a      	str	r2, [r7, #4]
 800afe2:	683a      	ldr	r2, [r7, #0]
 800afe4:	b2d2      	uxtb	r2, r2
 800afe6:	701a      	strb	r2, [r3, #0]
 800afe8:	683b      	ldr	r3, [r7, #0]
 800afea:	0a1b      	lsrs	r3, r3, #8
 800afec:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	1c5a      	adds	r2, r3, #1
 800aff2:	607a      	str	r2, [r7, #4]
 800aff4:	683a      	ldr	r2, [r7, #0]
 800aff6:	b2d2      	uxtb	r2, r2
 800aff8:	701a      	strb	r2, [r3, #0]
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	0a1b      	lsrs	r3, r3, #8
 800affe:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	1c5a      	adds	r2, r3, #1
 800b004:	607a      	str	r2, [r7, #4]
 800b006:	683a      	ldr	r2, [r7, #0]
 800b008:	b2d2      	uxtb	r2, r2
 800b00a:	701a      	strb	r2, [r3, #0]
}
 800b00c:	bf00      	nop
 800b00e:	370c      	adds	r7, #12
 800b010:	46bd      	mov	sp, r7
 800b012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b016:	4770      	bx	lr

0800b018 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800b018:	b480      	push	{r7}
 800b01a:	b087      	sub	sp, #28
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	60f8      	str	r0, [r7, #12]
 800b020:	60b9      	str	r1, [r7, #8]
 800b022:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800b028:	68bb      	ldr	r3, [r7, #8]
 800b02a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d00d      	beq.n	800b04e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800b032:	693a      	ldr	r2, [r7, #16]
 800b034:	1c53      	adds	r3, r2, #1
 800b036:	613b      	str	r3, [r7, #16]
 800b038:	697b      	ldr	r3, [r7, #20]
 800b03a:	1c59      	adds	r1, r3, #1
 800b03c:	6179      	str	r1, [r7, #20]
 800b03e:	7812      	ldrb	r2, [r2, #0]
 800b040:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	3b01      	subs	r3, #1
 800b046:	607b      	str	r3, [r7, #4]
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d1f1      	bne.n	800b032 <mem_cpy+0x1a>
	}
}
 800b04e:	bf00      	nop
 800b050:	371c      	adds	r7, #28
 800b052:	46bd      	mov	sp, r7
 800b054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b058:	4770      	bx	lr

0800b05a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800b05a:	b480      	push	{r7}
 800b05c:	b087      	sub	sp, #28
 800b05e:	af00      	add	r7, sp, #0
 800b060:	60f8      	str	r0, [r7, #12]
 800b062:	60b9      	str	r1, [r7, #8]
 800b064:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800b06a:	697b      	ldr	r3, [r7, #20]
 800b06c:	1c5a      	adds	r2, r3, #1
 800b06e:	617a      	str	r2, [r7, #20]
 800b070:	68ba      	ldr	r2, [r7, #8]
 800b072:	b2d2      	uxtb	r2, r2
 800b074:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	3b01      	subs	r3, #1
 800b07a:	607b      	str	r3, [r7, #4]
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d1f3      	bne.n	800b06a <mem_set+0x10>
}
 800b082:	bf00      	nop
 800b084:	bf00      	nop
 800b086:	371c      	adds	r7, #28
 800b088:	46bd      	mov	sp, r7
 800b08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b08e:	4770      	bx	lr

0800b090 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800b090:	b480      	push	{r7}
 800b092:	b089      	sub	sp, #36	; 0x24
 800b094:	af00      	add	r7, sp, #0
 800b096:	60f8      	str	r0, [r7, #12]
 800b098:	60b9      	str	r1, [r7, #8]
 800b09a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	61fb      	str	r3, [r7, #28]
 800b0a0:	68bb      	ldr	r3, [r7, #8]
 800b0a2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800b0a8:	69fb      	ldr	r3, [r7, #28]
 800b0aa:	1c5a      	adds	r2, r3, #1
 800b0ac:	61fa      	str	r2, [r7, #28]
 800b0ae:	781b      	ldrb	r3, [r3, #0]
 800b0b0:	4619      	mov	r1, r3
 800b0b2:	69bb      	ldr	r3, [r7, #24]
 800b0b4:	1c5a      	adds	r2, r3, #1
 800b0b6:	61ba      	str	r2, [r7, #24]
 800b0b8:	781b      	ldrb	r3, [r3, #0]
 800b0ba:	1acb      	subs	r3, r1, r3
 800b0bc:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	3b01      	subs	r3, #1
 800b0c2:	607b      	str	r3, [r7, #4]
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d002      	beq.n	800b0d0 <mem_cmp+0x40>
 800b0ca:	697b      	ldr	r3, [r7, #20]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d0eb      	beq.n	800b0a8 <mem_cmp+0x18>

	return r;
 800b0d0:	697b      	ldr	r3, [r7, #20]
}
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	3724      	adds	r7, #36	; 0x24
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0dc:	4770      	bx	lr

0800b0de <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800b0de:	b480      	push	{r7}
 800b0e0:	b083      	sub	sp, #12
 800b0e2:	af00      	add	r7, sp, #0
 800b0e4:	6078      	str	r0, [r7, #4]
 800b0e6:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800b0e8:	e002      	b.n	800b0f0 <chk_chr+0x12>
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	3301      	adds	r3, #1
 800b0ee:	607b      	str	r3, [r7, #4]
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	781b      	ldrb	r3, [r3, #0]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d005      	beq.n	800b104 <chk_chr+0x26>
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	781b      	ldrb	r3, [r3, #0]
 800b0fc:	461a      	mov	r2, r3
 800b0fe:	683b      	ldr	r3, [r7, #0]
 800b100:	4293      	cmp	r3, r2
 800b102:	d1f2      	bne.n	800b0ea <chk_chr+0xc>
	return *str;
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	781b      	ldrb	r3, [r3, #0]
}
 800b108:	4618      	mov	r0, r3
 800b10a:	370c      	adds	r7, #12
 800b10c:	46bd      	mov	sp, r7
 800b10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b112:	4770      	bx	lr

0800b114 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800b114:	b580      	push	{r7, lr}
 800b116:	b082      	sub	sp, #8
 800b118:	af00      	add	r7, sp, #0
 800b11a:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d009      	beq.n	800b136 <lock_fs+0x22>
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	691b      	ldr	r3, [r3, #16]
 800b126:	4618      	mov	r0, r3
 800b128:	f003 fc99 	bl	800ea5e <ff_req_grant>
 800b12c:	4603      	mov	r3, r0
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d001      	beq.n	800b136 <lock_fs+0x22>
 800b132:	2301      	movs	r3, #1
 800b134:	e000      	b.n	800b138 <lock_fs+0x24>
 800b136:	2300      	movs	r3, #0
}
 800b138:	4618      	mov	r0, r3
 800b13a:	3708      	adds	r7, #8
 800b13c:	46bd      	mov	sp, r7
 800b13e:	bd80      	pop	{r7, pc}

0800b140 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b082      	sub	sp, #8
 800b144:	af00      	add	r7, sp, #0
 800b146:	6078      	str	r0, [r7, #4]
 800b148:	460b      	mov	r3, r1
 800b14a:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d00d      	beq.n	800b16e <unlock_fs+0x2e>
 800b152:	78fb      	ldrb	r3, [r7, #3]
 800b154:	2b0c      	cmp	r3, #12
 800b156:	d00a      	beq.n	800b16e <unlock_fs+0x2e>
 800b158:	78fb      	ldrb	r3, [r7, #3]
 800b15a:	2b0b      	cmp	r3, #11
 800b15c:	d007      	beq.n	800b16e <unlock_fs+0x2e>
 800b15e:	78fb      	ldrb	r3, [r7, #3]
 800b160:	2b0f      	cmp	r3, #15
 800b162:	d004      	beq.n	800b16e <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	691b      	ldr	r3, [r3, #16]
 800b168:	4618      	mov	r0, r3
 800b16a:	f003 fc8d 	bl	800ea88 <ff_rel_grant>
	}
}
 800b16e:	bf00      	nop
 800b170:	3708      	adds	r7, #8
 800b172:	46bd      	mov	sp, r7
 800b174:	bd80      	pop	{r7, pc}
	...

0800b178 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b178:	b480      	push	{r7}
 800b17a:	b085      	sub	sp, #20
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]
 800b180:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b182:	2300      	movs	r3, #0
 800b184:	60bb      	str	r3, [r7, #8]
 800b186:	68bb      	ldr	r3, [r7, #8]
 800b188:	60fb      	str	r3, [r7, #12]
 800b18a:	e029      	b.n	800b1e0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800b18c:	4a27      	ldr	r2, [pc, #156]	; (800b22c <chk_lock+0xb4>)
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	011b      	lsls	r3, r3, #4
 800b192:	4413      	add	r3, r2
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	2b00      	cmp	r3, #0
 800b198:	d01d      	beq.n	800b1d6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b19a:	4a24      	ldr	r2, [pc, #144]	; (800b22c <chk_lock+0xb4>)
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	011b      	lsls	r3, r3, #4
 800b1a0:	4413      	add	r3, r2
 800b1a2:	681a      	ldr	r2, [r3, #0]
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	429a      	cmp	r2, r3
 800b1aa:	d116      	bne.n	800b1da <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800b1ac:	4a1f      	ldr	r2, [pc, #124]	; (800b22c <chk_lock+0xb4>)
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	011b      	lsls	r3, r3, #4
 800b1b2:	4413      	add	r3, r2
 800b1b4:	3304      	adds	r3, #4
 800b1b6:	681a      	ldr	r2, [r3, #0]
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b1bc:	429a      	cmp	r2, r3
 800b1be:	d10c      	bne.n	800b1da <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b1c0:	4a1a      	ldr	r2, [pc, #104]	; (800b22c <chk_lock+0xb4>)
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	011b      	lsls	r3, r3, #4
 800b1c6:	4413      	add	r3, r2
 800b1c8:	3308      	adds	r3, #8
 800b1ca:	681a      	ldr	r2, [r3, #0]
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800b1d0:	429a      	cmp	r2, r3
 800b1d2:	d102      	bne.n	800b1da <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b1d4:	e007      	b.n	800b1e6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800b1d6:	2301      	movs	r3, #1
 800b1d8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	3301      	adds	r3, #1
 800b1de:	60fb      	str	r3, [r7, #12]
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	2b01      	cmp	r3, #1
 800b1e4:	d9d2      	bls.n	800b18c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	2b02      	cmp	r3, #2
 800b1ea:	d109      	bne.n	800b200 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800b1ec:	68bb      	ldr	r3, [r7, #8]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d102      	bne.n	800b1f8 <chk_lock+0x80>
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	2b02      	cmp	r3, #2
 800b1f6:	d101      	bne.n	800b1fc <chk_lock+0x84>
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	e010      	b.n	800b21e <chk_lock+0xa6>
 800b1fc:	2312      	movs	r3, #18
 800b1fe:	e00e      	b.n	800b21e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	2b00      	cmp	r3, #0
 800b204:	d108      	bne.n	800b218 <chk_lock+0xa0>
 800b206:	4a09      	ldr	r2, [pc, #36]	; (800b22c <chk_lock+0xb4>)
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	011b      	lsls	r3, r3, #4
 800b20c:	4413      	add	r3, r2
 800b20e:	330c      	adds	r3, #12
 800b210:	881b      	ldrh	r3, [r3, #0]
 800b212:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b216:	d101      	bne.n	800b21c <chk_lock+0xa4>
 800b218:	2310      	movs	r3, #16
 800b21a:	e000      	b.n	800b21e <chk_lock+0xa6>
 800b21c:	2300      	movs	r3, #0
}
 800b21e:	4618      	mov	r0, r3
 800b220:	3714      	adds	r7, #20
 800b222:	46bd      	mov	sp, r7
 800b224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b228:	4770      	bx	lr
 800b22a:	bf00      	nop
 800b22c:	20004104 	.word	0x20004104

0800b230 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800b230:	b480      	push	{r7}
 800b232:	b083      	sub	sp, #12
 800b234:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b236:	2300      	movs	r3, #0
 800b238:	607b      	str	r3, [r7, #4]
 800b23a:	e002      	b.n	800b242 <enq_lock+0x12>
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	3301      	adds	r3, #1
 800b240:	607b      	str	r3, [r7, #4]
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	2b01      	cmp	r3, #1
 800b246:	d806      	bhi.n	800b256 <enq_lock+0x26>
 800b248:	4a09      	ldr	r2, [pc, #36]	; (800b270 <enq_lock+0x40>)
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	011b      	lsls	r3, r3, #4
 800b24e:	4413      	add	r3, r2
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	2b00      	cmp	r3, #0
 800b254:	d1f2      	bne.n	800b23c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	2b02      	cmp	r3, #2
 800b25a:	bf14      	ite	ne
 800b25c:	2301      	movne	r3, #1
 800b25e:	2300      	moveq	r3, #0
 800b260:	b2db      	uxtb	r3, r3
}
 800b262:	4618      	mov	r0, r3
 800b264:	370c      	adds	r7, #12
 800b266:	46bd      	mov	sp, r7
 800b268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26c:	4770      	bx	lr
 800b26e:	bf00      	nop
 800b270:	20004104 	.word	0x20004104

0800b274 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b274:	b480      	push	{r7}
 800b276:	b085      	sub	sp, #20
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
 800b27c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b27e:	2300      	movs	r3, #0
 800b280:	60fb      	str	r3, [r7, #12]
 800b282:	e01f      	b.n	800b2c4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800b284:	4a41      	ldr	r2, [pc, #260]	; (800b38c <inc_lock+0x118>)
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	011b      	lsls	r3, r3, #4
 800b28a:	4413      	add	r3, r2
 800b28c:	681a      	ldr	r2, [r3, #0]
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	429a      	cmp	r2, r3
 800b294:	d113      	bne.n	800b2be <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800b296:	4a3d      	ldr	r2, [pc, #244]	; (800b38c <inc_lock+0x118>)
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	011b      	lsls	r3, r3, #4
 800b29c:	4413      	add	r3, r2
 800b29e:	3304      	adds	r3, #4
 800b2a0:	681a      	ldr	r2, [r3, #0]
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800b2a6:	429a      	cmp	r2, r3
 800b2a8:	d109      	bne.n	800b2be <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800b2aa:	4a38      	ldr	r2, [pc, #224]	; (800b38c <inc_lock+0x118>)
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	011b      	lsls	r3, r3, #4
 800b2b0:	4413      	add	r3, r2
 800b2b2:	3308      	adds	r3, #8
 800b2b4:	681a      	ldr	r2, [r3, #0]
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800b2ba:	429a      	cmp	r2, r3
 800b2bc:	d006      	beq.n	800b2cc <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	3301      	adds	r3, #1
 800b2c2:	60fb      	str	r3, [r7, #12]
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	2b01      	cmp	r3, #1
 800b2c8:	d9dc      	bls.n	800b284 <inc_lock+0x10>
 800b2ca:	e000      	b.n	800b2ce <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800b2cc:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	2b02      	cmp	r3, #2
 800b2d2:	d132      	bne.n	800b33a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	60fb      	str	r3, [r7, #12]
 800b2d8:	e002      	b.n	800b2e0 <inc_lock+0x6c>
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	3301      	adds	r3, #1
 800b2de:	60fb      	str	r3, [r7, #12]
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	2b01      	cmp	r3, #1
 800b2e4:	d806      	bhi.n	800b2f4 <inc_lock+0x80>
 800b2e6:	4a29      	ldr	r2, [pc, #164]	; (800b38c <inc_lock+0x118>)
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	011b      	lsls	r3, r3, #4
 800b2ec:	4413      	add	r3, r2
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d1f2      	bne.n	800b2da <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	2b02      	cmp	r3, #2
 800b2f8:	d101      	bne.n	800b2fe <inc_lock+0x8a>
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	e040      	b.n	800b380 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	681a      	ldr	r2, [r3, #0]
 800b302:	4922      	ldr	r1, [pc, #136]	; (800b38c <inc_lock+0x118>)
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	011b      	lsls	r3, r3, #4
 800b308:	440b      	add	r3, r1
 800b30a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	689a      	ldr	r2, [r3, #8]
 800b310:	491e      	ldr	r1, [pc, #120]	; (800b38c <inc_lock+0x118>)
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	011b      	lsls	r3, r3, #4
 800b316:	440b      	add	r3, r1
 800b318:	3304      	adds	r3, #4
 800b31a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	695a      	ldr	r2, [r3, #20]
 800b320:	491a      	ldr	r1, [pc, #104]	; (800b38c <inc_lock+0x118>)
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	011b      	lsls	r3, r3, #4
 800b326:	440b      	add	r3, r1
 800b328:	3308      	adds	r3, #8
 800b32a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800b32c:	4a17      	ldr	r2, [pc, #92]	; (800b38c <inc_lock+0x118>)
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	011b      	lsls	r3, r3, #4
 800b332:	4413      	add	r3, r2
 800b334:	330c      	adds	r3, #12
 800b336:	2200      	movs	r2, #0
 800b338:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800b33a:	683b      	ldr	r3, [r7, #0]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d009      	beq.n	800b354 <inc_lock+0xe0>
 800b340:	4a12      	ldr	r2, [pc, #72]	; (800b38c <inc_lock+0x118>)
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	011b      	lsls	r3, r3, #4
 800b346:	4413      	add	r3, r2
 800b348:	330c      	adds	r3, #12
 800b34a:	881b      	ldrh	r3, [r3, #0]
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d001      	beq.n	800b354 <inc_lock+0xe0>
 800b350:	2300      	movs	r3, #0
 800b352:	e015      	b.n	800b380 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800b354:	683b      	ldr	r3, [r7, #0]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d108      	bne.n	800b36c <inc_lock+0xf8>
 800b35a:	4a0c      	ldr	r2, [pc, #48]	; (800b38c <inc_lock+0x118>)
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	011b      	lsls	r3, r3, #4
 800b360:	4413      	add	r3, r2
 800b362:	330c      	adds	r3, #12
 800b364:	881b      	ldrh	r3, [r3, #0]
 800b366:	3301      	adds	r3, #1
 800b368:	b29a      	uxth	r2, r3
 800b36a:	e001      	b.n	800b370 <inc_lock+0xfc>
 800b36c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b370:	4906      	ldr	r1, [pc, #24]	; (800b38c <inc_lock+0x118>)
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	011b      	lsls	r3, r3, #4
 800b376:	440b      	add	r3, r1
 800b378:	330c      	adds	r3, #12
 800b37a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	3301      	adds	r3, #1
}
 800b380:	4618      	mov	r0, r3
 800b382:	3714      	adds	r7, #20
 800b384:	46bd      	mov	sp, r7
 800b386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b38a:	4770      	bx	lr
 800b38c:	20004104 	.word	0x20004104

0800b390 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800b390:	b480      	push	{r7}
 800b392:	b085      	sub	sp, #20
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	3b01      	subs	r3, #1
 800b39c:	607b      	str	r3, [r7, #4]
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	2b01      	cmp	r3, #1
 800b3a2:	d825      	bhi.n	800b3f0 <dec_lock+0x60>
		n = Files[i].ctr;
 800b3a4:	4a17      	ldr	r2, [pc, #92]	; (800b404 <dec_lock+0x74>)
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	011b      	lsls	r3, r3, #4
 800b3aa:	4413      	add	r3, r2
 800b3ac:	330c      	adds	r3, #12
 800b3ae:	881b      	ldrh	r3, [r3, #0]
 800b3b0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800b3b2:	89fb      	ldrh	r3, [r7, #14]
 800b3b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b3b8:	d101      	bne.n	800b3be <dec_lock+0x2e>
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800b3be:	89fb      	ldrh	r3, [r7, #14]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d002      	beq.n	800b3ca <dec_lock+0x3a>
 800b3c4:	89fb      	ldrh	r3, [r7, #14]
 800b3c6:	3b01      	subs	r3, #1
 800b3c8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800b3ca:	4a0e      	ldr	r2, [pc, #56]	; (800b404 <dec_lock+0x74>)
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	011b      	lsls	r3, r3, #4
 800b3d0:	4413      	add	r3, r2
 800b3d2:	330c      	adds	r3, #12
 800b3d4:	89fa      	ldrh	r2, [r7, #14]
 800b3d6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800b3d8:	89fb      	ldrh	r3, [r7, #14]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d105      	bne.n	800b3ea <dec_lock+0x5a>
 800b3de:	4a09      	ldr	r2, [pc, #36]	; (800b404 <dec_lock+0x74>)
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	011b      	lsls	r3, r3, #4
 800b3e4:	4413      	add	r3, r2
 800b3e6:	2200      	movs	r2, #0
 800b3e8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	737b      	strb	r3, [r7, #13]
 800b3ee:	e001      	b.n	800b3f4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800b3f0:	2302      	movs	r3, #2
 800b3f2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800b3f4:	7b7b      	ldrb	r3, [r7, #13]
}
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	3714      	adds	r7, #20
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b400:	4770      	bx	lr
 800b402:	bf00      	nop
 800b404:	20004104 	.word	0x20004104

0800b408 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800b408:	b480      	push	{r7}
 800b40a:	b085      	sub	sp, #20
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800b410:	2300      	movs	r3, #0
 800b412:	60fb      	str	r3, [r7, #12]
 800b414:	e010      	b.n	800b438 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800b416:	4a0d      	ldr	r2, [pc, #52]	; (800b44c <clear_lock+0x44>)
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	011b      	lsls	r3, r3, #4
 800b41c:	4413      	add	r3, r2
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	687a      	ldr	r2, [r7, #4]
 800b422:	429a      	cmp	r2, r3
 800b424:	d105      	bne.n	800b432 <clear_lock+0x2a>
 800b426:	4a09      	ldr	r2, [pc, #36]	; (800b44c <clear_lock+0x44>)
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	011b      	lsls	r3, r3, #4
 800b42c:	4413      	add	r3, r2
 800b42e:	2200      	movs	r2, #0
 800b430:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	3301      	adds	r3, #1
 800b436:	60fb      	str	r3, [r7, #12]
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	2b01      	cmp	r3, #1
 800b43c:	d9eb      	bls.n	800b416 <clear_lock+0xe>
	}
}
 800b43e:	bf00      	nop
 800b440:	bf00      	nop
 800b442:	3714      	adds	r7, #20
 800b444:	46bd      	mov	sp, r7
 800b446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44a:	4770      	bx	lr
 800b44c:	20004104 	.word	0x20004104

0800b450 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800b450:	b580      	push	{r7, lr}
 800b452:	b086      	sub	sp, #24
 800b454:	af00      	add	r7, sp, #0
 800b456:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800b458:	2300      	movs	r3, #0
 800b45a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	78db      	ldrb	r3, [r3, #3]
 800b460:	2b00      	cmp	r3, #0
 800b462:	d034      	beq.n	800b4ce <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b468:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	7858      	ldrb	r0, [r3, #1]
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b474:	2301      	movs	r3, #1
 800b476:	697a      	ldr	r2, [r7, #20]
 800b478:	f7ff fd0e 	bl	800ae98 <disk_write>
 800b47c:	4603      	mov	r3, r0
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d002      	beq.n	800b488 <sync_window+0x38>
			res = FR_DISK_ERR;
 800b482:	2301      	movs	r3, #1
 800b484:	73fb      	strb	r3, [r7, #15]
 800b486:	e022      	b.n	800b4ce <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	2200      	movs	r2, #0
 800b48c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b492:	697a      	ldr	r2, [r7, #20]
 800b494:	1ad2      	subs	r2, r2, r3
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	6a1b      	ldr	r3, [r3, #32]
 800b49a:	429a      	cmp	r2, r3
 800b49c:	d217      	bcs.n	800b4ce <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	789b      	ldrb	r3, [r3, #2]
 800b4a2:	613b      	str	r3, [r7, #16]
 800b4a4:	e010      	b.n	800b4c8 <sync_window+0x78>
					wsect += fs->fsize;
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	6a1b      	ldr	r3, [r3, #32]
 800b4aa:	697a      	ldr	r2, [r7, #20]
 800b4ac:	4413      	add	r3, r2
 800b4ae:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	7858      	ldrb	r0, [r3, #1]
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b4ba:	2301      	movs	r3, #1
 800b4bc:	697a      	ldr	r2, [r7, #20]
 800b4be:	f7ff fceb 	bl	800ae98 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b4c2:	693b      	ldr	r3, [r7, #16]
 800b4c4:	3b01      	subs	r3, #1
 800b4c6:	613b      	str	r3, [r7, #16]
 800b4c8:	693b      	ldr	r3, [r7, #16]
 800b4ca:	2b01      	cmp	r3, #1
 800b4cc:	d8eb      	bhi.n	800b4a6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800b4ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	3718      	adds	r7, #24
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	bd80      	pop	{r7, pc}

0800b4d8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800b4d8:	b580      	push	{r7, lr}
 800b4da:	b084      	sub	sp, #16
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	6078      	str	r0, [r7, #4]
 800b4e0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800b4e2:	2300      	movs	r3, #0
 800b4e4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b4ea:	683a      	ldr	r2, [r7, #0]
 800b4ec:	429a      	cmp	r2, r3
 800b4ee:	d01b      	beq.n	800b528 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800b4f0:	6878      	ldr	r0, [r7, #4]
 800b4f2:	f7ff ffad 	bl	800b450 <sync_window>
 800b4f6:	4603      	mov	r3, r0
 800b4f8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800b4fa:	7bfb      	ldrb	r3, [r7, #15]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d113      	bne.n	800b528 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	7858      	ldrb	r0, [r3, #1]
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b50a:	2301      	movs	r3, #1
 800b50c:	683a      	ldr	r2, [r7, #0]
 800b50e:	f7ff fca3 	bl	800ae58 <disk_read>
 800b512:	4603      	mov	r3, r0
 800b514:	2b00      	cmp	r3, #0
 800b516:	d004      	beq.n	800b522 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800b518:	f04f 33ff 	mov.w	r3, #4294967295
 800b51c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800b51e:	2301      	movs	r3, #1
 800b520:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	683a      	ldr	r2, [r7, #0]
 800b526:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800b528:	7bfb      	ldrb	r3, [r7, #15]
}
 800b52a:	4618      	mov	r0, r3
 800b52c:	3710      	adds	r7, #16
 800b52e:	46bd      	mov	sp, r7
 800b530:	bd80      	pop	{r7, pc}
	...

0800b534 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800b534:	b580      	push	{r7, lr}
 800b536:	b084      	sub	sp, #16
 800b538:	af00      	add	r7, sp, #0
 800b53a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800b53c:	6878      	ldr	r0, [r7, #4]
 800b53e:	f7ff ff87 	bl	800b450 <sync_window>
 800b542:	4603      	mov	r3, r0
 800b544:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800b546:	7bfb      	ldrb	r3, [r7, #15]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d158      	bne.n	800b5fe <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	781b      	ldrb	r3, [r3, #0]
 800b550:	2b03      	cmp	r3, #3
 800b552:	d148      	bne.n	800b5e6 <sync_fs+0xb2>
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	791b      	ldrb	r3, [r3, #4]
 800b558:	2b01      	cmp	r3, #1
 800b55a:	d144      	bne.n	800b5e6 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	3338      	adds	r3, #56	; 0x38
 800b560:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b564:	2100      	movs	r1, #0
 800b566:	4618      	mov	r0, r3
 800b568:	f7ff fd77 	bl	800b05a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	3338      	adds	r3, #56	; 0x38
 800b570:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b574:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800b578:	4618      	mov	r0, r3
 800b57a:	f7ff fd06 	bl	800af8a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	3338      	adds	r3, #56	; 0x38
 800b582:	4921      	ldr	r1, [pc, #132]	; (800b608 <sync_fs+0xd4>)
 800b584:	4618      	mov	r0, r3
 800b586:	f7ff fd1b 	bl	800afc0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	3338      	adds	r3, #56	; 0x38
 800b58e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800b592:	491e      	ldr	r1, [pc, #120]	; (800b60c <sync_fs+0xd8>)
 800b594:	4618      	mov	r0, r3
 800b596:	f7ff fd13 	bl	800afc0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	3338      	adds	r3, #56	; 0x38
 800b59e:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	699b      	ldr	r3, [r3, #24]
 800b5a6:	4619      	mov	r1, r3
 800b5a8:	4610      	mov	r0, r2
 800b5aa:	f7ff fd09 	bl	800afc0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	3338      	adds	r3, #56	; 0x38
 800b5b2:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	695b      	ldr	r3, [r3, #20]
 800b5ba:	4619      	mov	r1, r3
 800b5bc:	4610      	mov	r0, r2
 800b5be:	f7ff fcff 	bl	800afc0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5c6:	1c5a      	adds	r2, r3, #1
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	7858      	ldrb	r0, [r3, #1]
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b5da:	2301      	movs	r3, #1
 800b5dc:	f7ff fc5c 	bl	800ae98 <disk_write>
			fs->fsi_flag = 0;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	2200      	movs	r2, #0
 800b5e4:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	785b      	ldrb	r3, [r3, #1]
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	2100      	movs	r1, #0
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	f7ff fc72 	bl	800aed8 <disk_ioctl>
 800b5f4:	4603      	mov	r3, r0
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d001      	beq.n	800b5fe <sync_fs+0xca>
 800b5fa:	2301      	movs	r3, #1
 800b5fc:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800b5fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800b600:	4618      	mov	r0, r3
 800b602:	3710      	adds	r7, #16
 800b604:	46bd      	mov	sp, r7
 800b606:	bd80      	pop	{r7, pc}
 800b608:	41615252 	.word	0x41615252
 800b60c:	61417272 	.word	0x61417272

0800b610 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800b610:	b480      	push	{r7}
 800b612:	b083      	sub	sp, #12
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
 800b618:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800b61a:	683b      	ldr	r3, [r7, #0]
 800b61c:	3b02      	subs	r3, #2
 800b61e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	69db      	ldr	r3, [r3, #28]
 800b624:	3b02      	subs	r3, #2
 800b626:	683a      	ldr	r2, [r7, #0]
 800b628:	429a      	cmp	r2, r3
 800b62a:	d301      	bcc.n	800b630 <clust2sect+0x20>
 800b62c:	2300      	movs	r3, #0
 800b62e:	e008      	b.n	800b642 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	895b      	ldrh	r3, [r3, #10]
 800b634:	461a      	mov	r2, r3
 800b636:	683b      	ldr	r3, [r7, #0]
 800b638:	fb03 f202 	mul.w	r2, r3, r2
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b640:	4413      	add	r3, r2
}
 800b642:	4618      	mov	r0, r3
 800b644:	370c      	adds	r7, #12
 800b646:	46bd      	mov	sp, r7
 800b648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64c:	4770      	bx	lr

0800b64e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800b64e:	b580      	push	{r7, lr}
 800b650:	b086      	sub	sp, #24
 800b652:	af00      	add	r7, sp, #0
 800b654:	6078      	str	r0, [r7, #4]
 800b656:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800b65e:	683b      	ldr	r3, [r7, #0]
 800b660:	2b01      	cmp	r3, #1
 800b662:	d904      	bls.n	800b66e <get_fat+0x20>
 800b664:	693b      	ldr	r3, [r7, #16]
 800b666:	69db      	ldr	r3, [r3, #28]
 800b668:	683a      	ldr	r2, [r7, #0]
 800b66a:	429a      	cmp	r2, r3
 800b66c:	d302      	bcc.n	800b674 <get_fat+0x26>
		val = 1;	/* Internal error */
 800b66e:	2301      	movs	r3, #1
 800b670:	617b      	str	r3, [r7, #20]
 800b672:	e08f      	b.n	800b794 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800b674:	f04f 33ff 	mov.w	r3, #4294967295
 800b678:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800b67a:	693b      	ldr	r3, [r7, #16]
 800b67c:	781b      	ldrb	r3, [r3, #0]
 800b67e:	2b03      	cmp	r3, #3
 800b680:	d062      	beq.n	800b748 <get_fat+0xfa>
 800b682:	2b03      	cmp	r3, #3
 800b684:	dc7c      	bgt.n	800b780 <get_fat+0x132>
 800b686:	2b01      	cmp	r3, #1
 800b688:	d002      	beq.n	800b690 <get_fat+0x42>
 800b68a:	2b02      	cmp	r3, #2
 800b68c:	d042      	beq.n	800b714 <get_fat+0xc6>
 800b68e:	e077      	b.n	800b780 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800b690:	683b      	ldr	r3, [r7, #0]
 800b692:	60fb      	str	r3, [r7, #12]
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	085b      	lsrs	r3, r3, #1
 800b698:	68fa      	ldr	r2, [r7, #12]
 800b69a:	4413      	add	r3, r2
 800b69c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b69e:	693b      	ldr	r3, [r7, #16]
 800b6a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	0a5b      	lsrs	r3, r3, #9
 800b6a6:	4413      	add	r3, r2
 800b6a8:	4619      	mov	r1, r3
 800b6aa:	6938      	ldr	r0, [r7, #16]
 800b6ac:	f7ff ff14 	bl	800b4d8 <move_window>
 800b6b0:	4603      	mov	r3, r0
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d167      	bne.n	800b786 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	1c5a      	adds	r2, r3, #1
 800b6ba:	60fa      	str	r2, [r7, #12]
 800b6bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b6c0:	693a      	ldr	r2, [r7, #16]
 800b6c2:	4413      	add	r3, r2
 800b6c4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b6c8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b6ca:	693b      	ldr	r3, [r7, #16]
 800b6cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	0a5b      	lsrs	r3, r3, #9
 800b6d2:	4413      	add	r3, r2
 800b6d4:	4619      	mov	r1, r3
 800b6d6:	6938      	ldr	r0, [r7, #16]
 800b6d8:	f7ff fefe 	bl	800b4d8 <move_window>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d153      	bne.n	800b78a <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b6e8:	693a      	ldr	r2, [r7, #16]
 800b6ea:	4413      	add	r3, r2
 800b6ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b6f0:	021b      	lsls	r3, r3, #8
 800b6f2:	461a      	mov	r2, r3
 800b6f4:	68bb      	ldr	r3, [r7, #8]
 800b6f6:	4313      	orrs	r3, r2
 800b6f8:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800b6fa:	683b      	ldr	r3, [r7, #0]
 800b6fc:	f003 0301 	and.w	r3, r3, #1
 800b700:	2b00      	cmp	r3, #0
 800b702:	d002      	beq.n	800b70a <get_fat+0xbc>
 800b704:	68bb      	ldr	r3, [r7, #8]
 800b706:	091b      	lsrs	r3, r3, #4
 800b708:	e002      	b.n	800b710 <get_fat+0xc2>
 800b70a:	68bb      	ldr	r3, [r7, #8]
 800b70c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b710:	617b      	str	r3, [r7, #20]
			break;
 800b712:	e03f      	b.n	800b794 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b714:	693b      	ldr	r3, [r7, #16]
 800b716:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b718:	683b      	ldr	r3, [r7, #0]
 800b71a:	0a1b      	lsrs	r3, r3, #8
 800b71c:	4413      	add	r3, r2
 800b71e:	4619      	mov	r1, r3
 800b720:	6938      	ldr	r0, [r7, #16]
 800b722:	f7ff fed9 	bl	800b4d8 <move_window>
 800b726:	4603      	mov	r3, r0
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d130      	bne.n	800b78e <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b72c:	693b      	ldr	r3, [r7, #16]
 800b72e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800b732:	683b      	ldr	r3, [r7, #0]
 800b734:	005b      	lsls	r3, r3, #1
 800b736:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800b73a:	4413      	add	r3, r2
 800b73c:	4618      	mov	r0, r3
 800b73e:	f7ff fbe9 	bl	800af14 <ld_word>
 800b742:	4603      	mov	r3, r0
 800b744:	617b      	str	r3, [r7, #20]
			break;
 800b746:	e025      	b.n	800b794 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b748:	693b      	ldr	r3, [r7, #16]
 800b74a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b74c:	683b      	ldr	r3, [r7, #0]
 800b74e:	09db      	lsrs	r3, r3, #7
 800b750:	4413      	add	r3, r2
 800b752:	4619      	mov	r1, r3
 800b754:	6938      	ldr	r0, [r7, #16]
 800b756:	f7ff febf 	bl	800b4d8 <move_window>
 800b75a:	4603      	mov	r3, r0
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d118      	bne.n	800b792 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b760:	693b      	ldr	r3, [r7, #16]
 800b762:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800b766:	683b      	ldr	r3, [r7, #0]
 800b768:	009b      	lsls	r3, r3, #2
 800b76a:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800b76e:	4413      	add	r3, r2
 800b770:	4618      	mov	r0, r3
 800b772:	f7ff fbe7 	bl	800af44 <ld_dword>
 800b776:	4603      	mov	r3, r0
 800b778:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800b77c:	617b      	str	r3, [r7, #20]
			break;
 800b77e:	e009      	b.n	800b794 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800b780:	2301      	movs	r3, #1
 800b782:	617b      	str	r3, [r7, #20]
 800b784:	e006      	b.n	800b794 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b786:	bf00      	nop
 800b788:	e004      	b.n	800b794 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b78a:	bf00      	nop
 800b78c:	e002      	b.n	800b794 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b78e:	bf00      	nop
 800b790:	e000      	b.n	800b794 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b792:	bf00      	nop
		}
	}

	return val;
 800b794:	697b      	ldr	r3, [r7, #20]
}
 800b796:	4618      	mov	r0, r3
 800b798:	3718      	adds	r7, #24
 800b79a:	46bd      	mov	sp, r7
 800b79c:	bd80      	pop	{r7, pc}

0800b79e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800b79e:	b590      	push	{r4, r7, lr}
 800b7a0:	b089      	sub	sp, #36	; 0x24
 800b7a2:	af00      	add	r7, sp, #0
 800b7a4:	60f8      	str	r0, [r7, #12]
 800b7a6:	60b9      	str	r1, [r7, #8]
 800b7a8:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800b7aa:	2302      	movs	r3, #2
 800b7ac:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b7ae:	68bb      	ldr	r3, [r7, #8]
 800b7b0:	2b01      	cmp	r3, #1
 800b7b2:	f240 80d2 	bls.w	800b95a <put_fat+0x1bc>
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	69db      	ldr	r3, [r3, #28]
 800b7ba:	68ba      	ldr	r2, [r7, #8]
 800b7bc:	429a      	cmp	r2, r3
 800b7be:	f080 80cc 	bcs.w	800b95a <put_fat+0x1bc>
		switch (fs->fs_type) {
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	781b      	ldrb	r3, [r3, #0]
 800b7c6:	2b03      	cmp	r3, #3
 800b7c8:	f000 8096 	beq.w	800b8f8 <put_fat+0x15a>
 800b7cc:	2b03      	cmp	r3, #3
 800b7ce:	f300 80cd 	bgt.w	800b96c <put_fat+0x1ce>
 800b7d2:	2b01      	cmp	r3, #1
 800b7d4:	d002      	beq.n	800b7dc <put_fat+0x3e>
 800b7d6:	2b02      	cmp	r3, #2
 800b7d8:	d06e      	beq.n	800b8b8 <put_fat+0x11a>
 800b7da:	e0c7      	b.n	800b96c <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800b7dc:	68bb      	ldr	r3, [r7, #8]
 800b7de:	61bb      	str	r3, [r7, #24]
 800b7e0:	69bb      	ldr	r3, [r7, #24]
 800b7e2:	085b      	lsrs	r3, r3, #1
 800b7e4:	69ba      	ldr	r2, [r7, #24]
 800b7e6:	4413      	add	r3, r2
 800b7e8:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b7ee:	69bb      	ldr	r3, [r7, #24]
 800b7f0:	0a5b      	lsrs	r3, r3, #9
 800b7f2:	4413      	add	r3, r2
 800b7f4:	4619      	mov	r1, r3
 800b7f6:	68f8      	ldr	r0, [r7, #12]
 800b7f8:	f7ff fe6e 	bl	800b4d8 <move_window>
 800b7fc:	4603      	mov	r3, r0
 800b7fe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b800:	7ffb      	ldrb	r3, [r7, #31]
 800b802:	2b00      	cmp	r3, #0
 800b804:	f040 80ab 	bne.w	800b95e <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800b80e:	69bb      	ldr	r3, [r7, #24]
 800b810:	1c59      	adds	r1, r3, #1
 800b812:	61b9      	str	r1, [r7, #24]
 800b814:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b818:	4413      	add	r3, r2
 800b81a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800b81c:	68bb      	ldr	r3, [r7, #8]
 800b81e:	f003 0301 	and.w	r3, r3, #1
 800b822:	2b00      	cmp	r3, #0
 800b824:	d00d      	beq.n	800b842 <put_fat+0xa4>
 800b826:	697b      	ldr	r3, [r7, #20]
 800b828:	781b      	ldrb	r3, [r3, #0]
 800b82a:	b25b      	sxtb	r3, r3
 800b82c:	f003 030f 	and.w	r3, r3, #15
 800b830:	b25a      	sxtb	r2, r3
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	b2db      	uxtb	r3, r3
 800b836:	011b      	lsls	r3, r3, #4
 800b838:	b25b      	sxtb	r3, r3
 800b83a:	4313      	orrs	r3, r2
 800b83c:	b25b      	sxtb	r3, r3
 800b83e:	b2db      	uxtb	r3, r3
 800b840:	e001      	b.n	800b846 <put_fat+0xa8>
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	b2db      	uxtb	r3, r3
 800b846:	697a      	ldr	r2, [r7, #20]
 800b848:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	2201      	movs	r2, #1
 800b84e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b854:	69bb      	ldr	r3, [r7, #24]
 800b856:	0a5b      	lsrs	r3, r3, #9
 800b858:	4413      	add	r3, r2
 800b85a:	4619      	mov	r1, r3
 800b85c:	68f8      	ldr	r0, [r7, #12]
 800b85e:	f7ff fe3b 	bl	800b4d8 <move_window>
 800b862:	4603      	mov	r3, r0
 800b864:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b866:	7ffb      	ldrb	r3, [r7, #31]
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d17a      	bne.n	800b962 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800b872:	69bb      	ldr	r3, [r7, #24]
 800b874:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b878:	4413      	add	r3, r2
 800b87a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800b87c:	68bb      	ldr	r3, [r7, #8]
 800b87e:	f003 0301 	and.w	r3, r3, #1
 800b882:	2b00      	cmp	r3, #0
 800b884:	d003      	beq.n	800b88e <put_fat+0xf0>
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	091b      	lsrs	r3, r3, #4
 800b88a:	b2db      	uxtb	r3, r3
 800b88c:	e00e      	b.n	800b8ac <put_fat+0x10e>
 800b88e:	697b      	ldr	r3, [r7, #20]
 800b890:	781b      	ldrb	r3, [r3, #0]
 800b892:	b25b      	sxtb	r3, r3
 800b894:	f023 030f 	bic.w	r3, r3, #15
 800b898:	b25a      	sxtb	r2, r3
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	0a1b      	lsrs	r3, r3, #8
 800b89e:	b25b      	sxtb	r3, r3
 800b8a0:	f003 030f 	and.w	r3, r3, #15
 800b8a4:	b25b      	sxtb	r3, r3
 800b8a6:	4313      	orrs	r3, r2
 800b8a8:	b25b      	sxtb	r3, r3
 800b8aa:	b2db      	uxtb	r3, r3
 800b8ac:	697a      	ldr	r2, [r7, #20]
 800b8ae:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	2201      	movs	r2, #1
 800b8b4:	70da      	strb	r2, [r3, #3]
			break;
 800b8b6:	e059      	b.n	800b96c <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b8bc:	68bb      	ldr	r3, [r7, #8]
 800b8be:	0a1b      	lsrs	r3, r3, #8
 800b8c0:	4413      	add	r3, r2
 800b8c2:	4619      	mov	r1, r3
 800b8c4:	68f8      	ldr	r0, [r7, #12]
 800b8c6:	f7ff fe07 	bl	800b4d8 <move_window>
 800b8ca:	4603      	mov	r3, r0
 800b8cc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b8ce:	7ffb      	ldrb	r3, [r7, #31]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d148      	bne.n	800b966 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800b8da:	68bb      	ldr	r3, [r7, #8]
 800b8dc:	005b      	lsls	r3, r3, #1
 800b8de:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800b8e2:	4413      	add	r3, r2
 800b8e4:	687a      	ldr	r2, [r7, #4]
 800b8e6:	b292      	uxth	r2, r2
 800b8e8:	4611      	mov	r1, r2
 800b8ea:	4618      	mov	r0, r3
 800b8ec:	f7ff fb4d 	bl	800af8a <st_word>
			fs->wflag = 1;
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	2201      	movs	r2, #1
 800b8f4:	70da      	strb	r2, [r3, #3]
			break;
 800b8f6:	e039      	b.n	800b96c <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b8fc:	68bb      	ldr	r3, [r7, #8]
 800b8fe:	09db      	lsrs	r3, r3, #7
 800b900:	4413      	add	r3, r2
 800b902:	4619      	mov	r1, r3
 800b904:	68f8      	ldr	r0, [r7, #12]
 800b906:	f7ff fde7 	bl	800b4d8 <move_window>
 800b90a:	4603      	mov	r3, r0
 800b90c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b90e:	7ffb      	ldrb	r3, [r7, #31]
 800b910:	2b00      	cmp	r3, #0
 800b912:	d12a      	bne.n	800b96a <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800b920:	68bb      	ldr	r3, [r7, #8]
 800b922:	009b      	lsls	r3, r3, #2
 800b924:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800b928:	4413      	add	r3, r2
 800b92a:	4618      	mov	r0, r3
 800b92c:	f7ff fb0a 	bl	800af44 <ld_dword>
 800b930:	4603      	mov	r3, r0
 800b932:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800b936:	4323      	orrs	r3, r4
 800b938:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800b940:	68bb      	ldr	r3, [r7, #8]
 800b942:	009b      	lsls	r3, r3, #2
 800b944:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800b948:	4413      	add	r3, r2
 800b94a:	6879      	ldr	r1, [r7, #4]
 800b94c:	4618      	mov	r0, r3
 800b94e:	f7ff fb37 	bl	800afc0 <st_dword>
			fs->wflag = 1;
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	2201      	movs	r2, #1
 800b956:	70da      	strb	r2, [r3, #3]
			break;
 800b958:	e008      	b.n	800b96c <put_fat+0x1ce>
		}
	}
 800b95a:	bf00      	nop
 800b95c:	e006      	b.n	800b96c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800b95e:	bf00      	nop
 800b960:	e004      	b.n	800b96c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800b962:	bf00      	nop
 800b964:	e002      	b.n	800b96c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800b966:	bf00      	nop
 800b968:	e000      	b.n	800b96c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800b96a:	bf00      	nop
	return res;
 800b96c:	7ffb      	ldrb	r3, [r7, #31]
}
 800b96e:	4618      	mov	r0, r3
 800b970:	3724      	adds	r7, #36	; 0x24
 800b972:	46bd      	mov	sp, r7
 800b974:	bd90      	pop	{r4, r7, pc}

0800b976 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800b976:	b580      	push	{r7, lr}
 800b978:	b088      	sub	sp, #32
 800b97a:	af00      	add	r7, sp, #0
 800b97c:	60f8      	str	r0, [r7, #12]
 800b97e:	60b9      	str	r1, [r7, #8]
 800b980:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800b982:	2300      	movs	r3, #0
 800b984:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800b98c:	68bb      	ldr	r3, [r7, #8]
 800b98e:	2b01      	cmp	r3, #1
 800b990:	d904      	bls.n	800b99c <remove_chain+0x26>
 800b992:	69bb      	ldr	r3, [r7, #24]
 800b994:	69db      	ldr	r3, [r3, #28]
 800b996:	68ba      	ldr	r2, [r7, #8]
 800b998:	429a      	cmp	r2, r3
 800b99a:	d301      	bcc.n	800b9a0 <remove_chain+0x2a>
 800b99c:	2302      	movs	r3, #2
 800b99e:	e04b      	b.n	800ba38 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d00c      	beq.n	800b9c0 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800b9a6:	f04f 32ff 	mov.w	r2, #4294967295
 800b9aa:	6879      	ldr	r1, [r7, #4]
 800b9ac:	69b8      	ldr	r0, [r7, #24]
 800b9ae:	f7ff fef6 	bl	800b79e <put_fat>
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800b9b6:	7ffb      	ldrb	r3, [r7, #31]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d001      	beq.n	800b9c0 <remove_chain+0x4a>
 800b9bc:	7ffb      	ldrb	r3, [r7, #31]
 800b9be:	e03b      	b.n	800ba38 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800b9c0:	68b9      	ldr	r1, [r7, #8]
 800b9c2:	68f8      	ldr	r0, [r7, #12]
 800b9c4:	f7ff fe43 	bl	800b64e <get_fat>
 800b9c8:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800b9ca:	697b      	ldr	r3, [r7, #20]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d031      	beq.n	800ba34 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800b9d0:	697b      	ldr	r3, [r7, #20]
 800b9d2:	2b01      	cmp	r3, #1
 800b9d4:	d101      	bne.n	800b9da <remove_chain+0x64>
 800b9d6:	2302      	movs	r3, #2
 800b9d8:	e02e      	b.n	800ba38 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800b9da:	697b      	ldr	r3, [r7, #20]
 800b9dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9e0:	d101      	bne.n	800b9e6 <remove_chain+0x70>
 800b9e2:	2301      	movs	r3, #1
 800b9e4:	e028      	b.n	800ba38 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	68b9      	ldr	r1, [r7, #8]
 800b9ea:	69b8      	ldr	r0, [r7, #24]
 800b9ec:	f7ff fed7 	bl	800b79e <put_fat>
 800b9f0:	4603      	mov	r3, r0
 800b9f2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800b9f4:	7ffb      	ldrb	r3, [r7, #31]
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d001      	beq.n	800b9fe <remove_chain+0x88>
 800b9fa:	7ffb      	ldrb	r3, [r7, #31]
 800b9fc:	e01c      	b.n	800ba38 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800b9fe:	69bb      	ldr	r3, [r7, #24]
 800ba00:	699a      	ldr	r2, [r3, #24]
 800ba02:	69bb      	ldr	r3, [r7, #24]
 800ba04:	69db      	ldr	r3, [r3, #28]
 800ba06:	3b02      	subs	r3, #2
 800ba08:	429a      	cmp	r2, r3
 800ba0a:	d20b      	bcs.n	800ba24 <remove_chain+0xae>
			fs->free_clst++;
 800ba0c:	69bb      	ldr	r3, [r7, #24]
 800ba0e:	699b      	ldr	r3, [r3, #24]
 800ba10:	1c5a      	adds	r2, r3, #1
 800ba12:	69bb      	ldr	r3, [r7, #24]
 800ba14:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800ba16:	69bb      	ldr	r3, [r7, #24]
 800ba18:	791b      	ldrb	r3, [r3, #4]
 800ba1a:	f043 0301 	orr.w	r3, r3, #1
 800ba1e:	b2da      	uxtb	r2, r3
 800ba20:	69bb      	ldr	r3, [r7, #24]
 800ba22:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800ba24:	697b      	ldr	r3, [r7, #20]
 800ba26:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800ba28:	69bb      	ldr	r3, [r7, #24]
 800ba2a:	69db      	ldr	r3, [r3, #28]
 800ba2c:	68ba      	ldr	r2, [r7, #8]
 800ba2e:	429a      	cmp	r2, r3
 800ba30:	d3c6      	bcc.n	800b9c0 <remove_chain+0x4a>
 800ba32:	e000      	b.n	800ba36 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800ba34:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800ba36:	2300      	movs	r3, #0
}
 800ba38:	4618      	mov	r0, r3
 800ba3a:	3720      	adds	r7, #32
 800ba3c:	46bd      	mov	sp, r7
 800ba3e:	bd80      	pop	{r7, pc}

0800ba40 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b088      	sub	sp, #32
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
 800ba48:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d10d      	bne.n	800ba72 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800ba56:	693b      	ldr	r3, [r7, #16]
 800ba58:	695b      	ldr	r3, [r3, #20]
 800ba5a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800ba5c:	69bb      	ldr	r3, [r7, #24]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d004      	beq.n	800ba6c <create_chain+0x2c>
 800ba62:	693b      	ldr	r3, [r7, #16]
 800ba64:	69db      	ldr	r3, [r3, #28]
 800ba66:	69ba      	ldr	r2, [r7, #24]
 800ba68:	429a      	cmp	r2, r3
 800ba6a:	d31b      	bcc.n	800baa4 <create_chain+0x64>
 800ba6c:	2301      	movs	r3, #1
 800ba6e:	61bb      	str	r3, [r7, #24]
 800ba70:	e018      	b.n	800baa4 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800ba72:	6839      	ldr	r1, [r7, #0]
 800ba74:	6878      	ldr	r0, [r7, #4]
 800ba76:	f7ff fdea 	bl	800b64e <get_fat>
 800ba7a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	2b01      	cmp	r3, #1
 800ba80:	d801      	bhi.n	800ba86 <create_chain+0x46>
 800ba82:	2301      	movs	r3, #1
 800ba84:	e070      	b.n	800bb68 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba8c:	d101      	bne.n	800ba92 <create_chain+0x52>
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	e06a      	b.n	800bb68 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800ba92:	693b      	ldr	r3, [r7, #16]
 800ba94:	69db      	ldr	r3, [r3, #28]
 800ba96:	68fa      	ldr	r2, [r7, #12]
 800ba98:	429a      	cmp	r2, r3
 800ba9a:	d201      	bcs.n	800baa0 <create_chain+0x60>
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	e063      	b.n	800bb68 <create_chain+0x128>
		scl = clst;
 800baa0:	683b      	ldr	r3, [r7, #0]
 800baa2:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800baa4:	69bb      	ldr	r3, [r7, #24]
 800baa6:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800baa8:	69fb      	ldr	r3, [r7, #28]
 800baaa:	3301      	adds	r3, #1
 800baac:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800baae:	693b      	ldr	r3, [r7, #16]
 800bab0:	69db      	ldr	r3, [r3, #28]
 800bab2:	69fa      	ldr	r2, [r7, #28]
 800bab4:	429a      	cmp	r2, r3
 800bab6:	d307      	bcc.n	800bac8 <create_chain+0x88>
				ncl = 2;
 800bab8:	2302      	movs	r3, #2
 800baba:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800babc:	69fa      	ldr	r2, [r7, #28]
 800babe:	69bb      	ldr	r3, [r7, #24]
 800bac0:	429a      	cmp	r2, r3
 800bac2:	d901      	bls.n	800bac8 <create_chain+0x88>
 800bac4:	2300      	movs	r3, #0
 800bac6:	e04f      	b.n	800bb68 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800bac8:	69f9      	ldr	r1, [r7, #28]
 800baca:	6878      	ldr	r0, [r7, #4]
 800bacc:	f7ff fdbf 	bl	800b64e <get_fat>
 800bad0:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d00e      	beq.n	800baf6 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	2b01      	cmp	r3, #1
 800badc:	d003      	beq.n	800bae6 <create_chain+0xa6>
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bae4:	d101      	bne.n	800baea <create_chain+0xaa>
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	e03e      	b.n	800bb68 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800baea:	69fa      	ldr	r2, [r7, #28]
 800baec:	69bb      	ldr	r3, [r7, #24]
 800baee:	429a      	cmp	r2, r3
 800baf0:	d1da      	bne.n	800baa8 <create_chain+0x68>
 800baf2:	2300      	movs	r3, #0
 800baf4:	e038      	b.n	800bb68 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800baf6:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800baf8:	f04f 32ff 	mov.w	r2, #4294967295
 800bafc:	69f9      	ldr	r1, [r7, #28]
 800bafe:	6938      	ldr	r0, [r7, #16]
 800bb00:	f7ff fe4d 	bl	800b79e <put_fat>
 800bb04:	4603      	mov	r3, r0
 800bb06:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800bb08:	7dfb      	ldrb	r3, [r7, #23]
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d109      	bne.n	800bb22 <create_chain+0xe2>
 800bb0e:	683b      	ldr	r3, [r7, #0]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d006      	beq.n	800bb22 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800bb14:	69fa      	ldr	r2, [r7, #28]
 800bb16:	6839      	ldr	r1, [r7, #0]
 800bb18:	6938      	ldr	r0, [r7, #16]
 800bb1a:	f7ff fe40 	bl	800b79e <put_fat>
 800bb1e:	4603      	mov	r3, r0
 800bb20:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800bb22:	7dfb      	ldrb	r3, [r7, #23]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d116      	bne.n	800bb56 <create_chain+0x116>
		fs->last_clst = ncl;
 800bb28:	693b      	ldr	r3, [r7, #16]
 800bb2a:	69fa      	ldr	r2, [r7, #28]
 800bb2c:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800bb2e:	693b      	ldr	r3, [r7, #16]
 800bb30:	699a      	ldr	r2, [r3, #24]
 800bb32:	693b      	ldr	r3, [r7, #16]
 800bb34:	69db      	ldr	r3, [r3, #28]
 800bb36:	3b02      	subs	r3, #2
 800bb38:	429a      	cmp	r2, r3
 800bb3a:	d804      	bhi.n	800bb46 <create_chain+0x106>
 800bb3c:	693b      	ldr	r3, [r7, #16]
 800bb3e:	699b      	ldr	r3, [r3, #24]
 800bb40:	1e5a      	subs	r2, r3, #1
 800bb42:	693b      	ldr	r3, [r7, #16]
 800bb44:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800bb46:	693b      	ldr	r3, [r7, #16]
 800bb48:	791b      	ldrb	r3, [r3, #4]
 800bb4a:	f043 0301 	orr.w	r3, r3, #1
 800bb4e:	b2da      	uxtb	r2, r3
 800bb50:	693b      	ldr	r3, [r7, #16]
 800bb52:	711a      	strb	r2, [r3, #4]
 800bb54:	e007      	b.n	800bb66 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800bb56:	7dfb      	ldrb	r3, [r7, #23]
 800bb58:	2b01      	cmp	r3, #1
 800bb5a:	d102      	bne.n	800bb62 <create_chain+0x122>
 800bb5c:	f04f 33ff 	mov.w	r3, #4294967295
 800bb60:	e000      	b.n	800bb64 <create_chain+0x124>
 800bb62:	2301      	movs	r3, #1
 800bb64:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800bb66:	69fb      	ldr	r3, [r7, #28]
}
 800bb68:	4618      	mov	r0, r3
 800bb6a:	3720      	adds	r7, #32
 800bb6c:	46bd      	mov	sp, r7
 800bb6e:	bd80      	pop	{r7, pc}

0800bb70 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800bb70:	b480      	push	{r7}
 800bb72:	b087      	sub	sp, #28
 800bb74:	af00      	add	r7, sp, #0
 800bb76:	6078      	str	r0, [r7, #4]
 800bb78:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb84:	3304      	adds	r3, #4
 800bb86:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800bb88:	683b      	ldr	r3, [r7, #0]
 800bb8a:	0a5b      	lsrs	r3, r3, #9
 800bb8c:	68fa      	ldr	r2, [r7, #12]
 800bb8e:	8952      	ldrh	r2, [r2, #10]
 800bb90:	fbb3 f3f2 	udiv	r3, r3, r2
 800bb94:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800bb96:	693b      	ldr	r3, [r7, #16]
 800bb98:	1d1a      	adds	r2, r3, #4
 800bb9a:	613a      	str	r2, [r7, #16]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800bba0:	68bb      	ldr	r3, [r7, #8]
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d101      	bne.n	800bbaa <clmt_clust+0x3a>
 800bba6:	2300      	movs	r3, #0
 800bba8:	e010      	b.n	800bbcc <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800bbaa:	697a      	ldr	r2, [r7, #20]
 800bbac:	68bb      	ldr	r3, [r7, #8]
 800bbae:	429a      	cmp	r2, r3
 800bbb0:	d307      	bcc.n	800bbc2 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800bbb2:	697a      	ldr	r2, [r7, #20]
 800bbb4:	68bb      	ldr	r3, [r7, #8]
 800bbb6:	1ad3      	subs	r3, r2, r3
 800bbb8:	617b      	str	r3, [r7, #20]
 800bbba:	693b      	ldr	r3, [r7, #16]
 800bbbc:	3304      	adds	r3, #4
 800bbbe:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800bbc0:	e7e9      	b.n	800bb96 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800bbc2:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800bbc4:	693b      	ldr	r3, [r7, #16]
 800bbc6:	681a      	ldr	r2, [r3, #0]
 800bbc8:	697b      	ldr	r3, [r7, #20]
 800bbca:	4413      	add	r3, r2
}
 800bbcc:	4618      	mov	r0, r3
 800bbce:	371c      	adds	r7, #28
 800bbd0:	46bd      	mov	sp, r7
 800bbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd6:	4770      	bx	lr

0800bbd8 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800bbd8:	b580      	push	{r7, lr}
 800bbda:	b086      	sub	sp, #24
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
 800bbe0:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800bbe8:	683b      	ldr	r3, [r7, #0]
 800bbea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bbee:	d204      	bcs.n	800bbfa <dir_sdi+0x22>
 800bbf0:	683b      	ldr	r3, [r7, #0]
 800bbf2:	f003 031f 	and.w	r3, r3, #31
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d001      	beq.n	800bbfe <dir_sdi+0x26>
		return FR_INT_ERR;
 800bbfa:	2302      	movs	r3, #2
 800bbfc:	e063      	b.n	800bcc6 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	683a      	ldr	r2, [r7, #0]
 800bc02:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	689b      	ldr	r3, [r3, #8]
 800bc08:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800bc0a:	697b      	ldr	r3, [r7, #20]
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d106      	bne.n	800bc1e <dir_sdi+0x46>
 800bc10:	693b      	ldr	r3, [r7, #16]
 800bc12:	781b      	ldrb	r3, [r3, #0]
 800bc14:	2b02      	cmp	r3, #2
 800bc16:	d902      	bls.n	800bc1e <dir_sdi+0x46>
		clst = fs->dirbase;
 800bc18:	693b      	ldr	r3, [r7, #16]
 800bc1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc1c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800bc1e:	697b      	ldr	r3, [r7, #20]
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d10c      	bne.n	800bc3e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800bc24:	683b      	ldr	r3, [r7, #0]
 800bc26:	095b      	lsrs	r3, r3, #5
 800bc28:	693a      	ldr	r2, [r7, #16]
 800bc2a:	8912      	ldrh	r2, [r2, #8]
 800bc2c:	4293      	cmp	r3, r2
 800bc2e:	d301      	bcc.n	800bc34 <dir_sdi+0x5c>
 800bc30:	2302      	movs	r3, #2
 800bc32:	e048      	b.n	800bcc6 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800bc34:	693b      	ldr	r3, [r7, #16]
 800bc36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	61da      	str	r2, [r3, #28]
 800bc3c:	e029      	b.n	800bc92 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800bc3e:	693b      	ldr	r3, [r7, #16]
 800bc40:	895b      	ldrh	r3, [r3, #10]
 800bc42:	025b      	lsls	r3, r3, #9
 800bc44:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800bc46:	e019      	b.n	800bc7c <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	6979      	ldr	r1, [r7, #20]
 800bc4c:	4618      	mov	r0, r3
 800bc4e:	f7ff fcfe 	bl	800b64e <get_fat>
 800bc52:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800bc54:	697b      	ldr	r3, [r7, #20]
 800bc56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc5a:	d101      	bne.n	800bc60 <dir_sdi+0x88>
 800bc5c:	2301      	movs	r3, #1
 800bc5e:	e032      	b.n	800bcc6 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800bc60:	697b      	ldr	r3, [r7, #20]
 800bc62:	2b01      	cmp	r3, #1
 800bc64:	d904      	bls.n	800bc70 <dir_sdi+0x98>
 800bc66:	693b      	ldr	r3, [r7, #16]
 800bc68:	69db      	ldr	r3, [r3, #28]
 800bc6a:	697a      	ldr	r2, [r7, #20]
 800bc6c:	429a      	cmp	r2, r3
 800bc6e:	d301      	bcc.n	800bc74 <dir_sdi+0x9c>
 800bc70:	2302      	movs	r3, #2
 800bc72:	e028      	b.n	800bcc6 <dir_sdi+0xee>
			ofs -= csz;
 800bc74:	683a      	ldr	r2, [r7, #0]
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	1ad3      	subs	r3, r2, r3
 800bc7a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800bc7c:	683a      	ldr	r2, [r7, #0]
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	429a      	cmp	r2, r3
 800bc82:	d2e1      	bcs.n	800bc48 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800bc84:	6979      	ldr	r1, [r7, #20]
 800bc86:	6938      	ldr	r0, [r7, #16]
 800bc88:	f7ff fcc2 	bl	800b610 <clust2sect>
 800bc8c:	4602      	mov	r2, r0
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	697a      	ldr	r2, [r7, #20]
 800bc96:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	69db      	ldr	r3, [r3, #28]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d101      	bne.n	800bca4 <dir_sdi+0xcc>
 800bca0:	2302      	movs	r3, #2
 800bca2:	e010      	b.n	800bcc6 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	69da      	ldr	r2, [r3, #28]
 800bca8:	683b      	ldr	r3, [r7, #0]
 800bcaa:	0a5b      	lsrs	r3, r3, #9
 800bcac:	441a      	add	r2, r3
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800bcb2:	693b      	ldr	r3, [r7, #16]
 800bcb4:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800bcb8:	683b      	ldr	r3, [r7, #0]
 800bcba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bcbe:	441a      	add	r2, r3
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800bcc4:	2300      	movs	r3, #0
}
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	3718      	adds	r7, #24
 800bcca:	46bd      	mov	sp, r7
 800bccc:	bd80      	pop	{r7, pc}

0800bcce <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800bcce:	b580      	push	{r7, lr}
 800bcd0:	b086      	sub	sp, #24
 800bcd2:	af00      	add	r7, sp, #0
 800bcd4:	6078      	str	r0, [r7, #4]
 800bcd6:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	695b      	ldr	r3, [r3, #20]
 800bce2:	3320      	adds	r3, #32
 800bce4:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	69db      	ldr	r3, [r3, #28]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d003      	beq.n	800bcf6 <dir_next+0x28>
 800bcee:	68bb      	ldr	r3, [r7, #8]
 800bcf0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bcf4:	d301      	bcc.n	800bcfa <dir_next+0x2c>
 800bcf6:	2304      	movs	r3, #4
 800bcf8:	e0aa      	b.n	800be50 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800bcfa:	68bb      	ldr	r3, [r7, #8]
 800bcfc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	f040 8098 	bne.w	800be36 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	69db      	ldr	r3, [r3, #28]
 800bd0a:	1c5a      	adds	r2, r3, #1
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	699b      	ldr	r3, [r3, #24]
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d10b      	bne.n	800bd30 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800bd18:	68bb      	ldr	r3, [r7, #8]
 800bd1a:	095b      	lsrs	r3, r3, #5
 800bd1c:	68fa      	ldr	r2, [r7, #12]
 800bd1e:	8912      	ldrh	r2, [r2, #8]
 800bd20:	4293      	cmp	r3, r2
 800bd22:	f0c0 8088 	bcc.w	800be36 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	2200      	movs	r2, #0
 800bd2a:	61da      	str	r2, [r3, #28]
 800bd2c:	2304      	movs	r3, #4
 800bd2e:	e08f      	b.n	800be50 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800bd30:	68bb      	ldr	r3, [r7, #8]
 800bd32:	0a5b      	lsrs	r3, r3, #9
 800bd34:	68fa      	ldr	r2, [r7, #12]
 800bd36:	8952      	ldrh	r2, [r2, #10]
 800bd38:	3a01      	subs	r2, #1
 800bd3a:	4013      	ands	r3, r2
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d17a      	bne.n	800be36 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800bd40:	687a      	ldr	r2, [r7, #4]
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	699b      	ldr	r3, [r3, #24]
 800bd46:	4619      	mov	r1, r3
 800bd48:	4610      	mov	r0, r2
 800bd4a:	f7ff fc80 	bl	800b64e <get_fat>
 800bd4e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800bd50:	697b      	ldr	r3, [r7, #20]
 800bd52:	2b01      	cmp	r3, #1
 800bd54:	d801      	bhi.n	800bd5a <dir_next+0x8c>
 800bd56:	2302      	movs	r3, #2
 800bd58:	e07a      	b.n	800be50 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800bd5a:	697b      	ldr	r3, [r7, #20]
 800bd5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd60:	d101      	bne.n	800bd66 <dir_next+0x98>
 800bd62:	2301      	movs	r3, #1
 800bd64:	e074      	b.n	800be50 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	69db      	ldr	r3, [r3, #28]
 800bd6a:	697a      	ldr	r2, [r7, #20]
 800bd6c:	429a      	cmp	r2, r3
 800bd6e:	d358      	bcc.n	800be22 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800bd70:	683b      	ldr	r3, [r7, #0]
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d104      	bne.n	800bd80 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	2200      	movs	r2, #0
 800bd7a:	61da      	str	r2, [r3, #28]
 800bd7c:	2304      	movs	r3, #4
 800bd7e:	e067      	b.n	800be50 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800bd80:	687a      	ldr	r2, [r7, #4]
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	699b      	ldr	r3, [r3, #24]
 800bd86:	4619      	mov	r1, r3
 800bd88:	4610      	mov	r0, r2
 800bd8a:	f7ff fe59 	bl	800ba40 <create_chain>
 800bd8e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800bd90:	697b      	ldr	r3, [r7, #20]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d101      	bne.n	800bd9a <dir_next+0xcc>
 800bd96:	2307      	movs	r3, #7
 800bd98:	e05a      	b.n	800be50 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800bd9a:	697b      	ldr	r3, [r7, #20]
 800bd9c:	2b01      	cmp	r3, #1
 800bd9e:	d101      	bne.n	800bda4 <dir_next+0xd6>
 800bda0:	2302      	movs	r3, #2
 800bda2:	e055      	b.n	800be50 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800bda4:	697b      	ldr	r3, [r7, #20]
 800bda6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdaa:	d101      	bne.n	800bdb0 <dir_next+0xe2>
 800bdac:	2301      	movs	r3, #1
 800bdae:	e04f      	b.n	800be50 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800bdb0:	68f8      	ldr	r0, [r7, #12]
 800bdb2:	f7ff fb4d 	bl	800b450 <sync_window>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d001      	beq.n	800bdc0 <dir_next+0xf2>
 800bdbc:	2301      	movs	r3, #1
 800bdbe:	e047      	b.n	800be50 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	3338      	adds	r3, #56	; 0x38
 800bdc4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bdc8:	2100      	movs	r1, #0
 800bdca:	4618      	mov	r0, r3
 800bdcc:	f7ff f945 	bl	800b05a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800bdd0:	2300      	movs	r3, #0
 800bdd2:	613b      	str	r3, [r7, #16]
 800bdd4:	6979      	ldr	r1, [r7, #20]
 800bdd6:	68f8      	ldr	r0, [r7, #12]
 800bdd8:	f7ff fc1a 	bl	800b610 <clust2sect>
 800bddc:	4602      	mov	r2, r0
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	635a      	str	r2, [r3, #52]	; 0x34
 800bde2:	e012      	b.n	800be0a <dir_next+0x13c>
						fs->wflag = 1;
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	2201      	movs	r2, #1
 800bde8:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800bdea:	68f8      	ldr	r0, [r7, #12]
 800bdec:	f7ff fb30 	bl	800b450 <sync_window>
 800bdf0:	4603      	mov	r3, r0
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d001      	beq.n	800bdfa <dir_next+0x12c>
 800bdf6:	2301      	movs	r3, #1
 800bdf8:	e02a      	b.n	800be50 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800bdfa:	693b      	ldr	r3, [r7, #16]
 800bdfc:	3301      	adds	r3, #1
 800bdfe:	613b      	str	r3, [r7, #16]
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be04:	1c5a      	adds	r2, r3, #1
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	635a      	str	r2, [r3, #52]	; 0x34
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	895b      	ldrh	r3, [r3, #10]
 800be0e:	461a      	mov	r2, r3
 800be10:	693b      	ldr	r3, [r7, #16]
 800be12:	4293      	cmp	r3, r2
 800be14:	d3e6      	bcc.n	800bde4 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800be1a:	693b      	ldr	r3, [r7, #16]
 800be1c:	1ad2      	subs	r2, r2, r3
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	697a      	ldr	r2, [r7, #20]
 800be26:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800be28:	6979      	ldr	r1, [r7, #20]
 800be2a:	68f8      	ldr	r0, [r7, #12]
 800be2c:	f7ff fbf0 	bl	800b610 <clust2sect>
 800be30:	4602      	mov	r2, r0
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	68ba      	ldr	r2, [r7, #8]
 800be3a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800be42:	68bb      	ldr	r3, [r7, #8]
 800be44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be48:	441a      	add	r2, r3
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800be4e:	2300      	movs	r3, #0
}
 800be50:	4618      	mov	r0, r3
 800be52:	3718      	adds	r7, #24
 800be54:	46bd      	mov	sp, r7
 800be56:	bd80      	pop	{r7, pc}

0800be58 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800be58:	b580      	push	{r7, lr}
 800be5a:	b086      	sub	sp, #24
 800be5c:	af00      	add	r7, sp, #0
 800be5e:	6078      	str	r0, [r7, #4]
 800be60:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800be68:	2100      	movs	r1, #0
 800be6a:	6878      	ldr	r0, [r7, #4]
 800be6c:	f7ff feb4 	bl	800bbd8 <dir_sdi>
 800be70:	4603      	mov	r3, r0
 800be72:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800be74:	7dfb      	ldrb	r3, [r7, #23]
 800be76:	2b00      	cmp	r3, #0
 800be78:	d12b      	bne.n	800bed2 <dir_alloc+0x7a>
		n = 0;
 800be7a:	2300      	movs	r3, #0
 800be7c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	69db      	ldr	r3, [r3, #28]
 800be82:	4619      	mov	r1, r3
 800be84:	68f8      	ldr	r0, [r7, #12]
 800be86:	f7ff fb27 	bl	800b4d8 <move_window>
 800be8a:	4603      	mov	r3, r0
 800be8c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800be8e:	7dfb      	ldrb	r3, [r7, #23]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d11d      	bne.n	800bed0 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	6a1b      	ldr	r3, [r3, #32]
 800be98:	781b      	ldrb	r3, [r3, #0]
 800be9a:	2be5      	cmp	r3, #229	; 0xe5
 800be9c:	d004      	beq.n	800bea8 <dir_alloc+0x50>
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	6a1b      	ldr	r3, [r3, #32]
 800bea2:	781b      	ldrb	r3, [r3, #0]
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d107      	bne.n	800beb8 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800bea8:	693b      	ldr	r3, [r7, #16]
 800beaa:	3301      	adds	r3, #1
 800beac:	613b      	str	r3, [r7, #16]
 800beae:	693a      	ldr	r2, [r7, #16]
 800beb0:	683b      	ldr	r3, [r7, #0]
 800beb2:	429a      	cmp	r2, r3
 800beb4:	d102      	bne.n	800bebc <dir_alloc+0x64>
 800beb6:	e00c      	b.n	800bed2 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800beb8:	2300      	movs	r3, #0
 800beba:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800bebc:	2101      	movs	r1, #1
 800bebe:	6878      	ldr	r0, [r7, #4]
 800bec0:	f7ff ff05 	bl	800bcce <dir_next>
 800bec4:	4603      	mov	r3, r0
 800bec6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800bec8:	7dfb      	ldrb	r3, [r7, #23]
 800beca:	2b00      	cmp	r3, #0
 800becc:	d0d7      	beq.n	800be7e <dir_alloc+0x26>
 800bece:	e000      	b.n	800bed2 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800bed0:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800bed2:	7dfb      	ldrb	r3, [r7, #23]
 800bed4:	2b04      	cmp	r3, #4
 800bed6:	d101      	bne.n	800bedc <dir_alloc+0x84>
 800bed8:	2307      	movs	r3, #7
 800beda:	75fb      	strb	r3, [r7, #23]
	return res;
 800bedc:	7dfb      	ldrb	r3, [r7, #23]
}
 800bede:	4618      	mov	r0, r3
 800bee0:	3718      	adds	r7, #24
 800bee2:	46bd      	mov	sp, r7
 800bee4:	bd80      	pop	{r7, pc}

0800bee6 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800bee6:	b580      	push	{r7, lr}
 800bee8:	b084      	sub	sp, #16
 800beea:	af00      	add	r7, sp, #0
 800beec:	6078      	str	r0, [r7, #4]
 800beee:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800bef0:	683b      	ldr	r3, [r7, #0]
 800bef2:	331a      	adds	r3, #26
 800bef4:	4618      	mov	r0, r3
 800bef6:	f7ff f80d 	bl	800af14 <ld_word>
 800befa:	4603      	mov	r3, r0
 800befc:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	781b      	ldrb	r3, [r3, #0]
 800bf02:	2b03      	cmp	r3, #3
 800bf04:	d109      	bne.n	800bf1a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800bf06:	683b      	ldr	r3, [r7, #0]
 800bf08:	3314      	adds	r3, #20
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	f7ff f802 	bl	800af14 <ld_word>
 800bf10:	4603      	mov	r3, r0
 800bf12:	041b      	lsls	r3, r3, #16
 800bf14:	68fa      	ldr	r2, [r7, #12]
 800bf16:	4313      	orrs	r3, r2
 800bf18:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800bf1a:	68fb      	ldr	r3, [r7, #12]
}
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	3710      	adds	r7, #16
 800bf20:	46bd      	mov	sp, r7
 800bf22:	bd80      	pop	{r7, pc}

0800bf24 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800bf24:	b580      	push	{r7, lr}
 800bf26:	b084      	sub	sp, #16
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	60f8      	str	r0, [r7, #12]
 800bf2c:	60b9      	str	r1, [r7, #8]
 800bf2e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800bf30:	68bb      	ldr	r3, [r7, #8]
 800bf32:	331a      	adds	r3, #26
 800bf34:	687a      	ldr	r2, [r7, #4]
 800bf36:	b292      	uxth	r2, r2
 800bf38:	4611      	mov	r1, r2
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	f7ff f825 	bl	800af8a <st_word>
	if (fs->fs_type == FS_FAT32) {
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	781b      	ldrb	r3, [r3, #0]
 800bf44:	2b03      	cmp	r3, #3
 800bf46:	d109      	bne.n	800bf5c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800bf48:	68bb      	ldr	r3, [r7, #8]
 800bf4a:	f103 0214 	add.w	r2, r3, #20
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	0c1b      	lsrs	r3, r3, #16
 800bf52:	b29b      	uxth	r3, r3
 800bf54:	4619      	mov	r1, r3
 800bf56:	4610      	mov	r0, r2
 800bf58:	f7ff f817 	bl	800af8a <st_word>
	}
}
 800bf5c:	bf00      	nop
 800bf5e:	3710      	adds	r7, #16
 800bf60:	46bd      	mov	sp, r7
 800bf62:	bd80      	pop	{r7, pc}

0800bf64 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800bf64:	b590      	push	{r4, r7, lr}
 800bf66:	b087      	sub	sp, #28
 800bf68:	af00      	add	r7, sp, #0
 800bf6a:	6078      	str	r0, [r7, #4]
 800bf6c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800bf6e:	683b      	ldr	r3, [r7, #0]
 800bf70:	331a      	adds	r3, #26
 800bf72:	4618      	mov	r0, r3
 800bf74:	f7fe ffce 	bl	800af14 <ld_word>
 800bf78:	4603      	mov	r3, r0
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d001      	beq.n	800bf82 <cmp_lfn+0x1e>
 800bf7e:	2300      	movs	r3, #0
 800bf80:	e059      	b.n	800c036 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800bf82:	683b      	ldr	r3, [r7, #0]
 800bf84:	781b      	ldrb	r3, [r3, #0]
 800bf86:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bf8a:	1e5a      	subs	r2, r3, #1
 800bf8c:	4613      	mov	r3, r2
 800bf8e:	005b      	lsls	r3, r3, #1
 800bf90:	4413      	add	r3, r2
 800bf92:	009b      	lsls	r3, r3, #2
 800bf94:	4413      	add	r3, r2
 800bf96:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800bf98:	2301      	movs	r3, #1
 800bf9a:	81fb      	strh	r3, [r7, #14]
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	613b      	str	r3, [r7, #16]
 800bfa0:	e033      	b.n	800c00a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800bfa2:	4a27      	ldr	r2, [pc, #156]	; (800c040 <cmp_lfn+0xdc>)
 800bfa4:	693b      	ldr	r3, [r7, #16]
 800bfa6:	4413      	add	r3, r2
 800bfa8:	781b      	ldrb	r3, [r3, #0]
 800bfaa:	461a      	mov	r2, r3
 800bfac:	683b      	ldr	r3, [r7, #0]
 800bfae:	4413      	add	r3, r2
 800bfb0:	4618      	mov	r0, r3
 800bfb2:	f7fe ffaf 	bl	800af14 <ld_word>
 800bfb6:	4603      	mov	r3, r0
 800bfb8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800bfba:	89fb      	ldrh	r3, [r7, #14]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d01a      	beq.n	800bff6 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800bfc0:	697b      	ldr	r3, [r7, #20]
 800bfc2:	2bfe      	cmp	r3, #254	; 0xfe
 800bfc4:	d812      	bhi.n	800bfec <cmp_lfn+0x88>
 800bfc6:	89bb      	ldrh	r3, [r7, #12]
 800bfc8:	4618      	mov	r0, r3
 800bfca:	f002 fc97 	bl	800e8fc <ff_wtoupper>
 800bfce:	4603      	mov	r3, r0
 800bfd0:	461c      	mov	r4, r3
 800bfd2:	697b      	ldr	r3, [r7, #20]
 800bfd4:	1c5a      	adds	r2, r3, #1
 800bfd6:	617a      	str	r2, [r7, #20]
 800bfd8:	005b      	lsls	r3, r3, #1
 800bfda:	687a      	ldr	r2, [r7, #4]
 800bfdc:	4413      	add	r3, r2
 800bfde:	881b      	ldrh	r3, [r3, #0]
 800bfe0:	4618      	mov	r0, r3
 800bfe2:	f002 fc8b 	bl	800e8fc <ff_wtoupper>
 800bfe6:	4603      	mov	r3, r0
 800bfe8:	429c      	cmp	r4, r3
 800bfea:	d001      	beq.n	800bff0 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800bfec:	2300      	movs	r3, #0
 800bfee:	e022      	b.n	800c036 <cmp_lfn+0xd2>
			}
			wc = uc;
 800bff0:	89bb      	ldrh	r3, [r7, #12]
 800bff2:	81fb      	strh	r3, [r7, #14]
 800bff4:	e006      	b.n	800c004 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800bff6:	89bb      	ldrh	r3, [r7, #12]
 800bff8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bffc:	4293      	cmp	r3, r2
 800bffe:	d001      	beq.n	800c004 <cmp_lfn+0xa0>
 800c000:	2300      	movs	r3, #0
 800c002:	e018      	b.n	800c036 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800c004:	693b      	ldr	r3, [r7, #16]
 800c006:	3301      	adds	r3, #1
 800c008:	613b      	str	r3, [r7, #16]
 800c00a:	693b      	ldr	r3, [r7, #16]
 800c00c:	2b0c      	cmp	r3, #12
 800c00e:	d9c8      	bls.n	800bfa2 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800c010:	683b      	ldr	r3, [r7, #0]
 800c012:	781b      	ldrb	r3, [r3, #0]
 800c014:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d00b      	beq.n	800c034 <cmp_lfn+0xd0>
 800c01c:	89fb      	ldrh	r3, [r7, #14]
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d008      	beq.n	800c034 <cmp_lfn+0xd0>
 800c022:	697b      	ldr	r3, [r7, #20]
 800c024:	005b      	lsls	r3, r3, #1
 800c026:	687a      	ldr	r2, [r7, #4]
 800c028:	4413      	add	r3, r2
 800c02a:	881b      	ldrh	r3, [r3, #0]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d001      	beq.n	800c034 <cmp_lfn+0xd0>
 800c030:	2300      	movs	r3, #0
 800c032:	e000      	b.n	800c036 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800c034:	2301      	movs	r3, #1
}
 800c036:	4618      	mov	r0, r3
 800c038:	371c      	adds	r7, #28
 800c03a:	46bd      	mov	sp, r7
 800c03c:	bd90      	pop	{r4, r7, pc}
 800c03e:	bf00      	nop
 800c040:	08045998 	.word	0x08045998

0800c044 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800c044:	b580      	push	{r7, lr}
 800c046:	b088      	sub	sp, #32
 800c048:	af00      	add	r7, sp, #0
 800c04a:	60f8      	str	r0, [r7, #12]
 800c04c:	60b9      	str	r1, [r7, #8]
 800c04e:	4611      	mov	r1, r2
 800c050:	461a      	mov	r2, r3
 800c052:	460b      	mov	r3, r1
 800c054:	71fb      	strb	r3, [r7, #7]
 800c056:	4613      	mov	r3, r2
 800c058:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800c05a:	68bb      	ldr	r3, [r7, #8]
 800c05c:	330d      	adds	r3, #13
 800c05e:	79ba      	ldrb	r2, [r7, #6]
 800c060:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800c062:	68bb      	ldr	r3, [r7, #8]
 800c064:	330b      	adds	r3, #11
 800c066:	220f      	movs	r2, #15
 800c068:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800c06a:	68bb      	ldr	r3, [r7, #8]
 800c06c:	330c      	adds	r3, #12
 800c06e:	2200      	movs	r2, #0
 800c070:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800c072:	68bb      	ldr	r3, [r7, #8]
 800c074:	331a      	adds	r3, #26
 800c076:	2100      	movs	r1, #0
 800c078:	4618      	mov	r0, r3
 800c07a:	f7fe ff86 	bl	800af8a <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800c07e:	79fb      	ldrb	r3, [r7, #7]
 800c080:	1e5a      	subs	r2, r3, #1
 800c082:	4613      	mov	r3, r2
 800c084:	005b      	lsls	r3, r3, #1
 800c086:	4413      	add	r3, r2
 800c088:	009b      	lsls	r3, r3, #2
 800c08a:	4413      	add	r3, r2
 800c08c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800c08e:	2300      	movs	r3, #0
 800c090:	82fb      	strh	r3, [r7, #22]
 800c092:	2300      	movs	r3, #0
 800c094:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800c096:	8afb      	ldrh	r3, [r7, #22]
 800c098:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c09c:	4293      	cmp	r3, r2
 800c09e:	d007      	beq.n	800c0b0 <put_lfn+0x6c>
 800c0a0:	69fb      	ldr	r3, [r7, #28]
 800c0a2:	1c5a      	adds	r2, r3, #1
 800c0a4:	61fa      	str	r2, [r7, #28]
 800c0a6:	005b      	lsls	r3, r3, #1
 800c0a8:	68fa      	ldr	r2, [r7, #12]
 800c0aa:	4413      	add	r3, r2
 800c0ac:	881b      	ldrh	r3, [r3, #0]
 800c0ae:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800c0b0:	4a17      	ldr	r2, [pc, #92]	; (800c110 <put_lfn+0xcc>)
 800c0b2:	69bb      	ldr	r3, [r7, #24]
 800c0b4:	4413      	add	r3, r2
 800c0b6:	781b      	ldrb	r3, [r3, #0]
 800c0b8:	461a      	mov	r2, r3
 800c0ba:	68bb      	ldr	r3, [r7, #8]
 800c0bc:	4413      	add	r3, r2
 800c0be:	8afa      	ldrh	r2, [r7, #22]
 800c0c0:	4611      	mov	r1, r2
 800c0c2:	4618      	mov	r0, r3
 800c0c4:	f7fe ff61 	bl	800af8a <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800c0c8:	8afb      	ldrh	r3, [r7, #22]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d102      	bne.n	800c0d4 <put_lfn+0x90>
 800c0ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c0d2:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800c0d4:	69bb      	ldr	r3, [r7, #24]
 800c0d6:	3301      	adds	r3, #1
 800c0d8:	61bb      	str	r3, [r7, #24]
 800c0da:	69bb      	ldr	r3, [r7, #24]
 800c0dc:	2b0c      	cmp	r3, #12
 800c0de:	d9da      	bls.n	800c096 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800c0e0:	8afb      	ldrh	r3, [r7, #22]
 800c0e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c0e6:	4293      	cmp	r3, r2
 800c0e8:	d006      	beq.n	800c0f8 <put_lfn+0xb4>
 800c0ea:	69fb      	ldr	r3, [r7, #28]
 800c0ec:	005b      	lsls	r3, r3, #1
 800c0ee:	68fa      	ldr	r2, [r7, #12]
 800c0f0:	4413      	add	r3, r2
 800c0f2:	881b      	ldrh	r3, [r3, #0]
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d103      	bne.n	800c100 <put_lfn+0xbc>
 800c0f8:	79fb      	ldrb	r3, [r7, #7]
 800c0fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c0fe:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800c100:	68bb      	ldr	r3, [r7, #8]
 800c102:	79fa      	ldrb	r2, [r7, #7]
 800c104:	701a      	strb	r2, [r3, #0]
}
 800c106:	bf00      	nop
 800c108:	3720      	adds	r7, #32
 800c10a:	46bd      	mov	sp, r7
 800c10c:	bd80      	pop	{r7, pc}
 800c10e:	bf00      	nop
 800c110:	08045998 	.word	0x08045998

0800c114 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800c114:	b580      	push	{r7, lr}
 800c116:	b08c      	sub	sp, #48	; 0x30
 800c118:	af00      	add	r7, sp, #0
 800c11a:	60f8      	str	r0, [r7, #12]
 800c11c:	60b9      	str	r1, [r7, #8]
 800c11e:	607a      	str	r2, [r7, #4]
 800c120:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800c122:	220b      	movs	r2, #11
 800c124:	68b9      	ldr	r1, [r7, #8]
 800c126:	68f8      	ldr	r0, [r7, #12]
 800c128:	f7fe ff76 	bl	800b018 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800c12c:	683b      	ldr	r3, [r7, #0]
 800c12e:	2b05      	cmp	r3, #5
 800c130:	d92b      	bls.n	800c18a <gen_numname+0x76>
		sr = seq;
 800c132:	683b      	ldr	r3, [r7, #0]
 800c134:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800c136:	e022      	b.n	800c17e <gen_numname+0x6a>
			wc = *lfn++;
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	1c9a      	adds	r2, r3, #2
 800c13c:	607a      	str	r2, [r7, #4]
 800c13e:	881b      	ldrh	r3, [r3, #0]
 800c140:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800c142:	2300      	movs	r3, #0
 800c144:	62bb      	str	r3, [r7, #40]	; 0x28
 800c146:	e017      	b.n	800c178 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800c148:	69fb      	ldr	r3, [r7, #28]
 800c14a:	005a      	lsls	r2, r3, #1
 800c14c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c14e:	f003 0301 	and.w	r3, r3, #1
 800c152:	4413      	add	r3, r2
 800c154:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800c156:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c158:	085b      	lsrs	r3, r3, #1
 800c15a:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800c15c:	69fb      	ldr	r3, [r7, #28]
 800c15e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c162:	2b00      	cmp	r3, #0
 800c164:	d005      	beq.n	800c172 <gen_numname+0x5e>
 800c166:	69fb      	ldr	r3, [r7, #28]
 800c168:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800c16c:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800c170:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800c172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c174:	3301      	adds	r3, #1
 800c176:	62bb      	str	r3, [r7, #40]	; 0x28
 800c178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c17a:	2b0f      	cmp	r3, #15
 800c17c:	d9e4      	bls.n	800c148 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	881b      	ldrh	r3, [r3, #0]
 800c182:	2b00      	cmp	r3, #0
 800c184:	d1d8      	bne.n	800c138 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800c186:	69fb      	ldr	r3, [r7, #28]
 800c188:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800c18a:	2307      	movs	r3, #7
 800c18c:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800c18e:	683b      	ldr	r3, [r7, #0]
 800c190:	b2db      	uxtb	r3, r3
 800c192:	f003 030f 	and.w	r3, r3, #15
 800c196:	b2db      	uxtb	r3, r3
 800c198:	3330      	adds	r3, #48	; 0x30
 800c19a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800c19e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c1a2:	2b39      	cmp	r3, #57	; 0x39
 800c1a4:	d904      	bls.n	800c1b0 <gen_numname+0x9c>
 800c1a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c1aa:	3307      	adds	r3, #7
 800c1ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800c1b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1b2:	1e5a      	subs	r2, r3, #1
 800c1b4:	62ba      	str	r2, [r7, #40]	; 0x28
 800c1b6:	3330      	adds	r3, #48	; 0x30
 800c1b8:	443b      	add	r3, r7
 800c1ba:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800c1be:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800c1c2:	683b      	ldr	r3, [r7, #0]
 800c1c4:	091b      	lsrs	r3, r3, #4
 800c1c6:	603b      	str	r3, [r7, #0]
	} while (seq);
 800c1c8:	683b      	ldr	r3, [r7, #0]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d1df      	bne.n	800c18e <gen_numname+0x7a>
	ns[i] = '~';
 800c1ce:	f107 0214 	add.w	r2, r7, #20
 800c1d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1d4:	4413      	add	r3, r2
 800c1d6:	227e      	movs	r2, #126	; 0x7e
 800c1d8:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800c1da:	2300      	movs	r3, #0
 800c1dc:	627b      	str	r3, [r7, #36]	; 0x24
 800c1de:	e016      	b.n	800c20e <gen_numname+0xfa>
		if (IsDBCS1(dst[j])) {
 800c1e0:	68fa      	ldr	r2, [r7, #12]
 800c1e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1e4:	4413      	add	r3, r2
 800c1e6:	781b      	ldrb	r3, [r3, #0]
 800c1e8:	2b80      	cmp	r3, #128	; 0x80
 800c1ea:	d90d      	bls.n	800c208 <gen_numname+0xf4>
 800c1ec:	68fa      	ldr	r2, [r7, #12]
 800c1ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1f0:	4413      	add	r3, r2
 800c1f2:	781b      	ldrb	r3, [r3, #0]
 800c1f4:	2bff      	cmp	r3, #255	; 0xff
 800c1f6:	d007      	beq.n	800c208 <gen_numname+0xf4>
			if (j == i - 1) break;
 800c1f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1fa:	3b01      	subs	r3, #1
 800c1fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c1fe:	429a      	cmp	r2, r3
 800c200:	d010      	beq.n	800c224 <gen_numname+0x110>
			j++;
 800c202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c204:	3301      	adds	r3, #1
 800c206:	627b      	str	r3, [r7, #36]	; 0x24
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800c208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c20a:	3301      	adds	r3, #1
 800c20c:	627b      	str	r3, [r7, #36]	; 0x24
 800c20e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c212:	429a      	cmp	r2, r3
 800c214:	d207      	bcs.n	800c226 <gen_numname+0x112>
 800c216:	68fa      	ldr	r2, [r7, #12]
 800c218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c21a:	4413      	add	r3, r2
 800c21c:	781b      	ldrb	r3, [r3, #0]
 800c21e:	2b20      	cmp	r3, #32
 800c220:	d1de      	bne.n	800c1e0 <gen_numname+0xcc>
 800c222:	e000      	b.n	800c226 <gen_numname+0x112>
			if (j == i - 1) break;
 800c224:	bf00      	nop
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800c226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c228:	2b07      	cmp	r3, #7
 800c22a:	d807      	bhi.n	800c23c <gen_numname+0x128>
 800c22c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c22e:	1c5a      	adds	r2, r3, #1
 800c230:	62ba      	str	r2, [r7, #40]	; 0x28
 800c232:	3330      	adds	r3, #48	; 0x30
 800c234:	443b      	add	r3, r7
 800c236:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800c23a:	e000      	b.n	800c23e <gen_numname+0x12a>
 800c23c:	2120      	movs	r1, #32
 800c23e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c240:	1c5a      	adds	r2, r3, #1
 800c242:	627a      	str	r2, [r7, #36]	; 0x24
 800c244:	68fa      	ldr	r2, [r7, #12]
 800c246:	4413      	add	r3, r2
 800c248:	460a      	mov	r2, r1
 800c24a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800c24c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c24e:	2b07      	cmp	r3, #7
 800c250:	d9e9      	bls.n	800c226 <gen_numname+0x112>
}
 800c252:	bf00      	nop
 800c254:	bf00      	nop
 800c256:	3730      	adds	r7, #48	; 0x30
 800c258:	46bd      	mov	sp, r7
 800c25a:	bd80      	pop	{r7, pc}

0800c25c <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800c25c:	b480      	push	{r7}
 800c25e:	b085      	sub	sp, #20
 800c260:	af00      	add	r7, sp, #0
 800c262:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800c264:	2300      	movs	r3, #0
 800c266:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800c268:	230b      	movs	r3, #11
 800c26a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800c26c:	7bfb      	ldrb	r3, [r7, #15]
 800c26e:	b2da      	uxtb	r2, r3
 800c270:	0852      	lsrs	r2, r2, #1
 800c272:	01db      	lsls	r3, r3, #7
 800c274:	4313      	orrs	r3, r2
 800c276:	b2da      	uxtb	r2, r3
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	1c59      	adds	r1, r3, #1
 800c27c:	6079      	str	r1, [r7, #4]
 800c27e:	781b      	ldrb	r3, [r3, #0]
 800c280:	4413      	add	r3, r2
 800c282:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800c284:	68bb      	ldr	r3, [r7, #8]
 800c286:	3b01      	subs	r3, #1
 800c288:	60bb      	str	r3, [r7, #8]
 800c28a:	68bb      	ldr	r3, [r7, #8]
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d1ed      	bne.n	800c26c <sum_sfn+0x10>
	return sum;
 800c290:	7bfb      	ldrb	r3, [r7, #15]
}
 800c292:	4618      	mov	r0, r3
 800c294:	3714      	adds	r7, #20
 800c296:	46bd      	mov	sp, r7
 800c298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c29c:	4770      	bx	lr

0800c29e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800c29e:	b580      	push	{r7, lr}
 800c2a0:	b086      	sub	sp, #24
 800c2a2:	af00      	add	r7, sp, #0
 800c2a4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800c2ac:	2100      	movs	r1, #0
 800c2ae:	6878      	ldr	r0, [r7, #4]
 800c2b0:	f7ff fc92 	bl	800bbd8 <dir_sdi>
 800c2b4:	4603      	mov	r3, r0
 800c2b6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800c2b8:	7dfb      	ldrb	r3, [r7, #23]
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d001      	beq.n	800c2c2 <dir_find+0x24>
 800c2be:	7dfb      	ldrb	r3, [r7, #23]
 800c2c0:	e0a9      	b.n	800c416 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800c2c2:	23ff      	movs	r3, #255	; 0xff
 800c2c4:	753b      	strb	r3, [r7, #20]
 800c2c6:	7d3b      	ldrb	r3, [r7, #20]
 800c2c8:	757b      	strb	r3, [r7, #21]
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	f04f 32ff 	mov.w	r2, #4294967295
 800c2d0:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	69db      	ldr	r3, [r3, #28]
 800c2d6:	4619      	mov	r1, r3
 800c2d8:	6938      	ldr	r0, [r7, #16]
 800c2da:	f7ff f8fd 	bl	800b4d8 <move_window>
 800c2de:	4603      	mov	r3, r0
 800c2e0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800c2e2:	7dfb      	ldrb	r3, [r7, #23]
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	f040 8090 	bne.w	800c40a <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	6a1b      	ldr	r3, [r3, #32]
 800c2ee:	781b      	ldrb	r3, [r3, #0]
 800c2f0:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800c2f2:	7dbb      	ldrb	r3, [r7, #22]
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d102      	bne.n	800c2fe <dir_find+0x60>
 800c2f8:	2304      	movs	r3, #4
 800c2fa:	75fb      	strb	r3, [r7, #23]
 800c2fc:	e08a      	b.n	800c414 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	6a1b      	ldr	r3, [r3, #32]
 800c302:	330b      	adds	r3, #11
 800c304:	781b      	ldrb	r3, [r3, #0]
 800c306:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c30a:	73fb      	strb	r3, [r7, #15]
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	7bfa      	ldrb	r2, [r7, #15]
 800c310:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800c312:	7dbb      	ldrb	r3, [r7, #22]
 800c314:	2be5      	cmp	r3, #229	; 0xe5
 800c316:	d007      	beq.n	800c328 <dir_find+0x8a>
 800c318:	7bfb      	ldrb	r3, [r7, #15]
 800c31a:	f003 0308 	and.w	r3, r3, #8
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d009      	beq.n	800c336 <dir_find+0x98>
 800c322:	7bfb      	ldrb	r3, [r7, #15]
 800c324:	2b0f      	cmp	r3, #15
 800c326:	d006      	beq.n	800c336 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800c328:	23ff      	movs	r3, #255	; 0xff
 800c32a:	757b      	strb	r3, [r7, #21]
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	f04f 32ff 	mov.w	r2, #4294967295
 800c332:	631a      	str	r2, [r3, #48]	; 0x30
 800c334:	e05e      	b.n	800c3f4 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800c336:	7bfb      	ldrb	r3, [r7, #15]
 800c338:	2b0f      	cmp	r3, #15
 800c33a:	d136      	bne.n	800c3aa <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c346:	2b00      	cmp	r3, #0
 800c348:	d154      	bne.n	800c3f4 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800c34a:	7dbb      	ldrb	r3, [r7, #22]
 800c34c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c350:	2b00      	cmp	r3, #0
 800c352:	d00d      	beq.n	800c370 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	6a1b      	ldr	r3, [r3, #32]
 800c358:	7b5b      	ldrb	r3, [r3, #13]
 800c35a:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800c35c:	7dbb      	ldrb	r3, [r7, #22]
 800c35e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c362:	75bb      	strb	r3, [r7, #22]
 800c364:	7dbb      	ldrb	r3, [r7, #22]
 800c366:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	695a      	ldr	r2, [r3, #20]
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800c370:	7dba      	ldrb	r2, [r7, #22]
 800c372:	7d7b      	ldrb	r3, [r7, #21]
 800c374:	429a      	cmp	r2, r3
 800c376:	d115      	bne.n	800c3a4 <dir_find+0x106>
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	6a1b      	ldr	r3, [r3, #32]
 800c37c:	330d      	adds	r3, #13
 800c37e:	781b      	ldrb	r3, [r3, #0]
 800c380:	7d3a      	ldrb	r2, [r7, #20]
 800c382:	429a      	cmp	r2, r3
 800c384:	d10e      	bne.n	800c3a4 <dir_find+0x106>
 800c386:	693b      	ldr	r3, [r7, #16]
 800c388:	68da      	ldr	r2, [r3, #12]
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	6a1b      	ldr	r3, [r3, #32]
 800c38e:	4619      	mov	r1, r3
 800c390:	4610      	mov	r0, r2
 800c392:	f7ff fde7 	bl	800bf64 <cmp_lfn>
 800c396:	4603      	mov	r3, r0
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d003      	beq.n	800c3a4 <dir_find+0x106>
 800c39c:	7d7b      	ldrb	r3, [r7, #21]
 800c39e:	3b01      	subs	r3, #1
 800c3a0:	b2db      	uxtb	r3, r3
 800c3a2:	e000      	b.n	800c3a6 <dir_find+0x108>
 800c3a4:	23ff      	movs	r3, #255	; 0xff
 800c3a6:	757b      	strb	r3, [r7, #21]
 800c3a8:	e024      	b.n	800c3f4 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800c3aa:	7d7b      	ldrb	r3, [r7, #21]
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d109      	bne.n	800c3c4 <dir_find+0x126>
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	6a1b      	ldr	r3, [r3, #32]
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	f7ff ff51 	bl	800c25c <sum_sfn>
 800c3ba:	4603      	mov	r3, r0
 800c3bc:	461a      	mov	r2, r3
 800c3be:	7d3b      	ldrb	r3, [r7, #20]
 800c3c0:	4293      	cmp	r3, r2
 800c3c2:	d024      	beq.n	800c40e <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c3ca:	f003 0301 	and.w	r3, r3, #1
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d10a      	bne.n	800c3e8 <dir_find+0x14a>
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	6a18      	ldr	r0, [r3, #32]
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	3324      	adds	r3, #36	; 0x24
 800c3da:	220b      	movs	r2, #11
 800c3dc:	4619      	mov	r1, r3
 800c3de:	f7fe fe57 	bl	800b090 <mem_cmp>
 800c3e2:	4603      	mov	r3, r0
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d014      	beq.n	800c412 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800c3e8:	23ff      	movs	r3, #255	; 0xff
 800c3ea:	757b      	strb	r3, [r7, #21]
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	f04f 32ff 	mov.w	r2, #4294967295
 800c3f2:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800c3f4:	2100      	movs	r1, #0
 800c3f6:	6878      	ldr	r0, [r7, #4]
 800c3f8:	f7ff fc69 	bl	800bcce <dir_next>
 800c3fc:	4603      	mov	r3, r0
 800c3fe:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800c400:	7dfb      	ldrb	r3, [r7, #23]
 800c402:	2b00      	cmp	r3, #0
 800c404:	f43f af65 	beq.w	800c2d2 <dir_find+0x34>
 800c408:	e004      	b.n	800c414 <dir_find+0x176>
		if (res != FR_OK) break;
 800c40a:	bf00      	nop
 800c40c:	e002      	b.n	800c414 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800c40e:	bf00      	nop
 800c410:	e000      	b.n	800c414 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800c412:	bf00      	nop

	return res;
 800c414:	7dfb      	ldrb	r3, [r7, #23]
}
 800c416:	4618      	mov	r0, r3
 800c418:	3718      	adds	r7, #24
 800c41a:	46bd      	mov	sp, r7
 800c41c:	bd80      	pop	{r7, pc}
	...

0800c420 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800c420:	b580      	push	{r7, lr}
 800c422:	b08c      	sub	sp, #48	; 0x30
 800c424:	af00      	add	r7, sp, #0
 800c426:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c434:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d001      	beq.n	800c440 <dir_register+0x20>
 800c43c:	2306      	movs	r3, #6
 800c43e:	e0e0      	b.n	800c602 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800c440:	2300      	movs	r3, #0
 800c442:	627b      	str	r3, [r7, #36]	; 0x24
 800c444:	e002      	b.n	800c44c <dir_register+0x2c>
 800c446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c448:	3301      	adds	r3, #1
 800c44a:	627b      	str	r3, [r7, #36]	; 0x24
 800c44c:	69fb      	ldr	r3, [r7, #28]
 800c44e:	68da      	ldr	r2, [r3, #12]
 800c450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c452:	005b      	lsls	r3, r3, #1
 800c454:	4413      	add	r3, r2
 800c456:	881b      	ldrh	r3, [r3, #0]
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d1f4      	bne.n	800c446 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800c462:	f107 030c 	add.w	r3, r7, #12
 800c466:	220c      	movs	r2, #12
 800c468:	4618      	mov	r0, r3
 800c46a:	f7fe fdd5 	bl	800b018 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800c46e:	7dfb      	ldrb	r3, [r7, #23]
 800c470:	f003 0301 	and.w	r3, r3, #1
 800c474:	2b00      	cmp	r3, #0
 800c476:	d032      	beq.n	800c4de <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	2240      	movs	r2, #64	; 0x40
 800c47c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800c480:	2301      	movs	r3, #1
 800c482:	62bb      	str	r3, [r7, #40]	; 0x28
 800c484:	e016      	b.n	800c4b4 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800c48c:	69fb      	ldr	r3, [r7, #28]
 800c48e:	68da      	ldr	r2, [r3, #12]
 800c490:	f107 010c 	add.w	r1, r7, #12
 800c494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c496:	f7ff fe3d 	bl	800c114 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800c49a:	6878      	ldr	r0, [r7, #4]
 800c49c:	f7ff feff 	bl	800c29e <dir_find>
 800c4a0:	4603      	mov	r3, r0
 800c4a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800c4a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d106      	bne.n	800c4bc <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800c4ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4b0:	3301      	adds	r3, #1
 800c4b2:	62bb      	str	r3, [r7, #40]	; 0x28
 800c4b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4b6:	2b63      	cmp	r3, #99	; 0x63
 800c4b8:	d9e5      	bls.n	800c486 <dir_register+0x66>
 800c4ba:	e000      	b.n	800c4be <dir_register+0x9e>
			if (res != FR_OK) break;
 800c4bc:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800c4be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4c0:	2b64      	cmp	r3, #100	; 0x64
 800c4c2:	d101      	bne.n	800c4c8 <dir_register+0xa8>
 800c4c4:	2307      	movs	r3, #7
 800c4c6:	e09c      	b.n	800c602 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800c4c8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c4cc:	2b04      	cmp	r3, #4
 800c4ce:	d002      	beq.n	800c4d6 <dir_register+0xb6>
 800c4d0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c4d4:	e095      	b.n	800c602 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800c4d6:	7dfa      	ldrb	r2, [r7, #23]
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800c4de:	7dfb      	ldrb	r3, [r7, #23]
 800c4e0:	f003 0302 	and.w	r3, r3, #2
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d007      	beq.n	800c4f8 <dir_register+0xd8>
 800c4e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4ea:	330c      	adds	r3, #12
 800c4ec:	4a47      	ldr	r2, [pc, #284]	; (800c60c <dir_register+0x1ec>)
 800c4ee:	fba2 2303 	umull	r2, r3, r2, r3
 800c4f2:	089b      	lsrs	r3, r3, #2
 800c4f4:	3301      	adds	r3, #1
 800c4f6:	e000      	b.n	800c4fa <dir_register+0xda>
 800c4f8:	2301      	movs	r3, #1
 800c4fa:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800c4fc:	6a39      	ldr	r1, [r7, #32]
 800c4fe:	6878      	ldr	r0, [r7, #4]
 800c500:	f7ff fcaa 	bl	800be58 <dir_alloc>
 800c504:	4603      	mov	r3, r0
 800c506:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800c50a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d148      	bne.n	800c5a4 <dir_register+0x184>
 800c512:	6a3b      	ldr	r3, [r7, #32]
 800c514:	3b01      	subs	r3, #1
 800c516:	623b      	str	r3, [r7, #32]
 800c518:	6a3b      	ldr	r3, [r7, #32]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d042      	beq.n	800c5a4 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	695a      	ldr	r2, [r3, #20]
 800c522:	6a3b      	ldr	r3, [r7, #32]
 800c524:	015b      	lsls	r3, r3, #5
 800c526:	1ad3      	subs	r3, r2, r3
 800c528:	4619      	mov	r1, r3
 800c52a:	6878      	ldr	r0, [r7, #4]
 800c52c:	f7ff fb54 	bl	800bbd8 <dir_sdi>
 800c530:	4603      	mov	r3, r0
 800c532:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800c536:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d132      	bne.n	800c5a4 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	3324      	adds	r3, #36	; 0x24
 800c542:	4618      	mov	r0, r3
 800c544:	f7ff fe8a 	bl	800c25c <sum_sfn>
 800c548:	4603      	mov	r3, r0
 800c54a:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	69db      	ldr	r3, [r3, #28]
 800c550:	4619      	mov	r1, r3
 800c552:	69f8      	ldr	r0, [r7, #28]
 800c554:	f7fe ffc0 	bl	800b4d8 <move_window>
 800c558:	4603      	mov	r3, r0
 800c55a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800c55e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c562:	2b00      	cmp	r3, #0
 800c564:	d11d      	bne.n	800c5a2 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800c566:	69fb      	ldr	r3, [r7, #28]
 800c568:	68d8      	ldr	r0, [r3, #12]
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	6a19      	ldr	r1, [r3, #32]
 800c56e:	6a3b      	ldr	r3, [r7, #32]
 800c570:	b2da      	uxtb	r2, r3
 800c572:	7efb      	ldrb	r3, [r7, #27]
 800c574:	f7ff fd66 	bl	800c044 <put_lfn>
				fs->wflag = 1;
 800c578:	69fb      	ldr	r3, [r7, #28]
 800c57a:	2201      	movs	r2, #1
 800c57c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800c57e:	2100      	movs	r1, #0
 800c580:	6878      	ldr	r0, [r7, #4]
 800c582:	f7ff fba4 	bl	800bcce <dir_next>
 800c586:	4603      	mov	r3, r0
 800c588:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800c58c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c590:	2b00      	cmp	r3, #0
 800c592:	d107      	bne.n	800c5a4 <dir_register+0x184>
 800c594:	6a3b      	ldr	r3, [r7, #32]
 800c596:	3b01      	subs	r3, #1
 800c598:	623b      	str	r3, [r7, #32]
 800c59a:	6a3b      	ldr	r3, [r7, #32]
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d1d5      	bne.n	800c54c <dir_register+0x12c>
 800c5a0:	e000      	b.n	800c5a4 <dir_register+0x184>
				if (res != FR_OK) break;
 800c5a2:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800c5a4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d128      	bne.n	800c5fe <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	69db      	ldr	r3, [r3, #28]
 800c5b0:	4619      	mov	r1, r3
 800c5b2:	69f8      	ldr	r0, [r7, #28]
 800c5b4:	f7fe ff90 	bl	800b4d8 <move_window>
 800c5b8:	4603      	mov	r3, r0
 800c5ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800c5be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d11b      	bne.n	800c5fe <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	6a1b      	ldr	r3, [r3, #32]
 800c5ca:	2220      	movs	r2, #32
 800c5cc:	2100      	movs	r1, #0
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	f7fe fd43 	bl	800b05a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	6a18      	ldr	r0, [r3, #32]
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	3324      	adds	r3, #36	; 0x24
 800c5dc:	220b      	movs	r2, #11
 800c5de:	4619      	mov	r1, r3
 800c5e0:	f7fe fd1a 	bl	800b018 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	6a1b      	ldr	r3, [r3, #32]
 800c5ee:	330c      	adds	r3, #12
 800c5f0:	f002 0218 	and.w	r2, r2, #24
 800c5f4:	b2d2      	uxtb	r2, r2
 800c5f6:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800c5f8:	69fb      	ldr	r3, [r7, #28]
 800c5fa:	2201      	movs	r2, #1
 800c5fc:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800c5fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800c602:	4618      	mov	r0, r3
 800c604:	3730      	adds	r7, #48	; 0x30
 800c606:	46bd      	mov	sp, r7
 800c608:	bd80      	pop	{r7, pc}
 800c60a:	bf00      	nop
 800c60c:	4ec4ec4f 	.word	0x4ec4ec4f

0800c610 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800c610:	b580      	push	{r7, lr}
 800c612:	b08a      	sub	sp, #40	; 0x28
 800c614:	af00      	add	r7, sp, #0
 800c616:	6078      	str	r0, [r7, #4]
 800c618:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800c61a:	683b      	ldr	r3, [r7, #0]
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	613b      	str	r3, [r7, #16]
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	68db      	ldr	r3, [r3, #12]
 800c626:	60fb      	str	r3, [r7, #12]
 800c628:	2300      	movs	r3, #0
 800c62a:	617b      	str	r3, [r7, #20]
 800c62c:	697b      	ldr	r3, [r7, #20]
 800c62e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800c630:	69bb      	ldr	r3, [r7, #24]
 800c632:	1c5a      	adds	r2, r3, #1
 800c634:	61ba      	str	r2, [r7, #24]
 800c636:	693a      	ldr	r2, [r7, #16]
 800c638:	4413      	add	r3, r2
 800c63a:	781b      	ldrb	r3, [r3, #0]
 800c63c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800c63e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c640:	2b1f      	cmp	r3, #31
 800c642:	d96a      	bls.n	800c71a <create_name+0x10a>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800c644:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c646:	2b2f      	cmp	r3, #47	; 0x2f
 800c648:	d006      	beq.n	800c658 <create_name+0x48>
 800c64a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c64c:	2b5c      	cmp	r3, #92	; 0x5c
 800c64e:	d110      	bne.n	800c672 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800c650:	e002      	b.n	800c658 <create_name+0x48>
 800c652:	69bb      	ldr	r3, [r7, #24]
 800c654:	3301      	adds	r3, #1
 800c656:	61bb      	str	r3, [r7, #24]
 800c658:	693a      	ldr	r2, [r7, #16]
 800c65a:	69bb      	ldr	r3, [r7, #24]
 800c65c:	4413      	add	r3, r2
 800c65e:	781b      	ldrb	r3, [r3, #0]
 800c660:	2b2f      	cmp	r3, #47	; 0x2f
 800c662:	d0f6      	beq.n	800c652 <create_name+0x42>
 800c664:	693a      	ldr	r2, [r7, #16]
 800c666:	69bb      	ldr	r3, [r7, #24]
 800c668:	4413      	add	r3, r2
 800c66a:	781b      	ldrb	r3, [r3, #0]
 800c66c:	2b5c      	cmp	r3, #92	; 0x5c
 800c66e:	d0f0      	beq.n	800c652 <create_name+0x42>
			break;
 800c670:	e054      	b.n	800c71c <create_name+0x10c>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800c672:	697b      	ldr	r3, [r7, #20]
 800c674:	2bfe      	cmp	r3, #254	; 0xfe
 800c676:	d901      	bls.n	800c67c <create_name+0x6c>
 800c678:	2306      	movs	r3, #6
 800c67a:	e1bf      	b.n	800c9fc <create_name+0x3ec>
#if !_LFN_UNICODE
		w &= 0xFF;
 800c67c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c67e:	b2db      	uxtb	r3, r3
 800c680:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
 800c682:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c684:	b2db      	uxtb	r3, r3
 800c686:	2b80      	cmp	r3, #128	; 0x80
 800c688:	d925      	bls.n	800c6d6 <create_name+0xc6>
 800c68a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c68c:	b2db      	uxtb	r3, r3
 800c68e:	2bff      	cmp	r3, #255	; 0xff
 800c690:	d021      	beq.n	800c6d6 <create_name+0xc6>
			b = (BYTE)p[si++];			/* Get 2nd byte */
 800c692:	69bb      	ldr	r3, [r7, #24]
 800c694:	1c5a      	adds	r2, r3, #1
 800c696:	61ba      	str	r2, [r7, #24]
 800c698:	693a      	ldr	r2, [r7, #16]
 800c69a:	4413      	add	r3, r2
 800c69c:	781b      	ldrb	r3, [r3, #0]
 800c69e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			w = (w << 8) + b;			/* Create a DBC */
 800c6a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c6a4:	021b      	lsls	r3, r3, #8
 800c6a6:	b29a      	uxth	r2, r3
 800c6a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c6ac:	b29b      	uxth	r3, r3
 800c6ae:	4413      	add	r3, r2
 800c6b0:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
 800c6b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c6b6:	2b3f      	cmp	r3, #63	; 0x3f
 800c6b8:	d903      	bls.n	800c6c2 <create_name+0xb2>
 800c6ba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c6be:	2b7e      	cmp	r3, #126	; 0x7e
 800c6c0:	d909      	bls.n	800c6d6 <create_name+0xc6>
 800c6c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	da03      	bge.n	800c6d2 <create_name+0xc2>
 800c6ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c6ce:	2bff      	cmp	r3, #255	; 0xff
 800c6d0:	d101      	bne.n	800c6d6 <create_name+0xc6>
 800c6d2:	2306      	movs	r3, #6
 800c6d4:	e192      	b.n	800c9fc <create_name+0x3ec>
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800c6d6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c6d8:	2101      	movs	r1, #1
 800c6da:	4618      	mov	r0, r3
 800c6dc:	f002 f8b0 	bl	800e840 <ff_convert>
 800c6e0:	4603      	mov	r3, r0
 800c6e2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800c6e4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d101      	bne.n	800c6ee <create_name+0xde>
 800c6ea:	2306      	movs	r3, #6
 800c6ec:	e186      	b.n	800c9fc <create_name+0x3ec>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800c6ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c6f0:	2b7f      	cmp	r3, #127	; 0x7f
 800c6f2:	d809      	bhi.n	800c708 <create_name+0xf8>
 800c6f4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c6f6:	4619      	mov	r1, r3
 800c6f8:	489a      	ldr	r0, [pc, #616]	; (800c964 <create_name+0x354>)
 800c6fa:	f7fe fcf0 	bl	800b0de <chk_chr>
 800c6fe:	4603      	mov	r3, r0
 800c700:	2b00      	cmp	r3, #0
 800c702:	d001      	beq.n	800c708 <create_name+0xf8>
 800c704:	2306      	movs	r3, #6
 800c706:	e179      	b.n	800c9fc <create_name+0x3ec>
		lfn[di++] = w;					/* Store the Unicode character */
 800c708:	697b      	ldr	r3, [r7, #20]
 800c70a:	1c5a      	adds	r2, r3, #1
 800c70c:	617a      	str	r2, [r7, #20]
 800c70e:	005b      	lsls	r3, r3, #1
 800c710:	68fa      	ldr	r2, [r7, #12]
 800c712:	4413      	add	r3, r2
 800c714:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c716:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800c718:	e78a      	b.n	800c630 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800c71a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800c71c:	693a      	ldr	r2, [r7, #16]
 800c71e:	69bb      	ldr	r3, [r7, #24]
 800c720:	441a      	add	r2, r3
 800c722:	683b      	ldr	r3, [r7, #0]
 800c724:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800c726:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c728:	2b1f      	cmp	r3, #31
 800c72a:	d801      	bhi.n	800c730 <create_name+0x120>
 800c72c:	2304      	movs	r3, #4
 800c72e:	e000      	b.n	800c732 <create_name+0x122>
 800c730:	2300      	movs	r3, #0
 800c732:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c736:	e011      	b.n	800c75c <create_name+0x14c>
		w = lfn[di - 1];
 800c738:	697b      	ldr	r3, [r7, #20]
 800c73a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c73e:	3b01      	subs	r3, #1
 800c740:	005b      	lsls	r3, r3, #1
 800c742:	68fa      	ldr	r2, [r7, #12]
 800c744:	4413      	add	r3, r2
 800c746:	881b      	ldrh	r3, [r3, #0]
 800c748:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800c74a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c74c:	2b20      	cmp	r3, #32
 800c74e:	d002      	beq.n	800c756 <create_name+0x146>
 800c750:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c752:	2b2e      	cmp	r3, #46	; 0x2e
 800c754:	d106      	bne.n	800c764 <create_name+0x154>
		di--;
 800c756:	697b      	ldr	r3, [r7, #20]
 800c758:	3b01      	subs	r3, #1
 800c75a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c75c:	697b      	ldr	r3, [r7, #20]
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d1ea      	bne.n	800c738 <create_name+0x128>
 800c762:	e000      	b.n	800c766 <create_name+0x156>
		if (w != ' ' && w != '.') break;
 800c764:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800c766:	697b      	ldr	r3, [r7, #20]
 800c768:	005b      	lsls	r3, r3, #1
 800c76a:	68fa      	ldr	r2, [r7, #12]
 800c76c:	4413      	add	r3, r2
 800c76e:	2200      	movs	r2, #0
 800c770:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800c772:	697b      	ldr	r3, [r7, #20]
 800c774:	2b00      	cmp	r3, #0
 800c776:	d101      	bne.n	800c77c <create_name+0x16c>
 800c778:	2306      	movs	r3, #6
 800c77a:	e13f      	b.n	800c9fc <create_name+0x3ec>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	3324      	adds	r3, #36	; 0x24
 800c780:	220b      	movs	r2, #11
 800c782:	2120      	movs	r1, #32
 800c784:	4618      	mov	r0, r3
 800c786:	f7fe fc68 	bl	800b05a <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800c78a:	2300      	movs	r3, #0
 800c78c:	61bb      	str	r3, [r7, #24]
 800c78e:	e002      	b.n	800c796 <create_name+0x186>
 800c790:	69bb      	ldr	r3, [r7, #24]
 800c792:	3301      	adds	r3, #1
 800c794:	61bb      	str	r3, [r7, #24]
 800c796:	69bb      	ldr	r3, [r7, #24]
 800c798:	005b      	lsls	r3, r3, #1
 800c79a:	68fa      	ldr	r2, [r7, #12]
 800c79c:	4413      	add	r3, r2
 800c79e:	881b      	ldrh	r3, [r3, #0]
 800c7a0:	2b20      	cmp	r3, #32
 800c7a2:	d0f5      	beq.n	800c790 <create_name+0x180>
 800c7a4:	69bb      	ldr	r3, [r7, #24]
 800c7a6:	005b      	lsls	r3, r3, #1
 800c7a8:	68fa      	ldr	r2, [r7, #12]
 800c7aa:	4413      	add	r3, r2
 800c7ac:	881b      	ldrh	r3, [r3, #0]
 800c7ae:	2b2e      	cmp	r3, #46	; 0x2e
 800c7b0:	d0ee      	beq.n	800c790 <create_name+0x180>
	if (si) cf |= NS_LOSS | NS_LFN;
 800c7b2:	69bb      	ldr	r3, [r7, #24]
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d009      	beq.n	800c7cc <create_name+0x1bc>
 800c7b8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c7bc:	f043 0303 	orr.w	r3, r3, #3
 800c7c0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800c7c4:	e002      	b.n	800c7cc <create_name+0x1bc>
 800c7c6:	697b      	ldr	r3, [r7, #20]
 800c7c8:	3b01      	subs	r3, #1
 800c7ca:	617b      	str	r3, [r7, #20]
 800c7cc:	697b      	ldr	r3, [r7, #20]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d009      	beq.n	800c7e6 <create_name+0x1d6>
 800c7d2:	697b      	ldr	r3, [r7, #20]
 800c7d4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c7d8:	3b01      	subs	r3, #1
 800c7da:	005b      	lsls	r3, r3, #1
 800c7dc:	68fa      	ldr	r2, [r7, #12]
 800c7de:	4413      	add	r3, r2
 800c7e0:	881b      	ldrh	r3, [r3, #0]
 800c7e2:	2b2e      	cmp	r3, #46	; 0x2e
 800c7e4:	d1ef      	bne.n	800c7c6 <create_name+0x1b6>

	i = b = 0; ni = 8;
 800c7e6:	2300      	movs	r3, #0
 800c7e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c7ec:	2300      	movs	r3, #0
 800c7ee:	623b      	str	r3, [r7, #32]
 800c7f0:	2308      	movs	r3, #8
 800c7f2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800c7f4:	69bb      	ldr	r3, [r7, #24]
 800c7f6:	1c5a      	adds	r2, r3, #1
 800c7f8:	61ba      	str	r2, [r7, #24]
 800c7fa:	005b      	lsls	r3, r3, #1
 800c7fc:	68fa      	ldr	r2, [r7, #12]
 800c7fe:	4413      	add	r3, r2
 800c800:	881b      	ldrh	r3, [r3, #0]
 800c802:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800c804:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c806:	2b00      	cmp	r3, #0
 800c808:	f000 80aa 	beq.w	800c960 <create_name+0x350>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800c80c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c80e:	2b20      	cmp	r3, #32
 800c810:	d006      	beq.n	800c820 <create_name+0x210>
 800c812:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c814:	2b2e      	cmp	r3, #46	; 0x2e
 800c816:	d10a      	bne.n	800c82e <create_name+0x21e>
 800c818:	69ba      	ldr	r2, [r7, #24]
 800c81a:	697b      	ldr	r3, [r7, #20]
 800c81c:	429a      	cmp	r2, r3
 800c81e:	d006      	beq.n	800c82e <create_name+0x21e>
			cf |= NS_LOSS | NS_LFN; continue;
 800c820:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c824:	f043 0303 	orr.w	r3, r3, #3
 800c828:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c82c:	e097      	b.n	800c95e <create_name+0x34e>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800c82e:	6a3a      	ldr	r2, [r7, #32]
 800c830:	69fb      	ldr	r3, [r7, #28]
 800c832:	429a      	cmp	r2, r3
 800c834:	d203      	bcs.n	800c83e <create_name+0x22e>
 800c836:	69ba      	ldr	r2, [r7, #24]
 800c838:	697b      	ldr	r3, [r7, #20]
 800c83a:	429a      	cmp	r2, r3
 800c83c:	d123      	bne.n	800c886 <create_name+0x276>
			if (ni == 11) {				/* Long extension */
 800c83e:	69fb      	ldr	r3, [r7, #28]
 800c840:	2b0b      	cmp	r3, #11
 800c842:	d106      	bne.n	800c852 <create_name+0x242>
				cf |= NS_LOSS | NS_LFN; break;
 800c844:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c848:	f043 0303 	orr.w	r3, r3, #3
 800c84c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c850:	e08d      	b.n	800c96e <create_name+0x35e>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800c852:	69ba      	ldr	r2, [r7, #24]
 800c854:	697b      	ldr	r3, [r7, #20]
 800c856:	429a      	cmp	r2, r3
 800c858:	d005      	beq.n	800c866 <create_name+0x256>
 800c85a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c85e:	f043 0303 	orr.w	r3, r3, #3
 800c862:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (si > di) break;			/* No extension */
 800c866:	69ba      	ldr	r2, [r7, #24]
 800c868:	697b      	ldr	r3, [r7, #20]
 800c86a:	429a      	cmp	r2, r3
 800c86c:	d87e      	bhi.n	800c96c <create_name+0x35c>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800c86e:	697b      	ldr	r3, [r7, #20]
 800c870:	61bb      	str	r3, [r7, #24]
 800c872:	2308      	movs	r3, #8
 800c874:	623b      	str	r3, [r7, #32]
 800c876:	230b      	movs	r3, #11
 800c878:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800c87a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c87e:	009b      	lsls	r3, r3, #2
 800c880:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c884:	e06b      	b.n	800c95e <create_name+0x34e>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800c886:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c888:	2b7f      	cmp	r3, #127	; 0x7f
 800c88a:	d910      	bls.n	800c8ae <create_name+0x29e>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
 800c88c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c88e:	4618      	mov	r0, r3
 800c890:	f002 f834 	bl	800e8fc <ff_wtoupper>
 800c894:	4603      	mov	r3, r0
 800c896:	2100      	movs	r1, #0
 800c898:	4618      	mov	r0, r3
 800c89a:	f001 ffd1 	bl	800e840 <ff_convert>
 800c89e:	4603      	mov	r3, r0
 800c8a0:	84bb      	strh	r3, [r7, #36]	; 0x24
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800c8a2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c8a6:	f043 0302 	orr.w	r3, r3, #2
 800c8aa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		}

		if (_DF1S && w >= 0x100) {		/* Is this DBC? (always false at SBCS cfg) */
 800c8ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c8b0:	2bff      	cmp	r3, #255	; 0xff
 800c8b2:	d91a      	bls.n	800c8ea <create_name+0x2da>
			if (i >= ni - 1) {
 800c8b4:	69fb      	ldr	r3, [r7, #28]
 800c8b6:	3b01      	subs	r3, #1
 800c8b8:	6a3a      	ldr	r2, [r7, #32]
 800c8ba:	429a      	cmp	r2, r3
 800c8bc:	d308      	bcc.n	800c8d0 <create_name+0x2c0>
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
 800c8be:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c8c2:	f043 0303 	orr.w	r3, r3, #3
 800c8c6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c8ca:	69fb      	ldr	r3, [r7, #28]
 800c8cc:	623b      	str	r3, [r7, #32]
 800c8ce:	e046      	b.n	800c95e <create_name+0x34e>
			}
			dp->fn[i++] = (BYTE)(w >> 8);
 800c8d0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c8d2:	0a1b      	lsrs	r3, r3, #8
 800c8d4:	b299      	uxth	r1, r3
 800c8d6:	6a3b      	ldr	r3, [r7, #32]
 800c8d8:	1c5a      	adds	r2, r3, #1
 800c8da:	623a      	str	r2, [r7, #32]
 800c8dc:	b2c9      	uxtb	r1, r1
 800c8de:	687a      	ldr	r2, [r7, #4]
 800c8e0:	4413      	add	r3, r2
 800c8e2:	460a      	mov	r2, r1
 800c8e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800c8e8:	e02f      	b.n	800c94a <create_name+0x33a>
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800c8ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d007      	beq.n	800c900 <create_name+0x2f0>
 800c8f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c8f2:	4619      	mov	r1, r3
 800c8f4:	481c      	ldr	r0, [pc, #112]	; (800c968 <create_name+0x358>)
 800c8f6:	f7fe fbf2 	bl	800b0de <chk_chr>
 800c8fa:	4603      	mov	r3, r0
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d008      	beq.n	800c912 <create_name+0x302>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800c900:	235f      	movs	r3, #95	; 0x5f
 800c902:	84bb      	strh	r3, [r7, #36]	; 0x24
 800c904:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c908:	f043 0303 	orr.w	r3, r3, #3
 800c90c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c910:	e01b      	b.n	800c94a <create_name+0x33a>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800c912:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c914:	2b40      	cmp	r3, #64	; 0x40
 800c916:	d909      	bls.n	800c92c <create_name+0x31c>
 800c918:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c91a:	2b5a      	cmp	r3, #90	; 0x5a
 800c91c:	d806      	bhi.n	800c92c <create_name+0x31c>
					b |= 2;
 800c91e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c922:	f043 0302 	orr.w	r3, r3, #2
 800c926:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c92a:	e00e      	b.n	800c94a <create_name+0x33a>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800c92c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c92e:	2b60      	cmp	r3, #96	; 0x60
 800c930:	d90b      	bls.n	800c94a <create_name+0x33a>
 800c932:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c934:	2b7a      	cmp	r3, #122	; 0x7a
 800c936:	d808      	bhi.n	800c94a <create_name+0x33a>
						b |= 1; w -= 0x20;
 800c938:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c93c:	f043 0301 	orr.w	r3, r3, #1
 800c940:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c944:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c946:	3b20      	subs	r3, #32
 800c948:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800c94a:	6a3b      	ldr	r3, [r7, #32]
 800c94c:	1c5a      	adds	r2, r3, #1
 800c94e:	623a      	str	r2, [r7, #32]
 800c950:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c952:	b2d1      	uxtb	r1, r2
 800c954:	687a      	ldr	r2, [r7, #4]
 800c956:	4413      	add	r3, r2
 800c958:	460a      	mov	r2, r1
 800c95a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800c95e:	e749      	b.n	800c7f4 <create_name+0x1e4>
		if (!w) break;					/* Break on end of the LFN */
 800c960:	bf00      	nop
 800c962:	e004      	b.n	800c96e <create_name+0x35e>
 800c964:	08025564 	.word	0x08025564
 800c968:	08025570 	.word	0x08025570
			if (si > di) break;			/* No extension */
 800c96c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800c974:	2be5      	cmp	r3, #229	; 0xe5
 800c976:	d103      	bne.n	800c980 <create_name+0x370>
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	2205      	movs	r2, #5
 800c97c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800c980:	69fb      	ldr	r3, [r7, #28]
 800c982:	2b08      	cmp	r3, #8
 800c984:	d104      	bne.n	800c990 <create_name+0x380>
 800c986:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c98a:	009b      	lsls	r3, r3, #2
 800c98c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800c990:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c994:	f003 030c 	and.w	r3, r3, #12
 800c998:	2b0c      	cmp	r3, #12
 800c99a:	d005      	beq.n	800c9a8 <create_name+0x398>
 800c99c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c9a0:	f003 0303 	and.w	r3, r3, #3
 800c9a4:	2b03      	cmp	r3, #3
 800c9a6:	d105      	bne.n	800c9b4 <create_name+0x3a4>
 800c9a8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c9ac:	f043 0302 	orr.w	r3, r3, #2
 800c9b0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800c9b4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c9b8:	f003 0302 	and.w	r3, r3, #2
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d117      	bne.n	800c9f0 <create_name+0x3e0>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800c9c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c9c4:	f003 0303 	and.w	r3, r3, #3
 800c9c8:	2b01      	cmp	r3, #1
 800c9ca:	d105      	bne.n	800c9d8 <create_name+0x3c8>
 800c9cc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c9d0:	f043 0310 	orr.w	r3, r3, #16
 800c9d4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800c9d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c9dc:	f003 030c 	and.w	r3, r3, #12
 800c9e0:	2b04      	cmp	r3, #4
 800c9e2:	d105      	bne.n	800c9f0 <create_name+0x3e0>
 800c9e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c9e8:	f043 0308 	orr.w	r3, r3, #8
 800c9ec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800c9f6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800c9fa:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	3728      	adds	r7, #40	; 0x28
 800ca00:	46bd      	mov	sp, r7
 800ca02:	bd80      	pop	{r7, pc}

0800ca04 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800ca04:	b580      	push	{r7, lr}
 800ca06:	b086      	sub	sp, #24
 800ca08:	af00      	add	r7, sp, #0
 800ca0a:	6078      	str	r0, [r7, #4]
 800ca0c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800ca12:	693b      	ldr	r3, [r7, #16]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800ca18:	e002      	b.n	800ca20 <follow_path+0x1c>
 800ca1a:	683b      	ldr	r3, [r7, #0]
 800ca1c:	3301      	adds	r3, #1
 800ca1e:	603b      	str	r3, [r7, #0]
 800ca20:	683b      	ldr	r3, [r7, #0]
 800ca22:	781b      	ldrb	r3, [r3, #0]
 800ca24:	2b2f      	cmp	r3, #47	; 0x2f
 800ca26:	d0f8      	beq.n	800ca1a <follow_path+0x16>
 800ca28:	683b      	ldr	r3, [r7, #0]
 800ca2a:	781b      	ldrb	r3, [r3, #0]
 800ca2c:	2b5c      	cmp	r3, #92	; 0x5c
 800ca2e:	d0f4      	beq.n	800ca1a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800ca30:	693b      	ldr	r3, [r7, #16]
 800ca32:	2200      	movs	r2, #0
 800ca34:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800ca36:	683b      	ldr	r3, [r7, #0]
 800ca38:	781b      	ldrb	r3, [r3, #0]
 800ca3a:	2b1f      	cmp	r3, #31
 800ca3c:	d80a      	bhi.n	800ca54 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	2280      	movs	r2, #128	; 0x80
 800ca42:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800ca46:	2100      	movs	r1, #0
 800ca48:	6878      	ldr	r0, [r7, #4]
 800ca4a:	f7ff f8c5 	bl	800bbd8 <dir_sdi>
 800ca4e:	4603      	mov	r3, r0
 800ca50:	75fb      	strb	r3, [r7, #23]
 800ca52:	e043      	b.n	800cadc <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ca54:	463b      	mov	r3, r7
 800ca56:	4619      	mov	r1, r3
 800ca58:	6878      	ldr	r0, [r7, #4]
 800ca5a:	f7ff fdd9 	bl	800c610 <create_name>
 800ca5e:	4603      	mov	r3, r0
 800ca60:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ca62:	7dfb      	ldrb	r3, [r7, #23]
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d134      	bne.n	800cad2 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800ca68:	6878      	ldr	r0, [r7, #4]
 800ca6a:	f7ff fc18 	bl	800c29e <dir_find>
 800ca6e:	4603      	mov	r3, r0
 800ca70:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ca78:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800ca7a:	7dfb      	ldrb	r3, [r7, #23]
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d00a      	beq.n	800ca96 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800ca80:	7dfb      	ldrb	r3, [r7, #23]
 800ca82:	2b04      	cmp	r3, #4
 800ca84:	d127      	bne.n	800cad6 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800ca86:	7afb      	ldrb	r3, [r7, #11]
 800ca88:	f003 0304 	and.w	r3, r3, #4
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d122      	bne.n	800cad6 <follow_path+0xd2>
 800ca90:	2305      	movs	r3, #5
 800ca92:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800ca94:	e01f      	b.n	800cad6 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ca96:	7afb      	ldrb	r3, [r7, #11]
 800ca98:	f003 0304 	and.w	r3, r3, #4
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d11c      	bne.n	800cada <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800caa0:	693b      	ldr	r3, [r7, #16]
 800caa2:	799b      	ldrb	r3, [r3, #6]
 800caa4:	f003 0310 	and.w	r3, r3, #16
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d102      	bne.n	800cab2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800caac:	2305      	movs	r3, #5
 800caae:	75fb      	strb	r3, [r7, #23]
 800cab0:	e014      	b.n	800cadc <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	695b      	ldr	r3, [r3, #20]
 800cabc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cac0:	4413      	add	r3, r2
 800cac2:	4619      	mov	r1, r3
 800cac4:	68f8      	ldr	r0, [r7, #12]
 800cac6:	f7ff fa0e 	bl	800bee6 <ld_clust>
 800caca:	4602      	mov	r2, r0
 800cacc:	693b      	ldr	r3, [r7, #16]
 800cace:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800cad0:	e7c0      	b.n	800ca54 <follow_path+0x50>
			if (res != FR_OK) break;
 800cad2:	bf00      	nop
 800cad4:	e002      	b.n	800cadc <follow_path+0xd8>
				break;
 800cad6:	bf00      	nop
 800cad8:	e000      	b.n	800cadc <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800cada:	bf00      	nop
			}
		}
	}

	return res;
 800cadc:	7dfb      	ldrb	r3, [r7, #23]
}
 800cade:	4618      	mov	r0, r3
 800cae0:	3718      	adds	r7, #24
 800cae2:	46bd      	mov	sp, r7
 800cae4:	bd80      	pop	{r7, pc}

0800cae6 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800cae6:	b480      	push	{r7}
 800cae8:	b087      	sub	sp, #28
 800caea:	af00      	add	r7, sp, #0
 800caec:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800caee:	f04f 33ff 	mov.w	r3, #4294967295
 800caf2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d031      	beq.n	800cb60 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	617b      	str	r3, [r7, #20]
 800cb02:	e002      	b.n	800cb0a <get_ldnumber+0x24>
 800cb04:	697b      	ldr	r3, [r7, #20]
 800cb06:	3301      	adds	r3, #1
 800cb08:	617b      	str	r3, [r7, #20]
 800cb0a:	697b      	ldr	r3, [r7, #20]
 800cb0c:	781b      	ldrb	r3, [r3, #0]
 800cb0e:	2b1f      	cmp	r3, #31
 800cb10:	d903      	bls.n	800cb1a <get_ldnumber+0x34>
 800cb12:	697b      	ldr	r3, [r7, #20]
 800cb14:	781b      	ldrb	r3, [r3, #0]
 800cb16:	2b3a      	cmp	r3, #58	; 0x3a
 800cb18:	d1f4      	bne.n	800cb04 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800cb1a:	697b      	ldr	r3, [r7, #20]
 800cb1c:	781b      	ldrb	r3, [r3, #0]
 800cb1e:	2b3a      	cmp	r3, #58	; 0x3a
 800cb20:	d11c      	bne.n	800cb5c <get_ldnumber+0x76>
			tp = *path;
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	1c5a      	adds	r2, r3, #1
 800cb2c:	60fa      	str	r2, [r7, #12]
 800cb2e:	781b      	ldrb	r3, [r3, #0]
 800cb30:	3b30      	subs	r3, #48	; 0x30
 800cb32:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800cb34:	68bb      	ldr	r3, [r7, #8]
 800cb36:	2b09      	cmp	r3, #9
 800cb38:	d80e      	bhi.n	800cb58 <get_ldnumber+0x72>
 800cb3a:	68fa      	ldr	r2, [r7, #12]
 800cb3c:	697b      	ldr	r3, [r7, #20]
 800cb3e:	429a      	cmp	r2, r3
 800cb40:	d10a      	bne.n	800cb58 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800cb42:	68bb      	ldr	r3, [r7, #8]
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d107      	bne.n	800cb58 <get_ldnumber+0x72>
					vol = (int)i;
 800cb48:	68bb      	ldr	r3, [r7, #8]
 800cb4a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800cb4c:	697b      	ldr	r3, [r7, #20]
 800cb4e:	3301      	adds	r3, #1
 800cb50:	617b      	str	r3, [r7, #20]
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	697a      	ldr	r2, [r7, #20]
 800cb56:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800cb58:	693b      	ldr	r3, [r7, #16]
 800cb5a:	e002      	b.n	800cb62 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800cb60:	693b      	ldr	r3, [r7, #16]
}
 800cb62:	4618      	mov	r0, r3
 800cb64:	371c      	adds	r7, #28
 800cb66:	46bd      	mov	sp, r7
 800cb68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb6c:	4770      	bx	lr
	...

0800cb70 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b082      	sub	sp, #8
 800cb74:	af00      	add	r7, sp, #0
 800cb76:	6078      	str	r0, [r7, #4]
 800cb78:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	2200      	movs	r2, #0
 800cb7e:	70da      	strb	r2, [r3, #3]
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	f04f 32ff 	mov.w	r2, #4294967295
 800cb86:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800cb88:	6839      	ldr	r1, [r7, #0]
 800cb8a:	6878      	ldr	r0, [r7, #4]
 800cb8c:	f7fe fca4 	bl	800b4d8 <move_window>
 800cb90:	4603      	mov	r3, r0
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d001      	beq.n	800cb9a <check_fs+0x2a>
 800cb96:	2304      	movs	r3, #4
 800cb98:	e038      	b.n	800cc0c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	3338      	adds	r3, #56	; 0x38
 800cb9e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800cba2:	4618      	mov	r0, r3
 800cba4:	f7fe f9b6 	bl	800af14 <ld_word>
 800cba8:	4603      	mov	r3, r0
 800cbaa:	461a      	mov	r2, r3
 800cbac:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800cbb0:	429a      	cmp	r2, r3
 800cbb2:	d001      	beq.n	800cbb8 <check_fs+0x48>
 800cbb4:	2303      	movs	r3, #3
 800cbb6:	e029      	b.n	800cc0c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800cbbe:	2be9      	cmp	r3, #233	; 0xe9
 800cbc0:	d009      	beq.n	800cbd6 <check_fs+0x66>
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800cbc8:	2beb      	cmp	r3, #235	; 0xeb
 800cbca:	d11e      	bne.n	800cc0a <check_fs+0x9a>
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800cbd2:	2b90      	cmp	r3, #144	; 0x90
 800cbd4:	d119      	bne.n	800cc0a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	3338      	adds	r3, #56	; 0x38
 800cbda:	3336      	adds	r3, #54	; 0x36
 800cbdc:	4618      	mov	r0, r3
 800cbde:	f7fe f9b1 	bl	800af44 <ld_dword>
 800cbe2:	4603      	mov	r3, r0
 800cbe4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800cbe8:	4a0a      	ldr	r2, [pc, #40]	; (800cc14 <check_fs+0xa4>)
 800cbea:	4293      	cmp	r3, r2
 800cbec:	d101      	bne.n	800cbf2 <check_fs+0x82>
 800cbee:	2300      	movs	r3, #0
 800cbf0:	e00c      	b.n	800cc0c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	3338      	adds	r3, #56	; 0x38
 800cbf6:	3352      	adds	r3, #82	; 0x52
 800cbf8:	4618      	mov	r0, r3
 800cbfa:	f7fe f9a3 	bl	800af44 <ld_dword>
 800cbfe:	4603      	mov	r3, r0
 800cc00:	4a05      	ldr	r2, [pc, #20]	; (800cc18 <check_fs+0xa8>)
 800cc02:	4293      	cmp	r3, r2
 800cc04:	d101      	bne.n	800cc0a <check_fs+0x9a>
 800cc06:	2300      	movs	r3, #0
 800cc08:	e000      	b.n	800cc0c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800cc0a:	2302      	movs	r3, #2
}
 800cc0c:	4618      	mov	r0, r3
 800cc0e:	3708      	adds	r7, #8
 800cc10:	46bd      	mov	sp, r7
 800cc12:	bd80      	pop	{r7, pc}
 800cc14:	00544146 	.word	0x00544146
 800cc18:	33544146 	.word	0x33544146

0800cc1c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800cc1c:	b580      	push	{r7, lr}
 800cc1e:	b096      	sub	sp, #88	; 0x58
 800cc20:	af00      	add	r7, sp, #0
 800cc22:	60f8      	str	r0, [r7, #12]
 800cc24:	60b9      	str	r1, [r7, #8]
 800cc26:	4613      	mov	r3, r2
 800cc28:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800cc2a:	68bb      	ldr	r3, [r7, #8]
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800cc30:	68f8      	ldr	r0, [r7, #12]
 800cc32:	f7ff ff58 	bl	800cae6 <get_ldnumber>
 800cc36:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800cc38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	da01      	bge.n	800cc42 <find_volume+0x26>
 800cc3e:	230b      	movs	r3, #11
 800cc40:	e235      	b.n	800d0ae <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800cc42:	4aa5      	ldr	r2, [pc, #660]	; (800ced8 <find_volume+0x2bc>)
 800cc44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cc46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cc4a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800cc4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d101      	bne.n	800cc56 <find_volume+0x3a>
 800cc52:	230c      	movs	r3, #12
 800cc54:	e22b      	b.n	800d0ae <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800cc56:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800cc58:	f7fe fa5c 	bl	800b114 <lock_fs>
 800cc5c:	4603      	mov	r3, r0
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d101      	bne.n	800cc66 <find_volume+0x4a>
 800cc62:	230f      	movs	r3, #15
 800cc64:	e223      	b.n	800d0ae <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800cc66:	68bb      	ldr	r3, [r7, #8]
 800cc68:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cc6a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800cc6c:	79fb      	ldrb	r3, [r7, #7]
 800cc6e:	f023 0301 	bic.w	r3, r3, #1
 800cc72:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800cc74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc76:	781b      	ldrb	r3, [r3, #0]
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d01a      	beq.n	800ccb2 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800cc7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc7e:	785b      	ldrb	r3, [r3, #1]
 800cc80:	4618      	mov	r0, r3
 800cc82:	f7fe f8a9 	bl	800add8 <disk_status>
 800cc86:	4603      	mov	r3, r0
 800cc88:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800cc8c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800cc90:	f003 0301 	and.w	r3, r3, #1
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d10c      	bne.n	800ccb2 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800cc98:	79fb      	ldrb	r3, [r7, #7]
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d007      	beq.n	800ccae <find_volume+0x92>
 800cc9e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800cca2:	f003 0304 	and.w	r3, r3, #4
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d001      	beq.n	800ccae <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800ccaa:	230a      	movs	r3, #10
 800ccac:	e1ff      	b.n	800d0ae <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800ccae:	2300      	movs	r3, #0
 800ccb0:	e1fd      	b.n	800d0ae <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800ccb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccb4:	2200      	movs	r2, #0
 800ccb6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800ccb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ccba:	b2da      	uxtb	r2, r3
 800ccbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccbe:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800ccc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccc2:	785b      	ldrb	r3, [r3, #1]
 800ccc4:	4618      	mov	r0, r3
 800ccc6:	f7fe f8a1 	bl	800ae0c <disk_initialize>
 800ccca:	4603      	mov	r3, r0
 800cccc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800ccd0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ccd4:	f003 0301 	and.w	r3, r3, #1
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d001      	beq.n	800cce0 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800ccdc:	2303      	movs	r3, #3
 800ccde:	e1e6      	b.n	800d0ae <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800cce0:	79fb      	ldrb	r3, [r7, #7]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d007      	beq.n	800ccf6 <find_volume+0xda>
 800cce6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ccea:	f003 0304 	and.w	r3, r3, #4
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d001      	beq.n	800ccf6 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800ccf2:	230a      	movs	r3, #10
 800ccf4:	e1db      	b.n	800d0ae <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800ccf6:	2300      	movs	r3, #0
 800ccf8:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800ccfa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ccfc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ccfe:	f7ff ff37 	bl	800cb70 <check_fs>
 800cd02:	4603      	mov	r3, r0
 800cd04:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800cd08:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800cd0c:	2b02      	cmp	r3, #2
 800cd0e:	d149      	bne.n	800cda4 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800cd10:	2300      	movs	r3, #0
 800cd12:	643b      	str	r3, [r7, #64]	; 0x40
 800cd14:	e01e      	b.n	800cd54 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800cd16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd18:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800cd1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cd1e:	011b      	lsls	r3, r3, #4
 800cd20:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800cd24:	4413      	add	r3, r2
 800cd26:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800cd28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd2a:	3304      	adds	r3, #4
 800cd2c:	781b      	ldrb	r3, [r3, #0]
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d006      	beq.n	800cd40 <find_volume+0x124>
 800cd32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd34:	3308      	adds	r3, #8
 800cd36:	4618      	mov	r0, r3
 800cd38:	f7fe f904 	bl	800af44 <ld_dword>
 800cd3c:	4602      	mov	r2, r0
 800cd3e:	e000      	b.n	800cd42 <find_volume+0x126>
 800cd40:	2200      	movs	r2, #0
 800cd42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cd44:	009b      	lsls	r3, r3, #2
 800cd46:	3358      	adds	r3, #88	; 0x58
 800cd48:	443b      	add	r3, r7
 800cd4a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800cd4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cd50:	3301      	adds	r3, #1
 800cd52:	643b      	str	r3, [r7, #64]	; 0x40
 800cd54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cd56:	2b03      	cmp	r3, #3
 800cd58:	d9dd      	bls.n	800cd16 <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800cd5a:	2300      	movs	r3, #0
 800cd5c:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800cd5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d002      	beq.n	800cd6a <find_volume+0x14e>
 800cd64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cd66:	3b01      	subs	r3, #1
 800cd68:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800cd6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cd6c:	009b      	lsls	r3, r3, #2
 800cd6e:	3358      	adds	r3, #88	; 0x58
 800cd70:	443b      	add	r3, r7
 800cd72:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800cd76:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800cd78:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d005      	beq.n	800cd8a <find_volume+0x16e>
 800cd7e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cd80:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800cd82:	f7ff fef5 	bl	800cb70 <check_fs>
 800cd86:	4603      	mov	r3, r0
 800cd88:	e000      	b.n	800cd8c <find_volume+0x170>
 800cd8a:	2303      	movs	r3, #3
 800cd8c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800cd90:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800cd94:	2b01      	cmp	r3, #1
 800cd96:	d905      	bls.n	800cda4 <find_volume+0x188>
 800cd98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cd9a:	3301      	adds	r3, #1
 800cd9c:	643b      	str	r3, [r7, #64]	; 0x40
 800cd9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cda0:	2b03      	cmp	r3, #3
 800cda2:	d9e2      	bls.n	800cd6a <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800cda4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800cda8:	2b04      	cmp	r3, #4
 800cdaa:	d101      	bne.n	800cdb0 <find_volume+0x194>
 800cdac:	2301      	movs	r3, #1
 800cdae:	e17e      	b.n	800d0ae <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800cdb0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800cdb4:	2b01      	cmp	r3, #1
 800cdb6:	d901      	bls.n	800cdbc <find_volume+0x1a0>
 800cdb8:	230d      	movs	r3, #13
 800cdba:	e178      	b.n	800d0ae <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800cdbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cdbe:	3338      	adds	r3, #56	; 0x38
 800cdc0:	330b      	adds	r3, #11
 800cdc2:	4618      	mov	r0, r3
 800cdc4:	f7fe f8a6 	bl	800af14 <ld_word>
 800cdc8:	4603      	mov	r3, r0
 800cdca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cdce:	d001      	beq.n	800cdd4 <find_volume+0x1b8>
 800cdd0:	230d      	movs	r3, #13
 800cdd2:	e16c      	b.n	800d0ae <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800cdd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cdd6:	3338      	adds	r3, #56	; 0x38
 800cdd8:	3316      	adds	r3, #22
 800cdda:	4618      	mov	r0, r3
 800cddc:	f7fe f89a 	bl	800af14 <ld_word>
 800cde0:	4603      	mov	r3, r0
 800cde2:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800cde4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d106      	bne.n	800cdf8 <find_volume+0x1dc>
 800cdea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cdec:	3338      	adds	r3, #56	; 0x38
 800cdee:	3324      	adds	r3, #36	; 0x24
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	f7fe f8a7 	bl	800af44 <ld_dword>
 800cdf6:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800cdf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cdfa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800cdfc:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800cdfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce00:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800ce04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce06:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800ce08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce0a:	789b      	ldrb	r3, [r3, #2]
 800ce0c:	2b01      	cmp	r3, #1
 800ce0e:	d005      	beq.n	800ce1c <find_volume+0x200>
 800ce10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce12:	789b      	ldrb	r3, [r3, #2]
 800ce14:	2b02      	cmp	r3, #2
 800ce16:	d001      	beq.n	800ce1c <find_volume+0x200>
 800ce18:	230d      	movs	r3, #13
 800ce1a:	e148      	b.n	800d0ae <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800ce1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce1e:	789b      	ldrb	r3, [r3, #2]
 800ce20:	461a      	mov	r2, r3
 800ce22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ce24:	fb02 f303 	mul.w	r3, r2, r3
 800ce28:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800ce2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce2c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ce30:	b29a      	uxth	r2, r3
 800ce32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce34:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800ce36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce38:	895b      	ldrh	r3, [r3, #10]
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d008      	beq.n	800ce50 <find_volume+0x234>
 800ce3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce40:	895b      	ldrh	r3, [r3, #10]
 800ce42:	461a      	mov	r2, r3
 800ce44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce46:	895b      	ldrh	r3, [r3, #10]
 800ce48:	3b01      	subs	r3, #1
 800ce4a:	4013      	ands	r3, r2
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d001      	beq.n	800ce54 <find_volume+0x238>
 800ce50:	230d      	movs	r3, #13
 800ce52:	e12c      	b.n	800d0ae <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800ce54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce56:	3338      	adds	r3, #56	; 0x38
 800ce58:	3311      	adds	r3, #17
 800ce5a:	4618      	mov	r0, r3
 800ce5c:	f7fe f85a 	bl	800af14 <ld_word>
 800ce60:	4603      	mov	r3, r0
 800ce62:	461a      	mov	r2, r3
 800ce64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce66:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800ce68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce6a:	891b      	ldrh	r3, [r3, #8]
 800ce6c:	f003 030f 	and.w	r3, r3, #15
 800ce70:	b29b      	uxth	r3, r3
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d001      	beq.n	800ce7a <find_volume+0x25e>
 800ce76:	230d      	movs	r3, #13
 800ce78:	e119      	b.n	800d0ae <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800ce7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce7c:	3338      	adds	r3, #56	; 0x38
 800ce7e:	3313      	adds	r3, #19
 800ce80:	4618      	mov	r0, r3
 800ce82:	f7fe f847 	bl	800af14 <ld_word>
 800ce86:	4603      	mov	r3, r0
 800ce88:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800ce8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d106      	bne.n	800ce9e <find_volume+0x282>
 800ce90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce92:	3338      	adds	r3, #56	; 0x38
 800ce94:	3320      	adds	r3, #32
 800ce96:	4618      	mov	r0, r3
 800ce98:	f7fe f854 	bl	800af44 <ld_dword>
 800ce9c:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800ce9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cea0:	3338      	adds	r3, #56	; 0x38
 800cea2:	330e      	adds	r3, #14
 800cea4:	4618      	mov	r0, r3
 800cea6:	f7fe f835 	bl	800af14 <ld_word>
 800ceaa:	4603      	mov	r3, r0
 800ceac:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800ceae:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d101      	bne.n	800ceb8 <find_volume+0x29c>
 800ceb4:	230d      	movs	r3, #13
 800ceb6:	e0fa      	b.n	800d0ae <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800ceb8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ceba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cebc:	4413      	add	r3, r2
 800cebe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cec0:	8912      	ldrh	r2, [r2, #8]
 800cec2:	0912      	lsrs	r2, r2, #4
 800cec4:	b292      	uxth	r2, r2
 800cec6:	4413      	add	r3, r2
 800cec8:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800ceca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cece:	429a      	cmp	r2, r3
 800ced0:	d204      	bcs.n	800cedc <find_volume+0x2c0>
 800ced2:	230d      	movs	r3, #13
 800ced4:	e0eb      	b.n	800d0ae <find_volume+0x492>
 800ced6:	bf00      	nop
 800ced8:	200040fc 	.word	0x200040fc
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800cedc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cee0:	1ad3      	subs	r3, r2, r3
 800cee2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cee4:	8952      	ldrh	r2, [r2, #10]
 800cee6:	fbb3 f3f2 	udiv	r3, r3, r2
 800ceea:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800ceec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d101      	bne.n	800cef6 <find_volume+0x2da>
 800cef2:	230d      	movs	r3, #13
 800cef4:	e0db      	b.n	800d0ae <find_volume+0x492>
		fmt = FS_FAT32;
 800cef6:	2303      	movs	r3, #3
 800cef8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800cefc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cefe:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800cf02:	4293      	cmp	r3, r2
 800cf04:	d802      	bhi.n	800cf0c <find_volume+0x2f0>
 800cf06:	2302      	movs	r3, #2
 800cf08:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800cf0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf0e:	f640 72f5 	movw	r2, #4085	; 0xff5
 800cf12:	4293      	cmp	r3, r2
 800cf14:	d802      	bhi.n	800cf1c <find_volume+0x300>
 800cf16:	2301      	movs	r3, #1
 800cf18:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800cf1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf1e:	1c9a      	adds	r2, r3, #2
 800cf20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf22:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800cf24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf26:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800cf28:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800cf2a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800cf2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cf2e:	441a      	add	r2, r3
 800cf30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf32:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800cf34:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800cf36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf38:	441a      	add	r2, r3
 800cf3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf3c:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800cf3e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800cf42:	2b03      	cmp	r3, #3
 800cf44:	d11e      	bne.n	800cf84 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800cf46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf48:	3338      	adds	r3, #56	; 0x38
 800cf4a:	332a      	adds	r3, #42	; 0x2a
 800cf4c:	4618      	mov	r0, r3
 800cf4e:	f7fd ffe1 	bl	800af14 <ld_word>
 800cf52:	4603      	mov	r3, r0
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d001      	beq.n	800cf5c <find_volume+0x340>
 800cf58:	230d      	movs	r3, #13
 800cf5a:	e0a8      	b.n	800d0ae <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800cf5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf5e:	891b      	ldrh	r3, [r3, #8]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d001      	beq.n	800cf68 <find_volume+0x34c>
 800cf64:	230d      	movs	r3, #13
 800cf66:	e0a2      	b.n	800d0ae <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800cf68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf6a:	3338      	adds	r3, #56	; 0x38
 800cf6c:	332c      	adds	r3, #44	; 0x2c
 800cf6e:	4618      	mov	r0, r3
 800cf70:	f7fd ffe8 	bl	800af44 <ld_dword>
 800cf74:	4602      	mov	r2, r0
 800cf76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf78:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800cf7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf7c:	69db      	ldr	r3, [r3, #28]
 800cf7e:	009b      	lsls	r3, r3, #2
 800cf80:	647b      	str	r3, [r7, #68]	; 0x44
 800cf82:	e01f      	b.n	800cfc4 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800cf84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf86:	891b      	ldrh	r3, [r3, #8]
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d101      	bne.n	800cf90 <find_volume+0x374>
 800cf8c:	230d      	movs	r3, #13
 800cf8e:	e08e      	b.n	800d0ae <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800cf90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf92:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cf94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cf96:	441a      	add	r2, r3
 800cf98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf9a:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800cf9c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800cfa0:	2b02      	cmp	r3, #2
 800cfa2:	d103      	bne.n	800cfac <find_volume+0x390>
 800cfa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfa6:	69db      	ldr	r3, [r3, #28]
 800cfa8:	005b      	lsls	r3, r3, #1
 800cfaa:	e00a      	b.n	800cfc2 <find_volume+0x3a6>
 800cfac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfae:	69da      	ldr	r2, [r3, #28]
 800cfb0:	4613      	mov	r3, r2
 800cfb2:	005b      	lsls	r3, r3, #1
 800cfb4:	4413      	add	r3, r2
 800cfb6:	085a      	lsrs	r2, r3, #1
 800cfb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfba:	69db      	ldr	r3, [r3, #28]
 800cfbc:	f003 0301 	and.w	r3, r3, #1
 800cfc0:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800cfc2:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800cfc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfc6:	6a1a      	ldr	r2, [r3, #32]
 800cfc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cfca:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800cfce:	0a5b      	lsrs	r3, r3, #9
 800cfd0:	429a      	cmp	r2, r3
 800cfd2:	d201      	bcs.n	800cfd8 <find_volume+0x3bc>
 800cfd4:	230d      	movs	r3, #13
 800cfd6:	e06a      	b.n	800d0ae <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800cfd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfda:	f04f 32ff 	mov.w	r2, #4294967295
 800cfde:	619a      	str	r2, [r3, #24]
 800cfe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfe2:	699a      	ldr	r2, [r3, #24]
 800cfe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfe6:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800cfe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfea:	2280      	movs	r2, #128	; 0x80
 800cfec:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800cfee:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800cff2:	2b03      	cmp	r3, #3
 800cff4:	d149      	bne.n	800d08a <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800cff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cff8:	3338      	adds	r3, #56	; 0x38
 800cffa:	3330      	adds	r3, #48	; 0x30
 800cffc:	4618      	mov	r0, r3
 800cffe:	f7fd ff89 	bl	800af14 <ld_word>
 800d002:	4603      	mov	r3, r0
 800d004:	2b01      	cmp	r3, #1
 800d006:	d140      	bne.n	800d08a <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d008:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d00a:	3301      	adds	r3, #1
 800d00c:	4619      	mov	r1, r3
 800d00e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d010:	f7fe fa62 	bl	800b4d8 <move_window>
 800d014:	4603      	mov	r3, r0
 800d016:	2b00      	cmp	r3, #0
 800d018:	d137      	bne.n	800d08a <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800d01a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d01c:	2200      	movs	r2, #0
 800d01e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d020:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d022:	3338      	adds	r3, #56	; 0x38
 800d024:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d028:	4618      	mov	r0, r3
 800d02a:	f7fd ff73 	bl	800af14 <ld_word>
 800d02e:	4603      	mov	r3, r0
 800d030:	461a      	mov	r2, r3
 800d032:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d036:	429a      	cmp	r2, r3
 800d038:	d127      	bne.n	800d08a <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d03a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d03c:	3338      	adds	r3, #56	; 0x38
 800d03e:	4618      	mov	r0, r3
 800d040:	f7fd ff80 	bl	800af44 <ld_dword>
 800d044:	4603      	mov	r3, r0
 800d046:	4a1c      	ldr	r2, [pc, #112]	; (800d0b8 <find_volume+0x49c>)
 800d048:	4293      	cmp	r3, r2
 800d04a:	d11e      	bne.n	800d08a <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d04c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d04e:	3338      	adds	r3, #56	; 0x38
 800d050:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d054:	4618      	mov	r0, r3
 800d056:	f7fd ff75 	bl	800af44 <ld_dword>
 800d05a:	4603      	mov	r3, r0
 800d05c:	4a17      	ldr	r2, [pc, #92]	; (800d0bc <find_volume+0x4a0>)
 800d05e:	4293      	cmp	r3, r2
 800d060:	d113      	bne.n	800d08a <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d064:	3338      	adds	r3, #56	; 0x38
 800d066:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800d06a:	4618      	mov	r0, r3
 800d06c:	f7fd ff6a 	bl	800af44 <ld_dword>
 800d070:	4602      	mov	r2, r0
 800d072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d074:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d078:	3338      	adds	r3, #56	; 0x38
 800d07a:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800d07e:	4618      	mov	r0, r3
 800d080:	f7fd ff60 	bl	800af44 <ld_dword>
 800d084:	4602      	mov	r2, r0
 800d086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d088:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d08a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d08c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800d090:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d092:	4b0b      	ldr	r3, [pc, #44]	; (800d0c0 <find_volume+0x4a4>)
 800d094:	881b      	ldrh	r3, [r3, #0]
 800d096:	3301      	adds	r3, #1
 800d098:	b29a      	uxth	r2, r3
 800d09a:	4b09      	ldr	r3, [pc, #36]	; (800d0c0 <find_volume+0x4a4>)
 800d09c:	801a      	strh	r2, [r3, #0]
 800d09e:	4b08      	ldr	r3, [pc, #32]	; (800d0c0 <find_volume+0x4a4>)
 800d0a0:	881a      	ldrh	r2, [r3, #0]
 800d0a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0a4:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d0a6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d0a8:	f7fe f9ae 	bl	800b408 <clear_lock>
#endif
	return FR_OK;
 800d0ac:	2300      	movs	r3, #0
}
 800d0ae:	4618      	mov	r0, r3
 800d0b0:	3758      	adds	r7, #88	; 0x58
 800d0b2:	46bd      	mov	sp, r7
 800d0b4:	bd80      	pop	{r7, pc}
 800d0b6:	bf00      	nop
 800d0b8:	41615252 	.word	0x41615252
 800d0bc:	61417272 	.word	0x61417272
 800d0c0:	20004100 	.word	0x20004100

0800d0c4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d0c4:	b580      	push	{r7, lr}
 800d0c6:	b084      	sub	sp, #16
 800d0c8:	af00      	add	r7, sp, #0
 800d0ca:	6078      	str	r0, [r7, #4]
 800d0cc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d0ce:	2309      	movs	r3, #9
 800d0d0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d02e      	beq.n	800d136 <validate+0x72>
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d02a      	beq.n	800d136 <validate+0x72>
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	781b      	ldrb	r3, [r3, #0]
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d025      	beq.n	800d136 <validate+0x72>
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	889a      	ldrh	r2, [r3, #4]
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	88db      	ldrh	r3, [r3, #6]
 800d0f4:	429a      	cmp	r2, r3
 800d0f6:	d11e      	bne.n	800d136 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	4618      	mov	r0, r3
 800d0fe:	f7fe f809 	bl	800b114 <lock_fs>
 800d102:	4603      	mov	r3, r0
 800d104:	2b00      	cmp	r3, #0
 800d106:	d014      	beq.n	800d132 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	785b      	ldrb	r3, [r3, #1]
 800d10e:	4618      	mov	r0, r3
 800d110:	f7fd fe62 	bl	800add8 <disk_status>
 800d114:	4603      	mov	r3, r0
 800d116:	f003 0301 	and.w	r3, r3, #1
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d102      	bne.n	800d124 <validate+0x60>
				res = FR_OK;
 800d11e:	2300      	movs	r3, #0
 800d120:	73fb      	strb	r3, [r7, #15]
 800d122:	e008      	b.n	800d136 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	2100      	movs	r1, #0
 800d12a:	4618      	mov	r0, r3
 800d12c:	f7fe f808 	bl	800b140 <unlock_fs>
 800d130:	e001      	b.n	800d136 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800d132:	230f      	movs	r3, #15
 800d134:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d136:	7bfb      	ldrb	r3, [r7, #15]
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d102      	bne.n	800d142 <validate+0x7e>
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	e000      	b.n	800d144 <validate+0x80>
 800d142:	2300      	movs	r3, #0
 800d144:	683a      	ldr	r2, [r7, #0]
 800d146:	6013      	str	r3, [r2, #0]
	return res;
 800d148:	7bfb      	ldrb	r3, [r7, #15]
}
 800d14a:	4618      	mov	r0, r3
 800d14c:	3710      	adds	r7, #16
 800d14e:	46bd      	mov	sp, r7
 800d150:	bd80      	pop	{r7, pc}
	...

0800d154 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d154:	b580      	push	{r7, lr}
 800d156:	b088      	sub	sp, #32
 800d158:	af00      	add	r7, sp, #0
 800d15a:	60f8      	str	r0, [r7, #12]
 800d15c:	60b9      	str	r1, [r7, #8]
 800d15e:	4613      	mov	r3, r2
 800d160:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d162:	68bb      	ldr	r3, [r7, #8]
 800d164:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d166:	f107 0310 	add.w	r3, r7, #16
 800d16a:	4618      	mov	r0, r3
 800d16c:	f7ff fcbb 	bl	800cae6 <get_ldnumber>
 800d170:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d172:	69fb      	ldr	r3, [r7, #28]
 800d174:	2b00      	cmp	r3, #0
 800d176:	da01      	bge.n	800d17c <f_mount+0x28>
 800d178:	230b      	movs	r3, #11
 800d17a:	e048      	b.n	800d20e <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d17c:	4a26      	ldr	r2, [pc, #152]	; (800d218 <f_mount+0xc4>)
 800d17e:	69fb      	ldr	r3, [r7, #28]
 800d180:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d184:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d186:	69bb      	ldr	r3, [r7, #24]
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d00f      	beq.n	800d1ac <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d18c:	69b8      	ldr	r0, [r7, #24]
 800d18e:	f7fe f93b 	bl	800b408 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800d192:	69bb      	ldr	r3, [r7, #24]
 800d194:	691b      	ldr	r3, [r3, #16]
 800d196:	4618      	mov	r0, r3
 800d198:	f001 fc55 	bl	800ea46 <ff_del_syncobj>
 800d19c:	4603      	mov	r3, r0
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d101      	bne.n	800d1a6 <f_mount+0x52>
 800d1a2:	2302      	movs	r3, #2
 800d1a4:	e033      	b.n	800d20e <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d1a6:	69bb      	ldr	r3, [r7, #24]
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d00f      	beq.n	800d1d2 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	2200      	movs	r2, #0
 800d1b6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800d1b8:	69fb      	ldr	r3, [r7, #28]
 800d1ba:	b2da      	uxtb	r2, r3
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	3310      	adds	r3, #16
 800d1c0:	4619      	mov	r1, r3
 800d1c2:	4610      	mov	r0, r2
 800d1c4:	f001 fc24 	bl	800ea10 <ff_cre_syncobj>
 800d1c8:	4603      	mov	r3, r0
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d101      	bne.n	800d1d2 <f_mount+0x7e>
 800d1ce:	2302      	movs	r3, #2
 800d1d0:	e01d      	b.n	800d20e <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d1d2:	68fa      	ldr	r2, [r7, #12]
 800d1d4:	4910      	ldr	r1, [pc, #64]	; (800d218 <f_mount+0xc4>)
 800d1d6:	69fb      	ldr	r3, [r7, #28]
 800d1d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d002      	beq.n	800d1e8 <f_mount+0x94>
 800d1e2:	79fb      	ldrb	r3, [r7, #7]
 800d1e4:	2b01      	cmp	r3, #1
 800d1e6:	d001      	beq.n	800d1ec <f_mount+0x98>
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	e010      	b.n	800d20e <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d1ec:	f107 010c 	add.w	r1, r7, #12
 800d1f0:	f107 0308 	add.w	r3, r7, #8
 800d1f4:	2200      	movs	r2, #0
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	f7ff fd10 	bl	800cc1c <find_volume>
 800d1fc:	4603      	mov	r3, r0
 800d1fe:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	7dfa      	ldrb	r2, [r7, #23]
 800d204:	4611      	mov	r1, r2
 800d206:	4618      	mov	r0, r3
 800d208:	f7fd ff9a 	bl	800b140 <unlock_fs>
 800d20c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d20e:	4618      	mov	r0, r3
 800d210:	3720      	adds	r7, #32
 800d212:	46bd      	mov	sp, r7
 800d214:	bd80      	pop	{r7, pc}
 800d216:	bf00      	nop
 800d218:	200040fc 	.word	0x200040fc

0800d21c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d21c:	b580      	push	{r7, lr}
 800d21e:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 800d222:	af00      	add	r7, sp, #0
 800d224:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d228:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d22c:	6018      	str	r0, [r3, #0]
 800d22e:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d232:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 800d236:	6019      	str	r1, [r3, #0]
 800d238:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d23c:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800d240:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d242:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d246:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d101      	bne.n	800d254 <f_open+0x38>
 800d250:	2309      	movs	r3, #9
 800d252:	e29d      	b.n	800d790 <f_open+0x574>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d254:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d258:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800d25c:	f507 721a 	add.w	r2, r7, #616	; 0x268
 800d260:	f2a2 2261 	subw	r2, r2, #609	; 0x261
 800d264:	7812      	ldrb	r2, [r2, #0]
 800d266:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800d26a:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 800d26c:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d270:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800d274:	781a      	ldrb	r2, [r3, #0]
 800d276:	f507 7105 	add.w	r1, r7, #532	; 0x214
 800d27a:	f107 0308 	add.w	r3, r7, #8
 800d27e:	4618      	mov	r0, r3
 800d280:	f7ff fccc 	bl	800cc1c <find_volume>
 800d284:	4603      	mov	r3, r0
 800d286:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
	if (res == FR_OK) {
 800d28a:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800d28e:	2b00      	cmp	r3, #0
 800d290:	f040 8269 	bne.w	800d766 <f_open+0x54a>
		dj.obj.fs = fs;
 800d294:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800d298:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
		INIT_NAMBUF(fs);
 800d29c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800d2a0:	f107 0214 	add.w	r2, r7, #20
 800d2a4:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800d2a6:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d2aa:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 800d2ae:	681a      	ldr	r2, [r3, #0]
 800d2b0:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800d2b4:	4611      	mov	r1, r2
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	f7ff fba4 	bl	800ca04 <follow_path>
 800d2bc:	4603      	mov	r3, r0
 800d2be:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d2c2:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d11e      	bne.n	800d308 <f_open+0xec>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d2ca:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
 800d2ce:	b25b      	sxtb	r3, r3
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	da03      	bge.n	800d2dc <f_open+0xc0>
				res = FR_INVALID_NAME;
 800d2d4:	2306      	movs	r3, #6
 800d2d6:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800d2da:	e015      	b.n	800d308 <f_open+0xec>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d2dc:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d2e0:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800d2e4:	781b      	ldrb	r3, [r3, #0]
 800d2e6:	f023 0301 	bic.w	r3, r3, #1
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	bf14      	ite	ne
 800d2ee:	2301      	movne	r3, #1
 800d2f0:	2300      	moveq	r3, #0
 800d2f2:	b2db      	uxtb	r3, r3
 800d2f4:	461a      	mov	r2, r3
 800d2f6:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800d2fa:	4611      	mov	r1, r2
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	f7fd ff3b 	bl	800b178 <chk_lock>
 800d302:	4603      	mov	r3, r0
 800d304:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d308:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d30c:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800d310:	781b      	ldrb	r3, [r3, #0]
 800d312:	f003 031c 	and.w	r3, r3, #28
 800d316:	2b00      	cmp	r3, #0
 800d318:	f000 80a7 	beq.w	800d46a <f_open+0x24e>
			if (res != FR_OK) {					/* No file, create new */
 800d31c:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800d320:	2b00      	cmp	r3, #0
 800d322:	d01f      	beq.n	800d364 <f_open+0x148>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800d324:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800d328:	2b04      	cmp	r3, #4
 800d32a:	d10e      	bne.n	800d34a <f_open+0x12e>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800d32c:	f7fd ff80 	bl	800b230 <enq_lock>
 800d330:	4603      	mov	r3, r0
 800d332:	2b00      	cmp	r3, #0
 800d334:	d006      	beq.n	800d344 <f_open+0x128>
 800d336:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800d33a:	4618      	mov	r0, r3
 800d33c:	f7ff f870 	bl	800c420 <dir_register>
 800d340:	4603      	mov	r3, r0
 800d342:	e000      	b.n	800d346 <f_open+0x12a>
 800d344:	2312      	movs	r3, #18
 800d346:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800d34a:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d34e:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800d352:	f507 721a 	add.w	r2, r7, #616	; 0x268
 800d356:	f2a2 2261 	subw	r2, r2, #609	; 0x261
 800d35a:	7812      	ldrb	r2, [r2, #0]
 800d35c:	f042 0208 	orr.w	r2, r2, #8
 800d360:	701a      	strb	r2, [r3, #0]
 800d362:	e015      	b.n	800d390 <f_open+0x174>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800d364:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 800d368:	f003 0311 	and.w	r3, r3, #17
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d003      	beq.n	800d378 <f_open+0x15c>
					res = FR_DENIED;
 800d370:	2307      	movs	r3, #7
 800d372:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800d376:	e00b      	b.n	800d390 <f_open+0x174>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800d378:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d37c:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800d380:	781b      	ldrb	r3, [r3, #0]
 800d382:	f003 0304 	and.w	r3, r3, #4
 800d386:	2b00      	cmp	r3, #0
 800d388:	d002      	beq.n	800d390 <f_open+0x174>
 800d38a:	2308      	movs	r3, #8
 800d38c:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d390:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800d394:	2b00      	cmp	r3, #0
 800d396:	f040 8088 	bne.w	800d4aa <f_open+0x28e>
 800d39a:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d39e:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800d3a2:	781b      	ldrb	r3, [r3, #0]
 800d3a4:	f003 0308 	and.w	r3, r3, #8
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d07e      	beq.n	800d4aa <f_open+0x28e>
				dw = GET_FATTIME();
 800d3ac:	f7fc fe2a 	bl	800a004 <get_fattime>
 800d3b0:	f8c7 0258 	str.w	r0, [r7, #600]	; 0x258
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800d3b4:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800d3b8:	330e      	adds	r3, #14
 800d3ba:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 800d3be:	4618      	mov	r0, r3
 800d3c0:	f7fd fdfe 	bl	800afc0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800d3c4:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800d3c8:	3316      	adds	r3, #22
 800d3ca:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 800d3ce:	4618      	mov	r0, r3
 800d3d0:	f7fd fdf6 	bl	800afc0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d3d4:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800d3d8:	330b      	adds	r3, #11
 800d3da:	2220      	movs	r2, #32
 800d3dc:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800d3de:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800d3e2:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 800d3e6:	4611      	mov	r1, r2
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	f7fe fd7c 	bl	800bee6 <ld_clust>
 800d3ee:	f8c7 0254 	str.w	r0, [r7, #596]	; 0x254
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800d3f2:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800d3f6:	f8d7 1238 	ldr.w	r1, [r7, #568]	; 0x238
 800d3fa:	2200      	movs	r2, #0
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	f7fe fd91 	bl	800bf24 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800d402:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800d406:	331c      	adds	r3, #28
 800d408:	2100      	movs	r1, #0
 800d40a:	4618      	mov	r0, r3
 800d40c:	f7fd fdd8 	bl	800afc0 <st_dword>
					fs->wflag = 1;
 800d410:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800d414:	2201      	movs	r2, #1
 800d416:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800d418:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d044      	beq.n	800d4aa <f_open+0x28e>
						dw = fs->winsect;
 800d420:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800d424:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d426:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
						res = remove_chain(&dj.obj, cl, 0);
 800d42a:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800d42e:	2200      	movs	r2, #0
 800d430:	f8d7 1254 	ldr.w	r1, [r7, #596]	; 0x254
 800d434:	4618      	mov	r0, r3
 800d436:	f7fe fa9e 	bl	800b976 <remove_chain>
 800d43a:	4603      	mov	r3, r0
 800d43c:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
						if (res == FR_OK) {
 800d440:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800d444:	2b00      	cmp	r3, #0
 800d446:	d130      	bne.n	800d4aa <f_open+0x28e>
							res = move_window(fs, dw);
 800d448:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800d44c:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 800d450:	4618      	mov	r0, r3
 800d452:	f7fe f841 	bl	800b4d8 <move_window>
 800d456:	4603      	mov	r3, r0
 800d458:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800d45c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800d460:	f8d7 2254 	ldr.w	r2, [r7, #596]	; 0x254
 800d464:	3a01      	subs	r2, #1
 800d466:	615a      	str	r2, [r3, #20]
 800d468:	e01f      	b.n	800d4aa <f_open+0x28e>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800d46a:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d11b      	bne.n	800d4aa <f_open+0x28e>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800d472:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 800d476:	f003 0310 	and.w	r3, r3, #16
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d003      	beq.n	800d486 <f_open+0x26a>
					res = FR_NO_FILE;
 800d47e:	2304      	movs	r3, #4
 800d480:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800d484:	e011      	b.n	800d4aa <f_open+0x28e>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800d486:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d48a:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800d48e:	781b      	ldrb	r3, [r3, #0]
 800d490:	f003 0302 	and.w	r3, r3, #2
 800d494:	2b00      	cmp	r3, #0
 800d496:	d008      	beq.n	800d4aa <f_open+0x28e>
 800d498:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 800d49c:	f003 0301 	and.w	r3, r3, #1
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d002      	beq.n	800d4aa <f_open+0x28e>
						res = FR_DENIED;
 800d4a4:	2307      	movs	r3, #7
 800d4a6:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
					}
				}
			}
		}
		if (res == FR_OK) {
 800d4aa:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d14a      	bne.n	800d548 <f_open+0x32c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800d4b2:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d4b6:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800d4ba:	781b      	ldrb	r3, [r3, #0]
 800d4bc:	f003 0308 	and.w	r3, r3, #8
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d00b      	beq.n	800d4dc <f_open+0x2c0>
				mode |= FA_MODIFIED;
 800d4c4:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d4c8:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800d4cc:	f507 721a 	add.w	r2, r7, #616	; 0x268
 800d4d0:	f2a2 2261 	subw	r2, r2, #609	; 0x261
 800d4d4:	7812      	ldrb	r2, [r2, #0]
 800d4d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d4da:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800d4dc:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800d4e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d4e2:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d4e6:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800d4ee:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 800d4f2:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d4f6:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d4fe:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d502:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800d506:	781b      	ldrb	r3, [r3, #0]
 800d508:	f023 0301 	bic.w	r3, r3, #1
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	bf14      	ite	ne
 800d510:	2301      	movne	r3, #1
 800d512:	2300      	moveq	r3, #0
 800d514:	b2db      	uxtb	r3, r3
 800d516:	461a      	mov	r2, r3
 800d518:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800d51c:	4611      	mov	r1, r2
 800d51e:	4618      	mov	r0, r3
 800d520:	f7fd fea8 	bl	800b274 <inc_lock>
 800d524:	4602      	mov	r2, r0
 800d526:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d52a:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800d532:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d536:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	691b      	ldr	r3, [r3, #16]
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d102      	bne.n	800d548 <f_open+0x32c>
 800d542:	2302      	movs	r3, #2
 800d544:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				}
			}
		}
#endif

		if (res == FR_OK) {
 800d548:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	f040 810a 	bne.w	800d766 <f_open+0x54a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800d552:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800d556:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 800d55a:	4611      	mov	r1, r2
 800d55c:	4618      	mov	r0, r3
 800d55e:	f7fe fcc2 	bl	800bee6 <ld_clust>
 800d562:	4602      	mov	r2, r0
 800d564:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d568:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800d570:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800d574:	331c      	adds	r3, #28
 800d576:	4618      	mov	r0, r3
 800d578:	f7fd fce4 	bl	800af44 <ld_dword>
 800d57c:	4602      	mov	r2, r0
 800d57e:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d582:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800d58a:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d58e:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	2200      	movs	r2, #0
 800d596:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800d598:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 800d59c:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d5a0:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800d5a8:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800d5ac:	88da      	ldrh	r2, [r3, #6]
 800d5ae:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d5b2:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800d5ba:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d5be:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	f507 721a 	add.w	r2, r7, #616	; 0x268
 800d5c8:	f2a2 2261 	subw	r2, r2, #609	; 0x261
 800d5cc:	7812      	ldrb	r2, [r2, #0]
 800d5ce:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800d5d0:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d5d4:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	2200      	movs	r2, #0
 800d5dc:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800d5de:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d5e2:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	2200      	movs	r2, #0
 800d5ea:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800d5ec:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d5f0:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	2200      	movs	r2, #0
 800d5f8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800d5fa:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d5fe:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	3330      	adds	r3, #48	; 0x30
 800d606:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d60a:	2100      	movs	r1, #0
 800d60c:	4618      	mov	r0, r3
 800d60e:	f7fd fd24 	bl	800b05a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800d612:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d616:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800d61a:	781b      	ldrb	r3, [r3, #0]
 800d61c:	f003 0320 	and.w	r3, r3, #32
 800d620:	2b00      	cmp	r3, #0
 800d622:	f000 80a0 	beq.w	800d766 <f_open+0x54a>
 800d626:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d62a:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	68db      	ldr	r3, [r3, #12]
 800d632:	2b00      	cmp	r3, #0
 800d634:	f000 8097 	beq.w	800d766 <f_open+0x54a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800d638:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d63c:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	68da      	ldr	r2, [r3, #12]
 800d644:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d648:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800d650:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800d654:	895b      	ldrh	r3, [r3, #10]
 800d656:	025b      	lsls	r3, r3, #9
 800d658:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800d65c:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d660:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	689b      	ldr	r3, [r3, #8]
 800d668:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d66c:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d670:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	68db      	ldr	r3, [r3, #12]
 800d678:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
 800d67c:	e021      	b.n	800d6c2 <f_open+0x4a6>
					clst = get_fat(&fp->obj, clst);
 800d67e:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d682:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	f8d7 1260 	ldr.w	r1, [r7, #608]	; 0x260
 800d68c:	4618      	mov	r0, r3
 800d68e:	f7fd ffde 	bl	800b64e <get_fat>
 800d692:	f8c7 0260 	str.w	r0, [r7, #608]	; 0x260
					if (clst <= 1) res = FR_INT_ERR;
 800d696:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 800d69a:	2b01      	cmp	r3, #1
 800d69c:	d802      	bhi.n	800d6a4 <f_open+0x488>
 800d69e:	2302      	movs	r3, #2
 800d6a0:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800d6a4:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 800d6a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6ac:	d102      	bne.n	800d6b4 <f_open+0x498>
 800d6ae:	2301      	movs	r3, #1
 800d6b0:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d6b4:	f8d7 225c 	ldr.w	r2, [r7, #604]	; 0x25c
 800d6b8:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 800d6bc:	1ad3      	subs	r3, r2, r3
 800d6be:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
 800d6c2:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d105      	bne.n	800d6d6 <f_open+0x4ba>
 800d6ca:	f8d7 225c 	ldr.w	r2, [r7, #604]	; 0x25c
 800d6ce:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 800d6d2:	429a      	cmp	r2, r3
 800d6d4:	d8d3      	bhi.n	800d67e <f_open+0x462>
				}
				fp->clust = clst;
 800d6d6:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d6da:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	f8d7 2260 	ldr.w	r2, [r7, #608]	; 0x260
 800d6e4:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800d6e6:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d13b      	bne.n	800d766 <f_open+0x54a>
 800d6ee:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 800d6f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d035      	beq.n	800d766 <f_open+0x54a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800d6fa:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800d6fe:	f8d7 1260 	ldr.w	r1, [r7, #608]	; 0x260
 800d702:	4618      	mov	r0, r3
 800d704:	f7fd ff84 	bl	800b610 <clust2sect>
 800d708:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
 800d70c:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800d710:	2b00      	cmp	r3, #0
 800d712:	d103      	bne.n	800d71c <f_open+0x500>
						res = FR_INT_ERR;
 800d714:	2302      	movs	r3, #2
 800d716:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800d71a:	e024      	b.n	800d766 <f_open+0x54a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800d71c:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 800d720:	0a5a      	lsrs	r2, r3, #9
 800d722:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800d726:	441a      	add	r2, r3
 800d728:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d72c:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800d734:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800d738:	7858      	ldrb	r0, [r3, #1]
 800d73a:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d73e:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d748:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d74c:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	6a1a      	ldr	r2, [r3, #32]
 800d754:	2301      	movs	r3, #1
 800d756:	f7fd fb7f 	bl	800ae58 <disk_read>
 800d75a:	4603      	mov	r3, r0
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d002      	beq.n	800d766 <f_open+0x54a>
 800d760:	2301      	movs	r3, #1
 800d762:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800d766:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d006      	beq.n	800d77c <f_open+0x560>
 800d76e:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800d772:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	2200      	movs	r2, #0
 800d77a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800d77c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800d780:	f897 2267 	ldrb.w	r2, [r7, #615]	; 0x267
 800d784:	4611      	mov	r1, r2
 800d786:	4618      	mov	r0, r3
 800d788:	f7fd fcda 	bl	800b140 <unlock_fs>
 800d78c:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
}
 800d790:	4618      	mov	r0, r3
 800d792:	f507 771a 	add.w	r7, r7, #616	; 0x268
 800d796:	46bd      	mov	sp, r7
 800d798:	bd80      	pop	{r7, pc}

0800d79a <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800d79a:	b580      	push	{r7, lr}
 800d79c:	b08e      	sub	sp, #56	; 0x38
 800d79e:	af00      	add	r7, sp, #0
 800d7a0:	60f8      	str	r0, [r7, #12]
 800d7a2:	60b9      	str	r1, [r7, #8]
 800d7a4:	607a      	str	r2, [r7, #4]
 800d7a6:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800d7a8:	68bb      	ldr	r3, [r7, #8]
 800d7aa:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800d7ac:	683b      	ldr	r3, [r7, #0]
 800d7ae:	2200      	movs	r2, #0
 800d7b0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	f107 0214 	add.w	r2, r7, #20
 800d7b8:	4611      	mov	r1, r2
 800d7ba:	4618      	mov	r0, r3
 800d7bc:	f7ff fc82 	bl	800d0c4 <validate>
 800d7c0:	4603      	mov	r3, r0
 800d7c2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d7c6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d107      	bne.n	800d7de <f_read+0x44>
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	7d5b      	ldrb	r3, [r3, #21]
 800d7d2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800d7d6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d009      	beq.n	800d7f2 <f_read+0x58>
 800d7de:	697b      	ldr	r3, [r7, #20]
 800d7e0:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800d7e4:	4611      	mov	r1, r2
 800d7e6:	4618      	mov	r0, r3
 800d7e8:	f7fd fcaa 	bl	800b140 <unlock_fs>
 800d7ec:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d7f0:	e13d      	b.n	800da6e <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	7d1b      	ldrb	r3, [r3, #20]
 800d7f6:	f003 0301 	and.w	r3, r3, #1
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d106      	bne.n	800d80c <f_read+0x72>
 800d7fe:	697b      	ldr	r3, [r7, #20]
 800d800:	2107      	movs	r1, #7
 800d802:	4618      	mov	r0, r3
 800d804:	f7fd fc9c 	bl	800b140 <unlock_fs>
 800d808:	2307      	movs	r3, #7
 800d80a:	e130      	b.n	800da6e <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	68da      	ldr	r2, [r3, #12]
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	699b      	ldr	r3, [r3, #24]
 800d814:	1ad3      	subs	r3, r2, r3
 800d816:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800d818:	687a      	ldr	r2, [r7, #4]
 800d81a:	6a3b      	ldr	r3, [r7, #32]
 800d81c:	429a      	cmp	r2, r3
 800d81e:	f240 811c 	bls.w	800da5a <f_read+0x2c0>
 800d822:	6a3b      	ldr	r3, [r7, #32]
 800d824:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800d826:	e118      	b.n	800da5a <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	699b      	ldr	r3, [r3, #24]
 800d82c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d830:	2b00      	cmp	r3, #0
 800d832:	f040 80e4 	bne.w	800d9fe <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	699b      	ldr	r3, [r3, #24]
 800d83a:	0a5b      	lsrs	r3, r3, #9
 800d83c:	697a      	ldr	r2, [r7, #20]
 800d83e:	8952      	ldrh	r2, [r2, #10]
 800d840:	3a01      	subs	r2, #1
 800d842:	4013      	ands	r3, r2
 800d844:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800d846:	69fb      	ldr	r3, [r7, #28]
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d139      	bne.n	800d8c0 <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	699b      	ldr	r3, [r3, #24]
 800d850:	2b00      	cmp	r3, #0
 800d852:	d103      	bne.n	800d85c <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	689b      	ldr	r3, [r3, #8]
 800d858:	633b      	str	r3, [r7, #48]	; 0x30
 800d85a:	e013      	b.n	800d884 <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d860:	2b00      	cmp	r3, #0
 800d862:	d007      	beq.n	800d874 <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	699b      	ldr	r3, [r3, #24]
 800d868:	4619      	mov	r1, r3
 800d86a:	68f8      	ldr	r0, [r7, #12]
 800d86c:	f7fe f980 	bl	800bb70 <clmt_clust>
 800d870:	6338      	str	r0, [r7, #48]	; 0x30
 800d872:	e007      	b.n	800d884 <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800d874:	68fa      	ldr	r2, [r7, #12]
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	69db      	ldr	r3, [r3, #28]
 800d87a:	4619      	mov	r1, r3
 800d87c:	4610      	mov	r0, r2
 800d87e:	f7fd fee6 	bl	800b64e <get_fat>
 800d882:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800d884:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d886:	2b01      	cmp	r3, #1
 800d888:	d809      	bhi.n	800d89e <f_read+0x104>
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	2202      	movs	r2, #2
 800d88e:	755a      	strb	r2, [r3, #21]
 800d890:	697b      	ldr	r3, [r7, #20]
 800d892:	2102      	movs	r1, #2
 800d894:	4618      	mov	r0, r3
 800d896:	f7fd fc53 	bl	800b140 <unlock_fs>
 800d89a:	2302      	movs	r3, #2
 800d89c:	e0e7      	b.n	800da6e <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d89e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8a4:	d109      	bne.n	800d8ba <f_read+0x120>
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	2201      	movs	r2, #1
 800d8aa:	755a      	strb	r2, [r3, #21]
 800d8ac:	697b      	ldr	r3, [r7, #20]
 800d8ae:	2101      	movs	r1, #1
 800d8b0:	4618      	mov	r0, r3
 800d8b2:	f7fd fc45 	bl	800b140 <unlock_fs>
 800d8b6:	2301      	movs	r3, #1
 800d8b8:	e0d9      	b.n	800da6e <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d8be:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d8c0:	697a      	ldr	r2, [r7, #20]
 800d8c2:	68fb      	ldr	r3, [r7, #12]
 800d8c4:	69db      	ldr	r3, [r3, #28]
 800d8c6:	4619      	mov	r1, r3
 800d8c8:	4610      	mov	r0, r2
 800d8ca:	f7fd fea1 	bl	800b610 <clust2sect>
 800d8ce:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d8d0:	69bb      	ldr	r3, [r7, #24]
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d109      	bne.n	800d8ea <f_read+0x150>
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	2202      	movs	r2, #2
 800d8da:	755a      	strb	r2, [r3, #21]
 800d8dc:	697b      	ldr	r3, [r7, #20]
 800d8de:	2102      	movs	r1, #2
 800d8e0:	4618      	mov	r0, r3
 800d8e2:	f7fd fc2d 	bl	800b140 <unlock_fs>
 800d8e6:	2302      	movs	r3, #2
 800d8e8:	e0c1      	b.n	800da6e <f_read+0x2d4>
			sect += csect;
 800d8ea:	69ba      	ldr	r2, [r7, #24]
 800d8ec:	69fb      	ldr	r3, [r7, #28]
 800d8ee:	4413      	add	r3, r2
 800d8f0:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	0a5b      	lsrs	r3, r3, #9
 800d8f6:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800d8f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d03e      	beq.n	800d97c <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d8fe:	69fa      	ldr	r2, [r7, #28]
 800d900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d902:	4413      	add	r3, r2
 800d904:	697a      	ldr	r2, [r7, #20]
 800d906:	8952      	ldrh	r2, [r2, #10]
 800d908:	4293      	cmp	r3, r2
 800d90a:	d905      	bls.n	800d918 <f_read+0x17e>
					cc = fs->csize - csect;
 800d90c:	697b      	ldr	r3, [r7, #20]
 800d90e:	895b      	ldrh	r3, [r3, #10]
 800d910:	461a      	mov	r2, r3
 800d912:	69fb      	ldr	r3, [r7, #28]
 800d914:	1ad3      	subs	r3, r2, r3
 800d916:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d918:	697b      	ldr	r3, [r7, #20]
 800d91a:	7858      	ldrb	r0, [r3, #1]
 800d91c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d91e:	69ba      	ldr	r2, [r7, #24]
 800d920:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d922:	f7fd fa99 	bl	800ae58 <disk_read>
 800d926:	4603      	mov	r3, r0
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d009      	beq.n	800d940 <f_read+0x1a6>
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	2201      	movs	r2, #1
 800d930:	755a      	strb	r2, [r3, #21]
 800d932:	697b      	ldr	r3, [r7, #20]
 800d934:	2101      	movs	r1, #1
 800d936:	4618      	mov	r0, r3
 800d938:	f7fd fc02 	bl	800b140 <unlock_fs>
 800d93c:	2301      	movs	r3, #1
 800d93e:	e096      	b.n	800da6e <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	7d1b      	ldrb	r3, [r3, #20]
 800d944:	b25b      	sxtb	r3, r3
 800d946:	2b00      	cmp	r3, #0
 800d948:	da14      	bge.n	800d974 <f_read+0x1da>
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	6a1a      	ldr	r2, [r3, #32]
 800d94e:	69bb      	ldr	r3, [r7, #24]
 800d950:	1ad3      	subs	r3, r2, r3
 800d952:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d954:	429a      	cmp	r2, r3
 800d956:	d90d      	bls.n	800d974 <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	6a1a      	ldr	r2, [r3, #32]
 800d95c:	69bb      	ldr	r3, [r7, #24]
 800d95e:	1ad3      	subs	r3, r2, r3
 800d960:	025b      	lsls	r3, r3, #9
 800d962:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d964:	18d0      	adds	r0, r2, r3
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	3330      	adds	r3, #48	; 0x30
 800d96a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d96e:	4619      	mov	r1, r3
 800d970:	f7fd fb52 	bl	800b018 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800d974:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d976:	025b      	lsls	r3, r3, #9
 800d978:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800d97a:	e05a      	b.n	800da32 <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800d97c:	68fb      	ldr	r3, [r7, #12]
 800d97e:	6a1b      	ldr	r3, [r3, #32]
 800d980:	69ba      	ldr	r2, [r7, #24]
 800d982:	429a      	cmp	r2, r3
 800d984:	d038      	beq.n	800d9f8 <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	7d1b      	ldrb	r3, [r3, #20]
 800d98a:	b25b      	sxtb	r3, r3
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	da1d      	bge.n	800d9cc <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d990:	697b      	ldr	r3, [r7, #20]
 800d992:	7858      	ldrb	r0, [r3, #1]
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	6a1a      	ldr	r2, [r3, #32]
 800d99e:	2301      	movs	r3, #1
 800d9a0:	f7fd fa7a 	bl	800ae98 <disk_write>
 800d9a4:	4603      	mov	r3, r0
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d009      	beq.n	800d9be <f_read+0x224>
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	2201      	movs	r2, #1
 800d9ae:	755a      	strb	r2, [r3, #21]
 800d9b0:	697b      	ldr	r3, [r7, #20]
 800d9b2:	2101      	movs	r1, #1
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	f7fd fbc3 	bl	800b140 <unlock_fs>
 800d9ba:	2301      	movs	r3, #1
 800d9bc:	e057      	b.n	800da6e <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	7d1b      	ldrb	r3, [r3, #20]
 800d9c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d9c6:	b2da      	uxtb	r2, r3
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800d9cc:	697b      	ldr	r3, [r7, #20]
 800d9ce:	7858      	ldrb	r0, [r3, #1]
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d9d6:	2301      	movs	r3, #1
 800d9d8:	69ba      	ldr	r2, [r7, #24]
 800d9da:	f7fd fa3d 	bl	800ae58 <disk_read>
 800d9de:	4603      	mov	r3, r0
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d009      	beq.n	800d9f8 <f_read+0x25e>
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	2201      	movs	r2, #1
 800d9e8:	755a      	strb	r2, [r3, #21]
 800d9ea:	697b      	ldr	r3, [r7, #20]
 800d9ec:	2101      	movs	r1, #1
 800d9ee:	4618      	mov	r0, r3
 800d9f0:	f7fd fba6 	bl	800b140 <unlock_fs>
 800d9f4:	2301      	movs	r3, #1
 800d9f6:	e03a      	b.n	800da6e <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 800d9f8:	68fb      	ldr	r3, [r7, #12]
 800d9fa:	69ba      	ldr	r2, [r7, #24]
 800d9fc:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	699b      	ldr	r3, [r3, #24]
 800da02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da06:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800da0a:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800da0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	429a      	cmp	r2, r3
 800da12:	d901      	bls.n	800da18 <f_read+0x27e>
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800da1e:	68fb      	ldr	r3, [r7, #12]
 800da20:	699b      	ldr	r3, [r3, #24]
 800da22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da26:	4413      	add	r3, r2
 800da28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800da2a:	4619      	mov	r1, r3
 800da2c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800da2e:	f7fd faf3 	bl	800b018 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800da32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800da34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da36:	4413      	add	r3, r2
 800da38:	627b      	str	r3, [r7, #36]	; 0x24
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	699a      	ldr	r2, [r3, #24]
 800da3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da40:	441a      	add	r2, r3
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	619a      	str	r2, [r3, #24]
 800da46:	683b      	ldr	r3, [r7, #0]
 800da48:	681a      	ldr	r2, [r3, #0]
 800da4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da4c:	441a      	add	r2, r3
 800da4e:	683b      	ldr	r3, [r7, #0]
 800da50:	601a      	str	r2, [r3, #0]
 800da52:	687a      	ldr	r2, [r7, #4]
 800da54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da56:	1ad3      	subs	r3, r2, r3
 800da58:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	f47f aee3 	bne.w	800d828 <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800da62:	697b      	ldr	r3, [r7, #20]
 800da64:	2100      	movs	r1, #0
 800da66:	4618      	mov	r0, r3
 800da68:	f7fd fb6a 	bl	800b140 <unlock_fs>
 800da6c:	2300      	movs	r3, #0
}
 800da6e:	4618      	mov	r0, r3
 800da70:	3738      	adds	r7, #56	; 0x38
 800da72:	46bd      	mov	sp, r7
 800da74:	bd80      	pop	{r7, pc}

0800da76 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800da76:	b580      	push	{r7, lr}
 800da78:	b08c      	sub	sp, #48	; 0x30
 800da7a:	af00      	add	r7, sp, #0
 800da7c:	60f8      	str	r0, [r7, #12]
 800da7e:	60b9      	str	r1, [r7, #8]
 800da80:	607a      	str	r2, [r7, #4]
 800da82:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800da84:	68bb      	ldr	r3, [r7, #8]
 800da86:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800da88:	683b      	ldr	r3, [r7, #0]
 800da8a:	2200      	movs	r2, #0
 800da8c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	f107 0210 	add.w	r2, r7, #16
 800da94:	4611      	mov	r1, r2
 800da96:	4618      	mov	r0, r3
 800da98:	f7ff fb14 	bl	800d0c4 <validate>
 800da9c:	4603      	mov	r3, r0
 800da9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800daa2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d107      	bne.n	800daba <f_write+0x44>
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	7d5b      	ldrb	r3, [r3, #21]
 800daae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800dab2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d009      	beq.n	800dace <f_write+0x58>
 800daba:	693b      	ldr	r3, [r7, #16]
 800dabc:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800dac0:	4611      	mov	r1, r2
 800dac2:	4618      	mov	r0, r3
 800dac4:	f7fd fb3c 	bl	800b140 <unlock_fs>
 800dac8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dacc:	e173      	b.n	800ddb6 <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	7d1b      	ldrb	r3, [r3, #20]
 800dad2:	f003 0302 	and.w	r3, r3, #2
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d106      	bne.n	800dae8 <f_write+0x72>
 800dada:	693b      	ldr	r3, [r7, #16]
 800dadc:	2107      	movs	r1, #7
 800dade:	4618      	mov	r0, r3
 800dae0:	f7fd fb2e 	bl	800b140 <unlock_fs>
 800dae4:	2307      	movs	r3, #7
 800dae6:	e166      	b.n	800ddb6 <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	699a      	ldr	r2, [r3, #24]
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	441a      	add	r2, r3
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	699b      	ldr	r3, [r3, #24]
 800daf4:	429a      	cmp	r2, r3
 800daf6:	f080 814b 	bcs.w	800dd90 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800dafa:	68fb      	ldr	r3, [r7, #12]
 800dafc:	699b      	ldr	r3, [r3, #24]
 800dafe:	43db      	mvns	r3, r3
 800db00:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800db02:	e145      	b.n	800dd90 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800db04:	68fb      	ldr	r3, [r7, #12]
 800db06:	699b      	ldr	r3, [r3, #24]
 800db08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	f040 8101 	bne.w	800dd14 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	699b      	ldr	r3, [r3, #24]
 800db16:	0a5b      	lsrs	r3, r3, #9
 800db18:	693a      	ldr	r2, [r7, #16]
 800db1a:	8952      	ldrh	r2, [r2, #10]
 800db1c:	3a01      	subs	r2, #1
 800db1e:	4013      	ands	r3, r2
 800db20:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800db22:	69bb      	ldr	r3, [r7, #24]
 800db24:	2b00      	cmp	r3, #0
 800db26:	d14d      	bne.n	800dbc4 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800db28:	68fb      	ldr	r3, [r7, #12]
 800db2a:	699b      	ldr	r3, [r3, #24]
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d10c      	bne.n	800db4a <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	689b      	ldr	r3, [r3, #8]
 800db34:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800db36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d11a      	bne.n	800db72 <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	2100      	movs	r1, #0
 800db40:	4618      	mov	r0, r3
 800db42:	f7fd ff7d 	bl	800ba40 <create_chain>
 800db46:	62b8      	str	r0, [r7, #40]	; 0x28
 800db48:	e013      	b.n	800db72 <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d007      	beq.n	800db62 <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	699b      	ldr	r3, [r3, #24]
 800db56:	4619      	mov	r1, r3
 800db58:	68f8      	ldr	r0, [r7, #12]
 800db5a:	f7fe f809 	bl	800bb70 <clmt_clust>
 800db5e:	62b8      	str	r0, [r7, #40]	; 0x28
 800db60:	e007      	b.n	800db72 <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800db62:	68fa      	ldr	r2, [r7, #12]
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	69db      	ldr	r3, [r3, #28]
 800db68:	4619      	mov	r1, r3
 800db6a:	4610      	mov	r0, r2
 800db6c:	f7fd ff68 	bl	800ba40 <create_chain>
 800db70:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800db72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db74:	2b00      	cmp	r3, #0
 800db76:	f000 8110 	beq.w	800dd9a <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800db7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db7c:	2b01      	cmp	r3, #1
 800db7e:	d109      	bne.n	800db94 <f_write+0x11e>
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	2202      	movs	r2, #2
 800db84:	755a      	strb	r2, [r3, #21]
 800db86:	693b      	ldr	r3, [r7, #16]
 800db88:	2102      	movs	r1, #2
 800db8a:	4618      	mov	r0, r3
 800db8c:	f7fd fad8 	bl	800b140 <unlock_fs>
 800db90:	2302      	movs	r3, #2
 800db92:	e110      	b.n	800ddb6 <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800db94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db9a:	d109      	bne.n	800dbb0 <f_write+0x13a>
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	2201      	movs	r2, #1
 800dba0:	755a      	strb	r2, [r3, #21]
 800dba2:	693b      	ldr	r3, [r7, #16]
 800dba4:	2101      	movs	r1, #1
 800dba6:	4618      	mov	r0, r3
 800dba8:	f7fd faca 	bl	800b140 <unlock_fs>
 800dbac:	2301      	movs	r3, #1
 800dbae:	e102      	b.n	800ddb6 <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dbb4:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	689b      	ldr	r3, [r3, #8]
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d102      	bne.n	800dbc4 <f_write+0x14e>
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dbc2:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	7d1b      	ldrb	r3, [r3, #20]
 800dbc8:	b25b      	sxtb	r3, r3
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	da1d      	bge.n	800dc0a <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dbce:	693b      	ldr	r3, [r7, #16]
 800dbd0:	7858      	ldrb	r0, [r3, #1]
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	6a1a      	ldr	r2, [r3, #32]
 800dbdc:	2301      	movs	r3, #1
 800dbde:	f7fd f95b 	bl	800ae98 <disk_write>
 800dbe2:	4603      	mov	r3, r0
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d009      	beq.n	800dbfc <f_write+0x186>
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	2201      	movs	r2, #1
 800dbec:	755a      	strb	r2, [r3, #21]
 800dbee:	693b      	ldr	r3, [r7, #16]
 800dbf0:	2101      	movs	r1, #1
 800dbf2:	4618      	mov	r0, r3
 800dbf4:	f7fd faa4 	bl	800b140 <unlock_fs>
 800dbf8:	2301      	movs	r3, #1
 800dbfa:	e0dc      	b.n	800ddb6 <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	7d1b      	ldrb	r3, [r3, #20]
 800dc00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dc04:	b2da      	uxtb	r2, r3
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800dc0a:	693a      	ldr	r2, [r7, #16]
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	69db      	ldr	r3, [r3, #28]
 800dc10:	4619      	mov	r1, r3
 800dc12:	4610      	mov	r0, r2
 800dc14:	f7fd fcfc 	bl	800b610 <clust2sect>
 800dc18:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800dc1a:	697b      	ldr	r3, [r7, #20]
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d109      	bne.n	800dc34 <f_write+0x1be>
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	2202      	movs	r2, #2
 800dc24:	755a      	strb	r2, [r3, #21]
 800dc26:	693b      	ldr	r3, [r7, #16]
 800dc28:	2102      	movs	r1, #2
 800dc2a:	4618      	mov	r0, r3
 800dc2c:	f7fd fa88 	bl	800b140 <unlock_fs>
 800dc30:	2302      	movs	r3, #2
 800dc32:	e0c0      	b.n	800ddb6 <f_write+0x340>
			sect += csect;
 800dc34:	697a      	ldr	r2, [r7, #20]
 800dc36:	69bb      	ldr	r3, [r7, #24]
 800dc38:	4413      	add	r3, r2
 800dc3a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	0a5b      	lsrs	r3, r3, #9
 800dc40:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800dc42:	6a3b      	ldr	r3, [r7, #32]
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d041      	beq.n	800dccc <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800dc48:	69ba      	ldr	r2, [r7, #24]
 800dc4a:	6a3b      	ldr	r3, [r7, #32]
 800dc4c:	4413      	add	r3, r2
 800dc4e:	693a      	ldr	r2, [r7, #16]
 800dc50:	8952      	ldrh	r2, [r2, #10]
 800dc52:	4293      	cmp	r3, r2
 800dc54:	d905      	bls.n	800dc62 <f_write+0x1ec>
					cc = fs->csize - csect;
 800dc56:	693b      	ldr	r3, [r7, #16]
 800dc58:	895b      	ldrh	r3, [r3, #10]
 800dc5a:	461a      	mov	r2, r3
 800dc5c:	69bb      	ldr	r3, [r7, #24]
 800dc5e:	1ad3      	subs	r3, r2, r3
 800dc60:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dc62:	693b      	ldr	r3, [r7, #16]
 800dc64:	7858      	ldrb	r0, [r3, #1]
 800dc66:	6a3b      	ldr	r3, [r7, #32]
 800dc68:	697a      	ldr	r2, [r7, #20]
 800dc6a:	69f9      	ldr	r1, [r7, #28]
 800dc6c:	f7fd f914 	bl	800ae98 <disk_write>
 800dc70:	4603      	mov	r3, r0
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d009      	beq.n	800dc8a <f_write+0x214>
 800dc76:	68fb      	ldr	r3, [r7, #12]
 800dc78:	2201      	movs	r2, #1
 800dc7a:	755a      	strb	r2, [r3, #21]
 800dc7c:	693b      	ldr	r3, [r7, #16]
 800dc7e:	2101      	movs	r1, #1
 800dc80:	4618      	mov	r0, r3
 800dc82:	f7fd fa5d 	bl	800b140 <unlock_fs>
 800dc86:	2301      	movs	r3, #1
 800dc88:	e095      	b.n	800ddb6 <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	6a1a      	ldr	r2, [r3, #32]
 800dc8e:	697b      	ldr	r3, [r7, #20]
 800dc90:	1ad3      	subs	r3, r2, r3
 800dc92:	6a3a      	ldr	r2, [r7, #32]
 800dc94:	429a      	cmp	r2, r3
 800dc96:	d915      	bls.n	800dcc4 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	6a1a      	ldr	r2, [r3, #32]
 800dca2:	697b      	ldr	r3, [r7, #20]
 800dca4:	1ad3      	subs	r3, r2, r3
 800dca6:	025b      	lsls	r3, r3, #9
 800dca8:	69fa      	ldr	r2, [r7, #28]
 800dcaa:	4413      	add	r3, r2
 800dcac:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dcb0:	4619      	mov	r1, r3
 800dcb2:	f7fd f9b1 	bl	800b018 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	7d1b      	ldrb	r3, [r3, #20]
 800dcba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dcbe:	b2da      	uxtb	r2, r3
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800dcc4:	6a3b      	ldr	r3, [r7, #32]
 800dcc6:	025b      	lsls	r3, r3, #9
 800dcc8:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800dcca:	e044      	b.n	800dd56 <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	6a1b      	ldr	r3, [r3, #32]
 800dcd0:	697a      	ldr	r2, [r7, #20]
 800dcd2:	429a      	cmp	r2, r3
 800dcd4:	d01b      	beq.n	800dd0e <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	699a      	ldr	r2, [r3, #24]
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800dcde:	429a      	cmp	r2, r3
 800dce0:	d215      	bcs.n	800dd0e <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800dce2:	693b      	ldr	r3, [r7, #16]
 800dce4:	7858      	ldrb	r0, [r3, #1]
 800dce6:	68fb      	ldr	r3, [r7, #12]
 800dce8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dcec:	2301      	movs	r3, #1
 800dcee:	697a      	ldr	r2, [r7, #20]
 800dcf0:	f7fd f8b2 	bl	800ae58 <disk_read>
 800dcf4:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d009      	beq.n	800dd0e <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	2201      	movs	r2, #1
 800dcfe:	755a      	strb	r2, [r3, #21]
 800dd00:	693b      	ldr	r3, [r7, #16]
 800dd02:	2101      	movs	r1, #1
 800dd04:	4618      	mov	r0, r3
 800dd06:	f7fd fa1b 	bl	800b140 <unlock_fs>
 800dd0a:	2301      	movs	r3, #1
 800dd0c:	e053      	b.n	800ddb6 <f_write+0x340>
			}
#endif
			fp->sect = sect;
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	697a      	ldr	r2, [r7, #20]
 800dd12:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	699b      	ldr	r3, [r3, #24]
 800dd18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dd1c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800dd20:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800dd22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	429a      	cmp	r2, r3
 800dd28:	d901      	bls.n	800dd2e <f_write+0x2b8>
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800dd2e:	68fb      	ldr	r3, [r7, #12]
 800dd30:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	699b      	ldr	r3, [r3, #24]
 800dd38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dd3c:	4413      	add	r3, r2
 800dd3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd40:	69f9      	ldr	r1, [r7, #28]
 800dd42:	4618      	mov	r0, r3
 800dd44:	f7fd f968 	bl	800b018 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	7d1b      	ldrb	r3, [r3, #20]
 800dd4c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800dd50:	b2da      	uxtb	r2, r3
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800dd56:	69fa      	ldr	r2, [r7, #28]
 800dd58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd5a:	4413      	add	r3, r2
 800dd5c:	61fb      	str	r3, [r7, #28]
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	699a      	ldr	r2, [r3, #24]
 800dd62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd64:	441a      	add	r2, r3
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	619a      	str	r2, [r3, #24]
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	68da      	ldr	r2, [r3, #12]
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	699b      	ldr	r3, [r3, #24]
 800dd72:	429a      	cmp	r2, r3
 800dd74:	bf38      	it	cc
 800dd76:	461a      	movcc	r2, r3
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	60da      	str	r2, [r3, #12]
 800dd7c:	683b      	ldr	r3, [r7, #0]
 800dd7e:	681a      	ldr	r2, [r3, #0]
 800dd80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd82:	441a      	add	r2, r3
 800dd84:	683b      	ldr	r3, [r7, #0]
 800dd86:	601a      	str	r2, [r3, #0]
 800dd88:	687a      	ldr	r2, [r7, #4]
 800dd8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd8c:	1ad3      	subs	r3, r2, r3
 800dd8e:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	f47f aeb6 	bne.w	800db04 <f_write+0x8e>
 800dd98:	e000      	b.n	800dd9c <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800dd9a:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	7d1b      	ldrb	r3, [r3, #20]
 800dda0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dda4:	b2da      	uxtb	r2, r3
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800ddaa:	693b      	ldr	r3, [r7, #16]
 800ddac:	2100      	movs	r1, #0
 800ddae:	4618      	mov	r0, r3
 800ddb0:	f7fd f9c6 	bl	800b140 <unlock_fs>
 800ddb4:	2300      	movs	r3, #0
}
 800ddb6:	4618      	mov	r0, r3
 800ddb8:	3730      	adds	r7, #48	; 0x30
 800ddba:	46bd      	mov	sp, r7
 800ddbc:	bd80      	pop	{r7, pc}

0800ddbe <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800ddbe:	b580      	push	{r7, lr}
 800ddc0:	b086      	sub	sp, #24
 800ddc2:	af00      	add	r7, sp, #0
 800ddc4:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	f107 0208 	add.w	r2, r7, #8
 800ddcc:	4611      	mov	r1, r2
 800ddce:	4618      	mov	r0, r3
 800ddd0:	f7ff f978 	bl	800d0c4 <validate>
 800ddd4:	4603      	mov	r3, r0
 800ddd6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ddd8:	7dfb      	ldrb	r3, [r7, #23]
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d16d      	bne.n	800deba <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	7d1b      	ldrb	r3, [r3, #20]
 800dde2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d067      	beq.n	800deba <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	7d1b      	ldrb	r3, [r3, #20]
 800ddee:	b25b      	sxtb	r3, r3
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	da1a      	bge.n	800de2a <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800ddf4:	68bb      	ldr	r3, [r7, #8]
 800ddf6:	7858      	ldrb	r0, [r3, #1]
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	6a1a      	ldr	r2, [r3, #32]
 800de02:	2301      	movs	r3, #1
 800de04:	f7fd f848 	bl	800ae98 <disk_write>
 800de08:	4603      	mov	r3, r0
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d006      	beq.n	800de1c <f_sync+0x5e>
 800de0e:	68bb      	ldr	r3, [r7, #8]
 800de10:	2101      	movs	r1, #1
 800de12:	4618      	mov	r0, r3
 800de14:	f7fd f994 	bl	800b140 <unlock_fs>
 800de18:	2301      	movs	r3, #1
 800de1a:	e055      	b.n	800dec8 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	7d1b      	ldrb	r3, [r3, #20]
 800de20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800de24:	b2da      	uxtb	r2, r3
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800de2a:	f7fc f8eb 	bl	800a004 <get_fattime>
 800de2e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800de30:	68ba      	ldr	r2, [r7, #8]
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de36:	4619      	mov	r1, r3
 800de38:	4610      	mov	r0, r2
 800de3a:	f7fd fb4d 	bl	800b4d8 <move_window>
 800de3e:	4603      	mov	r3, r0
 800de40:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800de42:	7dfb      	ldrb	r3, [r7, #23]
 800de44:	2b00      	cmp	r3, #0
 800de46:	d138      	bne.n	800deba <f_sync+0xfc>
					dir = fp->dir_ptr;
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de4c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	330b      	adds	r3, #11
 800de52:	781a      	ldrb	r2, [r3, #0]
 800de54:	68fb      	ldr	r3, [r7, #12]
 800de56:	330b      	adds	r3, #11
 800de58:	f042 0220 	orr.w	r2, r2, #32
 800de5c:	b2d2      	uxtb	r2, r2
 800de5e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	6818      	ldr	r0, [r3, #0]
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	689b      	ldr	r3, [r3, #8]
 800de68:	461a      	mov	r2, r3
 800de6a:	68f9      	ldr	r1, [r7, #12]
 800de6c:	f7fe f85a 	bl	800bf24 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	f103 021c 	add.w	r2, r3, #28
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	68db      	ldr	r3, [r3, #12]
 800de7a:	4619      	mov	r1, r3
 800de7c:	4610      	mov	r0, r2
 800de7e:	f7fd f89f 	bl	800afc0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800de82:	68fb      	ldr	r3, [r7, #12]
 800de84:	3316      	adds	r3, #22
 800de86:	6939      	ldr	r1, [r7, #16]
 800de88:	4618      	mov	r0, r3
 800de8a:	f7fd f899 	bl	800afc0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	3312      	adds	r3, #18
 800de92:	2100      	movs	r1, #0
 800de94:	4618      	mov	r0, r3
 800de96:	f7fd f878 	bl	800af8a <st_word>
					fs->wflag = 1;
 800de9a:	68bb      	ldr	r3, [r7, #8]
 800de9c:	2201      	movs	r2, #1
 800de9e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800dea0:	68bb      	ldr	r3, [r7, #8]
 800dea2:	4618      	mov	r0, r3
 800dea4:	f7fd fb46 	bl	800b534 <sync_fs>
 800dea8:	4603      	mov	r3, r0
 800deaa:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	7d1b      	ldrb	r3, [r3, #20]
 800deb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800deb4:	b2da      	uxtb	r2, r3
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800deba:	68bb      	ldr	r3, [r7, #8]
 800debc:	7dfa      	ldrb	r2, [r7, #23]
 800debe:	4611      	mov	r1, r2
 800dec0:	4618      	mov	r0, r3
 800dec2:	f7fd f93d 	bl	800b140 <unlock_fs>
 800dec6:	7dfb      	ldrb	r3, [r7, #23]
}
 800dec8:	4618      	mov	r0, r3
 800deca:	3718      	adds	r7, #24
 800decc:	46bd      	mov	sp, r7
 800dece:	bd80      	pop	{r7, pc}

0800ded0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800ded0:	b580      	push	{r7, lr}
 800ded2:	b084      	sub	sp, #16
 800ded4:	af00      	add	r7, sp, #0
 800ded6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800ded8:	6878      	ldr	r0, [r7, #4]
 800deda:	f7ff ff70 	bl	800ddbe <f_sync>
 800dede:	4603      	mov	r3, r0
 800dee0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800dee2:	7bfb      	ldrb	r3, [r7, #15]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d11d      	bne.n	800df24 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	f107 0208 	add.w	r2, r7, #8
 800deee:	4611      	mov	r1, r2
 800def0:	4618      	mov	r0, r3
 800def2:	f7ff f8e7 	bl	800d0c4 <validate>
 800def6:	4603      	mov	r3, r0
 800def8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800defa:	7bfb      	ldrb	r3, [r7, #15]
 800defc:	2b00      	cmp	r3, #0
 800defe:	d111      	bne.n	800df24 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	691b      	ldr	r3, [r3, #16]
 800df04:	4618      	mov	r0, r3
 800df06:	f7fd fa43 	bl	800b390 <dec_lock>
 800df0a:	4603      	mov	r3, r0
 800df0c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800df0e:	7bfb      	ldrb	r3, [r7, #15]
 800df10:	2b00      	cmp	r3, #0
 800df12:	d102      	bne.n	800df1a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	2200      	movs	r2, #0
 800df18:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800df1a:	68bb      	ldr	r3, [r7, #8]
 800df1c:	2100      	movs	r1, #0
 800df1e:	4618      	mov	r0, r3
 800df20:	f7fd f90e 	bl	800b140 <unlock_fs>
#endif
		}
	}
	return res;
 800df24:	7bfb      	ldrb	r3, [r7, #15]
}
 800df26:	4618      	mov	r0, r3
 800df28:	3710      	adds	r7, #16
 800df2a:	46bd      	mov	sp, r7
 800df2c:	bd80      	pop	{r7, pc}
	...

0800df30 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 800df30:	b590      	push	{r4, r7, lr}
 800df32:	b09d      	sub	sp, #116	; 0x74
 800df34:	af00      	add	r7, sp, #0
 800df36:	60f8      	str	r0, [r7, #12]
 800df38:	607a      	str	r2, [r7, #4]
 800df3a:	603b      	str	r3, [r7, #0]
 800df3c:	460b      	mov	r3, r1
 800df3e:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 800df40:	2301      	movs	r3, #1
 800df42:	647b      	str	r3, [r7, #68]	; 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 800df44:	f44f 7300 	mov.w	r3, #512	; 0x200
 800df48:	643b      	str	r3, [r7, #64]	; 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 800df4a:	f107 030c 	add.w	r3, r7, #12
 800df4e:	4618      	mov	r0, r3
 800df50:	f7fe fdc9 	bl	800cae6 <get_ldnumber>
 800df54:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800df56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df58:	2b00      	cmp	r3, #0
 800df5a:	da02      	bge.n	800df62 <f_mkfs+0x32>
 800df5c:	230b      	movs	r3, #11
 800df5e:	f000 bc0d 	b.w	800e77c <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 800df62:	4a94      	ldr	r2, [pc, #592]	; (800e1b4 <f_mkfs+0x284>)
 800df64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d005      	beq.n	800df7a <f_mkfs+0x4a>
 800df6e:	4a91      	ldr	r2, [pc, #580]	; (800e1b4 <f_mkfs+0x284>)
 800df70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800df76:	2200      	movs	r2, #0
 800df78:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 800df7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df7c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 800df80:	2300      	movs	r3, #0
 800df82:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 800df86:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800df8a:	4618      	mov	r0, r3
 800df8c:	f7fc ff3e 	bl	800ae0c <disk_initialize>
 800df90:	4603      	mov	r3, r0
 800df92:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 800df96:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800df9a:	f003 0301 	and.w	r3, r3, #1
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d001      	beq.n	800dfa6 <f_mkfs+0x76>
 800dfa2:	2303      	movs	r3, #3
 800dfa4:	e3ea      	b.n	800e77c <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 800dfa6:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800dfaa:	f003 0304 	and.w	r3, r3, #4
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d001      	beq.n	800dfb6 <f_mkfs+0x86>
 800dfb2:	230a      	movs	r3, #10
 800dfb4:	e3e2      	b.n	800e77c <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 800dfb6:	f107 0214 	add.w	r2, r7, #20
 800dfba:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800dfbe:	2103      	movs	r1, #3
 800dfc0:	4618      	mov	r0, r3
 800dfc2:	f7fc ff89 	bl	800aed8 <disk_ioctl>
 800dfc6:	4603      	mov	r3, r0
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d10c      	bne.n	800dfe6 <f_mkfs+0xb6>
 800dfcc:	697b      	ldr	r3, [r7, #20]
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d009      	beq.n	800dfe6 <f_mkfs+0xb6>
 800dfd2:	697b      	ldr	r3, [r7, #20]
 800dfd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800dfd8:	d805      	bhi.n	800dfe6 <f_mkfs+0xb6>
 800dfda:	697b      	ldr	r3, [r7, #20]
 800dfdc:	1e5a      	subs	r2, r3, #1
 800dfde:	697b      	ldr	r3, [r7, #20]
 800dfe0:	4013      	ands	r3, r2
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d001      	beq.n	800dfea <f_mkfs+0xba>
 800dfe6:	2301      	movs	r3, #1
 800dfe8:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 800dfea:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dfee:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d003      	beq.n	800dffe <f_mkfs+0xce>
 800dff6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800dff8:	687a      	ldr	r2, [r7, #4]
 800dffa:	429a      	cmp	r2, r3
 800dffc:	d309      	bcc.n	800e012 <f_mkfs+0xe2>
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800e004:	d805      	bhi.n	800e012 <f_mkfs+0xe2>
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	1e5a      	subs	r2, r3, #1
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	4013      	ands	r3, r2
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d001      	beq.n	800e016 <f_mkfs+0xe6>
 800e012:	2313      	movs	r3, #19
 800e014:	e3b2      	b.n	800e77c <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 800e016:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e018:	687a      	ldr	r2, [r7, #4]
 800e01a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e01e:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 800e020:	683b      	ldr	r3, [r7, #0]
 800e022:	633b      	str	r3, [r7, #48]	; 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 800e024:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e026:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e02a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e02e:	62fb      	str	r3, [r7, #44]	; 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 800e030:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800e032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e034:	fb02 f303 	mul.w	r3, r2, r3
 800e038:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 800e03a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d101      	bne.n	800e044 <f_mkfs+0x114>
 800e040:	230e      	movs	r3, #14
 800e042:	e39b      	b.n	800e77c <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 800e044:	f107 0210 	add.w	r2, r7, #16
 800e048:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800e04c:	2101      	movs	r1, #1
 800e04e:	4618      	mov	r0, r3
 800e050:	f7fc ff42 	bl	800aed8 <disk_ioctl>
 800e054:	4603      	mov	r3, r0
 800e056:	2b00      	cmp	r3, #0
 800e058:	d001      	beq.n	800e05e <f_mkfs+0x12e>
 800e05a:	2301      	movs	r3, #1
 800e05c:	e38e      	b.n	800e77c <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 800e05e:	7afb      	ldrb	r3, [r7, #11]
 800e060:	f003 0308 	and.w	r3, r3, #8
 800e064:	2b00      	cmp	r3, #0
 800e066:	d001      	beq.n	800e06c <f_mkfs+0x13c>
 800e068:	2300      	movs	r3, #0
 800e06a:	e000      	b.n	800e06e <f_mkfs+0x13e>
 800e06c:	233f      	movs	r3, #63	; 0x3f
 800e06e:	627b      	str	r3, [r7, #36]	; 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 800e070:	693b      	ldr	r3, [r7, #16]
 800e072:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e074:	429a      	cmp	r2, r3
 800e076:	d901      	bls.n	800e07c <f_mkfs+0x14c>
 800e078:	230e      	movs	r3, #14
 800e07a:	e37f      	b.n	800e77c <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 800e07c:	693a      	ldr	r2, [r7, #16]
 800e07e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e080:	1ad3      	subs	r3, r2, r3
 800e082:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 800e084:	693b      	ldr	r3, [r7, #16]
 800e086:	2b7f      	cmp	r3, #127	; 0x7f
 800e088:	d801      	bhi.n	800e08e <f_mkfs+0x15e>
 800e08a:	230e      	movs	r3, #14
 800e08c:	e376      	b.n	800e77c <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	2b80      	cmp	r3, #128	; 0x80
 800e092:	d901      	bls.n	800e098 <f_mkfs+0x168>
 800e094:	2313      	movs	r3, #19
 800e096:	e371      	b.n	800e77c <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 800e098:	7afb      	ldrb	r3, [r7, #11]
 800e09a:	f003 0302 	and.w	r3, r3, #2
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d00d      	beq.n	800e0be <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 800e0a2:	7afb      	ldrb	r3, [r7, #11]
 800e0a4:	f003 0307 	and.w	r3, r3, #7
 800e0a8:	2b02      	cmp	r3, #2
 800e0aa:	d004      	beq.n	800e0b6 <f_mkfs+0x186>
 800e0ac:	7afb      	ldrb	r3, [r7, #11]
 800e0ae:	f003 0301 	and.w	r3, r3, #1
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d103      	bne.n	800e0be <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 800e0b6:	2303      	movs	r3, #3
 800e0b8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800e0bc:	e009      	b.n	800e0d2 <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 800e0be:	7afb      	ldrb	r3, [r7, #11]
 800e0c0:	f003 0301 	and.w	r3, r3, #1
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d101      	bne.n	800e0cc <f_mkfs+0x19c>
 800e0c8:	2313      	movs	r3, #19
 800e0ca:	e357      	b.n	800e77c <f_mkfs+0x84c>
		fmt = FS_FAT16;
 800e0cc:	2302      	movs	r3, #2
 800e0ce:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	653b      	str	r3, [r7, #80]	; 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 800e0d6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800e0da:	2b03      	cmp	r3, #3
 800e0dc:	d13c      	bne.n	800e158 <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 800e0de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d11b      	bne.n	800e11c <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 800e0e4:	693b      	ldr	r3, [r7, #16]
 800e0e6:	0c5b      	lsrs	r3, r3, #17
 800e0e8:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800e0ea:	2300      	movs	r3, #0
 800e0ec:	64bb      	str	r3, [r7, #72]	; 0x48
 800e0ee:	2301      	movs	r3, #1
 800e0f0:	653b      	str	r3, [r7, #80]	; 0x50
 800e0f2:	e005      	b.n	800e100 <f_mkfs+0x1d0>
 800e0f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e0f6:	3301      	adds	r3, #1
 800e0f8:	64bb      	str	r3, [r7, #72]	; 0x48
 800e0fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e0fc:	005b      	lsls	r3, r3, #1
 800e0fe:	653b      	str	r3, [r7, #80]	; 0x50
 800e100:	4a2d      	ldr	r2, [pc, #180]	; (800e1b8 <f_mkfs+0x288>)
 800e102:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e104:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d007      	beq.n	800e11c <f_mkfs+0x1ec>
 800e10c:	4a2a      	ldr	r2, [pc, #168]	; (800e1b8 <f_mkfs+0x288>)
 800e10e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e110:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e114:	461a      	mov	r2, r3
 800e116:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e118:	4293      	cmp	r3, r2
 800e11a:	d2eb      	bcs.n	800e0f4 <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 800e11c:	693a      	ldr	r2, [r7, #16]
 800e11e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e120:	fbb2 f3f3 	udiv	r3, r2, r3
 800e124:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 800e126:	6a3b      	ldr	r3, [r7, #32]
 800e128:	3302      	adds	r3, #2
 800e12a:	009a      	lsls	r2, r3, #2
 800e12c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e12e:	4413      	add	r3, r2
 800e130:	1e5a      	subs	r2, r3, #1
 800e132:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e134:	fbb2 f3f3 	udiv	r3, r2, r3
 800e138:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 800e13a:	2320      	movs	r3, #32
 800e13c:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = 0;		/* No static directory */
 800e13e:	2300      	movs	r3, #0
 800e140:	66fb      	str	r3, [r7, #108]	; 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 800e142:	6a3b      	ldr	r3, [r7, #32]
 800e144:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800e148:	4293      	cmp	r3, r2
 800e14a:	d903      	bls.n	800e154 <f_mkfs+0x224>
 800e14c:	6a3b      	ldr	r3, [r7, #32]
 800e14e:	4a1b      	ldr	r2, [pc, #108]	; (800e1bc <f_mkfs+0x28c>)
 800e150:	4293      	cmp	r3, r2
 800e152:	d952      	bls.n	800e1fa <f_mkfs+0x2ca>
 800e154:	230e      	movs	r3, #14
 800e156:	e311      	b.n	800e77c <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 800e158:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	d11b      	bne.n	800e196 <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 800e15e:	693b      	ldr	r3, [r7, #16]
 800e160:	0b1b      	lsrs	r3, r3, #12
 800e162:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800e164:	2300      	movs	r3, #0
 800e166:	64bb      	str	r3, [r7, #72]	; 0x48
 800e168:	2301      	movs	r3, #1
 800e16a:	653b      	str	r3, [r7, #80]	; 0x50
 800e16c:	e005      	b.n	800e17a <f_mkfs+0x24a>
 800e16e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e170:	3301      	adds	r3, #1
 800e172:	64bb      	str	r3, [r7, #72]	; 0x48
 800e174:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e176:	005b      	lsls	r3, r3, #1
 800e178:	653b      	str	r3, [r7, #80]	; 0x50
 800e17a:	4a11      	ldr	r2, [pc, #68]	; (800e1c0 <f_mkfs+0x290>)
 800e17c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e17e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e182:	2b00      	cmp	r3, #0
 800e184:	d007      	beq.n	800e196 <f_mkfs+0x266>
 800e186:	4a0e      	ldr	r2, [pc, #56]	; (800e1c0 <f_mkfs+0x290>)
 800e188:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e18a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e18e:	461a      	mov	r2, r3
 800e190:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e192:	4293      	cmp	r3, r2
 800e194:	d2eb      	bcs.n	800e16e <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 800e196:	693a      	ldr	r2, [r7, #16]
 800e198:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e19a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e19e:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 800e1a0:	6a3b      	ldr	r3, [r7, #32]
 800e1a2:	f640 72f5 	movw	r2, #4085	; 0xff5
 800e1a6:	4293      	cmp	r3, r2
 800e1a8:	d90c      	bls.n	800e1c4 <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 800e1aa:	6a3b      	ldr	r3, [r7, #32]
 800e1ac:	3302      	adds	r3, #2
 800e1ae:	005b      	lsls	r3, r3, #1
 800e1b0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e1b2:	e012      	b.n	800e1da <f_mkfs+0x2aa>
 800e1b4:	200040fc 	.word	0x200040fc
 800e1b8:	080459a8 	.word	0x080459a8
 800e1bc:	0ffffff5 	.word	0x0ffffff5
 800e1c0:	080459b8 	.word	0x080459b8
				} else {
					fmt = FS_FAT12;
 800e1c4:	2301      	movs	r3, #1
 800e1c6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 800e1ca:	6a3a      	ldr	r2, [r7, #32]
 800e1cc:	4613      	mov	r3, r2
 800e1ce:	005b      	lsls	r3, r3, #1
 800e1d0:	4413      	add	r3, r2
 800e1d2:	3301      	adds	r3, #1
 800e1d4:	085b      	lsrs	r3, r3, #1
 800e1d6:	3303      	adds	r3, #3
 800e1d8:	65fb      	str	r3, [r7, #92]	; 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 800e1da:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800e1dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e1de:	4413      	add	r3, r2
 800e1e0:	1e5a      	subs	r2, r3, #1
 800e1e2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e1e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800e1e8:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 800e1ea:	2301      	movs	r3, #1
 800e1ec:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 800e1ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e1f0:	015a      	lsls	r2, r3, #5
 800e1f2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e1f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800e1f8:	66fb      	str	r3, [r7, #108]	; 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 800e1fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e1fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e1fe:	4413      	add	r3, r2
 800e200:	65bb      	str	r3, [r7, #88]	; 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 800e202:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e204:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e206:	fb03 f202 	mul.w	r2, r3, r2
 800e20a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e20c:	4413      	add	r3, r2
 800e20e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e210:	4413      	add	r3, r2
 800e212:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 800e214:	697a      	ldr	r2, [r7, #20]
 800e216:	69fb      	ldr	r3, [r7, #28]
 800e218:	4413      	add	r3, r2
 800e21a:	1e5a      	subs	r2, r3, #1
 800e21c:	697b      	ldr	r3, [r7, #20]
 800e21e:	425b      	negs	r3, r3
 800e220:	401a      	ands	r2, r3
 800e222:	69fb      	ldr	r3, [r7, #28]
 800e224:	1ad3      	subs	r3, r2, r3
 800e226:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 800e228:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800e22c:	2b03      	cmp	r3, #3
 800e22e:	d108      	bne.n	800e242 <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 800e230:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e232:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e234:	4413      	add	r3, r2
 800e236:	657b      	str	r3, [r7, #84]	; 0x54
 800e238:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e23a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e23c:	4413      	add	r3, r2
 800e23e:	65bb      	str	r3, [r7, #88]	; 0x58
 800e240:	e006      	b.n	800e250 <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 800e242:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e244:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e246:	fbb2 f3f3 	udiv	r3, r2, r3
 800e24a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e24c:	4413      	add	r3, r2
 800e24e:	66bb      	str	r3, [r7, #104]	; 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 800e250:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e252:	011a      	lsls	r2, r3, #4
 800e254:	69fb      	ldr	r3, [r7, #28]
 800e256:	441a      	add	r2, r3
 800e258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e25a:	1ad2      	subs	r2, r2, r3
 800e25c:	693b      	ldr	r3, [r7, #16]
 800e25e:	429a      	cmp	r2, r3
 800e260:	d901      	bls.n	800e266 <f_mkfs+0x336>
 800e262:	230e      	movs	r3, #14
 800e264:	e28a      	b.n	800e77c <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 800e266:	693a      	ldr	r2, [r7, #16]
 800e268:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e26a:	1ad2      	subs	r2, r2, r3
 800e26c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e26e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e270:	fb01 f303 	mul.w	r3, r1, r3
 800e274:	1ad2      	subs	r2, r2, r3
 800e276:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e278:	1ad2      	subs	r2, r2, r3
 800e27a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e27c:	fbb2 f3f3 	udiv	r3, r2, r3
 800e280:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 800e282:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800e286:	2b03      	cmp	r3, #3
 800e288:	d10f      	bne.n	800e2aa <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 800e28a:	6a3b      	ldr	r3, [r7, #32]
 800e28c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800e290:	4293      	cmp	r3, r2
 800e292:	d80a      	bhi.n	800e2aa <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	2b00      	cmp	r3, #0
 800e298:	d105      	bne.n	800e2a6 <f_mkfs+0x376>
 800e29a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e29c:	085b      	lsrs	r3, r3, #1
 800e29e:	607b      	str	r3, [r7, #4]
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d144      	bne.n	800e330 <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 800e2a6:	230e      	movs	r3, #14
 800e2a8:	e268      	b.n	800e77c <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 800e2aa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800e2ae:	2b02      	cmp	r3, #2
 800e2b0:	d133      	bne.n	800e31a <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 800e2b2:	6a3b      	ldr	r3, [r7, #32]
 800e2b4:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800e2b8:	4293      	cmp	r3, r2
 800e2ba:	d91e      	bls.n	800e2fa <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	d107      	bne.n	800e2d2 <f_mkfs+0x3a2>
 800e2c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e2c4:	005b      	lsls	r3, r3, #1
 800e2c6:	2b40      	cmp	r3, #64	; 0x40
 800e2c8:	d803      	bhi.n	800e2d2 <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 800e2ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e2cc:	005b      	lsls	r3, r3, #1
 800e2ce:	607b      	str	r3, [r7, #4]
 800e2d0:	e033      	b.n	800e33a <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 800e2d2:	7afb      	ldrb	r3, [r7, #11]
 800e2d4:	f003 0302 	and.w	r3, r3, #2
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d003      	beq.n	800e2e4 <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 800e2dc:	2303      	movs	r3, #3
 800e2de:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800e2e2:	e02a      	b.n	800e33a <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d105      	bne.n	800e2f6 <f_mkfs+0x3c6>
 800e2ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e2ec:	005b      	lsls	r3, r3, #1
 800e2ee:	607b      	str	r3, [r7, #4]
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	2b80      	cmp	r3, #128	; 0x80
 800e2f4:	d91e      	bls.n	800e334 <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 800e2f6:	230e      	movs	r3, #14
 800e2f8:	e240      	b.n	800e77c <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 800e2fa:	6a3b      	ldr	r3, [r7, #32]
 800e2fc:	f640 72f5 	movw	r2, #4085	; 0xff5
 800e300:	4293      	cmp	r3, r2
 800e302:	d80a      	bhi.n	800e31a <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	2b00      	cmp	r3, #0
 800e308:	d105      	bne.n	800e316 <f_mkfs+0x3e6>
 800e30a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e30c:	005b      	lsls	r3, r3, #1
 800e30e:	607b      	str	r3, [r7, #4]
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	2b80      	cmp	r3, #128	; 0x80
 800e314:	d910      	bls.n	800e338 <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 800e316:	230e      	movs	r3, #14
 800e318:	e230      	b.n	800e77c <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 800e31a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800e31e:	2b01      	cmp	r3, #1
 800e320:	d10c      	bne.n	800e33c <f_mkfs+0x40c>
 800e322:	6a3b      	ldr	r3, [r7, #32]
 800e324:	f640 72f5 	movw	r2, #4085	; 0xff5
 800e328:	4293      	cmp	r3, r2
 800e32a:	d907      	bls.n	800e33c <f_mkfs+0x40c>
 800e32c:	230e      	movs	r3, #14
 800e32e:	e225      	b.n	800e77c <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800e330:	bf00      	nop
 800e332:	e6ce      	b.n	800e0d2 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800e334:	bf00      	nop
 800e336:	e6cc      	b.n	800e0d2 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800e338:	bf00      	nop
			pau = au;
 800e33a:	e6ca      	b.n	800e0d2 <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 800e33c:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 800e33e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e340:	461a      	mov	r2, r3
 800e342:	2100      	movs	r1, #0
 800e344:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e346:	f7fc fe88 	bl	800b05a <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 800e34a:	220b      	movs	r2, #11
 800e34c:	49b2      	ldr	r1, [pc, #712]	; (800e618 <f_mkfs+0x6e8>)
 800e34e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e350:	f7fc fe62 	bl	800b018 <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 800e354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e356:	330b      	adds	r3, #11
 800e358:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800e35a:	4611      	mov	r1, r2
 800e35c:	4618      	mov	r0, r3
 800e35e:	f7fc fe14 	bl	800af8a <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 800e362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e364:	330d      	adds	r3, #13
 800e366:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e368:	b2d2      	uxtb	r2, r2
 800e36a:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 800e36c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e36e:	330e      	adds	r3, #14
 800e370:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e372:	b292      	uxth	r2, r2
 800e374:	4611      	mov	r1, r2
 800e376:	4618      	mov	r0, r3
 800e378:	f7fc fe07 	bl	800af8a <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 800e37c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e37e:	3310      	adds	r3, #16
 800e380:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e382:	b2d2      	uxtb	r2, r2
 800e384:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 800e386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e388:	f103 0211 	add.w	r2, r3, #17
 800e38c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800e390:	2b03      	cmp	r3, #3
 800e392:	d002      	beq.n	800e39a <f_mkfs+0x46a>
 800e394:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e396:	b29b      	uxth	r3, r3
 800e398:	e000      	b.n	800e39c <f_mkfs+0x46c>
 800e39a:	2300      	movs	r3, #0
 800e39c:	4619      	mov	r1, r3
 800e39e:	4610      	mov	r0, r2
 800e3a0:	f7fc fdf3 	bl	800af8a <st_word>
		if (sz_vol < 0x10000) {
 800e3a4:	693b      	ldr	r3, [r7, #16]
 800e3a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e3aa:	d208      	bcs.n	800e3be <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 800e3ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3ae:	3313      	adds	r3, #19
 800e3b0:	693a      	ldr	r2, [r7, #16]
 800e3b2:	b292      	uxth	r2, r2
 800e3b4:	4611      	mov	r1, r2
 800e3b6:	4618      	mov	r0, r3
 800e3b8:	f7fc fde7 	bl	800af8a <st_word>
 800e3bc:	e006      	b.n	800e3cc <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 800e3be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3c0:	3320      	adds	r3, #32
 800e3c2:	693a      	ldr	r2, [r7, #16]
 800e3c4:	4611      	mov	r1, r2
 800e3c6:	4618      	mov	r0, r3
 800e3c8:	f7fc fdfa 	bl	800afc0 <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 800e3cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3ce:	3315      	adds	r3, #21
 800e3d0:	22f8      	movs	r2, #248	; 0xf8
 800e3d2:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 800e3d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3d6:	3318      	adds	r3, #24
 800e3d8:	213f      	movs	r1, #63	; 0x3f
 800e3da:	4618      	mov	r0, r3
 800e3dc:	f7fc fdd5 	bl	800af8a <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 800e3e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3e2:	331a      	adds	r3, #26
 800e3e4:	21ff      	movs	r1, #255	; 0xff
 800e3e6:	4618      	mov	r0, r3
 800e3e8:	f7fc fdcf 	bl	800af8a <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 800e3ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3ee:	331c      	adds	r3, #28
 800e3f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e3f2:	4618      	mov	r0, r3
 800e3f4:	f7fc fde4 	bl	800afc0 <st_dword>
		if (fmt == FS_FAT32) {
 800e3f8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800e3fc:	2b03      	cmp	r3, #3
 800e3fe:	d131      	bne.n	800e464 <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 800e400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e402:	f103 0443 	add.w	r4, r3, #67	; 0x43
 800e406:	f7fb fdfd 	bl	800a004 <get_fattime>
 800e40a:	4603      	mov	r3, r0
 800e40c:	4619      	mov	r1, r3
 800e40e:	4620      	mov	r0, r4
 800e410:	f7fc fdd6 	bl	800afc0 <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 800e414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e416:	3324      	adds	r3, #36	; 0x24
 800e418:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e41a:	4618      	mov	r0, r3
 800e41c:	f7fc fdd0 	bl	800afc0 <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 800e420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e422:	332c      	adds	r3, #44	; 0x2c
 800e424:	2102      	movs	r1, #2
 800e426:	4618      	mov	r0, r3
 800e428:	f7fc fdca 	bl	800afc0 <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 800e42c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e42e:	3330      	adds	r3, #48	; 0x30
 800e430:	2101      	movs	r1, #1
 800e432:	4618      	mov	r0, r3
 800e434:	f7fc fda9 	bl	800af8a <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 800e438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e43a:	3332      	adds	r3, #50	; 0x32
 800e43c:	2106      	movs	r1, #6
 800e43e:	4618      	mov	r0, r3
 800e440:	f7fc fda3 	bl	800af8a <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 800e444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e446:	3340      	adds	r3, #64	; 0x40
 800e448:	2280      	movs	r2, #128	; 0x80
 800e44a:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 800e44c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e44e:	3342      	adds	r3, #66	; 0x42
 800e450:	2229      	movs	r2, #41	; 0x29
 800e452:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 800e454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e456:	3347      	adds	r3, #71	; 0x47
 800e458:	2213      	movs	r2, #19
 800e45a:	4970      	ldr	r1, [pc, #448]	; (800e61c <f_mkfs+0x6ec>)
 800e45c:	4618      	mov	r0, r3
 800e45e:	f7fc fddb 	bl	800b018 <mem_cpy>
 800e462:	e020      	b.n	800e4a6 <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 800e464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e466:	f103 0427 	add.w	r4, r3, #39	; 0x27
 800e46a:	f7fb fdcb 	bl	800a004 <get_fattime>
 800e46e:	4603      	mov	r3, r0
 800e470:	4619      	mov	r1, r3
 800e472:	4620      	mov	r0, r4
 800e474:	f7fc fda4 	bl	800afc0 <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 800e478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e47a:	3316      	adds	r3, #22
 800e47c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e47e:	b292      	uxth	r2, r2
 800e480:	4611      	mov	r1, r2
 800e482:	4618      	mov	r0, r3
 800e484:	f7fc fd81 	bl	800af8a <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 800e488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e48a:	3324      	adds	r3, #36	; 0x24
 800e48c:	2280      	movs	r2, #128	; 0x80
 800e48e:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 800e490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e492:	3326      	adds	r3, #38	; 0x26
 800e494:	2229      	movs	r2, #41	; 0x29
 800e496:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 800e498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e49a:	332b      	adds	r3, #43	; 0x2b
 800e49c:	2213      	movs	r2, #19
 800e49e:	4960      	ldr	r1, [pc, #384]	; (800e620 <f_mkfs+0x6f0>)
 800e4a0:	4618      	mov	r0, r3
 800e4a2:	f7fc fdb9 	bl	800b018 <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 800e4a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4a8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e4ac:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800e4b0:	4618      	mov	r0, r3
 800e4b2:	f7fc fd6a 	bl	800af8a <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 800e4b6:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800e4ba:	2301      	movs	r3, #1
 800e4bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e4be:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e4c0:	f7fc fcea 	bl	800ae98 <disk_write>
 800e4c4:	4603      	mov	r3, r0
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	d001      	beq.n	800e4ce <f_mkfs+0x59e>
 800e4ca:	2301      	movs	r3, #1
 800e4cc:	e156      	b.n	800e77c <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 800e4ce:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800e4d2:	2b03      	cmp	r3, #3
 800e4d4:	d140      	bne.n	800e558 <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 800e4d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4d8:	1d9a      	adds	r2, r3, #6
 800e4da:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800e4de:	2301      	movs	r3, #1
 800e4e0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e4e2:	f7fc fcd9 	bl	800ae98 <disk_write>
			mem_set(buf, 0, ss);
 800e4e6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e4e8:	461a      	mov	r2, r3
 800e4ea:	2100      	movs	r1, #0
 800e4ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e4ee:	f7fc fdb4 	bl	800b05a <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 800e4f2:	494c      	ldr	r1, [pc, #304]	; (800e624 <f_mkfs+0x6f4>)
 800e4f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e4f6:	f7fc fd63 	bl	800afc0 <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 800e4fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4fc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800e500:	4949      	ldr	r1, [pc, #292]	; (800e628 <f_mkfs+0x6f8>)
 800e502:	4618      	mov	r0, r3
 800e504:	f7fc fd5c 	bl	800afc0 <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 800e508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e50a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800e50e:	6a3b      	ldr	r3, [r7, #32]
 800e510:	3b01      	subs	r3, #1
 800e512:	4619      	mov	r1, r3
 800e514:	4610      	mov	r0, r2
 800e516:	f7fc fd53 	bl	800afc0 <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 800e51a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e51c:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800e520:	2102      	movs	r1, #2
 800e522:	4618      	mov	r0, r3
 800e524:	f7fc fd4c 	bl	800afc0 <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 800e528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e52a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e52e:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800e532:	4618      	mov	r0, r3
 800e534:	f7fc fd29 	bl	800af8a <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 800e538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e53a:	1dda      	adds	r2, r3, #7
 800e53c:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800e540:	2301      	movs	r3, #1
 800e542:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e544:	f7fc fca8 	bl	800ae98 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 800e548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e54a:	1c5a      	adds	r2, r3, #1
 800e54c:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800e550:	2301      	movs	r3, #1
 800e552:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e554:	f7fc fca0 	bl	800ae98 <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 800e558:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e55a:	2100      	movs	r1, #0
 800e55c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e55e:	f7fc fd7c 	bl	800b05a <mem_set>
		sect = b_fat;		/* FAT start sector */
 800e562:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e564:	667b      	str	r3, [r7, #100]	; 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800e566:	2300      	movs	r3, #0
 800e568:	64bb      	str	r3, [r7, #72]	; 0x48
 800e56a:	e04b      	b.n	800e604 <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 800e56c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800e570:	2b03      	cmp	r3, #3
 800e572:	d113      	bne.n	800e59c <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 800e574:	f06f 0107 	mvn.w	r1, #7
 800e578:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e57a:	f7fc fd21 	bl	800afc0 <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 800e57e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e580:	3304      	adds	r3, #4
 800e582:	f04f 31ff 	mov.w	r1, #4294967295
 800e586:	4618      	mov	r0, r3
 800e588:	f7fc fd1a 	bl	800afc0 <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 800e58c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e58e:	3308      	adds	r3, #8
 800e590:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800e594:	4618      	mov	r0, r3
 800e596:	f7fc fd13 	bl	800afc0 <st_dword>
 800e59a:	e00b      	b.n	800e5b4 <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 800e59c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800e5a0:	2b01      	cmp	r3, #1
 800e5a2:	d101      	bne.n	800e5a8 <f_mkfs+0x678>
 800e5a4:	4b21      	ldr	r3, [pc, #132]	; (800e62c <f_mkfs+0x6fc>)
 800e5a6:	e001      	b.n	800e5ac <f_mkfs+0x67c>
 800e5a8:	f06f 0307 	mvn.w	r3, #7
 800e5ac:	4619      	mov	r1, r3
 800e5ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e5b0:	f7fc fd06 	bl	800afc0 <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 800e5b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e5b6:	663b      	str	r3, [r7, #96]	; 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 800e5b8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e5ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5bc:	4293      	cmp	r3, r2
 800e5be:	bf28      	it	cs
 800e5c0:	4613      	movcs	r3, r2
 800e5c2:	65fb      	str	r3, [r7, #92]	; 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800e5c4:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800e5c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e5ca:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800e5cc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e5ce:	f7fc fc63 	bl	800ae98 <disk_write>
 800e5d2:	4603      	mov	r3, r0
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	d001      	beq.n	800e5dc <f_mkfs+0x6ac>
 800e5d8:	2301      	movs	r3, #1
 800e5da:	e0cf      	b.n	800e77c <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 800e5dc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e5de:	461a      	mov	r2, r3
 800e5e0:	2100      	movs	r1, #0
 800e5e2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e5e4:	f7fc fd39 	bl	800b05a <mem_set>
				sect += n; nsect -= n;
 800e5e8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800e5ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e5ec:	4413      	add	r3, r2
 800e5ee:	667b      	str	r3, [r7, #100]	; 0x64
 800e5f0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e5f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e5f4:	1ad3      	subs	r3, r2, r3
 800e5f6:	663b      	str	r3, [r7, #96]	; 0x60
			} while (nsect);
 800e5f8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d1dc      	bne.n	800e5b8 <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800e5fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e600:	3301      	adds	r3, #1
 800e602:	64bb      	str	r3, [r7, #72]	; 0x48
 800e604:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e606:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e608:	429a      	cmp	r2, r3
 800e60a:	d3af      	bcc.n	800e56c <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 800e60c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800e610:	2b03      	cmp	r3, #3
 800e612:	d10d      	bne.n	800e630 <f_mkfs+0x700>
 800e614:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e616:	e00c      	b.n	800e632 <f_mkfs+0x702>
 800e618:	08025578 	.word	0x08025578
 800e61c:	08025584 	.word	0x08025584
 800e620:	08025598 	.word	0x08025598
 800e624:	41615252 	.word	0x41615252
 800e628:	61417272 	.word	0x61417272
 800e62c:	00fffff8 	.word	0x00fffff8
 800e630:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e632:	663b      	str	r3, [r7, #96]	; 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 800e634:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e638:	4293      	cmp	r3, r2
 800e63a:	bf28      	it	cs
 800e63c:	4613      	movcs	r3, r2
 800e63e:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800e640:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800e644:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e646:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800e648:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e64a:	f7fc fc25 	bl	800ae98 <disk_write>
 800e64e:	4603      	mov	r3, r0
 800e650:	2b00      	cmp	r3, #0
 800e652:	d001      	beq.n	800e658 <f_mkfs+0x728>
 800e654:	2301      	movs	r3, #1
 800e656:	e091      	b.n	800e77c <f_mkfs+0x84c>
			sect += n; nsect -= n;
 800e658:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800e65a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e65c:	4413      	add	r3, r2
 800e65e:	667b      	str	r3, [r7, #100]	; 0x64
 800e660:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e662:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e664:	1ad3      	subs	r3, r2, r3
 800e666:	663b      	str	r3, [r7, #96]	; 0x60
		} while (nsect);
 800e668:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d1e2      	bne.n	800e634 <f_mkfs+0x704>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 800e66e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800e672:	2b03      	cmp	r3, #3
 800e674:	d103      	bne.n	800e67e <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 800e676:	230c      	movs	r3, #12
 800e678:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800e67c:	e010      	b.n	800e6a0 <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 800e67e:	693b      	ldr	r3, [r7, #16]
 800e680:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e684:	d303      	bcc.n	800e68e <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 800e686:	2306      	movs	r3, #6
 800e688:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800e68c:	e008      	b.n	800e6a0 <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 800e68e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800e692:	2b02      	cmp	r3, #2
 800e694:	d101      	bne.n	800e69a <f_mkfs+0x76a>
 800e696:	2304      	movs	r3, #4
 800e698:	e000      	b.n	800e69c <f_mkfs+0x76c>
 800e69a:	2301      	movs	r3, #1
 800e69c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 800e6a0:	7afb      	ldrb	r3, [r7, #11]
 800e6a2:	f003 0308 	and.w	r3, r3, #8
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d15b      	bne.n	800e762 <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 800e6aa:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e6ac:	461a      	mov	r2, r3
 800e6ae:	2100      	movs	r1, #0
 800e6b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e6b2:	f7fc fcd2 	bl	800b05a <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 800e6b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6b8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e6bc:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800e6c0:	4618      	mov	r0, r3
 800e6c2:	f7fc fc62 	bl	800af8a <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 800e6c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6c8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800e6cc:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 800e6ce:	69bb      	ldr	r3, [r7, #24]
 800e6d0:	2200      	movs	r2, #0
 800e6d2:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 800e6d4:	69bb      	ldr	r3, [r7, #24]
 800e6d6:	3301      	adds	r3, #1
 800e6d8:	2201      	movs	r2, #1
 800e6da:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 800e6dc:	69bb      	ldr	r3, [r7, #24]
 800e6de:	3302      	adds	r3, #2
 800e6e0:	2201      	movs	r2, #1
 800e6e2:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 800e6e4:	69bb      	ldr	r3, [r7, #24]
 800e6e6:	3303      	adds	r3, #3
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 800e6ec:	69bb      	ldr	r3, [r7, #24]
 800e6ee:	3304      	adds	r3, #4
 800e6f0:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 800e6f4:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 800e6f6:	693a      	ldr	r2, [r7, #16]
 800e6f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6fa:	441a      	add	r2, r3
 800e6fc:	4b21      	ldr	r3, [pc, #132]	; (800e784 <f_mkfs+0x854>)
 800e6fe:	fba3 1302 	umull	r1, r3, r3, r2
 800e702:	1ad2      	subs	r2, r2, r3
 800e704:	0852      	lsrs	r2, r2, #1
 800e706:	4413      	add	r3, r2
 800e708:	0b5b      	lsrs	r3, r3, #13
 800e70a:	65fb      	str	r3, [r7, #92]	; 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 800e70c:	69bb      	ldr	r3, [r7, #24]
 800e70e:	3305      	adds	r3, #5
 800e710:	22fe      	movs	r2, #254	; 0xfe
 800e712:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 800e714:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e716:	089b      	lsrs	r3, r3, #2
 800e718:	b2da      	uxtb	r2, r3
 800e71a:	69bb      	ldr	r3, [r7, #24]
 800e71c:	3306      	adds	r3, #6
 800e71e:	f042 023f 	orr.w	r2, r2, #63	; 0x3f
 800e722:	b2d2      	uxtb	r2, r2
 800e724:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 800e726:	69bb      	ldr	r3, [r7, #24]
 800e728:	3307      	adds	r3, #7
 800e72a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e72c:	b2d2      	uxtb	r2, r2
 800e72e:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 800e730:	69bb      	ldr	r3, [r7, #24]
 800e732:	3308      	adds	r3, #8
 800e734:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e736:	4618      	mov	r0, r3
 800e738:	f7fc fc42 	bl	800afc0 <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 800e73c:	69bb      	ldr	r3, [r7, #24]
 800e73e:	330c      	adds	r3, #12
 800e740:	693a      	ldr	r2, [r7, #16]
 800e742:	4611      	mov	r1, r2
 800e744:	4618      	mov	r0, r3
 800e746:	f7fc fc3b 	bl	800afc0 <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 800e74a:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800e74e:	2301      	movs	r3, #1
 800e750:	2200      	movs	r2, #0
 800e752:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e754:	f7fc fba0 	bl	800ae98 <disk_write>
 800e758:	4603      	mov	r3, r0
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	d001      	beq.n	800e762 <f_mkfs+0x832>
 800e75e:	2301      	movs	r3, #1
 800e760:	e00c      	b.n	800e77c <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 800e762:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800e766:	2200      	movs	r2, #0
 800e768:	2100      	movs	r1, #0
 800e76a:	4618      	mov	r0, r3
 800e76c:	f7fc fbb4 	bl	800aed8 <disk_ioctl>
 800e770:	4603      	mov	r3, r0
 800e772:	2b00      	cmp	r3, #0
 800e774:	d001      	beq.n	800e77a <f_mkfs+0x84a>
 800e776:	2301      	movs	r3, #1
 800e778:	e000      	b.n	800e77c <f_mkfs+0x84c>

	return FR_OK;
 800e77a:	2300      	movs	r3, #0
}
 800e77c:	4618      	mov	r0, r3
 800e77e:	3774      	adds	r7, #116	; 0x74
 800e780:	46bd      	mov	sp, r7
 800e782:	bd90      	pop	{r4, r7, pc}
 800e784:	0515565b 	.word	0x0515565b

0800e788 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e788:	b480      	push	{r7}
 800e78a:	b087      	sub	sp, #28
 800e78c:	af00      	add	r7, sp, #0
 800e78e:	60f8      	str	r0, [r7, #12]
 800e790:	60b9      	str	r1, [r7, #8]
 800e792:	4613      	mov	r3, r2
 800e794:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e796:	2301      	movs	r3, #1
 800e798:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e79a:	2300      	movs	r3, #0
 800e79c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e79e:	4b1f      	ldr	r3, [pc, #124]	; (800e81c <FATFS_LinkDriverEx+0x94>)
 800e7a0:	7a5b      	ldrb	r3, [r3, #9]
 800e7a2:	b2db      	uxtb	r3, r3
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d131      	bne.n	800e80c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e7a8:	4b1c      	ldr	r3, [pc, #112]	; (800e81c <FATFS_LinkDriverEx+0x94>)
 800e7aa:	7a5b      	ldrb	r3, [r3, #9]
 800e7ac:	b2db      	uxtb	r3, r3
 800e7ae:	461a      	mov	r2, r3
 800e7b0:	4b1a      	ldr	r3, [pc, #104]	; (800e81c <FATFS_LinkDriverEx+0x94>)
 800e7b2:	2100      	movs	r1, #0
 800e7b4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e7b6:	4b19      	ldr	r3, [pc, #100]	; (800e81c <FATFS_LinkDriverEx+0x94>)
 800e7b8:	7a5b      	ldrb	r3, [r3, #9]
 800e7ba:	b2db      	uxtb	r3, r3
 800e7bc:	4a17      	ldr	r2, [pc, #92]	; (800e81c <FATFS_LinkDriverEx+0x94>)
 800e7be:	009b      	lsls	r3, r3, #2
 800e7c0:	4413      	add	r3, r2
 800e7c2:	68fa      	ldr	r2, [r7, #12]
 800e7c4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e7c6:	4b15      	ldr	r3, [pc, #84]	; (800e81c <FATFS_LinkDriverEx+0x94>)
 800e7c8:	7a5b      	ldrb	r3, [r3, #9]
 800e7ca:	b2db      	uxtb	r3, r3
 800e7cc:	461a      	mov	r2, r3
 800e7ce:	4b13      	ldr	r3, [pc, #76]	; (800e81c <FATFS_LinkDriverEx+0x94>)
 800e7d0:	4413      	add	r3, r2
 800e7d2:	79fa      	ldrb	r2, [r7, #7]
 800e7d4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e7d6:	4b11      	ldr	r3, [pc, #68]	; (800e81c <FATFS_LinkDriverEx+0x94>)
 800e7d8:	7a5b      	ldrb	r3, [r3, #9]
 800e7da:	b2db      	uxtb	r3, r3
 800e7dc:	1c5a      	adds	r2, r3, #1
 800e7de:	b2d1      	uxtb	r1, r2
 800e7e0:	4a0e      	ldr	r2, [pc, #56]	; (800e81c <FATFS_LinkDriverEx+0x94>)
 800e7e2:	7251      	strb	r1, [r2, #9]
 800e7e4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e7e6:	7dbb      	ldrb	r3, [r7, #22]
 800e7e8:	3330      	adds	r3, #48	; 0x30
 800e7ea:	b2da      	uxtb	r2, r3
 800e7ec:	68bb      	ldr	r3, [r7, #8]
 800e7ee:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e7f0:	68bb      	ldr	r3, [r7, #8]
 800e7f2:	3301      	adds	r3, #1
 800e7f4:	223a      	movs	r2, #58	; 0x3a
 800e7f6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e7f8:	68bb      	ldr	r3, [r7, #8]
 800e7fa:	3302      	adds	r3, #2
 800e7fc:	222f      	movs	r2, #47	; 0x2f
 800e7fe:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e800:	68bb      	ldr	r3, [r7, #8]
 800e802:	3303      	adds	r3, #3
 800e804:	2200      	movs	r2, #0
 800e806:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e808:	2300      	movs	r3, #0
 800e80a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e80c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e80e:	4618      	mov	r0, r3
 800e810:	371c      	adds	r7, #28
 800e812:	46bd      	mov	sp, r7
 800e814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e818:	4770      	bx	lr
 800e81a:	bf00      	nop
 800e81c:	20004124 	.word	0x20004124

0800e820 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e820:	b580      	push	{r7, lr}
 800e822:	b082      	sub	sp, #8
 800e824:	af00      	add	r7, sp, #0
 800e826:	6078      	str	r0, [r7, #4]
 800e828:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e82a:	2200      	movs	r2, #0
 800e82c:	6839      	ldr	r1, [r7, #0]
 800e82e:	6878      	ldr	r0, [r7, #4]
 800e830:	f7ff ffaa 	bl	800e788 <FATFS_LinkDriverEx>
 800e834:	4603      	mov	r3, r0
}
 800e836:	4618      	mov	r0, r3
 800e838:	3708      	adds	r7, #8
 800e83a:	46bd      	mov	sp, r7
 800e83c:	bd80      	pop	{r7, pc}
	...

0800e840 <ff_convert>:

WCHAR ff_convert (	/* Converted code, 0 means conversion error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800e840:	b480      	push	{r7}
 800e842:	b089      	sub	sp, #36	; 0x24
 800e844:	af00      	add	r7, sp, #0
 800e846:	4603      	mov	r3, r0
 800e848:	6039      	str	r1, [r7, #0]
 800e84a:	80fb      	strh	r3, [r7, #6]
	const WCHAR *p;
	WCHAR c;
	int i, n, li, hi;


	if (chr < 0x80) {	/* ASCII */
 800e84c:	88fb      	ldrh	r3, [r7, #6]
 800e84e:	2b7f      	cmp	r3, #127	; 0x7f
 800e850:	d802      	bhi.n	800e858 <ff_convert+0x18>
		c = chr;
 800e852:	88fb      	ldrh	r3, [r7, #6]
 800e854:	837b      	strh	r3, [r7, #26]
 800e856:	e045      	b.n	800e8e4 <ff_convert+0xa4>
	} else {
		if (dir) {		/* OEM code to unicode */
 800e858:	683b      	ldr	r3, [r7, #0]
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d005      	beq.n	800e86a <ff_convert+0x2a>
			p = oem2uni;
 800e85e:	4b25      	ldr	r3, [pc, #148]	; (800e8f4 <ff_convert+0xb4>)
 800e860:	61fb      	str	r3, [r7, #28]
			hi = sizeof oem2uni / 4 - 1;
 800e862:	f245 5320 	movw	r3, #21792	; 0x5520
 800e866:	60bb      	str	r3, [r7, #8]
 800e868:	e004      	b.n	800e874 <ff_convert+0x34>
		} else {		/* Unicode to OEM code */
			p = uni2oem;
 800e86a:	4b23      	ldr	r3, [pc, #140]	; (800e8f8 <ff_convert+0xb8>)
 800e86c:	61fb      	str	r3, [r7, #28]
			hi = sizeof uni2oem / 4 - 1;
 800e86e:	f245 5320 	movw	r3, #21792	; 0x5520
 800e872:	60bb      	str	r3, [r7, #8]
		}
		li = 0;
 800e874:	2300      	movs	r3, #0
 800e876:	60fb      	str	r3, [r7, #12]
		for (n = 16; n; n--) {
 800e878:	2310      	movs	r3, #16
 800e87a:	613b      	str	r3, [r7, #16]
 800e87c:	e021      	b.n	800e8c2 <ff_convert+0x82>
			i = li + (hi - li) / 2;
 800e87e:	68ba      	ldr	r2, [r7, #8]
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	1ad3      	subs	r3, r2, r3
 800e884:	0fda      	lsrs	r2, r3, #31
 800e886:	4413      	add	r3, r2
 800e888:	105b      	asrs	r3, r3, #1
 800e88a:	461a      	mov	r2, r3
 800e88c:	68fb      	ldr	r3, [r7, #12]
 800e88e:	4413      	add	r3, r2
 800e890:	617b      	str	r3, [r7, #20]
			if (chr == p[i * 2]) break;
 800e892:	697b      	ldr	r3, [r7, #20]
 800e894:	009b      	lsls	r3, r3, #2
 800e896:	69fa      	ldr	r2, [r7, #28]
 800e898:	4413      	add	r3, r2
 800e89a:	881b      	ldrh	r3, [r3, #0]
 800e89c:	88fa      	ldrh	r2, [r7, #6]
 800e89e:	429a      	cmp	r2, r3
 800e8a0:	d013      	beq.n	800e8ca <ff_convert+0x8a>
			if (chr > p[i * 2])
 800e8a2:	697b      	ldr	r3, [r7, #20]
 800e8a4:	009b      	lsls	r3, r3, #2
 800e8a6:	69fa      	ldr	r2, [r7, #28]
 800e8a8:	4413      	add	r3, r2
 800e8aa:	881b      	ldrh	r3, [r3, #0]
 800e8ac:	88fa      	ldrh	r2, [r7, #6]
 800e8ae:	429a      	cmp	r2, r3
 800e8b0:	d902      	bls.n	800e8b8 <ff_convert+0x78>
				li = i;
 800e8b2:	697b      	ldr	r3, [r7, #20]
 800e8b4:	60fb      	str	r3, [r7, #12]
 800e8b6:	e001      	b.n	800e8bc <ff_convert+0x7c>
			else
				hi = i;
 800e8b8:	697b      	ldr	r3, [r7, #20]
 800e8ba:	60bb      	str	r3, [r7, #8]
		for (n = 16; n; n--) {
 800e8bc:	693b      	ldr	r3, [r7, #16]
 800e8be:	3b01      	subs	r3, #1
 800e8c0:	613b      	str	r3, [r7, #16]
 800e8c2:	693b      	ldr	r3, [r7, #16]
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d1da      	bne.n	800e87e <ff_convert+0x3e>
 800e8c8:	e000      	b.n	800e8cc <ff_convert+0x8c>
			if (chr == p[i * 2]) break;
 800e8ca:	bf00      	nop
		}
		c = n ? p[i * 2 + 1] : 0;
 800e8cc:	693b      	ldr	r3, [r7, #16]
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d006      	beq.n	800e8e0 <ff_convert+0xa0>
 800e8d2:	697b      	ldr	r3, [r7, #20]
 800e8d4:	009b      	lsls	r3, r3, #2
 800e8d6:	3302      	adds	r3, #2
 800e8d8:	69fa      	ldr	r2, [r7, #28]
 800e8da:	4413      	add	r3, r2
 800e8dc:	881b      	ldrh	r3, [r3, #0]
 800e8de:	e000      	b.n	800e8e2 <ff_convert+0xa2>
 800e8e0:	2300      	movs	r3, #0
 800e8e2:	837b      	strh	r3, [r7, #26]
	}

	return c;
 800e8e4:	8b7b      	ldrh	r3, [r7, #26]
}
 800e8e6:	4618      	mov	r0, r3
 800e8e8:	3724      	adds	r7, #36	; 0x24
 800e8ea:	46bd      	mov	sp, r7
 800e8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8f0:	4770      	bx	lr
 800e8f2:	bf00      	nop
 800e8f4:	0805ae4c 	.word	0x0805ae4c
 800e8f8:	080459c8 	.word	0x080459c8

0800e8fc <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800e8fc:	b480      	push	{r7}
 800e8fe:	b087      	sub	sp, #28
 800e900:	af00      	add	r7, sp, #0
 800e902:	4603      	mov	r3, r0
 800e904:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800e906:	88fb      	ldrh	r3, [r7, #6]
 800e908:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e90c:	d201      	bcs.n	800e912 <ff_wtoupper+0x16>
 800e90e:	4b3e      	ldr	r3, [pc, #248]	; (800ea08 <ff_wtoupper+0x10c>)
 800e910:	e000      	b.n	800e914 <ff_wtoupper+0x18>
 800e912:	4b3e      	ldr	r3, [pc, #248]	; (800ea0c <ff_wtoupper+0x110>)
 800e914:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800e916:	697b      	ldr	r3, [r7, #20]
 800e918:	1c9a      	adds	r2, r3, #2
 800e91a:	617a      	str	r2, [r7, #20]
 800e91c:	881b      	ldrh	r3, [r3, #0]
 800e91e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800e920:	8a7b      	ldrh	r3, [r7, #18]
 800e922:	2b00      	cmp	r3, #0
 800e924:	d068      	beq.n	800e9f8 <ff_wtoupper+0xfc>
 800e926:	88fa      	ldrh	r2, [r7, #6]
 800e928:	8a7b      	ldrh	r3, [r7, #18]
 800e92a:	429a      	cmp	r2, r3
 800e92c:	d364      	bcc.n	800e9f8 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800e92e:	697b      	ldr	r3, [r7, #20]
 800e930:	1c9a      	adds	r2, r3, #2
 800e932:	617a      	str	r2, [r7, #20]
 800e934:	881b      	ldrh	r3, [r3, #0]
 800e936:	823b      	strh	r3, [r7, #16]
 800e938:	8a3b      	ldrh	r3, [r7, #16]
 800e93a:	0a1b      	lsrs	r3, r3, #8
 800e93c:	81fb      	strh	r3, [r7, #14]
 800e93e:	8a3b      	ldrh	r3, [r7, #16]
 800e940:	b2db      	uxtb	r3, r3
 800e942:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800e944:	88fa      	ldrh	r2, [r7, #6]
 800e946:	8a79      	ldrh	r1, [r7, #18]
 800e948:	8a3b      	ldrh	r3, [r7, #16]
 800e94a:	440b      	add	r3, r1
 800e94c:	429a      	cmp	r2, r3
 800e94e:	da49      	bge.n	800e9e4 <ff_wtoupper+0xe8>
			switch (cmd) {
 800e950:	89fb      	ldrh	r3, [r7, #14]
 800e952:	2b08      	cmp	r3, #8
 800e954:	d84f      	bhi.n	800e9f6 <ff_wtoupper+0xfa>
 800e956:	a201      	add	r2, pc, #4	; (adr r2, 800e95c <ff_wtoupper+0x60>)
 800e958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e95c:	0800e981 	.word	0x0800e981
 800e960:	0800e993 	.word	0x0800e993
 800e964:	0800e9a9 	.word	0x0800e9a9
 800e968:	0800e9b1 	.word	0x0800e9b1
 800e96c:	0800e9b9 	.word	0x0800e9b9
 800e970:	0800e9c1 	.word	0x0800e9c1
 800e974:	0800e9c9 	.word	0x0800e9c9
 800e978:	0800e9d1 	.word	0x0800e9d1
 800e97c:	0800e9d9 	.word	0x0800e9d9
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800e980:	88fa      	ldrh	r2, [r7, #6]
 800e982:	8a7b      	ldrh	r3, [r7, #18]
 800e984:	1ad3      	subs	r3, r2, r3
 800e986:	005b      	lsls	r3, r3, #1
 800e988:	697a      	ldr	r2, [r7, #20]
 800e98a:	4413      	add	r3, r2
 800e98c:	881b      	ldrh	r3, [r3, #0]
 800e98e:	80fb      	strh	r3, [r7, #6]
 800e990:	e027      	b.n	800e9e2 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800e992:	88fa      	ldrh	r2, [r7, #6]
 800e994:	8a7b      	ldrh	r3, [r7, #18]
 800e996:	1ad3      	subs	r3, r2, r3
 800e998:	b29b      	uxth	r3, r3
 800e99a:	f003 0301 	and.w	r3, r3, #1
 800e99e:	b29b      	uxth	r3, r3
 800e9a0:	88fa      	ldrh	r2, [r7, #6]
 800e9a2:	1ad3      	subs	r3, r2, r3
 800e9a4:	80fb      	strh	r3, [r7, #6]
 800e9a6:	e01c      	b.n	800e9e2 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800e9a8:	88fb      	ldrh	r3, [r7, #6]
 800e9aa:	3b10      	subs	r3, #16
 800e9ac:	80fb      	strh	r3, [r7, #6]
 800e9ae:	e018      	b.n	800e9e2 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800e9b0:	88fb      	ldrh	r3, [r7, #6]
 800e9b2:	3b20      	subs	r3, #32
 800e9b4:	80fb      	strh	r3, [r7, #6]
 800e9b6:	e014      	b.n	800e9e2 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800e9b8:	88fb      	ldrh	r3, [r7, #6]
 800e9ba:	3b30      	subs	r3, #48	; 0x30
 800e9bc:	80fb      	strh	r3, [r7, #6]
 800e9be:	e010      	b.n	800e9e2 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800e9c0:	88fb      	ldrh	r3, [r7, #6]
 800e9c2:	3b1a      	subs	r3, #26
 800e9c4:	80fb      	strh	r3, [r7, #6]
 800e9c6:	e00c      	b.n	800e9e2 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800e9c8:	88fb      	ldrh	r3, [r7, #6]
 800e9ca:	3308      	adds	r3, #8
 800e9cc:	80fb      	strh	r3, [r7, #6]
 800e9ce:	e008      	b.n	800e9e2 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800e9d0:	88fb      	ldrh	r3, [r7, #6]
 800e9d2:	3b50      	subs	r3, #80	; 0x50
 800e9d4:	80fb      	strh	r3, [r7, #6]
 800e9d6:	e004      	b.n	800e9e2 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800e9d8:	88fb      	ldrh	r3, [r7, #6]
 800e9da:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800e9de:	80fb      	strh	r3, [r7, #6]
 800e9e0:	bf00      	nop
			}
			break;
 800e9e2:	e008      	b.n	800e9f6 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800e9e4:	89fb      	ldrh	r3, [r7, #14]
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	d195      	bne.n	800e916 <ff_wtoupper+0x1a>
 800e9ea:	8a3b      	ldrh	r3, [r7, #16]
 800e9ec:	005b      	lsls	r3, r3, #1
 800e9ee:	697a      	ldr	r2, [r7, #20]
 800e9f0:	4413      	add	r3, r2
 800e9f2:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800e9f4:	e78f      	b.n	800e916 <ff_wtoupper+0x1a>
			break;
 800e9f6:	bf00      	nop
	}

	return chr;
 800e9f8:	88fb      	ldrh	r3, [r7, #6]
}
 800e9fa:	4618      	mov	r0, r3
 800e9fc:	371c      	adds	r7, #28
 800e9fe:	46bd      	mov	sp, r7
 800ea00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea04:	4770      	bx	lr
 800ea06:	bf00      	nop
 800ea08:	080702d0 	.word	0x080702d0
 800ea0c:	080704c4 	.word	0x080704c4

0800ea10 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800ea10:	b580      	push	{r7, lr}
 800ea12:	b084      	sub	sp, #16
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	4603      	mov	r3, r0
 800ea18:	6039      	str	r1, [r7, #0]
 800ea1a:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 800ea1c:	2200      	movs	r2, #0
 800ea1e:	2101      	movs	r1, #1
 800ea20:	2001      	movs	r0, #1
 800ea22:	f000 faad 	bl	800ef80 <osSemaphoreNew>
 800ea26:	4602      	mov	r2, r0
 800ea28:	683b      	ldr	r3, [r7, #0]
 800ea2a:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 800ea2c:	683b      	ldr	r3, [r7, #0]
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	bf14      	ite	ne
 800ea34:	2301      	movne	r3, #1
 800ea36:	2300      	moveq	r3, #0
 800ea38:	b2db      	uxtb	r3, r3
 800ea3a:	60fb      	str	r3, [r7, #12]

    return ret;
 800ea3c:	68fb      	ldr	r3, [r7, #12]
}
 800ea3e:	4618      	mov	r0, r3
 800ea40:	3710      	adds	r7, #16
 800ea42:	46bd      	mov	sp, r7
 800ea44:	bd80      	pop	{r7, pc}

0800ea46 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800ea46:	b580      	push	{r7, lr}
 800ea48:	b082      	sub	sp, #8
 800ea4a:	af00      	add	r7, sp, #0
 800ea4c:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800ea4e:	6878      	ldr	r0, [r7, #4]
 800ea50:	f000 fbb6 	bl	800f1c0 <osSemaphoreDelete>
#endif
    return 1;
 800ea54:	2301      	movs	r3, #1
}
 800ea56:	4618      	mov	r0, r3
 800ea58:	3708      	adds	r7, #8
 800ea5a:	46bd      	mov	sp, r7
 800ea5c:	bd80      	pop	{r7, pc}

0800ea5e <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800ea5e:	b580      	push	{r7, lr}
 800ea60:	b084      	sub	sp, #16
 800ea62:	af00      	add	r7, sp, #0
 800ea64:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800ea66:	2300      	movs	r3, #0
 800ea68:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 800ea6a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800ea6e:	6878      	ldr	r0, [r7, #4]
 800ea70:	f000 fb10 	bl	800f094 <osSemaphoreAcquire>
 800ea74:	4603      	mov	r3, r0
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d101      	bne.n	800ea7e <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 800ea7a:	2301      	movs	r3, #1
 800ea7c:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800ea7e:	68fb      	ldr	r3, [r7, #12]
}
 800ea80:	4618      	mov	r0, r3
 800ea82:	3710      	adds	r7, #16
 800ea84:	46bd      	mov	sp, r7
 800ea86:	bd80      	pop	{r7, pc}

0800ea88 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800ea88:	b580      	push	{r7, lr}
 800ea8a:	b082      	sub	sp, #8
 800ea8c:	af00      	add	r7, sp, #0
 800ea8e:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800ea90:	6878      	ldr	r0, [r7, #4]
 800ea92:	f000 fb51 	bl	800f138 <osSemaphoreRelease>
#endif
}
 800ea96:	bf00      	nop
 800ea98:	3708      	adds	r7, #8
 800ea9a:	46bd      	mov	sp, r7
 800ea9c:	bd80      	pop	{r7, pc}
	...

0800eaa0 <__NVIC_SetPriority>:
{
 800eaa0:	b480      	push	{r7}
 800eaa2:	b083      	sub	sp, #12
 800eaa4:	af00      	add	r7, sp, #0
 800eaa6:	4603      	mov	r3, r0
 800eaa8:	6039      	str	r1, [r7, #0]
 800eaaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800eaac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	db0a      	blt.n	800eaca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800eab4:	683b      	ldr	r3, [r7, #0]
 800eab6:	b2da      	uxtb	r2, r3
 800eab8:	490c      	ldr	r1, [pc, #48]	; (800eaec <__NVIC_SetPriority+0x4c>)
 800eaba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eabe:	0112      	lsls	r2, r2, #4
 800eac0:	b2d2      	uxtb	r2, r2
 800eac2:	440b      	add	r3, r1
 800eac4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800eac8:	e00a      	b.n	800eae0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800eaca:	683b      	ldr	r3, [r7, #0]
 800eacc:	b2da      	uxtb	r2, r3
 800eace:	4908      	ldr	r1, [pc, #32]	; (800eaf0 <__NVIC_SetPriority+0x50>)
 800ead0:	79fb      	ldrb	r3, [r7, #7]
 800ead2:	f003 030f 	and.w	r3, r3, #15
 800ead6:	3b04      	subs	r3, #4
 800ead8:	0112      	lsls	r2, r2, #4
 800eada:	b2d2      	uxtb	r2, r2
 800eadc:	440b      	add	r3, r1
 800eade:	761a      	strb	r2, [r3, #24]
}
 800eae0:	bf00      	nop
 800eae2:	370c      	adds	r7, #12
 800eae4:	46bd      	mov	sp, r7
 800eae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaea:	4770      	bx	lr
 800eaec:	e000e100 	.word	0xe000e100
 800eaf0:	e000ed00 	.word	0xe000ed00

0800eaf4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800eaf4:	b580      	push	{r7, lr}
 800eaf6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800eaf8:	2100      	movs	r1, #0
 800eafa:	f06f 0004 	mvn.w	r0, #4
 800eafe:	f7ff ffcf 	bl	800eaa0 <__NVIC_SetPriority>
#endif
}
 800eb02:	bf00      	nop
 800eb04:	bd80      	pop	{r7, pc}
	...

0800eb08 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800eb08:	b480      	push	{r7}
 800eb0a:	b083      	sub	sp, #12
 800eb0c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eb0e:	f3ef 8305 	mrs	r3, IPSR
 800eb12:	603b      	str	r3, [r7, #0]
  return(result);
 800eb14:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d003      	beq.n	800eb22 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800eb1a:	f06f 0305 	mvn.w	r3, #5
 800eb1e:	607b      	str	r3, [r7, #4]
 800eb20:	e00c      	b.n	800eb3c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800eb22:	4b0a      	ldr	r3, [pc, #40]	; (800eb4c <osKernelInitialize+0x44>)
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d105      	bne.n	800eb36 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800eb2a:	4b08      	ldr	r3, [pc, #32]	; (800eb4c <osKernelInitialize+0x44>)
 800eb2c:	2201      	movs	r2, #1
 800eb2e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800eb30:	2300      	movs	r3, #0
 800eb32:	607b      	str	r3, [r7, #4]
 800eb34:	e002      	b.n	800eb3c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800eb36:	f04f 33ff 	mov.w	r3, #4294967295
 800eb3a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800eb3c:	687b      	ldr	r3, [r7, #4]
}
 800eb3e:	4618      	mov	r0, r3
 800eb40:	370c      	adds	r7, #12
 800eb42:	46bd      	mov	sp, r7
 800eb44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb48:	4770      	bx	lr
 800eb4a:	bf00      	nop
 800eb4c:	20004130 	.word	0x20004130

0800eb50 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 800eb50:	b580      	push	{r7, lr}
 800eb52:	b082      	sub	sp, #8
 800eb54:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 800eb56:	f002 fe5d 	bl	8011814 <xTaskGetSchedulerState>
 800eb5a:	4603      	mov	r3, r0
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d004      	beq.n	800eb6a <osKernelGetState+0x1a>
 800eb60:	2b02      	cmp	r3, #2
 800eb62:	d105      	bne.n	800eb70 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 800eb64:	2302      	movs	r3, #2
 800eb66:	607b      	str	r3, [r7, #4]
      break;
 800eb68:	e00c      	b.n	800eb84 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 800eb6a:	2303      	movs	r3, #3
 800eb6c:	607b      	str	r3, [r7, #4]
      break;
 800eb6e:	e009      	b.n	800eb84 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 800eb70:	4b07      	ldr	r3, [pc, #28]	; (800eb90 <osKernelGetState+0x40>)
 800eb72:	681b      	ldr	r3, [r3, #0]
 800eb74:	2b01      	cmp	r3, #1
 800eb76:	d102      	bne.n	800eb7e <osKernelGetState+0x2e>
        state = osKernelReady;
 800eb78:	2301      	movs	r3, #1
 800eb7a:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 800eb7c:	e001      	b.n	800eb82 <osKernelGetState+0x32>
        state = osKernelInactive;
 800eb7e:	2300      	movs	r3, #0
 800eb80:	607b      	str	r3, [r7, #4]
      break;
 800eb82:	bf00      	nop
  }

  return (state);
 800eb84:	687b      	ldr	r3, [r7, #4]
}
 800eb86:	4618      	mov	r0, r3
 800eb88:	3708      	adds	r7, #8
 800eb8a:	46bd      	mov	sp, r7
 800eb8c:	bd80      	pop	{r7, pc}
 800eb8e:	bf00      	nop
 800eb90:	20004130 	.word	0x20004130

0800eb94 <osKernelStart>:

osStatus_t osKernelStart (void) {
 800eb94:	b580      	push	{r7, lr}
 800eb96:	b082      	sub	sp, #8
 800eb98:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eb9a:	f3ef 8305 	mrs	r3, IPSR
 800eb9e:	603b      	str	r3, [r7, #0]
  return(result);
 800eba0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d003      	beq.n	800ebae <osKernelStart+0x1a>
    stat = osErrorISR;
 800eba6:	f06f 0305 	mvn.w	r3, #5
 800ebaa:	607b      	str	r3, [r7, #4]
 800ebac:	e010      	b.n	800ebd0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ebae:	4b0b      	ldr	r3, [pc, #44]	; (800ebdc <osKernelStart+0x48>)
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	2b01      	cmp	r3, #1
 800ebb4:	d109      	bne.n	800ebca <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ebb6:	f7ff ff9d 	bl	800eaf4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ebba:	4b08      	ldr	r3, [pc, #32]	; (800ebdc <osKernelStart+0x48>)
 800ebbc:	2202      	movs	r2, #2
 800ebbe:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ebc0:	f002 f83e 	bl	8010c40 <vTaskStartScheduler>
      stat = osOK;
 800ebc4:	2300      	movs	r3, #0
 800ebc6:	607b      	str	r3, [r7, #4]
 800ebc8:	e002      	b.n	800ebd0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ebca:	f04f 33ff 	mov.w	r3, #4294967295
 800ebce:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ebd0:	687b      	ldr	r3, [r7, #4]
}
 800ebd2:	4618      	mov	r0, r3
 800ebd4:	3708      	adds	r7, #8
 800ebd6:	46bd      	mov	sp, r7
 800ebd8:	bd80      	pop	{r7, pc}
 800ebda:	bf00      	nop
 800ebdc:	20004130 	.word	0x20004130

0800ebe0 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800ebe0:	b580      	push	{r7, lr}
 800ebe2:	b082      	sub	sp, #8
 800ebe4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ebe6:	f3ef 8305 	mrs	r3, IPSR
 800ebea:	603b      	str	r3, [r7, #0]
  return(result);
 800ebec:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d003      	beq.n	800ebfa <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800ebf2:	f002 f949 	bl	8010e88 <xTaskGetTickCountFromISR>
 800ebf6:	6078      	str	r0, [r7, #4]
 800ebf8:	e002      	b.n	800ec00 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800ebfa:	f002 f935 	bl	8010e68 <xTaskGetTickCount>
 800ebfe:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800ec00:	687b      	ldr	r3, [r7, #4]
}
 800ec02:	4618      	mov	r0, r3
 800ec04:	3708      	adds	r7, #8
 800ec06:	46bd      	mov	sp, r7
 800ec08:	bd80      	pop	{r7, pc}

0800ec0a <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ec0a:	b580      	push	{r7, lr}
 800ec0c:	b08e      	sub	sp, #56	; 0x38
 800ec0e:	af04      	add	r7, sp, #16
 800ec10:	60f8      	str	r0, [r7, #12]
 800ec12:	60b9      	str	r1, [r7, #8]
 800ec14:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ec16:	2300      	movs	r3, #0
 800ec18:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ec1a:	f3ef 8305 	mrs	r3, IPSR
 800ec1e:	617b      	str	r3, [r7, #20]
  return(result);
 800ec20:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d17e      	bne.n	800ed24 <osThreadNew+0x11a>
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d07b      	beq.n	800ed24 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800ec2c:	2380      	movs	r3, #128	; 0x80
 800ec2e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ec30:	2318      	movs	r3, #24
 800ec32:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ec34:	2300      	movs	r3, #0
 800ec36:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800ec38:	f04f 33ff 	mov.w	r3, #4294967295
 800ec3c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d045      	beq.n	800ecd0 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	681b      	ldr	r3, [r3, #0]
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d002      	beq.n	800ec52 <osThreadNew+0x48>
        name = attr->name;
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	699b      	ldr	r3, [r3, #24]
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d002      	beq.n	800ec60 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	699b      	ldr	r3, [r3, #24]
 800ec5e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800ec60:	69fb      	ldr	r3, [r7, #28]
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d008      	beq.n	800ec78 <osThreadNew+0x6e>
 800ec66:	69fb      	ldr	r3, [r7, #28]
 800ec68:	2b38      	cmp	r3, #56	; 0x38
 800ec6a:	d805      	bhi.n	800ec78 <osThreadNew+0x6e>
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	685b      	ldr	r3, [r3, #4]
 800ec70:	f003 0301 	and.w	r3, r3, #1
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d001      	beq.n	800ec7c <osThreadNew+0x72>
        return (NULL);
 800ec78:	2300      	movs	r3, #0
 800ec7a:	e054      	b.n	800ed26 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	695b      	ldr	r3, [r3, #20]
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d003      	beq.n	800ec8c <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	695b      	ldr	r3, [r3, #20]
 800ec88:	089b      	lsrs	r3, r3, #2
 800ec8a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	689b      	ldr	r3, [r3, #8]
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	d00e      	beq.n	800ecb2 <osThreadNew+0xa8>
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	68db      	ldr	r3, [r3, #12]
 800ec98:	2b5f      	cmp	r3, #95	; 0x5f
 800ec9a:	d90a      	bls.n	800ecb2 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d006      	beq.n	800ecb2 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	695b      	ldr	r3, [r3, #20]
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d002      	beq.n	800ecb2 <osThreadNew+0xa8>
        mem = 1;
 800ecac:	2301      	movs	r3, #1
 800ecae:	61bb      	str	r3, [r7, #24]
 800ecb0:	e010      	b.n	800ecd4 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	689b      	ldr	r3, [r3, #8]
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d10c      	bne.n	800ecd4 <osThreadNew+0xca>
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	68db      	ldr	r3, [r3, #12]
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d108      	bne.n	800ecd4 <osThreadNew+0xca>
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	691b      	ldr	r3, [r3, #16]
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	d104      	bne.n	800ecd4 <osThreadNew+0xca>
          mem = 0;
 800ecca:	2300      	movs	r3, #0
 800eccc:	61bb      	str	r3, [r7, #24]
 800ecce:	e001      	b.n	800ecd4 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800ecd0:	2300      	movs	r3, #0
 800ecd2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ecd4:	69bb      	ldr	r3, [r7, #24]
 800ecd6:	2b01      	cmp	r3, #1
 800ecd8:	d110      	bne.n	800ecfc <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ecde:	687a      	ldr	r2, [r7, #4]
 800ece0:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ece2:	9202      	str	r2, [sp, #8]
 800ece4:	9301      	str	r3, [sp, #4]
 800ece6:	69fb      	ldr	r3, [r7, #28]
 800ece8:	9300      	str	r3, [sp, #0]
 800ecea:	68bb      	ldr	r3, [r7, #8]
 800ecec:	6a3a      	ldr	r2, [r7, #32]
 800ecee:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ecf0:	68f8      	ldr	r0, [r7, #12]
 800ecf2:	f001 fd67 	bl	80107c4 <xTaskCreateStatic>
 800ecf6:	4603      	mov	r3, r0
 800ecf8:	613b      	str	r3, [r7, #16]
 800ecfa:	e013      	b.n	800ed24 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ecfc:	69bb      	ldr	r3, [r7, #24]
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d110      	bne.n	800ed24 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ed02:	6a3b      	ldr	r3, [r7, #32]
 800ed04:	b29a      	uxth	r2, r3
 800ed06:	f107 0310 	add.w	r3, r7, #16
 800ed0a:	9301      	str	r3, [sp, #4]
 800ed0c:	69fb      	ldr	r3, [r7, #28]
 800ed0e:	9300      	str	r3, [sp, #0]
 800ed10:	68bb      	ldr	r3, [r7, #8]
 800ed12:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ed14:	68f8      	ldr	r0, [r7, #12]
 800ed16:	f001 fdb2 	bl	801087e <xTaskCreate>
 800ed1a:	4603      	mov	r3, r0
 800ed1c:	2b01      	cmp	r3, #1
 800ed1e:	d001      	beq.n	800ed24 <osThreadNew+0x11a>
            hTask = NULL;
 800ed20:	2300      	movs	r3, #0
 800ed22:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ed24:	693b      	ldr	r3, [r7, #16]
}
 800ed26:	4618      	mov	r0, r3
 800ed28:	3728      	adds	r7, #40	; 0x28
 800ed2a:	46bd      	mov	sp, r7
 800ed2c:	bd80      	pop	{r7, pc}

0800ed2e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ed2e:	b580      	push	{r7, lr}
 800ed30:	b084      	sub	sp, #16
 800ed32:	af00      	add	r7, sp, #0
 800ed34:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ed36:	f3ef 8305 	mrs	r3, IPSR
 800ed3a:	60bb      	str	r3, [r7, #8]
  return(result);
 800ed3c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d003      	beq.n	800ed4a <osDelay+0x1c>
    stat = osErrorISR;
 800ed42:	f06f 0305 	mvn.w	r3, #5
 800ed46:	60fb      	str	r3, [r7, #12]
 800ed48:	e007      	b.n	800ed5a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800ed4a:	2300      	movs	r3, #0
 800ed4c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d002      	beq.n	800ed5a <osDelay+0x2c>
      vTaskDelay(ticks);
 800ed54:	6878      	ldr	r0, [r7, #4]
 800ed56:	f001 fed9 	bl	8010b0c <vTaskDelay>
    }
  }

  return (stat);
 800ed5a:	68fb      	ldr	r3, [r7, #12]
}
 800ed5c:	4618      	mov	r0, r3
 800ed5e:	3710      	adds	r7, #16
 800ed60:	46bd      	mov	sp, r7
 800ed62:	bd80      	pop	{r7, pc}

0800ed64 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800ed64:	b580      	push	{r7, lr}
 800ed66:	b088      	sub	sp, #32
 800ed68:	af00      	add	r7, sp, #0
 800ed6a:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800ed6c:	2300      	movs	r3, #0
 800ed6e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ed70:	f3ef 8305 	mrs	r3, IPSR
 800ed74:	60bb      	str	r3, [r7, #8]
  return(result);
 800ed76:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d174      	bne.n	800ee66 <osMutexNew+0x102>
    if (attr != NULL) {
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d003      	beq.n	800ed8a <osMutexNew+0x26>
      type = attr->attr_bits;
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	685b      	ldr	r3, [r3, #4]
 800ed86:	61bb      	str	r3, [r7, #24]
 800ed88:	e001      	b.n	800ed8e <osMutexNew+0x2a>
    } else {
      type = 0U;
 800ed8a:	2300      	movs	r3, #0
 800ed8c:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800ed8e:	69bb      	ldr	r3, [r7, #24]
 800ed90:	f003 0301 	and.w	r3, r3, #1
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	d002      	beq.n	800ed9e <osMutexNew+0x3a>
      rmtx = 1U;
 800ed98:	2301      	movs	r3, #1
 800ed9a:	617b      	str	r3, [r7, #20]
 800ed9c:	e001      	b.n	800eda2 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800ed9e:	2300      	movs	r3, #0
 800eda0:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800eda2:	69bb      	ldr	r3, [r7, #24]
 800eda4:	f003 0308 	and.w	r3, r3, #8
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d15c      	bne.n	800ee66 <osMutexNew+0x102>
      mem = -1;
 800edac:	f04f 33ff 	mov.w	r3, #4294967295
 800edb0:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d015      	beq.n	800ede4 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	689b      	ldr	r3, [r3, #8]
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d006      	beq.n	800edce <osMutexNew+0x6a>
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	68db      	ldr	r3, [r3, #12]
 800edc4:	2b4f      	cmp	r3, #79	; 0x4f
 800edc6:	d902      	bls.n	800edce <osMutexNew+0x6a>
          mem = 1;
 800edc8:	2301      	movs	r3, #1
 800edca:	613b      	str	r3, [r7, #16]
 800edcc:	e00c      	b.n	800ede8 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	689b      	ldr	r3, [r3, #8]
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d108      	bne.n	800ede8 <osMutexNew+0x84>
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	68db      	ldr	r3, [r3, #12]
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d104      	bne.n	800ede8 <osMutexNew+0x84>
            mem = 0;
 800edde:	2300      	movs	r3, #0
 800ede0:	613b      	str	r3, [r7, #16]
 800ede2:	e001      	b.n	800ede8 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800ede4:	2300      	movs	r3, #0
 800ede6:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800ede8:	693b      	ldr	r3, [r7, #16]
 800edea:	2b01      	cmp	r3, #1
 800edec:	d112      	bne.n	800ee14 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800edee:	697b      	ldr	r3, [r7, #20]
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d007      	beq.n	800ee04 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	689b      	ldr	r3, [r3, #8]
 800edf8:	4619      	mov	r1, r3
 800edfa:	2004      	movs	r0, #4
 800edfc:	f000 fd8d 	bl	800f91a <xQueueCreateMutexStatic>
 800ee00:	61f8      	str	r0, [r7, #28]
 800ee02:	e016      	b.n	800ee32 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	689b      	ldr	r3, [r3, #8]
 800ee08:	4619      	mov	r1, r3
 800ee0a:	2001      	movs	r0, #1
 800ee0c:	f000 fd85 	bl	800f91a <xQueueCreateMutexStatic>
 800ee10:	61f8      	str	r0, [r7, #28]
 800ee12:	e00e      	b.n	800ee32 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800ee14:	693b      	ldr	r3, [r7, #16]
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d10b      	bne.n	800ee32 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800ee1a:	697b      	ldr	r3, [r7, #20]
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	d004      	beq.n	800ee2a <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800ee20:	2004      	movs	r0, #4
 800ee22:	f000 fd62 	bl	800f8ea <xQueueCreateMutex>
 800ee26:	61f8      	str	r0, [r7, #28]
 800ee28:	e003      	b.n	800ee32 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800ee2a:	2001      	movs	r0, #1
 800ee2c:	f000 fd5d 	bl	800f8ea <xQueueCreateMutex>
 800ee30:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800ee32:	69fb      	ldr	r3, [r7, #28]
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d00c      	beq.n	800ee52 <osMutexNew+0xee>
        if (attr != NULL) {
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	d003      	beq.n	800ee46 <osMutexNew+0xe2>
          name = attr->name;
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	60fb      	str	r3, [r7, #12]
 800ee44:	e001      	b.n	800ee4a <osMutexNew+0xe6>
        } else {
          name = NULL;
 800ee46:	2300      	movs	r3, #0
 800ee48:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800ee4a:	68f9      	ldr	r1, [r7, #12]
 800ee4c:	69f8      	ldr	r0, [r7, #28]
 800ee4e:	f001 fc31 	bl	80106b4 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800ee52:	69fb      	ldr	r3, [r7, #28]
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d006      	beq.n	800ee66 <osMutexNew+0x102>
 800ee58:	697b      	ldr	r3, [r7, #20]
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d003      	beq.n	800ee66 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800ee5e:	69fb      	ldr	r3, [r7, #28]
 800ee60:	f043 0301 	orr.w	r3, r3, #1
 800ee64:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800ee66:	69fb      	ldr	r3, [r7, #28]
}
 800ee68:	4618      	mov	r0, r3
 800ee6a:	3720      	adds	r7, #32
 800ee6c:	46bd      	mov	sp, r7
 800ee6e:	bd80      	pop	{r7, pc}

0800ee70 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800ee70:	b580      	push	{r7, lr}
 800ee72:	b086      	sub	sp, #24
 800ee74:	af00      	add	r7, sp, #0
 800ee76:	6078      	str	r0, [r7, #4]
 800ee78:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	f023 0301 	bic.w	r3, r3, #1
 800ee80:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	f003 0301 	and.w	r3, r3, #1
 800ee88:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800ee8a:	2300      	movs	r3, #0
 800ee8c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ee8e:	f3ef 8305 	mrs	r3, IPSR
 800ee92:	60bb      	str	r3, [r7, #8]
  return(result);
 800ee94:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800ee96:	2b00      	cmp	r3, #0
 800ee98:	d003      	beq.n	800eea2 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800ee9a:	f06f 0305 	mvn.w	r3, #5
 800ee9e:	617b      	str	r3, [r7, #20]
 800eea0:	e02c      	b.n	800eefc <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800eea2:	693b      	ldr	r3, [r7, #16]
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d103      	bne.n	800eeb0 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800eea8:	f06f 0303 	mvn.w	r3, #3
 800eeac:	617b      	str	r3, [r7, #20]
 800eeae:	e025      	b.n	800eefc <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d011      	beq.n	800eeda <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800eeb6:	6839      	ldr	r1, [r7, #0]
 800eeb8:	6938      	ldr	r0, [r7, #16]
 800eeba:	f000 fd7d 	bl	800f9b8 <xQueueTakeMutexRecursive>
 800eebe:	4603      	mov	r3, r0
 800eec0:	2b01      	cmp	r3, #1
 800eec2:	d01b      	beq.n	800eefc <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800eec4:	683b      	ldr	r3, [r7, #0]
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d003      	beq.n	800eed2 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800eeca:	f06f 0301 	mvn.w	r3, #1
 800eece:	617b      	str	r3, [r7, #20]
 800eed0:	e014      	b.n	800eefc <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800eed2:	f06f 0302 	mvn.w	r3, #2
 800eed6:	617b      	str	r3, [r7, #20]
 800eed8:	e010      	b.n	800eefc <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800eeda:	6839      	ldr	r1, [r7, #0]
 800eedc:	6938      	ldr	r0, [r7, #16]
 800eede:	f001 f911 	bl	8010104 <xQueueSemaphoreTake>
 800eee2:	4603      	mov	r3, r0
 800eee4:	2b01      	cmp	r3, #1
 800eee6:	d009      	beq.n	800eefc <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800eee8:	683b      	ldr	r3, [r7, #0]
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d003      	beq.n	800eef6 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800eeee:	f06f 0301 	mvn.w	r3, #1
 800eef2:	617b      	str	r3, [r7, #20]
 800eef4:	e002      	b.n	800eefc <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800eef6:	f06f 0302 	mvn.w	r3, #2
 800eefa:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800eefc:	697b      	ldr	r3, [r7, #20]
}
 800eefe:	4618      	mov	r0, r3
 800ef00:	3718      	adds	r7, #24
 800ef02:	46bd      	mov	sp, r7
 800ef04:	bd80      	pop	{r7, pc}

0800ef06 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800ef06:	b580      	push	{r7, lr}
 800ef08:	b086      	sub	sp, #24
 800ef0a:	af00      	add	r7, sp, #0
 800ef0c:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	f023 0301 	bic.w	r3, r3, #1
 800ef14:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	f003 0301 	and.w	r3, r3, #1
 800ef1c:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800ef1e:	2300      	movs	r3, #0
 800ef20:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ef22:	f3ef 8305 	mrs	r3, IPSR
 800ef26:	60bb      	str	r3, [r7, #8]
  return(result);
 800ef28:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d003      	beq.n	800ef36 <osMutexRelease+0x30>
    stat = osErrorISR;
 800ef2e:	f06f 0305 	mvn.w	r3, #5
 800ef32:	617b      	str	r3, [r7, #20]
 800ef34:	e01f      	b.n	800ef76 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800ef36:	693b      	ldr	r3, [r7, #16]
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d103      	bne.n	800ef44 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800ef3c:	f06f 0303 	mvn.w	r3, #3
 800ef40:	617b      	str	r3, [r7, #20]
 800ef42:	e018      	b.n	800ef76 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d009      	beq.n	800ef5e <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800ef4a:	6938      	ldr	r0, [r7, #16]
 800ef4c:	f000 fd00 	bl	800f950 <xQueueGiveMutexRecursive>
 800ef50:	4603      	mov	r3, r0
 800ef52:	2b01      	cmp	r3, #1
 800ef54:	d00f      	beq.n	800ef76 <osMutexRelease+0x70>
        stat = osErrorResource;
 800ef56:	f06f 0302 	mvn.w	r3, #2
 800ef5a:	617b      	str	r3, [r7, #20]
 800ef5c:	e00b      	b.n	800ef76 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800ef5e:	2300      	movs	r3, #0
 800ef60:	2200      	movs	r2, #0
 800ef62:	2100      	movs	r1, #0
 800ef64:	6938      	ldr	r0, [r7, #16]
 800ef66:	f000 fdc7 	bl	800faf8 <xQueueGenericSend>
 800ef6a:	4603      	mov	r3, r0
 800ef6c:	2b01      	cmp	r3, #1
 800ef6e:	d002      	beq.n	800ef76 <osMutexRelease+0x70>
        stat = osErrorResource;
 800ef70:	f06f 0302 	mvn.w	r3, #2
 800ef74:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800ef76:	697b      	ldr	r3, [r7, #20]
}
 800ef78:	4618      	mov	r0, r3
 800ef7a:	3718      	adds	r7, #24
 800ef7c:	46bd      	mov	sp, r7
 800ef7e:	bd80      	pop	{r7, pc}

0800ef80 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800ef80:	b580      	push	{r7, lr}
 800ef82:	b08a      	sub	sp, #40	; 0x28
 800ef84:	af02      	add	r7, sp, #8
 800ef86:	60f8      	str	r0, [r7, #12]
 800ef88:	60b9      	str	r1, [r7, #8]
 800ef8a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800ef8c:	2300      	movs	r3, #0
 800ef8e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ef90:	f3ef 8305 	mrs	r3, IPSR
 800ef94:	613b      	str	r3, [r7, #16]
  return(result);
 800ef96:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d175      	bne.n	800f088 <osSemaphoreNew+0x108>
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	2b00      	cmp	r3, #0
 800efa0:	d072      	beq.n	800f088 <osSemaphoreNew+0x108>
 800efa2:	68ba      	ldr	r2, [r7, #8]
 800efa4:	68fb      	ldr	r3, [r7, #12]
 800efa6:	429a      	cmp	r2, r3
 800efa8:	d86e      	bhi.n	800f088 <osSemaphoreNew+0x108>
    mem = -1;
 800efaa:	f04f 33ff 	mov.w	r3, #4294967295
 800efae:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d015      	beq.n	800efe2 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	689b      	ldr	r3, [r3, #8]
 800efba:	2b00      	cmp	r3, #0
 800efbc:	d006      	beq.n	800efcc <osSemaphoreNew+0x4c>
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	68db      	ldr	r3, [r3, #12]
 800efc2:	2b4f      	cmp	r3, #79	; 0x4f
 800efc4:	d902      	bls.n	800efcc <osSemaphoreNew+0x4c>
        mem = 1;
 800efc6:	2301      	movs	r3, #1
 800efc8:	61bb      	str	r3, [r7, #24]
 800efca:	e00c      	b.n	800efe6 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	689b      	ldr	r3, [r3, #8]
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d108      	bne.n	800efe6 <osSemaphoreNew+0x66>
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	68db      	ldr	r3, [r3, #12]
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d104      	bne.n	800efe6 <osSemaphoreNew+0x66>
          mem = 0;
 800efdc:	2300      	movs	r3, #0
 800efde:	61bb      	str	r3, [r7, #24]
 800efe0:	e001      	b.n	800efe6 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800efe2:	2300      	movs	r3, #0
 800efe4:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800efe6:	69bb      	ldr	r3, [r7, #24]
 800efe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800efec:	d04c      	beq.n	800f088 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	2b01      	cmp	r3, #1
 800eff2:	d128      	bne.n	800f046 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800eff4:	69bb      	ldr	r3, [r7, #24]
 800eff6:	2b01      	cmp	r3, #1
 800eff8:	d10a      	bne.n	800f010 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	689b      	ldr	r3, [r3, #8]
 800effe:	2203      	movs	r2, #3
 800f000:	9200      	str	r2, [sp, #0]
 800f002:	2200      	movs	r2, #0
 800f004:	2100      	movs	r1, #0
 800f006:	2001      	movs	r0, #1
 800f008:	f000 fb80 	bl	800f70c <xQueueGenericCreateStatic>
 800f00c:	61f8      	str	r0, [r7, #28]
 800f00e:	e005      	b.n	800f01c <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800f010:	2203      	movs	r2, #3
 800f012:	2100      	movs	r1, #0
 800f014:	2001      	movs	r0, #1
 800f016:	f000 fbf1 	bl	800f7fc <xQueueGenericCreate>
 800f01a:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800f01c:	69fb      	ldr	r3, [r7, #28]
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d022      	beq.n	800f068 <osSemaphoreNew+0xe8>
 800f022:	68bb      	ldr	r3, [r7, #8]
 800f024:	2b00      	cmp	r3, #0
 800f026:	d01f      	beq.n	800f068 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800f028:	2300      	movs	r3, #0
 800f02a:	2200      	movs	r2, #0
 800f02c:	2100      	movs	r1, #0
 800f02e:	69f8      	ldr	r0, [r7, #28]
 800f030:	f000 fd62 	bl	800faf8 <xQueueGenericSend>
 800f034:	4603      	mov	r3, r0
 800f036:	2b01      	cmp	r3, #1
 800f038:	d016      	beq.n	800f068 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800f03a:	69f8      	ldr	r0, [r7, #28]
 800f03c:	f001 f9ee 	bl	801041c <vQueueDelete>
            hSemaphore = NULL;
 800f040:	2300      	movs	r3, #0
 800f042:	61fb      	str	r3, [r7, #28]
 800f044:	e010      	b.n	800f068 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800f046:	69bb      	ldr	r3, [r7, #24]
 800f048:	2b01      	cmp	r3, #1
 800f04a:	d108      	bne.n	800f05e <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	689b      	ldr	r3, [r3, #8]
 800f050:	461a      	mov	r2, r3
 800f052:	68b9      	ldr	r1, [r7, #8]
 800f054:	68f8      	ldr	r0, [r7, #12]
 800f056:	f000 fce5 	bl	800fa24 <xQueueCreateCountingSemaphoreStatic>
 800f05a:	61f8      	str	r0, [r7, #28]
 800f05c:	e004      	b.n	800f068 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800f05e:	68b9      	ldr	r1, [r7, #8]
 800f060:	68f8      	ldr	r0, [r7, #12]
 800f062:	f000 fd16 	bl	800fa92 <xQueueCreateCountingSemaphore>
 800f066:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800f068:	69fb      	ldr	r3, [r7, #28]
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d00c      	beq.n	800f088 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	2b00      	cmp	r3, #0
 800f072:	d003      	beq.n	800f07c <osSemaphoreNew+0xfc>
          name = attr->name;
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	617b      	str	r3, [r7, #20]
 800f07a:	e001      	b.n	800f080 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800f07c:	2300      	movs	r3, #0
 800f07e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800f080:	6979      	ldr	r1, [r7, #20]
 800f082:	69f8      	ldr	r0, [r7, #28]
 800f084:	f001 fb16 	bl	80106b4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800f088:	69fb      	ldr	r3, [r7, #28]
}
 800f08a:	4618      	mov	r0, r3
 800f08c:	3720      	adds	r7, #32
 800f08e:	46bd      	mov	sp, r7
 800f090:	bd80      	pop	{r7, pc}
	...

0800f094 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800f094:	b580      	push	{r7, lr}
 800f096:	b086      	sub	sp, #24
 800f098:	af00      	add	r7, sp, #0
 800f09a:	6078      	str	r0, [r7, #4]
 800f09c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800f0a2:	2300      	movs	r3, #0
 800f0a4:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800f0a6:	693b      	ldr	r3, [r7, #16]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d103      	bne.n	800f0b4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800f0ac:	f06f 0303 	mvn.w	r3, #3
 800f0b0:	617b      	str	r3, [r7, #20]
 800f0b2:	e039      	b.n	800f128 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f0b4:	f3ef 8305 	mrs	r3, IPSR
 800f0b8:	60fb      	str	r3, [r7, #12]
  return(result);
 800f0ba:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d022      	beq.n	800f106 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800f0c0:	683b      	ldr	r3, [r7, #0]
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d003      	beq.n	800f0ce <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800f0c6:	f06f 0303 	mvn.w	r3, #3
 800f0ca:	617b      	str	r3, [r7, #20]
 800f0cc:	e02c      	b.n	800f128 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800f0ce:	2300      	movs	r3, #0
 800f0d0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800f0d2:	f107 0308 	add.w	r3, r7, #8
 800f0d6:	461a      	mov	r2, r3
 800f0d8:	2100      	movs	r1, #0
 800f0da:	6938      	ldr	r0, [r7, #16]
 800f0dc:	f001 f91e 	bl	801031c <xQueueReceiveFromISR>
 800f0e0:	4603      	mov	r3, r0
 800f0e2:	2b01      	cmp	r3, #1
 800f0e4:	d003      	beq.n	800f0ee <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800f0e6:	f06f 0302 	mvn.w	r3, #2
 800f0ea:	617b      	str	r3, [r7, #20]
 800f0ec:	e01c      	b.n	800f128 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800f0ee:	68bb      	ldr	r3, [r7, #8]
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	d019      	beq.n	800f128 <osSemaphoreAcquire+0x94>
 800f0f4:	4b0f      	ldr	r3, [pc, #60]	; (800f134 <osSemaphoreAcquire+0xa0>)
 800f0f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f0fa:	601a      	str	r2, [r3, #0]
 800f0fc:	f3bf 8f4f 	dsb	sy
 800f100:	f3bf 8f6f 	isb	sy
 800f104:	e010      	b.n	800f128 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800f106:	6839      	ldr	r1, [r7, #0]
 800f108:	6938      	ldr	r0, [r7, #16]
 800f10a:	f000 fffb 	bl	8010104 <xQueueSemaphoreTake>
 800f10e:	4603      	mov	r3, r0
 800f110:	2b01      	cmp	r3, #1
 800f112:	d009      	beq.n	800f128 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800f114:	683b      	ldr	r3, [r7, #0]
 800f116:	2b00      	cmp	r3, #0
 800f118:	d003      	beq.n	800f122 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800f11a:	f06f 0301 	mvn.w	r3, #1
 800f11e:	617b      	str	r3, [r7, #20]
 800f120:	e002      	b.n	800f128 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800f122:	f06f 0302 	mvn.w	r3, #2
 800f126:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800f128:	697b      	ldr	r3, [r7, #20]
}
 800f12a:	4618      	mov	r0, r3
 800f12c:	3718      	adds	r7, #24
 800f12e:	46bd      	mov	sp, r7
 800f130:	bd80      	pop	{r7, pc}
 800f132:	bf00      	nop
 800f134:	e000ed04 	.word	0xe000ed04

0800f138 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800f138:	b580      	push	{r7, lr}
 800f13a:	b086      	sub	sp, #24
 800f13c:	af00      	add	r7, sp, #0
 800f13e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800f144:	2300      	movs	r3, #0
 800f146:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800f148:	693b      	ldr	r3, [r7, #16]
 800f14a:	2b00      	cmp	r3, #0
 800f14c:	d103      	bne.n	800f156 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800f14e:	f06f 0303 	mvn.w	r3, #3
 800f152:	617b      	str	r3, [r7, #20]
 800f154:	e02c      	b.n	800f1b0 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f156:	f3ef 8305 	mrs	r3, IPSR
 800f15a:	60fb      	str	r3, [r7, #12]
  return(result);
 800f15c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d01a      	beq.n	800f198 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800f162:	2300      	movs	r3, #0
 800f164:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800f166:	f107 0308 	add.w	r3, r7, #8
 800f16a:	4619      	mov	r1, r3
 800f16c:	6938      	ldr	r0, [r7, #16]
 800f16e:	f000 fe5c 	bl	800fe2a <xQueueGiveFromISR>
 800f172:	4603      	mov	r3, r0
 800f174:	2b01      	cmp	r3, #1
 800f176:	d003      	beq.n	800f180 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800f178:	f06f 0302 	mvn.w	r3, #2
 800f17c:	617b      	str	r3, [r7, #20]
 800f17e:	e017      	b.n	800f1b0 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800f180:	68bb      	ldr	r3, [r7, #8]
 800f182:	2b00      	cmp	r3, #0
 800f184:	d014      	beq.n	800f1b0 <osSemaphoreRelease+0x78>
 800f186:	4b0d      	ldr	r3, [pc, #52]	; (800f1bc <osSemaphoreRelease+0x84>)
 800f188:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f18c:	601a      	str	r2, [r3, #0]
 800f18e:	f3bf 8f4f 	dsb	sy
 800f192:	f3bf 8f6f 	isb	sy
 800f196:	e00b      	b.n	800f1b0 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800f198:	2300      	movs	r3, #0
 800f19a:	2200      	movs	r2, #0
 800f19c:	2100      	movs	r1, #0
 800f19e:	6938      	ldr	r0, [r7, #16]
 800f1a0:	f000 fcaa 	bl	800faf8 <xQueueGenericSend>
 800f1a4:	4603      	mov	r3, r0
 800f1a6:	2b01      	cmp	r3, #1
 800f1a8:	d002      	beq.n	800f1b0 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800f1aa:	f06f 0302 	mvn.w	r3, #2
 800f1ae:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800f1b0:	697b      	ldr	r3, [r7, #20]
}
 800f1b2:	4618      	mov	r0, r3
 800f1b4:	3718      	adds	r7, #24
 800f1b6:	46bd      	mov	sp, r7
 800f1b8:	bd80      	pop	{r7, pc}
 800f1ba:	bf00      	nop
 800f1bc:	e000ed04 	.word	0xe000ed04

0800f1c0 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 800f1c0:	b580      	push	{r7, lr}
 800f1c2:	b086      	sub	sp, #24
 800f1c4:	af00      	add	r7, sp, #0
 800f1c6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f1cc:	f3ef 8305 	mrs	r3, IPSR
 800f1d0:	60fb      	str	r3, [r7, #12]
  return(result);
 800f1d2:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d003      	beq.n	800f1e0 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 800f1d8:	f06f 0305 	mvn.w	r3, #5
 800f1dc:	617b      	str	r3, [r7, #20]
 800f1de:	e00e      	b.n	800f1fe <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 800f1e0:	693b      	ldr	r3, [r7, #16]
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	d103      	bne.n	800f1ee <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 800f1e6:	f06f 0303 	mvn.w	r3, #3
 800f1ea:	617b      	str	r3, [r7, #20]
 800f1ec:	e007      	b.n	800f1fe <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 800f1ee:	6938      	ldr	r0, [r7, #16]
 800f1f0:	f001 fa8a 	bl	8010708 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 800f1f4:	2300      	movs	r3, #0
 800f1f6:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 800f1f8:	6938      	ldr	r0, [r7, #16]
 800f1fa:	f001 f90f 	bl	801041c <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 800f1fe:	697b      	ldr	r3, [r7, #20]
}
 800f200:	4618      	mov	r0, r3
 800f202:	3718      	adds	r7, #24
 800f204:	46bd      	mov	sp, r7
 800f206:	bd80      	pop	{r7, pc}

0800f208 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800f208:	b580      	push	{r7, lr}
 800f20a:	b08a      	sub	sp, #40	; 0x28
 800f20c:	af02      	add	r7, sp, #8
 800f20e:	60f8      	str	r0, [r7, #12]
 800f210:	60b9      	str	r1, [r7, #8]
 800f212:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800f214:	2300      	movs	r3, #0
 800f216:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f218:	f3ef 8305 	mrs	r3, IPSR
 800f21c:	613b      	str	r3, [r7, #16]
  return(result);
 800f21e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800f220:	2b00      	cmp	r3, #0
 800f222:	d15f      	bne.n	800f2e4 <osMessageQueueNew+0xdc>
 800f224:	68fb      	ldr	r3, [r7, #12]
 800f226:	2b00      	cmp	r3, #0
 800f228:	d05c      	beq.n	800f2e4 <osMessageQueueNew+0xdc>
 800f22a:	68bb      	ldr	r3, [r7, #8]
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d059      	beq.n	800f2e4 <osMessageQueueNew+0xdc>
    mem = -1;
 800f230:	f04f 33ff 	mov.w	r3, #4294967295
 800f234:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d029      	beq.n	800f290 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	689b      	ldr	r3, [r3, #8]
 800f240:	2b00      	cmp	r3, #0
 800f242:	d012      	beq.n	800f26a <osMessageQueueNew+0x62>
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	68db      	ldr	r3, [r3, #12]
 800f248:	2b4f      	cmp	r3, #79	; 0x4f
 800f24a:	d90e      	bls.n	800f26a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f250:	2b00      	cmp	r3, #0
 800f252:	d00a      	beq.n	800f26a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	695a      	ldr	r2, [r3, #20]
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	68b9      	ldr	r1, [r7, #8]
 800f25c:	fb01 f303 	mul.w	r3, r1, r3
 800f260:	429a      	cmp	r2, r3
 800f262:	d302      	bcc.n	800f26a <osMessageQueueNew+0x62>
        mem = 1;
 800f264:	2301      	movs	r3, #1
 800f266:	61bb      	str	r3, [r7, #24]
 800f268:	e014      	b.n	800f294 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	689b      	ldr	r3, [r3, #8]
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d110      	bne.n	800f294 <osMessageQueueNew+0x8c>
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	68db      	ldr	r3, [r3, #12]
 800f276:	2b00      	cmp	r3, #0
 800f278:	d10c      	bne.n	800f294 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d108      	bne.n	800f294 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	695b      	ldr	r3, [r3, #20]
 800f286:	2b00      	cmp	r3, #0
 800f288:	d104      	bne.n	800f294 <osMessageQueueNew+0x8c>
          mem = 0;
 800f28a:	2300      	movs	r3, #0
 800f28c:	61bb      	str	r3, [r7, #24]
 800f28e:	e001      	b.n	800f294 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800f290:	2300      	movs	r3, #0
 800f292:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f294:	69bb      	ldr	r3, [r7, #24]
 800f296:	2b01      	cmp	r3, #1
 800f298:	d10b      	bne.n	800f2b2 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	691a      	ldr	r2, [r3, #16]
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	689b      	ldr	r3, [r3, #8]
 800f2a2:	2100      	movs	r1, #0
 800f2a4:	9100      	str	r1, [sp, #0]
 800f2a6:	68b9      	ldr	r1, [r7, #8]
 800f2a8:	68f8      	ldr	r0, [r7, #12]
 800f2aa:	f000 fa2f 	bl	800f70c <xQueueGenericCreateStatic>
 800f2ae:	61f8      	str	r0, [r7, #28]
 800f2b0:	e008      	b.n	800f2c4 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800f2b2:	69bb      	ldr	r3, [r7, #24]
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d105      	bne.n	800f2c4 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800f2b8:	2200      	movs	r2, #0
 800f2ba:	68b9      	ldr	r1, [r7, #8]
 800f2bc:	68f8      	ldr	r0, [r7, #12]
 800f2be:	f000 fa9d 	bl	800f7fc <xQueueGenericCreate>
 800f2c2:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800f2c4:	69fb      	ldr	r3, [r7, #28]
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	d00c      	beq.n	800f2e4 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d003      	beq.n	800f2d8 <osMessageQueueNew+0xd0>
        name = attr->name;
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	681b      	ldr	r3, [r3, #0]
 800f2d4:	617b      	str	r3, [r7, #20]
 800f2d6:	e001      	b.n	800f2dc <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800f2d8:	2300      	movs	r3, #0
 800f2da:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800f2dc:	6979      	ldr	r1, [r7, #20]
 800f2de:	69f8      	ldr	r0, [r7, #28]
 800f2e0:	f001 f9e8 	bl	80106b4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800f2e4:	69fb      	ldr	r3, [r7, #28]
}
 800f2e6:	4618      	mov	r0, r3
 800f2e8:	3720      	adds	r7, #32
 800f2ea:	46bd      	mov	sp, r7
 800f2ec:	bd80      	pop	{r7, pc}
	...

0800f2f0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800f2f0:	b580      	push	{r7, lr}
 800f2f2:	b088      	sub	sp, #32
 800f2f4:	af00      	add	r7, sp, #0
 800f2f6:	60f8      	str	r0, [r7, #12]
 800f2f8:	60b9      	str	r1, [r7, #8]
 800f2fa:	603b      	str	r3, [r7, #0]
 800f2fc:	4613      	mov	r3, r2
 800f2fe:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f300:	68fb      	ldr	r3, [r7, #12]
 800f302:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f304:	2300      	movs	r3, #0
 800f306:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f308:	f3ef 8305 	mrs	r3, IPSR
 800f30c:	617b      	str	r3, [r7, #20]
  return(result);
 800f30e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800f310:	2b00      	cmp	r3, #0
 800f312:	d028      	beq.n	800f366 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f314:	69bb      	ldr	r3, [r7, #24]
 800f316:	2b00      	cmp	r3, #0
 800f318:	d005      	beq.n	800f326 <osMessageQueuePut+0x36>
 800f31a:	68bb      	ldr	r3, [r7, #8]
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d002      	beq.n	800f326 <osMessageQueuePut+0x36>
 800f320:	683b      	ldr	r3, [r7, #0]
 800f322:	2b00      	cmp	r3, #0
 800f324:	d003      	beq.n	800f32e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800f326:	f06f 0303 	mvn.w	r3, #3
 800f32a:	61fb      	str	r3, [r7, #28]
 800f32c:	e038      	b.n	800f3a0 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800f32e:	2300      	movs	r3, #0
 800f330:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800f332:	f107 0210 	add.w	r2, r7, #16
 800f336:	2300      	movs	r3, #0
 800f338:	68b9      	ldr	r1, [r7, #8]
 800f33a:	69b8      	ldr	r0, [r7, #24]
 800f33c:	f000 fcda 	bl	800fcf4 <xQueueGenericSendFromISR>
 800f340:	4603      	mov	r3, r0
 800f342:	2b01      	cmp	r3, #1
 800f344:	d003      	beq.n	800f34e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800f346:	f06f 0302 	mvn.w	r3, #2
 800f34a:	61fb      	str	r3, [r7, #28]
 800f34c:	e028      	b.n	800f3a0 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800f34e:	693b      	ldr	r3, [r7, #16]
 800f350:	2b00      	cmp	r3, #0
 800f352:	d025      	beq.n	800f3a0 <osMessageQueuePut+0xb0>
 800f354:	4b15      	ldr	r3, [pc, #84]	; (800f3ac <osMessageQueuePut+0xbc>)
 800f356:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f35a:	601a      	str	r2, [r3, #0]
 800f35c:	f3bf 8f4f 	dsb	sy
 800f360:	f3bf 8f6f 	isb	sy
 800f364:	e01c      	b.n	800f3a0 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f366:	69bb      	ldr	r3, [r7, #24]
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d002      	beq.n	800f372 <osMessageQueuePut+0x82>
 800f36c:	68bb      	ldr	r3, [r7, #8]
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d103      	bne.n	800f37a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800f372:	f06f 0303 	mvn.w	r3, #3
 800f376:	61fb      	str	r3, [r7, #28]
 800f378:	e012      	b.n	800f3a0 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f37a:	2300      	movs	r3, #0
 800f37c:	683a      	ldr	r2, [r7, #0]
 800f37e:	68b9      	ldr	r1, [r7, #8]
 800f380:	69b8      	ldr	r0, [r7, #24]
 800f382:	f000 fbb9 	bl	800faf8 <xQueueGenericSend>
 800f386:	4603      	mov	r3, r0
 800f388:	2b01      	cmp	r3, #1
 800f38a:	d009      	beq.n	800f3a0 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800f38c:	683b      	ldr	r3, [r7, #0]
 800f38e:	2b00      	cmp	r3, #0
 800f390:	d003      	beq.n	800f39a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800f392:	f06f 0301 	mvn.w	r3, #1
 800f396:	61fb      	str	r3, [r7, #28]
 800f398:	e002      	b.n	800f3a0 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800f39a:	f06f 0302 	mvn.w	r3, #2
 800f39e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800f3a0:	69fb      	ldr	r3, [r7, #28]
}
 800f3a2:	4618      	mov	r0, r3
 800f3a4:	3720      	adds	r7, #32
 800f3a6:	46bd      	mov	sp, r7
 800f3a8:	bd80      	pop	{r7, pc}
 800f3aa:	bf00      	nop
 800f3ac:	e000ed04 	.word	0xe000ed04

0800f3b0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800f3b0:	b580      	push	{r7, lr}
 800f3b2:	b088      	sub	sp, #32
 800f3b4:	af00      	add	r7, sp, #0
 800f3b6:	60f8      	str	r0, [r7, #12]
 800f3b8:	60b9      	str	r1, [r7, #8]
 800f3ba:	607a      	str	r2, [r7, #4]
 800f3bc:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f3c2:	2300      	movs	r3, #0
 800f3c4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f3c6:	f3ef 8305 	mrs	r3, IPSR
 800f3ca:	617b      	str	r3, [r7, #20]
  return(result);
 800f3cc:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	d028      	beq.n	800f424 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f3d2:	69bb      	ldr	r3, [r7, #24]
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d005      	beq.n	800f3e4 <osMessageQueueGet+0x34>
 800f3d8:	68bb      	ldr	r3, [r7, #8]
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	d002      	beq.n	800f3e4 <osMessageQueueGet+0x34>
 800f3de:	683b      	ldr	r3, [r7, #0]
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	d003      	beq.n	800f3ec <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800f3e4:	f06f 0303 	mvn.w	r3, #3
 800f3e8:	61fb      	str	r3, [r7, #28]
 800f3ea:	e037      	b.n	800f45c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800f3ec:	2300      	movs	r3, #0
 800f3ee:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800f3f0:	f107 0310 	add.w	r3, r7, #16
 800f3f4:	461a      	mov	r2, r3
 800f3f6:	68b9      	ldr	r1, [r7, #8]
 800f3f8:	69b8      	ldr	r0, [r7, #24]
 800f3fa:	f000 ff8f 	bl	801031c <xQueueReceiveFromISR>
 800f3fe:	4603      	mov	r3, r0
 800f400:	2b01      	cmp	r3, #1
 800f402:	d003      	beq.n	800f40c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800f404:	f06f 0302 	mvn.w	r3, #2
 800f408:	61fb      	str	r3, [r7, #28]
 800f40a:	e027      	b.n	800f45c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800f40c:	693b      	ldr	r3, [r7, #16]
 800f40e:	2b00      	cmp	r3, #0
 800f410:	d024      	beq.n	800f45c <osMessageQueueGet+0xac>
 800f412:	4b15      	ldr	r3, [pc, #84]	; (800f468 <osMessageQueueGet+0xb8>)
 800f414:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f418:	601a      	str	r2, [r3, #0]
 800f41a:	f3bf 8f4f 	dsb	sy
 800f41e:	f3bf 8f6f 	isb	sy
 800f422:	e01b      	b.n	800f45c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f424:	69bb      	ldr	r3, [r7, #24]
 800f426:	2b00      	cmp	r3, #0
 800f428:	d002      	beq.n	800f430 <osMessageQueueGet+0x80>
 800f42a:	68bb      	ldr	r3, [r7, #8]
 800f42c:	2b00      	cmp	r3, #0
 800f42e:	d103      	bne.n	800f438 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800f430:	f06f 0303 	mvn.w	r3, #3
 800f434:	61fb      	str	r3, [r7, #28]
 800f436:	e011      	b.n	800f45c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f438:	683a      	ldr	r2, [r7, #0]
 800f43a:	68b9      	ldr	r1, [r7, #8]
 800f43c:	69b8      	ldr	r0, [r7, #24]
 800f43e:	f000 fd81 	bl	800ff44 <xQueueReceive>
 800f442:	4603      	mov	r3, r0
 800f444:	2b01      	cmp	r3, #1
 800f446:	d009      	beq.n	800f45c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800f448:	683b      	ldr	r3, [r7, #0]
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d003      	beq.n	800f456 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800f44e:	f06f 0301 	mvn.w	r3, #1
 800f452:	61fb      	str	r3, [r7, #28]
 800f454:	e002      	b.n	800f45c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800f456:	f06f 0302 	mvn.w	r3, #2
 800f45a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800f45c:	69fb      	ldr	r3, [r7, #28]
}
 800f45e:	4618      	mov	r0, r3
 800f460:	3720      	adds	r7, #32
 800f462:	46bd      	mov	sp, r7
 800f464:	bd80      	pop	{r7, pc}
 800f466:	bf00      	nop
 800f468:	e000ed04 	.word	0xe000ed04

0800f46c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800f46c:	b480      	push	{r7}
 800f46e:	b085      	sub	sp, #20
 800f470:	af00      	add	r7, sp, #0
 800f472:	60f8      	str	r0, [r7, #12]
 800f474:	60b9      	str	r1, [r7, #8]
 800f476:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800f478:	68fb      	ldr	r3, [r7, #12]
 800f47a:	4a07      	ldr	r2, [pc, #28]	; (800f498 <vApplicationGetIdleTaskMemory+0x2c>)
 800f47c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800f47e:	68bb      	ldr	r3, [r7, #8]
 800f480:	4a06      	ldr	r2, [pc, #24]	; (800f49c <vApplicationGetIdleTaskMemory+0x30>)
 800f482:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	2280      	movs	r2, #128	; 0x80
 800f488:	601a      	str	r2, [r3, #0]
}
 800f48a:	bf00      	nop
 800f48c:	3714      	adds	r7, #20
 800f48e:	46bd      	mov	sp, r7
 800f490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f494:	4770      	bx	lr
 800f496:	bf00      	nop
 800f498:	20004134 	.word	0x20004134
 800f49c:	20004194 	.word	0x20004194

0800f4a0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f4a0:	b480      	push	{r7}
 800f4a2:	b085      	sub	sp, #20
 800f4a4:	af00      	add	r7, sp, #0
 800f4a6:	60f8      	str	r0, [r7, #12]
 800f4a8:	60b9      	str	r1, [r7, #8]
 800f4aa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f4ac:	68fb      	ldr	r3, [r7, #12]
 800f4ae:	4a07      	ldr	r2, [pc, #28]	; (800f4cc <vApplicationGetTimerTaskMemory+0x2c>)
 800f4b0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f4b2:	68bb      	ldr	r3, [r7, #8]
 800f4b4:	4a06      	ldr	r2, [pc, #24]	; (800f4d0 <vApplicationGetTimerTaskMemory+0x30>)
 800f4b6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f4be:	601a      	str	r2, [r3, #0]
}
 800f4c0:	bf00      	nop
 800f4c2:	3714      	adds	r7, #20
 800f4c4:	46bd      	mov	sp, r7
 800f4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ca:	4770      	bx	lr
 800f4cc:	20004394 	.word	0x20004394
 800f4d0:	200043f4 	.word	0x200043f4

0800f4d4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f4d4:	b480      	push	{r7}
 800f4d6:	b083      	sub	sp, #12
 800f4d8:	af00      	add	r7, sp, #0
 800f4da:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	f103 0208 	add.w	r2, r3, #8
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	f04f 32ff 	mov.w	r2, #4294967295
 800f4ec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	f103 0208 	add.w	r2, r3, #8
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	f103 0208 	add.w	r2, r3, #8
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	2200      	movs	r2, #0
 800f506:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f508:	bf00      	nop
 800f50a:	370c      	adds	r7, #12
 800f50c:	46bd      	mov	sp, r7
 800f50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f512:	4770      	bx	lr

0800f514 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f514:	b480      	push	{r7}
 800f516:	b083      	sub	sp, #12
 800f518:	af00      	add	r7, sp, #0
 800f51a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	2200      	movs	r2, #0
 800f520:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f522:	bf00      	nop
 800f524:	370c      	adds	r7, #12
 800f526:	46bd      	mov	sp, r7
 800f528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f52c:	4770      	bx	lr

0800f52e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f52e:	b480      	push	{r7}
 800f530:	b085      	sub	sp, #20
 800f532:	af00      	add	r7, sp, #0
 800f534:	6078      	str	r0, [r7, #4]
 800f536:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	685b      	ldr	r3, [r3, #4]
 800f53c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f53e:	683b      	ldr	r3, [r7, #0]
 800f540:	68fa      	ldr	r2, [r7, #12]
 800f542:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f544:	68fb      	ldr	r3, [r7, #12]
 800f546:	689a      	ldr	r2, [r3, #8]
 800f548:	683b      	ldr	r3, [r7, #0]
 800f54a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f54c:	68fb      	ldr	r3, [r7, #12]
 800f54e:	689b      	ldr	r3, [r3, #8]
 800f550:	683a      	ldr	r2, [r7, #0]
 800f552:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	683a      	ldr	r2, [r7, #0]
 800f558:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f55a:	683b      	ldr	r3, [r7, #0]
 800f55c:	687a      	ldr	r2, [r7, #4]
 800f55e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	681b      	ldr	r3, [r3, #0]
 800f564:	1c5a      	adds	r2, r3, #1
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	601a      	str	r2, [r3, #0]
}
 800f56a:	bf00      	nop
 800f56c:	3714      	adds	r7, #20
 800f56e:	46bd      	mov	sp, r7
 800f570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f574:	4770      	bx	lr

0800f576 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f576:	b480      	push	{r7}
 800f578:	b085      	sub	sp, #20
 800f57a:	af00      	add	r7, sp, #0
 800f57c:	6078      	str	r0, [r7, #4]
 800f57e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f580:	683b      	ldr	r3, [r7, #0]
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f586:	68bb      	ldr	r3, [r7, #8]
 800f588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f58c:	d103      	bne.n	800f596 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	691b      	ldr	r3, [r3, #16]
 800f592:	60fb      	str	r3, [r7, #12]
 800f594:	e00c      	b.n	800f5b0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	3308      	adds	r3, #8
 800f59a:	60fb      	str	r3, [r7, #12]
 800f59c:	e002      	b.n	800f5a4 <vListInsert+0x2e>
 800f59e:	68fb      	ldr	r3, [r7, #12]
 800f5a0:	685b      	ldr	r3, [r3, #4]
 800f5a2:	60fb      	str	r3, [r7, #12]
 800f5a4:	68fb      	ldr	r3, [r7, #12]
 800f5a6:	685b      	ldr	r3, [r3, #4]
 800f5a8:	681b      	ldr	r3, [r3, #0]
 800f5aa:	68ba      	ldr	r2, [r7, #8]
 800f5ac:	429a      	cmp	r2, r3
 800f5ae:	d2f6      	bcs.n	800f59e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	685a      	ldr	r2, [r3, #4]
 800f5b4:	683b      	ldr	r3, [r7, #0]
 800f5b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f5b8:	683b      	ldr	r3, [r7, #0]
 800f5ba:	685b      	ldr	r3, [r3, #4]
 800f5bc:	683a      	ldr	r2, [r7, #0]
 800f5be:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f5c0:	683b      	ldr	r3, [r7, #0]
 800f5c2:	68fa      	ldr	r2, [r7, #12]
 800f5c4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f5c6:	68fb      	ldr	r3, [r7, #12]
 800f5c8:	683a      	ldr	r2, [r7, #0]
 800f5ca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f5cc:	683b      	ldr	r3, [r7, #0]
 800f5ce:	687a      	ldr	r2, [r7, #4]
 800f5d0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	681b      	ldr	r3, [r3, #0]
 800f5d6:	1c5a      	adds	r2, r3, #1
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	601a      	str	r2, [r3, #0]
}
 800f5dc:	bf00      	nop
 800f5de:	3714      	adds	r7, #20
 800f5e0:	46bd      	mov	sp, r7
 800f5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5e6:	4770      	bx	lr

0800f5e8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f5e8:	b480      	push	{r7}
 800f5ea:	b085      	sub	sp, #20
 800f5ec:	af00      	add	r7, sp, #0
 800f5ee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	691b      	ldr	r3, [r3, #16]
 800f5f4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	685b      	ldr	r3, [r3, #4]
 800f5fa:	687a      	ldr	r2, [r7, #4]
 800f5fc:	6892      	ldr	r2, [r2, #8]
 800f5fe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	689b      	ldr	r3, [r3, #8]
 800f604:	687a      	ldr	r2, [r7, #4]
 800f606:	6852      	ldr	r2, [r2, #4]
 800f608:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f60a:	68fb      	ldr	r3, [r7, #12]
 800f60c:	685b      	ldr	r3, [r3, #4]
 800f60e:	687a      	ldr	r2, [r7, #4]
 800f610:	429a      	cmp	r2, r3
 800f612:	d103      	bne.n	800f61c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	689a      	ldr	r2, [r3, #8]
 800f618:	68fb      	ldr	r3, [r7, #12]
 800f61a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	2200      	movs	r2, #0
 800f620:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f622:	68fb      	ldr	r3, [r7, #12]
 800f624:	681b      	ldr	r3, [r3, #0]
 800f626:	1e5a      	subs	r2, r3, #1
 800f628:	68fb      	ldr	r3, [r7, #12]
 800f62a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f62c:	68fb      	ldr	r3, [r7, #12]
 800f62e:	681b      	ldr	r3, [r3, #0]
}
 800f630:	4618      	mov	r0, r3
 800f632:	3714      	adds	r7, #20
 800f634:	46bd      	mov	sp, r7
 800f636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f63a:	4770      	bx	lr

0800f63c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f63c:	b580      	push	{r7, lr}
 800f63e:	b084      	sub	sp, #16
 800f640:	af00      	add	r7, sp, #0
 800f642:	6078      	str	r0, [r7, #4]
 800f644:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f64a:	68fb      	ldr	r3, [r7, #12]
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	d10a      	bne.n	800f666 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800f650:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f654:	f383 8811 	msr	BASEPRI, r3
 800f658:	f3bf 8f6f 	isb	sy
 800f65c:	f3bf 8f4f 	dsb	sy
 800f660:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800f662:	bf00      	nop
 800f664:	e7fe      	b.n	800f664 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800f666:	f003 f86d 	bl	8012744 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	681a      	ldr	r2, [r3, #0]
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f672:	68f9      	ldr	r1, [r7, #12]
 800f674:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f676:	fb01 f303 	mul.w	r3, r1, r3
 800f67a:	441a      	add	r2, r3
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f680:	68fb      	ldr	r3, [r7, #12]
 800f682:	2200      	movs	r2, #0
 800f684:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f686:	68fb      	ldr	r3, [r7, #12]
 800f688:	681a      	ldr	r2, [r3, #0]
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	681a      	ldr	r2, [r3, #0]
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f696:	3b01      	subs	r3, #1
 800f698:	68f9      	ldr	r1, [r7, #12]
 800f69a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f69c:	fb01 f303 	mul.w	r3, r1, r3
 800f6a0:	441a      	add	r2, r3
 800f6a2:	68fb      	ldr	r3, [r7, #12]
 800f6a4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	22ff      	movs	r2, #255	; 0xff
 800f6aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f6ae:	68fb      	ldr	r3, [r7, #12]
 800f6b0:	22ff      	movs	r2, #255	; 0xff
 800f6b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800f6b6:	683b      	ldr	r3, [r7, #0]
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	d114      	bne.n	800f6e6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f6bc:	68fb      	ldr	r3, [r7, #12]
 800f6be:	691b      	ldr	r3, [r3, #16]
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	d01a      	beq.n	800f6fa <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	3310      	adds	r3, #16
 800f6c8:	4618      	mov	r0, r3
 800f6ca:	f001 fe01 	bl	80112d0 <xTaskRemoveFromEventList>
 800f6ce:	4603      	mov	r3, r0
 800f6d0:	2b00      	cmp	r3, #0
 800f6d2:	d012      	beq.n	800f6fa <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f6d4:	4b0c      	ldr	r3, [pc, #48]	; (800f708 <xQueueGenericReset+0xcc>)
 800f6d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f6da:	601a      	str	r2, [r3, #0]
 800f6dc:	f3bf 8f4f 	dsb	sy
 800f6e0:	f3bf 8f6f 	isb	sy
 800f6e4:	e009      	b.n	800f6fa <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f6e6:	68fb      	ldr	r3, [r7, #12]
 800f6e8:	3310      	adds	r3, #16
 800f6ea:	4618      	mov	r0, r3
 800f6ec:	f7ff fef2 	bl	800f4d4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f6f0:	68fb      	ldr	r3, [r7, #12]
 800f6f2:	3324      	adds	r3, #36	; 0x24
 800f6f4:	4618      	mov	r0, r3
 800f6f6:	f7ff feed 	bl	800f4d4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f6fa:	f003 f853 	bl	80127a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f6fe:	2301      	movs	r3, #1
}
 800f700:	4618      	mov	r0, r3
 800f702:	3710      	adds	r7, #16
 800f704:	46bd      	mov	sp, r7
 800f706:	bd80      	pop	{r7, pc}
 800f708:	e000ed04 	.word	0xe000ed04

0800f70c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f70c:	b580      	push	{r7, lr}
 800f70e:	b08e      	sub	sp, #56	; 0x38
 800f710:	af02      	add	r7, sp, #8
 800f712:	60f8      	str	r0, [r7, #12]
 800f714:	60b9      	str	r1, [r7, #8]
 800f716:	607a      	str	r2, [r7, #4]
 800f718:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f71a:	68fb      	ldr	r3, [r7, #12]
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	d10a      	bne.n	800f736 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800f720:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f724:	f383 8811 	msr	BASEPRI, r3
 800f728:	f3bf 8f6f 	isb	sy
 800f72c:	f3bf 8f4f 	dsb	sy
 800f730:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800f732:	bf00      	nop
 800f734:	e7fe      	b.n	800f734 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f736:	683b      	ldr	r3, [r7, #0]
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d10a      	bne.n	800f752 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800f73c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f740:	f383 8811 	msr	BASEPRI, r3
 800f744:	f3bf 8f6f 	isb	sy
 800f748:	f3bf 8f4f 	dsb	sy
 800f74c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800f74e:	bf00      	nop
 800f750:	e7fe      	b.n	800f750 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	2b00      	cmp	r3, #0
 800f756:	d002      	beq.n	800f75e <xQueueGenericCreateStatic+0x52>
 800f758:	68bb      	ldr	r3, [r7, #8]
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d001      	beq.n	800f762 <xQueueGenericCreateStatic+0x56>
 800f75e:	2301      	movs	r3, #1
 800f760:	e000      	b.n	800f764 <xQueueGenericCreateStatic+0x58>
 800f762:	2300      	movs	r3, #0
 800f764:	2b00      	cmp	r3, #0
 800f766:	d10a      	bne.n	800f77e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800f768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f76c:	f383 8811 	msr	BASEPRI, r3
 800f770:	f3bf 8f6f 	isb	sy
 800f774:	f3bf 8f4f 	dsb	sy
 800f778:	623b      	str	r3, [r7, #32]
}
 800f77a:	bf00      	nop
 800f77c:	e7fe      	b.n	800f77c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	2b00      	cmp	r3, #0
 800f782:	d102      	bne.n	800f78a <xQueueGenericCreateStatic+0x7e>
 800f784:	68bb      	ldr	r3, [r7, #8]
 800f786:	2b00      	cmp	r3, #0
 800f788:	d101      	bne.n	800f78e <xQueueGenericCreateStatic+0x82>
 800f78a:	2301      	movs	r3, #1
 800f78c:	e000      	b.n	800f790 <xQueueGenericCreateStatic+0x84>
 800f78e:	2300      	movs	r3, #0
 800f790:	2b00      	cmp	r3, #0
 800f792:	d10a      	bne.n	800f7aa <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800f794:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f798:	f383 8811 	msr	BASEPRI, r3
 800f79c:	f3bf 8f6f 	isb	sy
 800f7a0:	f3bf 8f4f 	dsb	sy
 800f7a4:	61fb      	str	r3, [r7, #28]
}
 800f7a6:	bf00      	nop
 800f7a8:	e7fe      	b.n	800f7a8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f7aa:	2350      	movs	r3, #80	; 0x50
 800f7ac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f7ae:	697b      	ldr	r3, [r7, #20]
 800f7b0:	2b50      	cmp	r3, #80	; 0x50
 800f7b2:	d00a      	beq.n	800f7ca <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800f7b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7b8:	f383 8811 	msr	BASEPRI, r3
 800f7bc:	f3bf 8f6f 	isb	sy
 800f7c0:	f3bf 8f4f 	dsb	sy
 800f7c4:	61bb      	str	r3, [r7, #24]
}
 800f7c6:	bf00      	nop
 800f7c8:	e7fe      	b.n	800f7c8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f7ca:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f7cc:	683b      	ldr	r3, [r7, #0]
 800f7ce:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800f7d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	d00d      	beq.n	800f7f2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f7d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7d8:	2201      	movs	r2, #1
 800f7da:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f7de:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800f7e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7e4:	9300      	str	r3, [sp, #0]
 800f7e6:	4613      	mov	r3, r2
 800f7e8:	687a      	ldr	r2, [r7, #4]
 800f7ea:	68b9      	ldr	r1, [r7, #8]
 800f7ec:	68f8      	ldr	r0, [r7, #12]
 800f7ee:	f000 f83f 	bl	800f870 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f7f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800f7f4:	4618      	mov	r0, r3
 800f7f6:	3730      	adds	r7, #48	; 0x30
 800f7f8:	46bd      	mov	sp, r7
 800f7fa:	bd80      	pop	{r7, pc}

0800f7fc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800f7fc:	b580      	push	{r7, lr}
 800f7fe:	b08a      	sub	sp, #40	; 0x28
 800f800:	af02      	add	r7, sp, #8
 800f802:	60f8      	str	r0, [r7, #12]
 800f804:	60b9      	str	r1, [r7, #8]
 800f806:	4613      	mov	r3, r2
 800f808:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f80a:	68fb      	ldr	r3, [r7, #12]
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	d10a      	bne.n	800f826 <xQueueGenericCreate+0x2a>
	__asm volatile
 800f810:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f814:	f383 8811 	msr	BASEPRI, r3
 800f818:	f3bf 8f6f 	isb	sy
 800f81c:	f3bf 8f4f 	dsb	sy
 800f820:	613b      	str	r3, [r7, #16]
}
 800f822:	bf00      	nop
 800f824:	e7fe      	b.n	800f824 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f826:	68fb      	ldr	r3, [r7, #12]
 800f828:	68ba      	ldr	r2, [r7, #8]
 800f82a:	fb02 f303 	mul.w	r3, r2, r3
 800f82e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800f830:	69fb      	ldr	r3, [r7, #28]
 800f832:	3350      	adds	r3, #80	; 0x50
 800f834:	4618      	mov	r0, r3
 800f836:	f003 f8a7 	bl	8012988 <pvPortMalloc>
 800f83a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800f83c:	69bb      	ldr	r3, [r7, #24]
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d011      	beq.n	800f866 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800f842:	69bb      	ldr	r3, [r7, #24]
 800f844:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f846:	697b      	ldr	r3, [r7, #20]
 800f848:	3350      	adds	r3, #80	; 0x50
 800f84a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f84c:	69bb      	ldr	r3, [r7, #24]
 800f84e:	2200      	movs	r2, #0
 800f850:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f854:	79fa      	ldrb	r2, [r7, #7]
 800f856:	69bb      	ldr	r3, [r7, #24]
 800f858:	9300      	str	r3, [sp, #0]
 800f85a:	4613      	mov	r3, r2
 800f85c:	697a      	ldr	r2, [r7, #20]
 800f85e:	68b9      	ldr	r1, [r7, #8]
 800f860:	68f8      	ldr	r0, [r7, #12]
 800f862:	f000 f805 	bl	800f870 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f866:	69bb      	ldr	r3, [r7, #24]
	}
 800f868:	4618      	mov	r0, r3
 800f86a:	3720      	adds	r7, #32
 800f86c:	46bd      	mov	sp, r7
 800f86e:	bd80      	pop	{r7, pc}

0800f870 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f870:	b580      	push	{r7, lr}
 800f872:	b084      	sub	sp, #16
 800f874:	af00      	add	r7, sp, #0
 800f876:	60f8      	str	r0, [r7, #12]
 800f878:	60b9      	str	r1, [r7, #8]
 800f87a:	607a      	str	r2, [r7, #4]
 800f87c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f87e:	68bb      	ldr	r3, [r7, #8]
 800f880:	2b00      	cmp	r3, #0
 800f882:	d103      	bne.n	800f88c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f884:	69bb      	ldr	r3, [r7, #24]
 800f886:	69ba      	ldr	r2, [r7, #24]
 800f888:	601a      	str	r2, [r3, #0]
 800f88a:	e002      	b.n	800f892 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f88c:	69bb      	ldr	r3, [r7, #24]
 800f88e:	687a      	ldr	r2, [r7, #4]
 800f890:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f892:	69bb      	ldr	r3, [r7, #24]
 800f894:	68fa      	ldr	r2, [r7, #12]
 800f896:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f898:	69bb      	ldr	r3, [r7, #24]
 800f89a:	68ba      	ldr	r2, [r7, #8]
 800f89c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f89e:	2101      	movs	r1, #1
 800f8a0:	69b8      	ldr	r0, [r7, #24]
 800f8a2:	f7ff fecb 	bl	800f63c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f8a6:	69bb      	ldr	r3, [r7, #24]
 800f8a8:	78fa      	ldrb	r2, [r7, #3]
 800f8aa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f8ae:	bf00      	nop
 800f8b0:	3710      	adds	r7, #16
 800f8b2:	46bd      	mov	sp, r7
 800f8b4:	bd80      	pop	{r7, pc}

0800f8b6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800f8b6:	b580      	push	{r7, lr}
 800f8b8:	b082      	sub	sp, #8
 800f8ba:	af00      	add	r7, sp, #0
 800f8bc:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d00e      	beq.n	800f8e2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	2200      	movs	r2, #0
 800f8c8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800f8ca:	687b      	ldr	r3, [r7, #4]
 800f8cc:	2200      	movs	r2, #0
 800f8ce:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	2200      	movs	r2, #0
 800f8d4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800f8d6:	2300      	movs	r3, #0
 800f8d8:	2200      	movs	r2, #0
 800f8da:	2100      	movs	r1, #0
 800f8dc:	6878      	ldr	r0, [r7, #4]
 800f8de:	f000 f90b 	bl	800faf8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800f8e2:	bf00      	nop
 800f8e4:	3708      	adds	r7, #8
 800f8e6:	46bd      	mov	sp, r7
 800f8e8:	bd80      	pop	{r7, pc}

0800f8ea <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800f8ea:	b580      	push	{r7, lr}
 800f8ec:	b086      	sub	sp, #24
 800f8ee:	af00      	add	r7, sp, #0
 800f8f0:	4603      	mov	r3, r0
 800f8f2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f8f4:	2301      	movs	r3, #1
 800f8f6:	617b      	str	r3, [r7, #20]
 800f8f8:	2300      	movs	r3, #0
 800f8fa:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800f8fc:	79fb      	ldrb	r3, [r7, #7]
 800f8fe:	461a      	mov	r2, r3
 800f900:	6939      	ldr	r1, [r7, #16]
 800f902:	6978      	ldr	r0, [r7, #20]
 800f904:	f7ff ff7a 	bl	800f7fc <xQueueGenericCreate>
 800f908:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800f90a:	68f8      	ldr	r0, [r7, #12]
 800f90c:	f7ff ffd3 	bl	800f8b6 <prvInitialiseMutex>

		return xNewQueue;
 800f910:	68fb      	ldr	r3, [r7, #12]
	}
 800f912:	4618      	mov	r0, r3
 800f914:	3718      	adds	r7, #24
 800f916:	46bd      	mov	sp, r7
 800f918:	bd80      	pop	{r7, pc}

0800f91a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800f91a:	b580      	push	{r7, lr}
 800f91c:	b088      	sub	sp, #32
 800f91e:	af02      	add	r7, sp, #8
 800f920:	4603      	mov	r3, r0
 800f922:	6039      	str	r1, [r7, #0]
 800f924:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f926:	2301      	movs	r3, #1
 800f928:	617b      	str	r3, [r7, #20]
 800f92a:	2300      	movs	r3, #0
 800f92c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800f92e:	79fb      	ldrb	r3, [r7, #7]
 800f930:	9300      	str	r3, [sp, #0]
 800f932:	683b      	ldr	r3, [r7, #0]
 800f934:	2200      	movs	r2, #0
 800f936:	6939      	ldr	r1, [r7, #16]
 800f938:	6978      	ldr	r0, [r7, #20]
 800f93a:	f7ff fee7 	bl	800f70c <xQueueGenericCreateStatic>
 800f93e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800f940:	68f8      	ldr	r0, [r7, #12]
 800f942:	f7ff ffb8 	bl	800f8b6 <prvInitialiseMutex>

		return xNewQueue;
 800f946:	68fb      	ldr	r3, [r7, #12]
	}
 800f948:	4618      	mov	r0, r3
 800f94a:	3718      	adds	r7, #24
 800f94c:	46bd      	mov	sp, r7
 800f94e:	bd80      	pop	{r7, pc}

0800f950 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800f950:	b590      	push	{r4, r7, lr}
 800f952:	b087      	sub	sp, #28
 800f954:	af00      	add	r7, sp, #0
 800f956:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800f95c:	693b      	ldr	r3, [r7, #16]
 800f95e:	2b00      	cmp	r3, #0
 800f960:	d10a      	bne.n	800f978 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 800f962:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f966:	f383 8811 	msr	BASEPRI, r3
 800f96a:	f3bf 8f6f 	isb	sy
 800f96e:	f3bf 8f4f 	dsb	sy
 800f972:	60fb      	str	r3, [r7, #12]
}
 800f974:	bf00      	nop
 800f976:	e7fe      	b.n	800f976 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800f978:	693b      	ldr	r3, [r7, #16]
 800f97a:	689c      	ldr	r4, [r3, #8]
 800f97c:	f001 ff3a 	bl	80117f4 <xTaskGetCurrentTaskHandle>
 800f980:	4603      	mov	r3, r0
 800f982:	429c      	cmp	r4, r3
 800f984:	d111      	bne.n	800f9aa <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800f986:	693b      	ldr	r3, [r7, #16]
 800f988:	68db      	ldr	r3, [r3, #12]
 800f98a:	1e5a      	subs	r2, r3, #1
 800f98c:	693b      	ldr	r3, [r7, #16]
 800f98e:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800f990:	693b      	ldr	r3, [r7, #16]
 800f992:	68db      	ldr	r3, [r3, #12]
 800f994:	2b00      	cmp	r3, #0
 800f996:	d105      	bne.n	800f9a4 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800f998:	2300      	movs	r3, #0
 800f99a:	2200      	movs	r2, #0
 800f99c:	2100      	movs	r1, #0
 800f99e:	6938      	ldr	r0, [r7, #16]
 800f9a0:	f000 f8aa 	bl	800faf8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800f9a4:	2301      	movs	r3, #1
 800f9a6:	617b      	str	r3, [r7, #20]
 800f9a8:	e001      	b.n	800f9ae <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800f9aa:	2300      	movs	r3, #0
 800f9ac:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800f9ae:	697b      	ldr	r3, [r7, #20]
	}
 800f9b0:	4618      	mov	r0, r3
 800f9b2:	371c      	adds	r7, #28
 800f9b4:	46bd      	mov	sp, r7
 800f9b6:	bd90      	pop	{r4, r7, pc}

0800f9b8 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800f9b8:	b590      	push	{r4, r7, lr}
 800f9ba:	b087      	sub	sp, #28
 800f9bc:	af00      	add	r7, sp, #0
 800f9be:	6078      	str	r0, [r7, #4]
 800f9c0:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800f9c6:	693b      	ldr	r3, [r7, #16]
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	d10a      	bne.n	800f9e2 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 800f9cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9d0:	f383 8811 	msr	BASEPRI, r3
 800f9d4:	f3bf 8f6f 	isb	sy
 800f9d8:	f3bf 8f4f 	dsb	sy
 800f9dc:	60fb      	str	r3, [r7, #12]
}
 800f9de:	bf00      	nop
 800f9e0:	e7fe      	b.n	800f9e0 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800f9e2:	693b      	ldr	r3, [r7, #16]
 800f9e4:	689c      	ldr	r4, [r3, #8]
 800f9e6:	f001 ff05 	bl	80117f4 <xTaskGetCurrentTaskHandle>
 800f9ea:	4603      	mov	r3, r0
 800f9ec:	429c      	cmp	r4, r3
 800f9ee:	d107      	bne.n	800fa00 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800f9f0:	693b      	ldr	r3, [r7, #16]
 800f9f2:	68db      	ldr	r3, [r3, #12]
 800f9f4:	1c5a      	adds	r2, r3, #1
 800f9f6:	693b      	ldr	r3, [r7, #16]
 800f9f8:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800f9fa:	2301      	movs	r3, #1
 800f9fc:	617b      	str	r3, [r7, #20]
 800f9fe:	e00c      	b.n	800fa1a <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800fa00:	6839      	ldr	r1, [r7, #0]
 800fa02:	6938      	ldr	r0, [r7, #16]
 800fa04:	f000 fb7e 	bl	8010104 <xQueueSemaphoreTake>
 800fa08:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800fa0a:	697b      	ldr	r3, [r7, #20]
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d004      	beq.n	800fa1a <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800fa10:	693b      	ldr	r3, [r7, #16]
 800fa12:	68db      	ldr	r3, [r3, #12]
 800fa14:	1c5a      	adds	r2, r3, #1
 800fa16:	693b      	ldr	r3, [r7, #16]
 800fa18:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800fa1a:	697b      	ldr	r3, [r7, #20]
	}
 800fa1c:	4618      	mov	r0, r3
 800fa1e:	371c      	adds	r7, #28
 800fa20:	46bd      	mov	sp, r7
 800fa22:	bd90      	pop	{r4, r7, pc}

0800fa24 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800fa24:	b580      	push	{r7, lr}
 800fa26:	b08a      	sub	sp, #40	; 0x28
 800fa28:	af02      	add	r7, sp, #8
 800fa2a:	60f8      	str	r0, [r7, #12]
 800fa2c:	60b9      	str	r1, [r7, #8]
 800fa2e:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800fa30:	68fb      	ldr	r3, [r7, #12]
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	d10a      	bne.n	800fa4c <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800fa36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa3a:	f383 8811 	msr	BASEPRI, r3
 800fa3e:	f3bf 8f6f 	isb	sy
 800fa42:	f3bf 8f4f 	dsb	sy
 800fa46:	61bb      	str	r3, [r7, #24]
}
 800fa48:	bf00      	nop
 800fa4a:	e7fe      	b.n	800fa4a <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800fa4c:	68ba      	ldr	r2, [r7, #8]
 800fa4e:	68fb      	ldr	r3, [r7, #12]
 800fa50:	429a      	cmp	r2, r3
 800fa52:	d90a      	bls.n	800fa6a <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800fa54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa58:	f383 8811 	msr	BASEPRI, r3
 800fa5c:	f3bf 8f6f 	isb	sy
 800fa60:	f3bf 8f4f 	dsb	sy
 800fa64:	617b      	str	r3, [r7, #20]
}
 800fa66:	bf00      	nop
 800fa68:	e7fe      	b.n	800fa68 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800fa6a:	2302      	movs	r3, #2
 800fa6c:	9300      	str	r3, [sp, #0]
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	2200      	movs	r2, #0
 800fa72:	2100      	movs	r1, #0
 800fa74:	68f8      	ldr	r0, [r7, #12]
 800fa76:	f7ff fe49 	bl	800f70c <xQueueGenericCreateStatic>
 800fa7a:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800fa7c:	69fb      	ldr	r3, [r7, #28]
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d002      	beq.n	800fa88 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800fa82:	69fb      	ldr	r3, [r7, #28]
 800fa84:	68ba      	ldr	r2, [r7, #8]
 800fa86:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800fa88:	69fb      	ldr	r3, [r7, #28]
	}
 800fa8a:	4618      	mov	r0, r3
 800fa8c:	3720      	adds	r7, #32
 800fa8e:	46bd      	mov	sp, r7
 800fa90:	bd80      	pop	{r7, pc}

0800fa92 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800fa92:	b580      	push	{r7, lr}
 800fa94:	b086      	sub	sp, #24
 800fa96:	af00      	add	r7, sp, #0
 800fa98:	6078      	str	r0, [r7, #4]
 800fa9a:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d10a      	bne.n	800fab8 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800faa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800faa6:	f383 8811 	msr	BASEPRI, r3
 800faaa:	f3bf 8f6f 	isb	sy
 800faae:	f3bf 8f4f 	dsb	sy
 800fab2:	613b      	str	r3, [r7, #16]
}
 800fab4:	bf00      	nop
 800fab6:	e7fe      	b.n	800fab6 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800fab8:	683a      	ldr	r2, [r7, #0]
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	429a      	cmp	r2, r3
 800fabe:	d90a      	bls.n	800fad6 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800fac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fac4:	f383 8811 	msr	BASEPRI, r3
 800fac8:	f3bf 8f6f 	isb	sy
 800facc:	f3bf 8f4f 	dsb	sy
 800fad0:	60fb      	str	r3, [r7, #12]
}
 800fad2:	bf00      	nop
 800fad4:	e7fe      	b.n	800fad4 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800fad6:	2202      	movs	r2, #2
 800fad8:	2100      	movs	r1, #0
 800fada:	6878      	ldr	r0, [r7, #4]
 800fadc:	f7ff fe8e 	bl	800f7fc <xQueueGenericCreate>
 800fae0:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800fae2:	697b      	ldr	r3, [r7, #20]
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d002      	beq.n	800faee <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800fae8:	697b      	ldr	r3, [r7, #20]
 800faea:	683a      	ldr	r2, [r7, #0]
 800faec:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800faee:	697b      	ldr	r3, [r7, #20]
	}
 800faf0:	4618      	mov	r0, r3
 800faf2:	3718      	adds	r7, #24
 800faf4:	46bd      	mov	sp, r7
 800faf6:	bd80      	pop	{r7, pc}

0800faf8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800faf8:	b580      	push	{r7, lr}
 800fafa:	b08e      	sub	sp, #56	; 0x38
 800fafc:	af00      	add	r7, sp, #0
 800fafe:	60f8      	str	r0, [r7, #12]
 800fb00:	60b9      	str	r1, [r7, #8]
 800fb02:	607a      	str	r2, [r7, #4]
 800fb04:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800fb06:	2300      	movs	r3, #0
 800fb08:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fb0a:	68fb      	ldr	r3, [r7, #12]
 800fb0c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800fb0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	d10a      	bne.n	800fb2a <xQueueGenericSend+0x32>
	__asm volatile
 800fb14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb18:	f383 8811 	msr	BASEPRI, r3
 800fb1c:	f3bf 8f6f 	isb	sy
 800fb20:	f3bf 8f4f 	dsb	sy
 800fb24:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800fb26:	bf00      	nop
 800fb28:	e7fe      	b.n	800fb28 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fb2a:	68bb      	ldr	r3, [r7, #8]
 800fb2c:	2b00      	cmp	r3, #0
 800fb2e:	d103      	bne.n	800fb38 <xQueueGenericSend+0x40>
 800fb30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fb32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d101      	bne.n	800fb3c <xQueueGenericSend+0x44>
 800fb38:	2301      	movs	r3, #1
 800fb3a:	e000      	b.n	800fb3e <xQueueGenericSend+0x46>
 800fb3c:	2300      	movs	r3, #0
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	d10a      	bne.n	800fb58 <xQueueGenericSend+0x60>
	__asm volatile
 800fb42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb46:	f383 8811 	msr	BASEPRI, r3
 800fb4a:	f3bf 8f6f 	isb	sy
 800fb4e:	f3bf 8f4f 	dsb	sy
 800fb52:	627b      	str	r3, [r7, #36]	; 0x24
}
 800fb54:	bf00      	nop
 800fb56:	e7fe      	b.n	800fb56 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fb58:	683b      	ldr	r3, [r7, #0]
 800fb5a:	2b02      	cmp	r3, #2
 800fb5c:	d103      	bne.n	800fb66 <xQueueGenericSend+0x6e>
 800fb5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fb60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fb62:	2b01      	cmp	r3, #1
 800fb64:	d101      	bne.n	800fb6a <xQueueGenericSend+0x72>
 800fb66:	2301      	movs	r3, #1
 800fb68:	e000      	b.n	800fb6c <xQueueGenericSend+0x74>
 800fb6a:	2300      	movs	r3, #0
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d10a      	bne.n	800fb86 <xQueueGenericSend+0x8e>
	__asm volatile
 800fb70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb74:	f383 8811 	msr	BASEPRI, r3
 800fb78:	f3bf 8f6f 	isb	sy
 800fb7c:	f3bf 8f4f 	dsb	sy
 800fb80:	623b      	str	r3, [r7, #32]
}
 800fb82:	bf00      	nop
 800fb84:	e7fe      	b.n	800fb84 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fb86:	f001 fe45 	bl	8011814 <xTaskGetSchedulerState>
 800fb8a:	4603      	mov	r3, r0
 800fb8c:	2b00      	cmp	r3, #0
 800fb8e:	d102      	bne.n	800fb96 <xQueueGenericSend+0x9e>
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d101      	bne.n	800fb9a <xQueueGenericSend+0xa2>
 800fb96:	2301      	movs	r3, #1
 800fb98:	e000      	b.n	800fb9c <xQueueGenericSend+0xa4>
 800fb9a:	2300      	movs	r3, #0
 800fb9c:	2b00      	cmp	r3, #0
 800fb9e:	d10a      	bne.n	800fbb6 <xQueueGenericSend+0xbe>
	__asm volatile
 800fba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fba4:	f383 8811 	msr	BASEPRI, r3
 800fba8:	f3bf 8f6f 	isb	sy
 800fbac:	f3bf 8f4f 	dsb	sy
 800fbb0:	61fb      	str	r3, [r7, #28]
}
 800fbb2:	bf00      	nop
 800fbb4:	e7fe      	b.n	800fbb4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fbb6:	f002 fdc5 	bl	8012744 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fbba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fbbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fbc2:	429a      	cmp	r2, r3
 800fbc4:	d302      	bcc.n	800fbcc <xQueueGenericSend+0xd4>
 800fbc6:	683b      	ldr	r3, [r7, #0]
 800fbc8:	2b02      	cmp	r3, #2
 800fbca:	d129      	bne.n	800fc20 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fbcc:	683a      	ldr	r2, [r7, #0]
 800fbce:	68b9      	ldr	r1, [r7, #8]
 800fbd0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fbd2:	f000 fc5e 	bl	8010492 <prvCopyDataToQueue>
 800fbd6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fbd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d010      	beq.n	800fc02 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fbe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbe2:	3324      	adds	r3, #36	; 0x24
 800fbe4:	4618      	mov	r0, r3
 800fbe6:	f001 fb73 	bl	80112d0 <xTaskRemoveFromEventList>
 800fbea:	4603      	mov	r3, r0
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	d013      	beq.n	800fc18 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800fbf0:	4b3f      	ldr	r3, [pc, #252]	; (800fcf0 <xQueueGenericSend+0x1f8>)
 800fbf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fbf6:	601a      	str	r2, [r3, #0]
 800fbf8:	f3bf 8f4f 	dsb	sy
 800fbfc:	f3bf 8f6f 	isb	sy
 800fc00:	e00a      	b.n	800fc18 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800fc02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d007      	beq.n	800fc18 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800fc08:	4b39      	ldr	r3, [pc, #228]	; (800fcf0 <xQueueGenericSend+0x1f8>)
 800fc0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fc0e:	601a      	str	r2, [r3, #0]
 800fc10:	f3bf 8f4f 	dsb	sy
 800fc14:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800fc18:	f002 fdc4 	bl	80127a4 <vPortExitCritical>
				return pdPASS;
 800fc1c:	2301      	movs	r3, #1
 800fc1e:	e063      	b.n	800fce8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	d103      	bne.n	800fc2e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fc26:	f002 fdbd 	bl	80127a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800fc2a:	2300      	movs	r3, #0
 800fc2c:	e05c      	b.n	800fce8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fc2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d106      	bne.n	800fc42 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fc34:	f107 0314 	add.w	r3, r7, #20
 800fc38:	4618      	mov	r0, r3
 800fc3a:	f001 fbad 	bl	8011398 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fc3e:	2301      	movs	r3, #1
 800fc40:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fc42:	f002 fdaf 	bl	80127a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fc46:	f001 f863 	bl	8010d10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fc4a:	f002 fd7b 	bl	8012744 <vPortEnterCritical>
 800fc4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc50:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fc54:	b25b      	sxtb	r3, r3
 800fc56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc5a:	d103      	bne.n	800fc64 <xQueueGenericSend+0x16c>
 800fc5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc5e:	2200      	movs	r2, #0
 800fc60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fc64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc66:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fc6a:	b25b      	sxtb	r3, r3
 800fc6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc70:	d103      	bne.n	800fc7a <xQueueGenericSend+0x182>
 800fc72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc74:	2200      	movs	r2, #0
 800fc76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fc7a:	f002 fd93 	bl	80127a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fc7e:	1d3a      	adds	r2, r7, #4
 800fc80:	f107 0314 	add.w	r3, r7, #20
 800fc84:	4611      	mov	r1, r2
 800fc86:	4618      	mov	r0, r3
 800fc88:	f001 fb9c 	bl	80113c4 <xTaskCheckForTimeOut>
 800fc8c:	4603      	mov	r3, r0
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	d124      	bne.n	800fcdc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800fc92:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fc94:	f000 fcf5 	bl	8010682 <prvIsQueueFull>
 800fc98:	4603      	mov	r3, r0
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d018      	beq.n	800fcd0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800fc9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fca0:	3310      	adds	r3, #16
 800fca2:	687a      	ldr	r2, [r7, #4]
 800fca4:	4611      	mov	r1, r2
 800fca6:	4618      	mov	r0, r3
 800fca8:	f001 fac2 	bl	8011230 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800fcac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fcae:	f000 fc80 	bl	80105b2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800fcb2:	f001 f83b 	bl	8010d2c <xTaskResumeAll>
 800fcb6:	4603      	mov	r3, r0
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	f47f af7c 	bne.w	800fbb6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800fcbe:	4b0c      	ldr	r3, [pc, #48]	; (800fcf0 <xQueueGenericSend+0x1f8>)
 800fcc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fcc4:	601a      	str	r2, [r3, #0]
 800fcc6:	f3bf 8f4f 	dsb	sy
 800fcca:	f3bf 8f6f 	isb	sy
 800fcce:	e772      	b.n	800fbb6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800fcd0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fcd2:	f000 fc6e 	bl	80105b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fcd6:	f001 f829 	bl	8010d2c <xTaskResumeAll>
 800fcda:	e76c      	b.n	800fbb6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800fcdc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fcde:	f000 fc68 	bl	80105b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fce2:	f001 f823 	bl	8010d2c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800fce6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800fce8:	4618      	mov	r0, r3
 800fcea:	3738      	adds	r7, #56	; 0x38
 800fcec:	46bd      	mov	sp, r7
 800fcee:	bd80      	pop	{r7, pc}
 800fcf0:	e000ed04 	.word	0xe000ed04

0800fcf4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800fcf4:	b580      	push	{r7, lr}
 800fcf6:	b090      	sub	sp, #64	; 0x40
 800fcf8:	af00      	add	r7, sp, #0
 800fcfa:	60f8      	str	r0, [r7, #12]
 800fcfc:	60b9      	str	r1, [r7, #8]
 800fcfe:	607a      	str	r2, [r7, #4]
 800fd00:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fd02:	68fb      	ldr	r3, [r7, #12]
 800fd04:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800fd06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d10a      	bne.n	800fd22 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800fd0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd10:	f383 8811 	msr	BASEPRI, r3
 800fd14:	f3bf 8f6f 	isb	sy
 800fd18:	f3bf 8f4f 	dsb	sy
 800fd1c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800fd1e:	bf00      	nop
 800fd20:	e7fe      	b.n	800fd20 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fd22:	68bb      	ldr	r3, [r7, #8]
 800fd24:	2b00      	cmp	r3, #0
 800fd26:	d103      	bne.n	800fd30 <xQueueGenericSendFromISR+0x3c>
 800fd28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d101      	bne.n	800fd34 <xQueueGenericSendFromISR+0x40>
 800fd30:	2301      	movs	r3, #1
 800fd32:	e000      	b.n	800fd36 <xQueueGenericSendFromISR+0x42>
 800fd34:	2300      	movs	r3, #0
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	d10a      	bne.n	800fd50 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800fd3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd3e:	f383 8811 	msr	BASEPRI, r3
 800fd42:	f3bf 8f6f 	isb	sy
 800fd46:	f3bf 8f4f 	dsb	sy
 800fd4a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800fd4c:	bf00      	nop
 800fd4e:	e7fe      	b.n	800fd4e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fd50:	683b      	ldr	r3, [r7, #0]
 800fd52:	2b02      	cmp	r3, #2
 800fd54:	d103      	bne.n	800fd5e <xQueueGenericSendFromISR+0x6a>
 800fd56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fd5a:	2b01      	cmp	r3, #1
 800fd5c:	d101      	bne.n	800fd62 <xQueueGenericSendFromISR+0x6e>
 800fd5e:	2301      	movs	r3, #1
 800fd60:	e000      	b.n	800fd64 <xQueueGenericSendFromISR+0x70>
 800fd62:	2300      	movs	r3, #0
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d10a      	bne.n	800fd7e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800fd68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd6c:	f383 8811 	msr	BASEPRI, r3
 800fd70:	f3bf 8f6f 	isb	sy
 800fd74:	f3bf 8f4f 	dsb	sy
 800fd78:	623b      	str	r3, [r7, #32]
}
 800fd7a:	bf00      	nop
 800fd7c:	e7fe      	b.n	800fd7c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fd7e:	f002 fdc3 	bl	8012908 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800fd82:	f3ef 8211 	mrs	r2, BASEPRI
 800fd86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd8a:	f383 8811 	msr	BASEPRI, r3
 800fd8e:	f3bf 8f6f 	isb	sy
 800fd92:	f3bf 8f4f 	dsb	sy
 800fd96:	61fa      	str	r2, [r7, #28]
 800fd98:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800fd9a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fd9c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fd9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fda0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fda2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fda4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fda6:	429a      	cmp	r2, r3
 800fda8:	d302      	bcc.n	800fdb0 <xQueueGenericSendFromISR+0xbc>
 800fdaa:	683b      	ldr	r3, [r7, #0]
 800fdac:	2b02      	cmp	r3, #2
 800fdae:	d12f      	bne.n	800fe10 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800fdb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdb2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fdb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fdba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fdbe:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fdc0:	683a      	ldr	r2, [r7, #0]
 800fdc2:	68b9      	ldr	r1, [r7, #8]
 800fdc4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800fdc6:	f000 fb64 	bl	8010492 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800fdca:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800fdce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fdd2:	d112      	bne.n	800fdfa <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fdd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	d016      	beq.n	800fe0a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdde:	3324      	adds	r3, #36	; 0x24
 800fde0:	4618      	mov	r0, r3
 800fde2:	f001 fa75 	bl	80112d0 <xTaskRemoveFromEventList>
 800fde6:	4603      	mov	r3, r0
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	d00e      	beq.n	800fe0a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	d00b      	beq.n	800fe0a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	2201      	movs	r2, #1
 800fdf6:	601a      	str	r2, [r3, #0]
 800fdf8:	e007      	b.n	800fe0a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800fdfa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800fdfe:	3301      	adds	r3, #1
 800fe00:	b2db      	uxtb	r3, r3
 800fe02:	b25a      	sxtb	r2, r3
 800fe04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800fe0a:	2301      	movs	r3, #1
 800fe0c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800fe0e:	e001      	b.n	800fe14 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800fe10:	2300      	movs	r3, #0
 800fe12:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fe14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe16:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800fe18:	697b      	ldr	r3, [r7, #20]
 800fe1a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800fe1e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fe20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800fe22:	4618      	mov	r0, r3
 800fe24:	3740      	adds	r7, #64	; 0x40
 800fe26:	46bd      	mov	sp, r7
 800fe28:	bd80      	pop	{r7, pc}

0800fe2a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800fe2a:	b580      	push	{r7, lr}
 800fe2c:	b08e      	sub	sp, #56	; 0x38
 800fe2e:	af00      	add	r7, sp, #0
 800fe30:	6078      	str	r0, [r7, #4]
 800fe32:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800fe38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe3a:	2b00      	cmp	r3, #0
 800fe3c:	d10a      	bne.n	800fe54 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800fe3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe42:	f383 8811 	msr	BASEPRI, r3
 800fe46:	f3bf 8f6f 	isb	sy
 800fe4a:	f3bf 8f4f 	dsb	sy
 800fe4e:	623b      	str	r3, [r7, #32]
}
 800fe50:	bf00      	nop
 800fe52:	e7fe      	b.n	800fe52 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800fe54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fe58:	2b00      	cmp	r3, #0
 800fe5a:	d00a      	beq.n	800fe72 <xQueueGiveFromISR+0x48>
	__asm volatile
 800fe5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe60:	f383 8811 	msr	BASEPRI, r3
 800fe64:	f3bf 8f6f 	isb	sy
 800fe68:	f3bf 8f4f 	dsb	sy
 800fe6c:	61fb      	str	r3, [r7, #28]
}
 800fe6e:	bf00      	nop
 800fe70:	e7fe      	b.n	800fe70 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800fe72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe74:	681b      	ldr	r3, [r3, #0]
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	d103      	bne.n	800fe82 <xQueueGiveFromISR+0x58>
 800fe7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe7c:	689b      	ldr	r3, [r3, #8]
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d101      	bne.n	800fe86 <xQueueGiveFromISR+0x5c>
 800fe82:	2301      	movs	r3, #1
 800fe84:	e000      	b.n	800fe88 <xQueueGiveFromISR+0x5e>
 800fe86:	2300      	movs	r3, #0
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	d10a      	bne.n	800fea2 <xQueueGiveFromISR+0x78>
	__asm volatile
 800fe8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe90:	f383 8811 	msr	BASEPRI, r3
 800fe94:	f3bf 8f6f 	isb	sy
 800fe98:	f3bf 8f4f 	dsb	sy
 800fe9c:	61bb      	str	r3, [r7, #24]
}
 800fe9e:	bf00      	nop
 800fea0:	e7fe      	b.n	800fea0 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fea2:	f002 fd31 	bl	8012908 <vPortValidateInterruptPriority>
	__asm volatile
 800fea6:	f3ef 8211 	mrs	r2, BASEPRI
 800feaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800feae:	f383 8811 	msr	BASEPRI, r3
 800feb2:	f3bf 8f6f 	isb	sy
 800feb6:	f3bf 8f4f 	dsb	sy
 800feba:	617a      	str	r2, [r7, #20]
 800febc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800febe:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fec0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fec4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fec6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800fec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800feca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fecc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fece:	429a      	cmp	r2, r3
 800fed0:	d22b      	bcs.n	800ff2a <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800fed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fed4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fed8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800fedc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fede:	1c5a      	adds	r2, r3, #1
 800fee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fee2:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800fee4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800fee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800feec:	d112      	bne.n	800ff14 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800feee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	d016      	beq.n	800ff24 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fef8:	3324      	adds	r3, #36	; 0x24
 800fefa:	4618      	mov	r0, r3
 800fefc:	f001 f9e8 	bl	80112d0 <xTaskRemoveFromEventList>
 800ff00:	4603      	mov	r3, r0
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	d00e      	beq.n	800ff24 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ff06:	683b      	ldr	r3, [r7, #0]
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	d00b      	beq.n	800ff24 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ff0c:	683b      	ldr	r3, [r7, #0]
 800ff0e:	2201      	movs	r2, #1
 800ff10:	601a      	str	r2, [r3, #0]
 800ff12:	e007      	b.n	800ff24 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ff14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ff18:	3301      	adds	r3, #1
 800ff1a:	b2db      	uxtb	r3, r3
 800ff1c:	b25a      	sxtb	r2, r3
 800ff1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800ff24:	2301      	movs	r3, #1
 800ff26:	637b      	str	r3, [r7, #52]	; 0x34
 800ff28:	e001      	b.n	800ff2e <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ff2a:	2300      	movs	r3, #0
 800ff2c:	637b      	str	r3, [r7, #52]	; 0x34
 800ff2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff30:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800ff32:	68fb      	ldr	r3, [r7, #12]
 800ff34:	f383 8811 	msr	BASEPRI, r3
}
 800ff38:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ff3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ff3c:	4618      	mov	r0, r3
 800ff3e:	3738      	adds	r7, #56	; 0x38
 800ff40:	46bd      	mov	sp, r7
 800ff42:	bd80      	pop	{r7, pc}

0800ff44 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ff44:	b580      	push	{r7, lr}
 800ff46:	b08c      	sub	sp, #48	; 0x30
 800ff48:	af00      	add	r7, sp, #0
 800ff4a:	60f8      	str	r0, [r7, #12]
 800ff4c:	60b9      	str	r1, [r7, #8]
 800ff4e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ff50:	2300      	movs	r3, #0
 800ff52:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ff54:	68fb      	ldr	r3, [r7, #12]
 800ff56:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ff58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff5a:	2b00      	cmp	r3, #0
 800ff5c:	d10a      	bne.n	800ff74 <xQueueReceive+0x30>
	__asm volatile
 800ff5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff62:	f383 8811 	msr	BASEPRI, r3
 800ff66:	f3bf 8f6f 	isb	sy
 800ff6a:	f3bf 8f4f 	dsb	sy
 800ff6e:	623b      	str	r3, [r7, #32]
}
 800ff70:	bf00      	nop
 800ff72:	e7fe      	b.n	800ff72 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ff74:	68bb      	ldr	r3, [r7, #8]
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	d103      	bne.n	800ff82 <xQueueReceive+0x3e>
 800ff7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff7e:	2b00      	cmp	r3, #0
 800ff80:	d101      	bne.n	800ff86 <xQueueReceive+0x42>
 800ff82:	2301      	movs	r3, #1
 800ff84:	e000      	b.n	800ff88 <xQueueReceive+0x44>
 800ff86:	2300      	movs	r3, #0
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	d10a      	bne.n	800ffa2 <xQueueReceive+0x5e>
	__asm volatile
 800ff8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff90:	f383 8811 	msr	BASEPRI, r3
 800ff94:	f3bf 8f6f 	isb	sy
 800ff98:	f3bf 8f4f 	dsb	sy
 800ff9c:	61fb      	str	r3, [r7, #28]
}
 800ff9e:	bf00      	nop
 800ffa0:	e7fe      	b.n	800ffa0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ffa2:	f001 fc37 	bl	8011814 <xTaskGetSchedulerState>
 800ffa6:	4603      	mov	r3, r0
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	d102      	bne.n	800ffb2 <xQueueReceive+0x6e>
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d101      	bne.n	800ffb6 <xQueueReceive+0x72>
 800ffb2:	2301      	movs	r3, #1
 800ffb4:	e000      	b.n	800ffb8 <xQueueReceive+0x74>
 800ffb6:	2300      	movs	r3, #0
 800ffb8:	2b00      	cmp	r3, #0
 800ffba:	d10a      	bne.n	800ffd2 <xQueueReceive+0x8e>
	__asm volatile
 800ffbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ffc0:	f383 8811 	msr	BASEPRI, r3
 800ffc4:	f3bf 8f6f 	isb	sy
 800ffc8:	f3bf 8f4f 	dsb	sy
 800ffcc:	61bb      	str	r3, [r7, #24]
}
 800ffce:	bf00      	nop
 800ffd0:	e7fe      	b.n	800ffd0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ffd2:	f002 fbb7 	bl	8012744 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ffd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ffd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ffda:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ffdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d01f      	beq.n	8010022 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ffe2:	68b9      	ldr	r1, [r7, #8]
 800ffe4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ffe6:	f000 fabe 	bl	8010566 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ffea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffec:	1e5a      	subs	r2, r3, #1
 800ffee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fff0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fff4:	691b      	ldr	r3, [r3, #16]
 800fff6:	2b00      	cmp	r3, #0
 800fff8:	d00f      	beq.n	801001a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fffc:	3310      	adds	r3, #16
 800fffe:	4618      	mov	r0, r3
 8010000:	f001 f966 	bl	80112d0 <xTaskRemoveFromEventList>
 8010004:	4603      	mov	r3, r0
 8010006:	2b00      	cmp	r3, #0
 8010008:	d007      	beq.n	801001a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801000a:	4b3d      	ldr	r3, [pc, #244]	; (8010100 <xQueueReceive+0x1bc>)
 801000c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010010:	601a      	str	r2, [r3, #0]
 8010012:	f3bf 8f4f 	dsb	sy
 8010016:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801001a:	f002 fbc3 	bl	80127a4 <vPortExitCritical>
				return pdPASS;
 801001e:	2301      	movs	r3, #1
 8010020:	e069      	b.n	80100f6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	2b00      	cmp	r3, #0
 8010026:	d103      	bne.n	8010030 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010028:	f002 fbbc 	bl	80127a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801002c:	2300      	movs	r3, #0
 801002e:	e062      	b.n	80100f6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010032:	2b00      	cmp	r3, #0
 8010034:	d106      	bne.n	8010044 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010036:	f107 0310 	add.w	r3, r7, #16
 801003a:	4618      	mov	r0, r3
 801003c:	f001 f9ac 	bl	8011398 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010040:	2301      	movs	r3, #1
 8010042:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010044:	f002 fbae 	bl	80127a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010048:	f000 fe62 	bl	8010d10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801004c:	f002 fb7a 	bl	8012744 <vPortEnterCritical>
 8010050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010052:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010056:	b25b      	sxtb	r3, r3
 8010058:	f1b3 3fff 	cmp.w	r3, #4294967295
 801005c:	d103      	bne.n	8010066 <xQueueReceive+0x122>
 801005e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010060:	2200      	movs	r2, #0
 8010062:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010068:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801006c:	b25b      	sxtb	r3, r3
 801006e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010072:	d103      	bne.n	801007c <xQueueReceive+0x138>
 8010074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010076:	2200      	movs	r2, #0
 8010078:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801007c:	f002 fb92 	bl	80127a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010080:	1d3a      	adds	r2, r7, #4
 8010082:	f107 0310 	add.w	r3, r7, #16
 8010086:	4611      	mov	r1, r2
 8010088:	4618      	mov	r0, r3
 801008a:	f001 f99b 	bl	80113c4 <xTaskCheckForTimeOut>
 801008e:	4603      	mov	r3, r0
 8010090:	2b00      	cmp	r3, #0
 8010092:	d123      	bne.n	80100dc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010094:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010096:	f000 fade 	bl	8010656 <prvIsQueueEmpty>
 801009a:	4603      	mov	r3, r0
 801009c:	2b00      	cmp	r3, #0
 801009e:	d017      	beq.n	80100d0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80100a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80100a2:	3324      	adds	r3, #36	; 0x24
 80100a4:	687a      	ldr	r2, [r7, #4]
 80100a6:	4611      	mov	r1, r2
 80100a8:	4618      	mov	r0, r3
 80100aa:	f001 f8c1 	bl	8011230 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80100ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80100b0:	f000 fa7f 	bl	80105b2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80100b4:	f000 fe3a 	bl	8010d2c <xTaskResumeAll>
 80100b8:	4603      	mov	r3, r0
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	d189      	bne.n	800ffd2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80100be:	4b10      	ldr	r3, [pc, #64]	; (8010100 <xQueueReceive+0x1bc>)
 80100c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80100c4:	601a      	str	r2, [r3, #0]
 80100c6:	f3bf 8f4f 	dsb	sy
 80100ca:	f3bf 8f6f 	isb	sy
 80100ce:	e780      	b.n	800ffd2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80100d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80100d2:	f000 fa6e 	bl	80105b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80100d6:	f000 fe29 	bl	8010d2c <xTaskResumeAll>
 80100da:	e77a      	b.n	800ffd2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80100dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80100de:	f000 fa68 	bl	80105b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80100e2:	f000 fe23 	bl	8010d2c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80100e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80100e8:	f000 fab5 	bl	8010656 <prvIsQueueEmpty>
 80100ec:	4603      	mov	r3, r0
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	f43f af6f 	beq.w	800ffd2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80100f4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80100f6:	4618      	mov	r0, r3
 80100f8:	3730      	adds	r7, #48	; 0x30
 80100fa:	46bd      	mov	sp, r7
 80100fc:	bd80      	pop	{r7, pc}
 80100fe:	bf00      	nop
 8010100:	e000ed04 	.word	0xe000ed04

08010104 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8010104:	b580      	push	{r7, lr}
 8010106:	b08e      	sub	sp, #56	; 0x38
 8010108:	af00      	add	r7, sp, #0
 801010a:	6078      	str	r0, [r7, #4]
 801010c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801010e:	2300      	movs	r3, #0
 8010110:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8010116:	2300      	movs	r3, #0
 8010118:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801011a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801011c:	2b00      	cmp	r3, #0
 801011e:	d10a      	bne.n	8010136 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8010120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010124:	f383 8811 	msr	BASEPRI, r3
 8010128:	f3bf 8f6f 	isb	sy
 801012c:	f3bf 8f4f 	dsb	sy
 8010130:	623b      	str	r3, [r7, #32]
}
 8010132:	bf00      	nop
 8010134:	e7fe      	b.n	8010134 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801013a:	2b00      	cmp	r3, #0
 801013c:	d00a      	beq.n	8010154 <xQueueSemaphoreTake+0x50>
	__asm volatile
 801013e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010142:	f383 8811 	msr	BASEPRI, r3
 8010146:	f3bf 8f6f 	isb	sy
 801014a:	f3bf 8f4f 	dsb	sy
 801014e:	61fb      	str	r3, [r7, #28]
}
 8010150:	bf00      	nop
 8010152:	e7fe      	b.n	8010152 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010154:	f001 fb5e 	bl	8011814 <xTaskGetSchedulerState>
 8010158:	4603      	mov	r3, r0
 801015a:	2b00      	cmp	r3, #0
 801015c:	d102      	bne.n	8010164 <xQueueSemaphoreTake+0x60>
 801015e:	683b      	ldr	r3, [r7, #0]
 8010160:	2b00      	cmp	r3, #0
 8010162:	d101      	bne.n	8010168 <xQueueSemaphoreTake+0x64>
 8010164:	2301      	movs	r3, #1
 8010166:	e000      	b.n	801016a <xQueueSemaphoreTake+0x66>
 8010168:	2300      	movs	r3, #0
 801016a:	2b00      	cmp	r3, #0
 801016c:	d10a      	bne.n	8010184 <xQueueSemaphoreTake+0x80>
	__asm volatile
 801016e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010172:	f383 8811 	msr	BASEPRI, r3
 8010176:	f3bf 8f6f 	isb	sy
 801017a:	f3bf 8f4f 	dsb	sy
 801017e:	61bb      	str	r3, [r7, #24]
}
 8010180:	bf00      	nop
 8010182:	e7fe      	b.n	8010182 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010184:	f002 fade 	bl	8012744 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8010188:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801018a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801018c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 801018e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010190:	2b00      	cmp	r3, #0
 8010192:	d024      	beq.n	80101de <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8010194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010196:	1e5a      	subs	r2, r3, #1
 8010198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801019a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801019c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801019e:	681b      	ldr	r3, [r3, #0]
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d104      	bne.n	80101ae <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80101a4:	f001 fdec 	bl	8011d80 <pvTaskIncrementMutexHeldCount>
 80101a8:	4602      	mov	r2, r0
 80101aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101ac:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80101ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101b0:	691b      	ldr	r3, [r3, #16]
 80101b2:	2b00      	cmp	r3, #0
 80101b4:	d00f      	beq.n	80101d6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80101b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101b8:	3310      	adds	r3, #16
 80101ba:	4618      	mov	r0, r3
 80101bc:	f001 f888 	bl	80112d0 <xTaskRemoveFromEventList>
 80101c0:	4603      	mov	r3, r0
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d007      	beq.n	80101d6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80101c6:	4b54      	ldr	r3, [pc, #336]	; (8010318 <xQueueSemaphoreTake+0x214>)
 80101c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80101cc:	601a      	str	r2, [r3, #0]
 80101ce:	f3bf 8f4f 	dsb	sy
 80101d2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80101d6:	f002 fae5 	bl	80127a4 <vPortExitCritical>
				return pdPASS;
 80101da:	2301      	movs	r3, #1
 80101dc:	e097      	b.n	801030e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80101de:	683b      	ldr	r3, [r7, #0]
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d111      	bne.n	8010208 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80101e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	d00a      	beq.n	8010200 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80101ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80101ee:	f383 8811 	msr	BASEPRI, r3
 80101f2:	f3bf 8f6f 	isb	sy
 80101f6:	f3bf 8f4f 	dsb	sy
 80101fa:	617b      	str	r3, [r7, #20]
}
 80101fc:	bf00      	nop
 80101fe:	e7fe      	b.n	80101fe <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8010200:	f002 fad0 	bl	80127a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010204:	2300      	movs	r3, #0
 8010206:	e082      	b.n	801030e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010208:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801020a:	2b00      	cmp	r3, #0
 801020c:	d106      	bne.n	801021c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801020e:	f107 030c 	add.w	r3, r7, #12
 8010212:	4618      	mov	r0, r3
 8010214:	f001 f8c0 	bl	8011398 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010218:	2301      	movs	r3, #1
 801021a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801021c:	f002 fac2 	bl	80127a4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010220:	f000 fd76 	bl	8010d10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010224:	f002 fa8e 	bl	8012744 <vPortEnterCritical>
 8010228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801022a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801022e:	b25b      	sxtb	r3, r3
 8010230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010234:	d103      	bne.n	801023e <xQueueSemaphoreTake+0x13a>
 8010236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010238:	2200      	movs	r2, #0
 801023a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801023e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010240:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010244:	b25b      	sxtb	r3, r3
 8010246:	f1b3 3fff 	cmp.w	r3, #4294967295
 801024a:	d103      	bne.n	8010254 <xQueueSemaphoreTake+0x150>
 801024c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801024e:	2200      	movs	r2, #0
 8010250:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010254:	f002 faa6 	bl	80127a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010258:	463a      	mov	r2, r7
 801025a:	f107 030c 	add.w	r3, r7, #12
 801025e:	4611      	mov	r1, r2
 8010260:	4618      	mov	r0, r3
 8010262:	f001 f8af 	bl	80113c4 <xTaskCheckForTimeOut>
 8010266:	4603      	mov	r3, r0
 8010268:	2b00      	cmp	r3, #0
 801026a:	d132      	bne.n	80102d2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801026c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801026e:	f000 f9f2 	bl	8010656 <prvIsQueueEmpty>
 8010272:	4603      	mov	r3, r0
 8010274:	2b00      	cmp	r3, #0
 8010276:	d026      	beq.n	80102c6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801027a:	681b      	ldr	r3, [r3, #0]
 801027c:	2b00      	cmp	r3, #0
 801027e:	d109      	bne.n	8010294 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8010280:	f002 fa60 	bl	8012744 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010286:	689b      	ldr	r3, [r3, #8]
 8010288:	4618      	mov	r0, r3
 801028a:	f001 fae1 	bl	8011850 <xTaskPriorityInherit>
 801028e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8010290:	f002 fa88 	bl	80127a4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010296:	3324      	adds	r3, #36	; 0x24
 8010298:	683a      	ldr	r2, [r7, #0]
 801029a:	4611      	mov	r1, r2
 801029c:	4618      	mov	r0, r3
 801029e:	f000 ffc7 	bl	8011230 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80102a2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80102a4:	f000 f985 	bl	80105b2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80102a8:	f000 fd40 	bl	8010d2c <xTaskResumeAll>
 80102ac:	4603      	mov	r3, r0
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	f47f af68 	bne.w	8010184 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80102b4:	4b18      	ldr	r3, [pc, #96]	; (8010318 <xQueueSemaphoreTake+0x214>)
 80102b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80102ba:	601a      	str	r2, [r3, #0]
 80102bc:	f3bf 8f4f 	dsb	sy
 80102c0:	f3bf 8f6f 	isb	sy
 80102c4:	e75e      	b.n	8010184 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80102c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80102c8:	f000 f973 	bl	80105b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80102cc:	f000 fd2e 	bl	8010d2c <xTaskResumeAll>
 80102d0:	e758      	b.n	8010184 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80102d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80102d4:	f000 f96d 	bl	80105b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80102d8:	f000 fd28 	bl	8010d2c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80102dc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80102de:	f000 f9ba 	bl	8010656 <prvIsQueueEmpty>
 80102e2:	4603      	mov	r3, r0
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	f43f af4d 	beq.w	8010184 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80102ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d00d      	beq.n	801030c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80102f0:	f002 fa28 	bl	8012744 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80102f4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80102f6:	f000 f8b4 	bl	8010462 <prvGetDisinheritPriorityAfterTimeout>
 80102fa:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80102fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102fe:	689b      	ldr	r3, [r3, #8]
 8010300:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010302:	4618      	mov	r0, r3
 8010304:	f001 fb7a 	bl	80119fc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8010308:	f002 fa4c 	bl	80127a4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801030c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801030e:	4618      	mov	r0, r3
 8010310:	3738      	adds	r7, #56	; 0x38
 8010312:	46bd      	mov	sp, r7
 8010314:	bd80      	pop	{r7, pc}
 8010316:	bf00      	nop
 8010318:	e000ed04 	.word	0xe000ed04

0801031c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801031c:	b580      	push	{r7, lr}
 801031e:	b08e      	sub	sp, #56	; 0x38
 8010320:	af00      	add	r7, sp, #0
 8010322:	60f8      	str	r0, [r7, #12]
 8010324:	60b9      	str	r1, [r7, #8]
 8010326:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010328:	68fb      	ldr	r3, [r7, #12]
 801032a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801032c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801032e:	2b00      	cmp	r3, #0
 8010330:	d10a      	bne.n	8010348 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8010332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010336:	f383 8811 	msr	BASEPRI, r3
 801033a:	f3bf 8f6f 	isb	sy
 801033e:	f3bf 8f4f 	dsb	sy
 8010342:	623b      	str	r3, [r7, #32]
}
 8010344:	bf00      	nop
 8010346:	e7fe      	b.n	8010346 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010348:	68bb      	ldr	r3, [r7, #8]
 801034a:	2b00      	cmp	r3, #0
 801034c:	d103      	bne.n	8010356 <xQueueReceiveFromISR+0x3a>
 801034e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010352:	2b00      	cmp	r3, #0
 8010354:	d101      	bne.n	801035a <xQueueReceiveFromISR+0x3e>
 8010356:	2301      	movs	r3, #1
 8010358:	e000      	b.n	801035c <xQueueReceiveFromISR+0x40>
 801035a:	2300      	movs	r3, #0
 801035c:	2b00      	cmp	r3, #0
 801035e:	d10a      	bne.n	8010376 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8010360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010364:	f383 8811 	msr	BASEPRI, r3
 8010368:	f3bf 8f6f 	isb	sy
 801036c:	f3bf 8f4f 	dsb	sy
 8010370:	61fb      	str	r3, [r7, #28]
}
 8010372:	bf00      	nop
 8010374:	e7fe      	b.n	8010374 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010376:	f002 fac7 	bl	8012908 <vPortValidateInterruptPriority>
	__asm volatile
 801037a:	f3ef 8211 	mrs	r2, BASEPRI
 801037e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010382:	f383 8811 	msr	BASEPRI, r3
 8010386:	f3bf 8f6f 	isb	sy
 801038a:	f3bf 8f4f 	dsb	sy
 801038e:	61ba      	str	r2, [r7, #24]
 8010390:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8010392:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010394:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010398:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801039a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801039c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801039e:	2b00      	cmp	r3, #0
 80103a0:	d02f      	beq.n	8010402 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80103a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80103a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80103ac:	68b9      	ldr	r1, [r7, #8]
 80103ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80103b0:	f000 f8d9 	bl	8010566 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80103b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103b6:	1e5a      	subs	r2, r3, #1
 80103b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103ba:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80103bc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80103c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80103c4:	d112      	bne.n	80103ec <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80103c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103c8:	691b      	ldr	r3, [r3, #16]
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d016      	beq.n	80103fc <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80103ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103d0:	3310      	adds	r3, #16
 80103d2:	4618      	mov	r0, r3
 80103d4:	f000 ff7c 	bl	80112d0 <xTaskRemoveFromEventList>
 80103d8:	4603      	mov	r3, r0
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d00e      	beq.n	80103fc <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	d00b      	beq.n	80103fc <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	2201      	movs	r2, #1
 80103e8:	601a      	str	r2, [r3, #0]
 80103ea:	e007      	b.n	80103fc <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80103ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80103f0:	3301      	adds	r3, #1
 80103f2:	b2db      	uxtb	r3, r3
 80103f4:	b25a      	sxtb	r2, r3
 80103f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80103fc:	2301      	movs	r3, #1
 80103fe:	637b      	str	r3, [r7, #52]	; 0x34
 8010400:	e001      	b.n	8010406 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8010402:	2300      	movs	r3, #0
 8010404:	637b      	str	r3, [r7, #52]	; 0x34
 8010406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010408:	613b      	str	r3, [r7, #16]
	__asm volatile
 801040a:	693b      	ldr	r3, [r7, #16]
 801040c:	f383 8811 	msr	BASEPRI, r3
}
 8010410:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010412:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8010414:	4618      	mov	r0, r3
 8010416:	3738      	adds	r7, #56	; 0x38
 8010418:	46bd      	mov	sp, r7
 801041a:	bd80      	pop	{r7, pc}

0801041c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 801041c:	b580      	push	{r7, lr}
 801041e:	b084      	sub	sp, #16
 8010420:	af00      	add	r7, sp, #0
 8010422:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010428:	68fb      	ldr	r3, [r7, #12]
 801042a:	2b00      	cmp	r3, #0
 801042c:	d10a      	bne.n	8010444 <vQueueDelete+0x28>
	__asm volatile
 801042e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010432:	f383 8811 	msr	BASEPRI, r3
 8010436:	f3bf 8f6f 	isb	sy
 801043a:	f3bf 8f4f 	dsb	sy
 801043e:	60bb      	str	r3, [r7, #8]
}
 8010440:	bf00      	nop
 8010442:	e7fe      	b.n	8010442 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8010444:	68f8      	ldr	r0, [r7, #12]
 8010446:	f000 f95f 	bl	8010708 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 801044a:	68fb      	ldr	r3, [r7, #12]
 801044c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8010450:	2b00      	cmp	r3, #0
 8010452:	d102      	bne.n	801045a <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8010454:	68f8      	ldr	r0, [r7, #12]
 8010456:	f002 fb63 	bl	8012b20 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 801045a:	bf00      	nop
 801045c:	3710      	adds	r7, #16
 801045e:	46bd      	mov	sp, r7
 8010460:	bd80      	pop	{r7, pc}

08010462 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8010462:	b480      	push	{r7}
 8010464:	b085      	sub	sp, #20
 8010466:	af00      	add	r7, sp, #0
 8010468:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801046e:	2b00      	cmp	r3, #0
 8010470:	d006      	beq.n	8010480 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010476:	681b      	ldr	r3, [r3, #0]
 8010478:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 801047c:	60fb      	str	r3, [r7, #12]
 801047e:	e001      	b.n	8010484 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8010480:	2300      	movs	r3, #0
 8010482:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8010484:	68fb      	ldr	r3, [r7, #12]
	}
 8010486:	4618      	mov	r0, r3
 8010488:	3714      	adds	r7, #20
 801048a:	46bd      	mov	sp, r7
 801048c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010490:	4770      	bx	lr

08010492 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010492:	b580      	push	{r7, lr}
 8010494:	b086      	sub	sp, #24
 8010496:	af00      	add	r7, sp, #0
 8010498:	60f8      	str	r0, [r7, #12]
 801049a:	60b9      	str	r1, [r7, #8]
 801049c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801049e:	2300      	movs	r3, #0
 80104a0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80104a2:	68fb      	ldr	r3, [r7, #12]
 80104a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80104a6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	d10d      	bne.n	80104cc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d14d      	bne.n	8010554 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80104b8:	68fb      	ldr	r3, [r7, #12]
 80104ba:	689b      	ldr	r3, [r3, #8]
 80104bc:	4618      	mov	r0, r3
 80104be:	f001 fa2f 	bl	8011920 <xTaskPriorityDisinherit>
 80104c2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80104c4:	68fb      	ldr	r3, [r7, #12]
 80104c6:	2200      	movs	r2, #0
 80104c8:	609a      	str	r2, [r3, #8]
 80104ca:	e043      	b.n	8010554 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	d119      	bne.n	8010506 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80104d2:	68fb      	ldr	r3, [r7, #12]
 80104d4:	6858      	ldr	r0, [r3, #4]
 80104d6:	68fb      	ldr	r3, [r7, #12]
 80104d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80104da:	461a      	mov	r2, r3
 80104dc:	68b9      	ldr	r1, [r7, #8]
 80104de:	f00e fe73 	bl	801f1c8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80104e2:	68fb      	ldr	r3, [r7, #12]
 80104e4:	685a      	ldr	r2, [r3, #4]
 80104e6:	68fb      	ldr	r3, [r7, #12]
 80104e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80104ea:	441a      	add	r2, r3
 80104ec:	68fb      	ldr	r3, [r7, #12]
 80104ee:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80104f0:	68fb      	ldr	r3, [r7, #12]
 80104f2:	685a      	ldr	r2, [r3, #4]
 80104f4:	68fb      	ldr	r3, [r7, #12]
 80104f6:	689b      	ldr	r3, [r3, #8]
 80104f8:	429a      	cmp	r2, r3
 80104fa:	d32b      	bcc.n	8010554 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80104fc:	68fb      	ldr	r3, [r7, #12]
 80104fe:	681a      	ldr	r2, [r3, #0]
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	605a      	str	r2, [r3, #4]
 8010504:	e026      	b.n	8010554 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010506:	68fb      	ldr	r3, [r7, #12]
 8010508:	68d8      	ldr	r0, [r3, #12]
 801050a:	68fb      	ldr	r3, [r7, #12]
 801050c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801050e:	461a      	mov	r2, r3
 8010510:	68b9      	ldr	r1, [r7, #8]
 8010512:	f00e fe59 	bl	801f1c8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010516:	68fb      	ldr	r3, [r7, #12]
 8010518:	68da      	ldr	r2, [r3, #12]
 801051a:	68fb      	ldr	r3, [r7, #12]
 801051c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801051e:	425b      	negs	r3, r3
 8010520:	441a      	add	r2, r3
 8010522:	68fb      	ldr	r3, [r7, #12]
 8010524:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010526:	68fb      	ldr	r3, [r7, #12]
 8010528:	68da      	ldr	r2, [r3, #12]
 801052a:	68fb      	ldr	r3, [r7, #12]
 801052c:	681b      	ldr	r3, [r3, #0]
 801052e:	429a      	cmp	r2, r3
 8010530:	d207      	bcs.n	8010542 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010532:	68fb      	ldr	r3, [r7, #12]
 8010534:	689a      	ldr	r2, [r3, #8]
 8010536:	68fb      	ldr	r3, [r7, #12]
 8010538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801053a:	425b      	negs	r3, r3
 801053c:	441a      	add	r2, r3
 801053e:	68fb      	ldr	r3, [r7, #12]
 8010540:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	2b02      	cmp	r3, #2
 8010546:	d105      	bne.n	8010554 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010548:	693b      	ldr	r3, [r7, #16]
 801054a:	2b00      	cmp	r3, #0
 801054c:	d002      	beq.n	8010554 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 801054e:	693b      	ldr	r3, [r7, #16]
 8010550:	3b01      	subs	r3, #1
 8010552:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010554:	693b      	ldr	r3, [r7, #16]
 8010556:	1c5a      	adds	r2, r3, #1
 8010558:	68fb      	ldr	r3, [r7, #12]
 801055a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 801055c:	697b      	ldr	r3, [r7, #20]
}
 801055e:	4618      	mov	r0, r3
 8010560:	3718      	adds	r7, #24
 8010562:	46bd      	mov	sp, r7
 8010564:	bd80      	pop	{r7, pc}

08010566 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010566:	b580      	push	{r7, lr}
 8010568:	b082      	sub	sp, #8
 801056a:	af00      	add	r7, sp, #0
 801056c:	6078      	str	r0, [r7, #4]
 801056e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010574:	2b00      	cmp	r3, #0
 8010576:	d018      	beq.n	80105aa <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	68da      	ldr	r2, [r3, #12]
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010580:	441a      	add	r2, r3
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	68da      	ldr	r2, [r3, #12]
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	689b      	ldr	r3, [r3, #8]
 801058e:	429a      	cmp	r2, r3
 8010590:	d303      	bcc.n	801059a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	681a      	ldr	r2, [r3, #0]
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	68d9      	ldr	r1, [r3, #12]
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80105a2:	461a      	mov	r2, r3
 80105a4:	6838      	ldr	r0, [r7, #0]
 80105a6:	f00e fe0f 	bl	801f1c8 <memcpy>
	}
}
 80105aa:	bf00      	nop
 80105ac:	3708      	adds	r7, #8
 80105ae:	46bd      	mov	sp, r7
 80105b0:	bd80      	pop	{r7, pc}

080105b2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80105b2:	b580      	push	{r7, lr}
 80105b4:	b084      	sub	sp, #16
 80105b6:	af00      	add	r7, sp, #0
 80105b8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80105ba:	f002 f8c3 	bl	8012744 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80105c4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80105c6:	e011      	b.n	80105ec <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80105cc:	2b00      	cmp	r3, #0
 80105ce:	d012      	beq.n	80105f6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	3324      	adds	r3, #36	; 0x24
 80105d4:	4618      	mov	r0, r3
 80105d6:	f000 fe7b 	bl	80112d0 <xTaskRemoveFromEventList>
 80105da:	4603      	mov	r3, r0
 80105dc:	2b00      	cmp	r3, #0
 80105de:	d001      	beq.n	80105e4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80105e0:	f000 ff52 	bl	8011488 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80105e4:	7bfb      	ldrb	r3, [r7, #15]
 80105e6:	3b01      	subs	r3, #1
 80105e8:	b2db      	uxtb	r3, r3
 80105ea:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80105ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	dce9      	bgt.n	80105c8 <prvUnlockQueue+0x16>
 80105f4:	e000      	b.n	80105f8 <prvUnlockQueue+0x46>
					break;
 80105f6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	22ff      	movs	r2, #255	; 0xff
 80105fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8010600:	f002 f8d0 	bl	80127a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8010604:	f002 f89e 	bl	8012744 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801060e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010610:	e011      	b.n	8010636 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	691b      	ldr	r3, [r3, #16]
 8010616:	2b00      	cmp	r3, #0
 8010618:	d012      	beq.n	8010640 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	3310      	adds	r3, #16
 801061e:	4618      	mov	r0, r3
 8010620:	f000 fe56 	bl	80112d0 <xTaskRemoveFromEventList>
 8010624:	4603      	mov	r3, r0
 8010626:	2b00      	cmp	r3, #0
 8010628:	d001      	beq.n	801062e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801062a:	f000 ff2d 	bl	8011488 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801062e:	7bbb      	ldrb	r3, [r7, #14]
 8010630:	3b01      	subs	r3, #1
 8010632:	b2db      	uxtb	r3, r3
 8010634:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010636:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801063a:	2b00      	cmp	r3, #0
 801063c:	dce9      	bgt.n	8010612 <prvUnlockQueue+0x60>
 801063e:	e000      	b.n	8010642 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8010640:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	22ff      	movs	r2, #255	; 0xff
 8010646:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 801064a:	f002 f8ab 	bl	80127a4 <vPortExitCritical>
}
 801064e:	bf00      	nop
 8010650:	3710      	adds	r7, #16
 8010652:	46bd      	mov	sp, r7
 8010654:	bd80      	pop	{r7, pc}

08010656 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010656:	b580      	push	{r7, lr}
 8010658:	b084      	sub	sp, #16
 801065a:	af00      	add	r7, sp, #0
 801065c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801065e:	f002 f871 	bl	8012744 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010666:	2b00      	cmp	r3, #0
 8010668:	d102      	bne.n	8010670 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 801066a:	2301      	movs	r3, #1
 801066c:	60fb      	str	r3, [r7, #12]
 801066e:	e001      	b.n	8010674 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8010670:	2300      	movs	r3, #0
 8010672:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010674:	f002 f896 	bl	80127a4 <vPortExitCritical>

	return xReturn;
 8010678:	68fb      	ldr	r3, [r7, #12]
}
 801067a:	4618      	mov	r0, r3
 801067c:	3710      	adds	r7, #16
 801067e:	46bd      	mov	sp, r7
 8010680:	bd80      	pop	{r7, pc}

08010682 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010682:	b580      	push	{r7, lr}
 8010684:	b084      	sub	sp, #16
 8010686:	af00      	add	r7, sp, #0
 8010688:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801068a:	f002 f85b 	bl	8012744 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010696:	429a      	cmp	r2, r3
 8010698:	d102      	bne.n	80106a0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 801069a:	2301      	movs	r3, #1
 801069c:	60fb      	str	r3, [r7, #12]
 801069e:	e001      	b.n	80106a4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80106a0:	2300      	movs	r3, #0
 80106a2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80106a4:	f002 f87e 	bl	80127a4 <vPortExitCritical>

	return xReturn;
 80106a8:	68fb      	ldr	r3, [r7, #12]
}
 80106aa:	4618      	mov	r0, r3
 80106ac:	3710      	adds	r7, #16
 80106ae:	46bd      	mov	sp, r7
 80106b0:	bd80      	pop	{r7, pc}
	...

080106b4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80106b4:	b480      	push	{r7}
 80106b6:	b085      	sub	sp, #20
 80106b8:	af00      	add	r7, sp, #0
 80106ba:	6078      	str	r0, [r7, #4]
 80106bc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80106be:	2300      	movs	r3, #0
 80106c0:	60fb      	str	r3, [r7, #12]
 80106c2:	e014      	b.n	80106ee <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80106c4:	4a0f      	ldr	r2, [pc, #60]	; (8010704 <vQueueAddToRegistry+0x50>)
 80106c6:	68fb      	ldr	r3, [r7, #12]
 80106c8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	d10b      	bne.n	80106e8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80106d0:	490c      	ldr	r1, [pc, #48]	; (8010704 <vQueueAddToRegistry+0x50>)
 80106d2:	68fb      	ldr	r3, [r7, #12]
 80106d4:	683a      	ldr	r2, [r7, #0]
 80106d6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80106da:	4a0a      	ldr	r2, [pc, #40]	; (8010704 <vQueueAddToRegistry+0x50>)
 80106dc:	68fb      	ldr	r3, [r7, #12]
 80106de:	00db      	lsls	r3, r3, #3
 80106e0:	4413      	add	r3, r2
 80106e2:	687a      	ldr	r2, [r7, #4]
 80106e4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80106e6:	e006      	b.n	80106f6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80106e8:	68fb      	ldr	r3, [r7, #12]
 80106ea:	3301      	adds	r3, #1
 80106ec:	60fb      	str	r3, [r7, #12]
 80106ee:	68fb      	ldr	r3, [r7, #12]
 80106f0:	2b07      	cmp	r3, #7
 80106f2:	d9e7      	bls.n	80106c4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80106f4:	bf00      	nop
 80106f6:	bf00      	nop
 80106f8:	3714      	adds	r7, #20
 80106fa:	46bd      	mov	sp, r7
 80106fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010700:	4770      	bx	lr
 8010702:	bf00      	nop
 8010704:	200047f4 	.word	0x200047f4

08010708 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8010708:	b480      	push	{r7}
 801070a:	b085      	sub	sp, #20
 801070c:	af00      	add	r7, sp, #0
 801070e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010710:	2300      	movs	r3, #0
 8010712:	60fb      	str	r3, [r7, #12]
 8010714:	e016      	b.n	8010744 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8010716:	4a10      	ldr	r2, [pc, #64]	; (8010758 <vQueueUnregisterQueue+0x50>)
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	00db      	lsls	r3, r3, #3
 801071c:	4413      	add	r3, r2
 801071e:	685b      	ldr	r3, [r3, #4]
 8010720:	687a      	ldr	r2, [r7, #4]
 8010722:	429a      	cmp	r2, r3
 8010724:	d10b      	bne.n	801073e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8010726:	4a0c      	ldr	r2, [pc, #48]	; (8010758 <vQueueUnregisterQueue+0x50>)
 8010728:	68fb      	ldr	r3, [r7, #12]
 801072a:	2100      	movs	r1, #0
 801072c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8010730:	4a09      	ldr	r2, [pc, #36]	; (8010758 <vQueueUnregisterQueue+0x50>)
 8010732:	68fb      	ldr	r3, [r7, #12]
 8010734:	00db      	lsls	r3, r3, #3
 8010736:	4413      	add	r3, r2
 8010738:	2200      	movs	r2, #0
 801073a:	605a      	str	r2, [r3, #4]
				break;
 801073c:	e006      	b.n	801074c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801073e:	68fb      	ldr	r3, [r7, #12]
 8010740:	3301      	adds	r3, #1
 8010742:	60fb      	str	r3, [r7, #12]
 8010744:	68fb      	ldr	r3, [r7, #12]
 8010746:	2b07      	cmp	r3, #7
 8010748:	d9e5      	bls.n	8010716 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 801074a:	bf00      	nop
 801074c:	bf00      	nop
 801074e:	3714      	adds	r7, #20
 8010750:	46bd      	mov	sp, r7
 8010752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010756:	4770      	bx	lr
 8010758:	200047f4 	.word	0x200047f4

0801075c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801075c:	b580      	push	{r7, lr}
 801075e:	b086      	sub	sp, #24
 8010760:	af00      	add	r7, sp, #0
 8010762:	60f8      	str	r0, [r7, #12]
 8010764:	60b9      	str	r1, [r7, #8]
 8010766:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8010768:	68fb      	ldr	r3, [r7, #12]
 801076a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 801076c:	f001 ffea 	bl	8012744 <vPortEnterCritical>
 8010770:	697b      	ldr	r3, [r7, #20]
 8010772:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010776:	b25b      	sxtb	r3, r3
 8010778:	f1b3 3fff 	cmp.w	r3, #4294967295
 801077c:	d103      	bne.n	8010786 <vQueueWaitForMessageRestricted+0x2a>
 801077e:	697b      	ldr	r3, [r7, #20]
 8010780:	2200      	movs	r2, #0
 8010782:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010786:	697b      	ldr	r3, [r7, #20]
 8010788:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801078c:	b25b      	sxtb	r3, r3
 801078e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010792:	d103      	bne.n	801079c <vQueueWaitForMessageRestricted+0x40>
 8010794:	697b      	ldr	r3, [r7, #20]
 8010796:	2200      	movs	r2, #0
 8010798:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801079c:	f002 f802 	bl	80127a4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80107a0:	697b      	ldr	r3, [r7, #20]
 80107a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	d106      	bne.n	80107b6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80107a8:	697b      	ldr	r3, [r7, #20]
 80107aa:	3324      	adds	r3, #36	; 0x24
 80107ac:	687a      	ldr	r2, [r7, #4]
 80107ae:	68b9      	ldr	r1, [r7, #8]
 80107b0:	4618      	mov	r0, r3
 80107b2:	f000 fd61 	bl	8011278 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80107b6:	6978      	ldr	r0, [r7, #20]
 80107b8:	f7ff fefb 	bl	80105b2 <prvUnlockQueue>
	}
 80107bc:	bf00      	nop
 80107be:	3718      	adds	r7, #24
 80107c0:	46bd      	mov	sp, r7
 80107c2:	bd80      	pop	{r7, pc}

080107c4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80107c4:	b580      	push	{r7, lr}
 80107c6:	b08e      	sub	sp, #56	; 0x38
 80107c8:	af04      	add	r7, sp, #16
 80107ca:	60f8      	str	r0, [r7, #12]
 80107cc:	60b9      	str	r1, [r7, #8]
 80107ce:	607a      	str	r2, [r7, #4]
 80107d0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80107d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	d10a      	bne.n	80107ee <xTaskCreateStatic+0x2a>
	__asm volatile
 80107d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107dc:	f383 8811 	msr	BASEPRI, r3
 80107e0:	f3bf 8f6f 	isb	sy
 80107e4:	f3bf 8f4f 	dsb	sy
 80107e8:	623b      	str	r3, [r7, #32]
}
 80107ea:	bf00      	nop
 80107ec:	e7fe      	b.n	80107ec <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80107ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107f0:	2b00      	cmp	r3, #0
 80107f2:	d10a      	bne.n	801080a <xTaskCreateStatic+0x46>
	__asm volatile
 80107f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107f8:	f383 8811 	msr	BASEPRI, r3
 80107fc:	f3bf 8f6f 	isb	sy
 8010800:	f3bf 8f4f 	dsb	sy
 8010804:	61fb      	str	r3, [r7, #28]
}
 8010806:	bf00      	nop
 8010808:	e7fe      	b.n	8010808 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801080a:	2360      	movs	r3, #96	; 0x60
 801080c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801080e:	693b      	ldr	r3, [r7, #16]
 8010810:	2b60      	cmp	r3, #96	; 0x60
 8010812:	d00a      	beq.n	801082a <xTaskCreateStatic+0x66>
	__asm volatile
 8010814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010818:	f383 8811 	msr	BASEPRI, r3
 801081c:	f3bf 8f6f 	isb	sy
 8010820:	f3bf 8f4f 	dsb	sy
 8010824:	61bb      	str	r3, [r7, #24]
}
 8010826:	bf00      	nop
 8010828:	e7fe      	b.n	8010828 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801082a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801082c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801082e:	2b00      	cmp	r3, #0
 8010830:	d01e      	beq.n	8010870 <xTaskCreateStatic+0xac>
 8010832:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010834:	2b00      	cmp	r3, #0
 8010836:	d01b      	beq.n	8010870 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801083a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801083c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801083e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010840:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010844:	2202      	movs	r2, #2
 8010846:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801084a:	2300      	movs	r3, #0
 801084c:	9303      	str	r3, [sp, #12]
 801084e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010850:	9302      	str	r3, [sp, #8]
 8010852:	f107 0314 	add.w	r3, r7, #20
 8010856:	9301      	str	r3, [sp, #4]
 8010858:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801085a:	9300      	str	r3, [sp, #0]
 801085c:	683b      	ldr	r3, [r7, #0]
 801085e:	687a      	ldr	r2, [r7, #4]
 8010860:	68b9      	ldr	r1, [r7, #8]
 8010862:	68f8      	ldr	r0, [r7, #12]
 8010864:	f000 f850 	bl	8010908 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010868:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801086a:	f000 f8df 	bl	8010a2c <prvAddNewTaskToReadyList>
 801086e:	e001      	b.n	8010874 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8010870:	2300      	movs	r3, #0
 8010872:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010874:	697b      	ldr	r3, [r7, #20]
	}
 8010876:	4618      	mov	r0, r3
 8010878:	3728      	adds	r7, #40	; 0x28
 801087a:	46bd      	mov	sp, r7
 801087c:	bd80      	pop	{r7, pc}

0801087e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 801087e:	b580      	push	{r7, lr}
 8010880:	b08c      	sub	sp, #48	; 0x30
 8010882:	af04      	add	r7, sp, #16
 8010884:	60f8      	str	r0, [r7, #12]
 8010886:	60b9      	str	r1, [r7, #8]
 8010888:	603b      	str	r3, [r7, #0]
 801088a:	4613      	mov	r3, r2
 801088c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801088e:	88fb      	ldrh	r3, [r7, #6]
 8010890:	009b      	lsls	r3, r3, #2
 8010892:	4618      	mov	r0, r3
 8010894:	f002 f878 	bl	8012988 <pvPortMalloc>
 8010898:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801089a:	697b      	ldr	r3, [r7, #20]
 801089c:	2b00      	cmp	r3, #0
 801089e:	d00e      	beq.n	80108be <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80108a0:	2060      	movs	r0, #96	; 0x60
 80108a2:	f002 f871 	bl	8012988 <pvPortMalloc>
 80108a6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80108a8:	69fb      	ldr	r3, [r7, #28]
 80108aa:	2b00      	cmp	r3, #0
 80108ac:	d003      	beq.n	80108b6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80108ae:	69fb      	ldr	r3, [r7, #28]
 80108b0:	697a      	ldr	r2, [r7, #20]
 80108b2:	631a      	str	r2, [r3, #48]	; 0x30
 80108b4:	e005      	b.n	80108c2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80108b6:	6978      	ldr	r0, [r7, #20]
 80108b8:	f002 f932 	bl	8012b20 <vPortFree>
 80108bc:	e001      	b.n	80108c2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80108be:	2300      	movs	r3, #0
 80108c0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80108c2:	69fb      	ldr	r3, [r7, #28]
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d017      	beq.n	80108f8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80108c8:	69fb      	ldr	r3, [r7, #28]
 80108ca:	2200      	movs	r2, #0
 80108cc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80108d0:	88fa      	ldrh	r2, [r7, #6]
 80108d2:	2300      	movs	r3, #0
 80108d4:	9303      	str	r3, [sp, #12]
 80108d6:	69fb      	ldr	r3, [r7, #28]
 80108d8:	9302      	str	r3, [sp, #8]
 80108da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80108dc:	9301      	str	r3, [sp, #4]
 80108de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108e0:	9300      	str	r3, [sp, #0]
 80108e2:	683b      	ldr	r3, [r7, #0]
 80108e4:	68b9      	ldr	r1, [r7, #8]
 80108e6:	68f8      	ldr	r0, [r7, #12]
 80108e8:	f000 f80e 	bl	8010908 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80108ec:	69f8      	ldr	r0, [r7, #28]
 80108ee:	f000 f89d 	bl	8010a2c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80108f2:	2301      	movs	r3, #1
 80108f4:	61bb      	str	r3, [r7, #24]
 80108f6:	e002      	b.n	80108fe <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80108f8:	f04f 33ff 	mov.w	r3, #4294967295
 80108fc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80108fe:	69bb      	ldr	r3, [r7, #24]
	}
 8010900:	4618      	mov	r0, r3
 8010902:	3720      	adds	r7, #32
 8010904:	46bd      	mov	sp, r7
 8010906:	bd80      	pop	{r7, pc}

08010908 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010908:	b580      	push	{r7, lr}
 801090a:	b088      	sub	sp, #32
 801090c:	af00      	add	r7, sp, #0
 801090e:	60f8      	str	r0, [r7, #12]
 8010910:	60b9      	str	r1, [r7, #8]
 8010912:	607a      	str	r2, [r7, #4]
 8010914:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8010916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010918:	6b18      	ldr	r0, [r3, #48]	; 0x30
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	009b      	lsls	r3, r3, #2
 801091e:	461a      	mov	r2, r3
 8010920:	21a5      	movs	r1, #165	; 0xa5
 8010922:	f00e fc79 	bl	801f218 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010928:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8010930:	3b01      	subs	r3, #1
 8010932:	009b      	lsls	r3, r3, #2
 8010934:	4413      	add	r3, r2
 8010936:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010938:	69bb      	ldr	r3, [r7, #24]
 801093a:	f023 0307 	bic.w	r3, r3, #7
 801093e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010940:	69bb      	ldr	r3, [r7, #24]
 8010942:	f003 0307 	and.w	r3, r3, #7
 8010946:	2b00      	cmp	r3, #0
 8010948:	d00a      	beq.n	8010960 <prvInitialiseNewTask+0x58>
	__asm volatile
 801094a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801094e:	f383 8811 	msr	BASEPRI, r3
 8010952:	f3bf 8f6f 	isb	sy
 8010956:	f3bf 8f4f 	dsb	sy
 801095a:	617b      	str	r3, [r7, #20]
}
 801095c:	bf00      	nop
 801095e:	e7fe      	b.n	801095e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010960:	68bb      	ldr	r3, [r7, #8]
 8010962:	2b00      	cmp	r3, #0
 8010964:	d01f      	beq.n	80109a6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010966:	2300      	movs	r3, #0
 8010968:	61fb      	str	r3, [r7, #28]
 801096a:	e012      	b.n	8010992 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801096c:	68ba      	ldr	r2, [r7, #8]
 801096e:	69fb      	ldr	r3, [r7, #28]
 8010970:	4413      	add	r3, r2
 8010972:	7819      	ldrb	r1, [r3, #0]
 8010974:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010976:	69fb      	ldr	r3, [r7, #28]
 8010978:	4413      	add	r3, r2
 801097a:	3334      	adds	r3, #52	; 0x34
 801097c:	460a      	mov	r2, r1
 801097e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010980:	68ba      	ldr	r2, [r7, #8]
 8010982:	69fb      	ldr	r3, [r7, #28]
 8010984:	4413      	add	r3, r2
 8010986:	781b      	ldrb	r3, [r3, #0]
 8010988:	2b00      	cmp	r3, #0
 801098a:	d006      	beq.n	801099a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801098c:	69fb      	ldr	r3, [r7, #28]
 801098e:	3301      	adds	r3, #1
 8010990:	61fb      	str	r3, [r7, #28]
 8010992:	69fb      	ldr	r3, [r7, #28]
 8010994:	2b0f      	cmp	r3, #15
 8010996:	d9e9      	bls.n	801096c <prvInitialiseNewTask+0x64>
 8010998:	e000      	b.n	801099c <prvInitialiseNewTask+0x94>
			{
				break;
 801099a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801099c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801099e:	2200      	movs	r2, #0
 80109a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80109a4:	e003      	b.n	80109ae <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80109a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109a8:	2200      	movs	r2, #0
 80109aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80109ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109b0:	2b37      	cmp	r3, #55	; 0x37
 80109b2:	d901      	bls.n	80109b8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80109b4:	2337      	movs	r3, #55	; 0x37
 80109b6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80109b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80109bc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80109be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80109c2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80109c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109c6:	2200      	movs	r2, #0
 80109c8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80109ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109cc:	3304      	adds	r3, #4
 80109ce:	4618      	mov	r0, r3
 80109d0:	f7fe fda0 	bl	800f514 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80109d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109d6:	3318      	adds	r3, #24
 80109d8:	4618      	mov	r0, r3
 80109da:	f7fe fd9b 	bl	800f514 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80109de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80109e2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80109e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109e6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80109ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109ec:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80109ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80109f2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 80109f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109f6:	2200      	movs	r2, #0
 80109f8:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80109fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109fc:	2200      	movs	r2, #0
 80109fe:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010a00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a02:	2200      	movs	r2, #0
 8010a04:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010a08:	683a      	ldr	r2, [r7, #0]
 8010a0a:	68f9      	ldr	r1, [r7, #12]
 8010a0c:	69b8      	ldr	r0, [r7, #24]
 8010a0e:	f001 fd6d 	bl	80124ec <pxPortInitialiseStack>
 8010a12:	4602      	mov	r2, r0
 8010a14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a16:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010a18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	d002      	beq.n	8010a24 <prvInitialiseNewTask+0x11c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010a22:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010a24:	bf00      	nop
 8010a26:	3720      	adds	r7, #32
 8010a28:	46bd      	mov	sp, r7
 8010a2a:	bd80      	pop	{r7, pc}

08010a2c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010a2c:	b580      	push	{r7, lr}
 8010a2e:	b082      	sub	sp, #8
 8010a30:	af00      	add	r7, sp, #0
 8010a32:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010a34:	f001 fe86 	bl	8012744 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010a38:	4b2d      	ldr	r3, [pc, #180]	; (8010af0 <prvAddNewTaskToReadyList+0xc4>)
 8010a3a:	681b      	ldr	r3, [r3, #0]
 8010a3c:	3301      	adds	r3, #1
 8010a3e:	4a2c      	ldr	r2, [pc, #176]	; (8010af0 <prvAddNewTaskToReadyList+0xc4>)
 8010a40:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010a42:	4b2c      	ldr	r3, [pc, #176]	; (8010af4 <prvAddNewTaskToReadyList+0xc8>)
 8010a44:	681b      	ldr	r3, [r3, #0]
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d109      	bne.n	8010a5e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010a4a:	4a2a      	ldr	r2, [pc, #168]	; (8010af4 <prvAddNewTaskToReadyList+0xc8>)
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010a50:	4b27      	ldr	r3, [pc, #156]	; (8010af0 <prvAddNewTaskToReadyList+0xc4>)
 8010a52:	681b      	ldr	r3, [r3, #0]
 8010a54:	2b01      	cmp	r3, #1
 8010a56:	d110      	bne.n	8010a7a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010a58:	f000 fd3a 	bl	80114d0 <prvInitialiseTaskLists>
 8010a5c:	e00d      	b.n	8010a7a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010a5e:	4b26      	ldr	r3, [pc, #152]	; (8010af8 <prvAddNewTaskToReadyList+0xcc>)
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d109      	bne.n	8010a7a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010a66:	4b23      	ldr	r3, [pc, #140]	; (8010af4 <prvAddNewTaskToReadyList+0xc8>)
 8010a68:	681b      	ldr	r3, [r3, #0]
 8010a6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010a70:	429a      	cmp	r2, r3
 8010a72:	d802      	bhi.n	8010a7a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010a74:	4a1f      	ldr	r2, [pc, #124]	; (8010af4 <prvAddNewTaskToReadyList+0xc8>)
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010a7a:	4b20      	ldr	r3, [pc, #128]	; (8010afc <prvAddNewTaskToReadyList+0xd0>)
 8010a7c:	681b      	ldr	r3, [r3, #0]
 8010a7e:	3301      	adds	r3, #1
 8010a80:	4a1e      	ldr	r2, [pc, #120]	; (8010afc <prvAddNewTaskToReadyList+0xd0>)
 8010a82:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8010a84:	4b1d      	ldr	r3, [pc, #116]	; (8010afc <prvAddNewTaskToReadyList+0xd0>)
 8010a86:	681a      	ldr	r2, [r3, #0]
 8010a88:	687b      	ldr	r3, [r7, #4]
 8010a8a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010a90:	4b1b      	ldr	r3, [pc, #108]	; (8010b00 <prvAddNewTaskToReadyList+0xd4>)
 8010a92:	681b      	ldr	r3, [r3, #0]
 8010a94:	429a      	cmp	r2, r3
 8010a96:	d903      	bls.n	8010aa0 <prvAddNewTaskToReadyList+0x74>
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010a9c:	4a18      	ldr	r2, [pc, #96]	; (8010b00 <prvAddNewTaskToReadyList+0xd4>)
 8010a9e:	6013      	str	r3, [r2, #0]
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010aa4:	4613      	mov	r3, r2
 8010aa6:	009b      	lsls	r3, r3, #2
 8010aa8:	4413      	add	r3, r2
 8010aaa:	009b      	lsls	r3, r3, #2
 8010aac:	4a15      	ldr	r2, [pc, #84]	; (8010b04 <prvAddNewTaskToReadyList+0xd8>)
 8010aae:	441a      	add	r2, r3
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	3304      	adds	r3, #4
 8010ab4:	4619      	mov	r1, r3
 8010ab6:	4610      	mov	r0, r2
 8010ab8:	f7fe fd39 	bl	800f52e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010abc:	f001 fe72 	bl	80127a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010ac0:	4b0d      	ldr	r3, [pc, #52]	; (8010af8 <prvAddNewTaskToReadyList+0xcc>)
 8010ac2:	681b      	ldr	r3, [r3, #0]
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	d00e      	beq.n	8010ae6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010ac8:	4b0a      	ldr	r3, [pc, #40]	; (8010af4 <prvAddNewTaskToReadyList+0xc8>)
 8010aca:	681b      	ldr	r3, [r3, #0]
 8010acc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010ad2:	429a      	cmp	r2, r3
 8010ad4:	d207      	bcs.n	8010ae6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010ad6:	4b0c      	ldr	r3, [pc, #48]	; (8010b08 <prvAddNewTaskToReadyList+0xdc>)
 8010ad8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010adc:	601a      	str	r2, [r3, #0]
 8010ade:	f3bf 8f4f 	dsb	sy
 8010ae2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010ae6:	bf00      	nop
 8010ae8:	3708      	adds	r7, #8
 8010aea:	46bd      	mov	sp, r7
 8010aec:	bd80      	pop	{r7, pc}
 8010aee:	bf00      	nop
 8010af0:	20004d08 	.word	0x20004d08
 8010af4:	20004834 	.word	0x20004834
 8010af8:	20004d14 	.word	0x20004d14
 8010afc:	20004d24 	.word	0x20004d24
 8010b00:	20004d10 	.word	0x20004d10
 8010b04:	20004838 	.word	0x20004838
 8010b08:	e000ed04 	.word	0xe000ed04

08010b0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010b0c:	b580      	push	{r7, lr}
 8010b0e:	b084      	sub	sp, #16
 8010b10:	af00      	add	r7, sp, #0
 8010b12:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010b14:	2300      	movs	r3, #0
 8010b16:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	2b00      	cmp	r3, #0
 8010b1c:	d017      	beq.n	8010b4e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010b1e:	4b13      	ldr	r3, [pc, #76]	; (8010b6c <vTaskDelay+0x60>)
 8010b20:	681b      	ldr	r3, [r3, #0]
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d00a      	beq.n	8010b3c <vTaskDelay+0x30>
	__asm volatile
 8010b26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b2a:	f383 8811 	msr	BASEPRI, r3
 8010b2e:	f3bf 8f6f 	isb	sy
 8010b32:	f3bf 8f4f 	dsb	sy
 8010b36:	60bb      	str	r3, [r7, #8]
}
 8010b38:	bf00      	nop
 8010b3a:	e7fe      	b.n	8010b3a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8010b3c:	f000 f8e8 	bl	8010d10 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010b40:	2100      	movs	r1, #0
 8010b42:	6878      	ldr	r0, [r7, #4]
 8010b44:	f001 f930 	bl	8011da8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010b48:	f000 f8f0 	bl	8010d2c <xTaskResumeAll>
 8010b4c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d107      	bne.n	8010b64 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8010b54:	4b06      	ldr	r3, [pc, #24]	; (8010b70 <vTaskDelay+0x64>)
 8010b56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010b5a:	601a      	str	r2, [r3, #0]
 8010b5c:	f3bf 8f4f 	dsb	sy
 8010b60:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010b64:	bf00      	nop
 8010b66:	3710      	adds	r7, #16
 8010b68:	46bd      	mov	sp, r7
 8010b6a:	bd80      	pop	{r7, pc}
 8010b6c:	20004d30 	.word	0x20004d30
 8010b70:	e000ed04 	.word	0xe000ed04

08010b74 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8010b74:	b580      	push	{r7, lr}
 8010b76:	b088      	sub	sp, #32
 8010b78:	af00      	add	r7, sp, #0
 8010b7a:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8010b80:	69bb      	ldr	r3, [r7, #24]
 8010b82:	2b00      	cmp	r3, #0
 8010b84:	d10a      	bne.n	8010b9c <eTaskGetState+0x28>
	__asm volatile
 8010b86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b8a:	f383 8811 	msr	BASEPRI, r3
 8010b8e:	f3bf 8f6f 	isb	sy
 8010b92:	f3bf 8f4f 	dsb	sy
 8010b96:	60bb      	str	r3, [r7, #8]
}
 8010b98:	bf00      	nop
 8010b9a:	e7fe      	b.n	8010b9a <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8010b9c:	4b23      	ldr	r3, [pc, #140]	; (8010c2c <eTaskGetState+0xb8>)
 8010b9e:	681b      	ldr	r3, [r3, #0]
 8010ba0:	69ba      	ldr	r2, [r7, #24]
 8010ba2:	429a      	cmp	r2, r3
 8010ba4:	d102      	bne.n	8010bac <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8010ba6:	2300      	movs	r3, #0
 8010ba8:	77fb      	strb	r3, [r7, #31]
 8010baa:	e03a      	b.n	8010c22 <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 8010bac:	f001 fdca 	bl	8012744 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8010bb0:	69bb      	ldr	r3, [r7, #24]
 8010bb2:	695b      	ldr	r3, [r3, #20]
 8010bb4:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8010bb6:	4b1e      	ldr	r3, [pc, #120]	; (8010c30 <eTaskGetState+0xbc>)
 8010bb8:	681b      	ldr	r3, [r3, #0]
 8010bba:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8010bbc:	4b1d      	ldr	r3, [pc, #116]	; (8010c34 <eTaskGetState+0xc0>)
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8010bc2:	f001 fdef 	bl	80127a4 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8010bc6:	697a      	ldr	r2, [r7, #20]
 8010bc8:	693b      	ldr	r3, [r7, #16]
 8010bca:	429a      	cmp	r2, r3
 8010bcc:	d003      	beq.n	8010bd6 <eTaskGetState+0x62>
 8010bce:	697a      	ldr	r2, [r7, #20]
 8010bd0:	68fb      	ldr	r3, [r7, #12]
 8010bd2:	429a      	cmp	r2, r3
 8010bd4:	d102      	bne.n	8010bdc <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8010bd6:	2302      	movs	r3, #2
 8010bd8:	77fb      	strb	r3, [r7, #31]
 8010bda:	e022      	b.n	8010c22 <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8010bdc:	697b      	ldr	r3, [r7, #20]
 8010bde:	4a16      	ldr	r2, [pc, #88]	; (8010c38 <eTaskGetState+0xc4>)
 8010be0:	4293      	cmp	r3, r2
 8010be2:	d112      	bne.n	8010c0a <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8010be4:	69bb      	ldr	r3, [r7, #24]
 8010be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d10b      	bne.n	8010c04 <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8010bec:	69bb      	ldr	r3, [r7, #24]
 8010bee:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8010bf2:	b2db      	uxtb	r3, r3
 8010bf4:	2b01      	cmp	r3, #1
 8010bf6:	d102      	bne.n	8010bfe <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 8010bf8:	2302      	movs	r3, #2
 8010bfa:	77fb      	strb	r3, [r7, #31]
 8010bfc:	e011      	b.n	8010c22 <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 8010bfe:	2303      	movs	r3, #3
 8010c00:	77fb      	strb	r3, [r7, #31]
 8010c02:	e00e      	b.n	8010c22 <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8010c04:	2302      	movs	r3, #2
 8010c06:	77fb      	strb	r3, [r7, #31]
 8010c08:	e00b      	b.n	8010c22 <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8010c0a:	697b      	ldr	r3, [r7, #20]
 8010c0c:	4a0b      	ldr	r2, [pc, #44]	; (8010c3c <eTaskGetState+0xc8>)
 8010c0e:	4293      	cmp	r3, r2
 8010c10:	d002      	beq.n	8010c18 <eTaskGetState+0xa4>
 8010c12:	697b      	ldr	r3, [r7, #20]
 8010c14:	2b00      	cmp	r3, #0
 8010c16:	d102      	bne.n	8010c1e <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8010c18:	2304      	movs	r3, #4
 8010c1a:	77fb      	strb	r3, [r7, #31]
 8010c1c:	e001      	b.n	8010c22 <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8010c1e:	2301      	movs	r3, #1
 8010c20:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8010c22:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8010c24:	4618      	mov	r0, r3
 8010c26:	3720      	adds	r7, #32
 8010c28:	46bd      	mov	sp, r7
 8010c2a:	bd80      	pop	{r7, pc}
 8010c2c:	20004834 	.word	0x20004834
 8010c30:	20004cc0 	.word	0x20004cc0
 8010c34:	20004cc4 	.word	0x20004cc4
 8010c38:	20004cf4 	.word	0x20004cf4
 8010c3c:	20004cdc 	.word	0x20004cdc

08010c40 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010c40:	b580      	push	{r7, lr}
 8010c42:	b08a      	sub	sp, #40	; 0x28
 8010c44:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010c46:	2300      	movs	r3, #0
 8010c48:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010c4a:	2300      	movs	r3, #0
 8010c4c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010c4e:	463a      	mov	r2, r7
 8010c50:	1d39      	adds	r1, r7, #4
 8010c52:	f107 0308 	add.w	r3, r7, #8
 8010c56:	4618      	mov	r0, r3
 8010c58:	f7fe fc08 	bl	800f46c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010c5c:	6839      	ldr	r1, [r7, #0]
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	68ba      	ldr	r2, [r7, #8]
 8010c62:	9202      	str	r2, [sp, #8]
 8010c64:	9301      	str	r3, [sp, #4]
 8010c66:	2300      	movs	r3, #0
 8010c68:	9300      	str	r3, [sp, #0]
 8010c6a:	2300      	movs	r3, #0
 8010c6c:	460a      	mov	r2, r1
 8010c6e:	4922      	ldr	r1, [pc, #136]	; (8010cf8 <vTaskStartScheduler+0xb8>)
 8010c70:	4822      	ldr	r0, [pc, #136]	; (8010cfc <vTaskStartScheduler+0xbc>)
 8010c72:	f7ff fda7 	bl	80107c4 <xTaskCreateStatic>
 8010c76:	4603      	mov	r3, r0
 8010c78:	4a21      	ldr	r2, [pc, #132]	; (8010d00 <vTaskStartScheduler+0xc0>)
 8010c7a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010c7c:	4b20      	ldr	r3, [pc, #128]	; (8010d00 <vTaskStartScheduler+0xc0>)
 8010c7e:	681b      	ldr	r3, [r3, #0]
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	d002      	beq.n	8010c8a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010c84:	2301      	movs	r3, #1
 8010c86:	617b      	str	r3, [r7, #20]
 8010c88:	e001      	b.n	8010c8e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010c8a:	2300      	movs	r3, #0
 8010c8c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8010c8e:	697b      	ldr	r3, [r7, #20]
 8010c90:	2b01      	cmp	r3, #1
 8010c92:	d102      	bne.n	8010c9a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8010c94:	f001 f8dc 	bl	8011e50 <xTimerCreateTimerTask>
 8010c98:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010c9a:	697b      	ldr	r3, [r7, #20]
 8010c9c:	2b01      	cmp	r3, #1
 8010c9e:	d118      	bne.n	8010cd2 <vTaskStartScheduler+0x92>
	__asm volatile
 8010ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ca4:	f383 8811 	msr	BASEPRI, r3
 8010ca8:	f3bf 8f6f 	isb	sy
 8010cac:	f3bf 8f4f 	dsb	sy
 8010cb0:	613b      	str	r3, [r7, #16]
}
 8010cb2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010cb4:	4b13      	ldr	r3, [pc, #76]	; (8010d04 <vTaskStartScheduler+0xc4>)
 8010cb6:	f04f 32ff 	mov.w	r2, #4294967295
 8010cba:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010cbc:	4b12      	ldr	r3, [pc, #72]	; (8010d08 <vTaskStartScheduler+0xc8>)
 8010cbe:	2201      	movs	r2, #1
 8010cc0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010cc2:	4b12      	ldr	r3, [pc, #72]	; (8010d0c <vTaskStartScheduler+0xcc>)
 8010cc4:	2200      	movs	r2, #0
 8010cc6:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8010cc8:	f7f0 fc4a 	bl	8001560 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010ccc:	f001 fc98 	bl	8012600 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010cd0:	e00e      	b.n	8010cf0 <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010cd2:	697b      	ldr	r3, [r7, #20]
 8010cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010cd8:	d10a      	bne.n	8010cf0 <vTaskStartScheduler+0xb0>
	__asm volatile
 8010cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010cde:	f383 8811 	msr	BASEPRI, r3
 8010ce2:	f3bf 8f6f 	isb	sy
 8010ce6:	f3bf 8f4f 	dsb	sy
 8010cea:	60fb      	str	r3, [r7, #12]
}
 8010cec:	bf00      	nop
 8010cee:	e7fe      	b.n	8010cee <vTaskStartScheduler+0xae>
}
 8010cf0:	bf00      	nop
 8010cf2:	3718      	adds	r7, #24
 8010cf4:	46bd      	mov	sp, r7
 8010cf6:	bd80      	pop	{r7, pc}
 8010cf8:	080255ac 	.word	0x080255ac
 8010cfc:	080114a1 	.word	0x080114a1
 8010d00:	20004d2c 	.word	0x20004d2c
 8010d04:	20004d28 	.word	0x20004d28
 8010d08:	20004d14 	.word	0x20004d14
 8010d0c:	20004d0c 	.word	0x20004d0c

08010d10 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010d10:	b480      	push	{r7}
 8010d12:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8010d14:	4b04      	ldr	r3, [pc, #16]	; (8010d28 <vTaskSuspendAll+0x18>)
 8010d16:	681b      	ldr	r3, [r3, #0]
 8010d18:	3301      	adds	r3, #1
 8010d1a:	4a03      	ldr	r2, [pc, #12]	; (8010d28 <vTaskSuspendAll+0x18>)
 8010d1c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8010d1e:	bf00      	nop
 8010d20:	46bd      	mov	sp, r7
 8010d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d26:	4770      	bx	lr
 8010d28:	20004d30 	.word	0x20004d30

08010d2c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010d2c:	b580      	push	{r7, lr}
 8010d2e:	b084      	sub	sp, #16
 8010d30:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010d32:	2300      	movs	r3, #0
 8010d34:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010d36:	2300      	movs	r3, #0
 8010d38:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010d3a:	4b42      	ldr	r3, [pc, #264]	; (8010e44 <xTaskResumeAll+0x118>)
 8010d3c:	681b      	ldr	r3, [r3, #0]
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	d10a      	bne.n	8010d58 <xTaskResumeAll+0x2c>
	__asm volatile
 8010d42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d46:	f383 8811 	msr	BASEPRI, r3
 8010d4a:	f3bf 8f6f 	isb	sy
 8010d4e:	f3bf 8f4f 	dsb	sy
 8010d52:	603b      	str	r3, [r7, #0]
}
 8010d54:	bf00      	nop
 8010d56:	e7fe      	b.n	8010d56 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010d58:	f001 fcf4 	bl	8012744 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010d5c:	4b39      	ldr	r3, [pc, #228]	; (8010e44 <xTaskResumeAll+0x118>)
 8010d5e:	681b      	ldr	r3, [r3, #0]
 8010d60:	3b01      	subs	r3, #1
 8010d62:	4a38      	ldr	r2, [pc, #224]	; (8010e44 <xTaskResumeAll+0x118>)
 8010d64:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010d66:	4b37      	ldr	r3, [pc, #220]	; (8010e44 <xTaskResumeAll+0x118>)
 8010d68:	681b      	ldr	r3, [r3, #0]
 8010d6a:	2b00      	cmp	r3, #0
 8010d6c:	d162      	bne.n	8010e34 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010d6e:	4b36      	ldr	r3, [pc, #216]	; (8010e48 <xTaskResumeAll+0x11c>)
 8010d70:	681b      	ldr	r3, [r3, #0]
 8010d72:	2b00      	cmp	r3, #0
 8010d74:	d05e      	beq.n	8010e34 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010d76:	e02f      	b.n	8010dd8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010d78:	4b34      	ldr	r3, [pc, #208]	; (8010e4c <xTaskResumeAll+0x120>)
 8010d7a:	68db      	ldr	r3, [r3, #12]
 8010d7c:	68db      	ldr	r3, [r3, #12]
 8010d7e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010d80:	68fb      	ldr	r3, [r7, #12]
 8010d82:	3318      	adds	r3, #24
 8010d84:	4618      	mov	r0, r3
 8010d86:	f7fe fc2f 	bl	800f5e8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010d8a:	68fb      	ldr	r3, [r7, #12]
 8010d8c:	3304      	adds	r3, #4
 8010d8e:	4618      	mov	r0, r3
 8010d90:	f7fe fc2a 	bl	800f5e8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010d94:	68fb      	ldr	r3, [r7, #12]
 8010d96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d98:	4b2d      	ldr	r3, [pc, #180]	; (8010e50 <xTaskResumeAll+0x124>)
 8010d9a:	681b      	ldr	r3, [r3, #0]
 8010d9c:	429a      	cmp	r2, r3
 8010d9e:	d903      	bls.n	8010da8 <xTaskResumeAll+0x7c>
 8010da0:	68fb      	ldr	r3, [r7, #12]
 8010da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010da4:	4a2a      	ldr	r2, [pc, #168]	; (8010e50 <xTaskResumeAll+0x124>)
 8010da6:	6013      	str	r3, [r2, #0]
 8010da8:	68fb      	ldr	r3, [r7, #12]
 8010daa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010dac:	4613      	mov	r3, r2
 8010dae:	009b      	lsls	r3, r3, #2
 8010db0:	4413      	add	r3, r2
 8010db2:	009b      	lsls	r3, r3, #2
 8010db4:	4a27      	ldr	r2, [pc, #156]	; (8010e54 <xTaskResumeAll+0x128>)
 8010db6:	441a      	add	r2, r3
 8010db8:	68fb      	ldr	r3, [r7, #12]
 8010dba:	3304      	adds	r3, #4
 8010dbc:	4619      	mov	r1, r3
 8010dbe:	4610      	mov	r0, r2
 8010dc0:	f7fe fbb5 	bl	800f52e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010dc4:	68fb      	ldr	r3, [r7, #12]
 8010dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010dc8:	4b23      	ldr	r3, [pc, #140]	; (8010e58 <xTaskResumeAll+0x12c>)
 8010dca:	681b      	ldr	r3, [r3, #0]
 8010dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010dce:	429a      	cmp	r2, r3
 8010dd0:	d302      	bcc.n	8010dd8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8010dd2:	4b22      	ldr	r3, [pc, #136]	; (8010e5c <xTaskResumeAll+0x130>)
 8010dd4:	2201      	movs	r2, #1
 8010dd6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010dd8:	4b1c      	ldr	r3, [pc, #112]	; (8010e4c <xTaskResumeAll+0x120>)
 8010dda:	681b      	ldr	r3, [r3, #0]
 8010ddc:	2b00      	cmp	r3, #0
 8010dde:	d1cb      	bne.n	8010d78 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010de0:	68fb      	ldr	r3, [r7, #12]
 8010de2:	2b00      	cmp	r3, #0
 8010de4:	d001      	beq.n	8010dea <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010de6:	f000 fce5 	bl	80117b4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8010dea:	4b1d      	ldr	r3, [pc, #116]	; (8010e60 <xTaskResumeAll+0x134>)
 8010dec:	681b      	ldr	r3, [r3, #0]
 8010dee:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d010      	beq.n	8010e18 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010df6:	f000 f8e9 	bl	8010fcc <xTaskIncrementTick>
 8010dfa:	4603      	mov	r3, r0
 8010dfc:	2b00      	cmp	r3, #0
 8010dfe:	d002      	beq.n	8010e06 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8010e00:	4b16      	ldr	r3, [pc, #88]	; (8010e5c <xTaskResumeAll+0x130>)
 8010e02:	2201      	movs	r2, #1
 8010e04:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	3b01      	subs	r3, #1
 8010e0a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	2b00      	cmp	r3, #0
 8010e10:	d1f1      	bne.n	8010df6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8010e12:	4b13      	ldr	r3, [pc, #76]	; (8010e60 <xTaskResumeAll+0x134>)
 8010e14:	2200      	movs	r2, #0
 8010e16:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010e18:	4b10      	ldr	r3, [pc, #64]	; (8010e5c <xTaskResumeAll+0x130>)
 8010e1a:	681b      	ldr	r3, [r3, #0]
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d009      	beq.n	8010e34 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010e20:	2301      	movs	r3, #1
 8010e22:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010e24:	4b0f      	ldr	r3, [pc, #60]	; (8010e64 <xTaskResumeAll+0x138>)
 8010e26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010e2a:	601a      	str	r2, [r3, #0]
 8010e2c:	f3bf 8f4f 	dsb	sy
 8010e30:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010e34:	f001 fcb6 	bl	80127a4 <vPortExitCritical>

	return xAlreadyYielded;
 8010e38:	68bb      	ldr	r3, [r7, #8]
}
 8010e3a:	4618      	mov	r0, r3
 8010e3c:	3710      	adds	r7, #16
 8010e3e:	46bd      	mov	sp, r7
 8010e40:	bd80      	pop	{r7, pc}
 8010e42:	bf00      	nop
 8010e44:	20004d30 	.word	0x20004d30
 8010e48:	20004d08 	.word	0x20004d08
 8010e4c:	20004cc8 	.word	0x20004cc8
 8010e50:	20004d10 	.word	0x20004d10
 8010e54:	20004838 	.word	0x20004838
 8010e58:	20004834 	.word	0x20004834
 8010e5c:	20004d1c 	.word	0x20004d1c
 8010e60:	20004d18 	.word	0x20004d18
 8010e64:	e000ed04 	.word	0xe000ed04

08010e68 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010e68:	b480      	push	{r7}
 8010e6a:	b083      	sub	sp, #12
 8010e6c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8010e6e:	4b05      	ldr	r3, [pc, #20]	; (8010e84 <xTaskGetTickCount+0x1c>)
 8010e70:	681b      	ldr	r3, [r3, #0]
 8010e72:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8010e74:	687b      	ldr	r3, [r7, #4]
}
 8010e76:	4618      	mov	r0, r3
 8010e78:	370c      	adds	r7, #12
 8010e7a:	46bd      	mov	sp, r7
 8010e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e80:	4770      	bx	lr
 8010e82:	bf00      	nop
 8010e84:	20004d0c 	.word	0x20004d0c

08010e88 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8010e88:	b580      	push	{r7, lr}
 8010e8a:	b082      	sub	sp, #8
 8010e8c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010e8e:	f001 fd3b 	bl	8012908 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8010e92:	2300      	movs	r3, #0
 8010e94:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8010e96:	4b04      	ldr	r3, [pc, #16]	; (8010ea8 <xTaskGetTickCountFromISR+0x20>)
 8010e98:	681b      	ldr	r3, [r3, #0]
 8010e9a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010e9c:	683b      	ldr	r3, [r7, #0]
}
 8010e9e:	4618      	mov	r0, r3
 8010ea0:	3708      	adds	r7, #8
 8010ea2:	46bd      	mov	sp, r7
 8010ea4:	bd80      	pop	{r7, pc}
 8010ea6:	bf00      	nop
 8010ea8:	20004d0c 	.word	0x20004d0c

08010eac <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 8010eac:	b580      	push	{r7, lr}
 8010eae:	b086      	sub	sp, #24
 8010eb0:	af00      	add	r7, sp, #0
 8010eb2:	60f8      	str	r0, [r7, #12]
 8010eb4:	60b9      	str	r1, [r7, #8]
 8010eb6:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 8010eb8:	2300      	movs	r3, #0
 8010eba:	617b      	str	r3, [r7, #20]
 8010ebc:	2338      	movs	r3, #56	; 0x38
 8010ebe:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 8010ec0:	f7ff ff26 	bl	8010d10 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 8010ec4:	4b3b      	ldr	r3, [pc, #236]	; (8010fb4 <uxTaskGetSystemState+0x108>)
 8010ec6:	681b      	ldr	r3, [r3, #0]
 8010ec8:	68ba      	ldr	r2, [r7, #8]
 8010eca:	429a      	cmp	r2, r3
 8010ecc:	d36a      	bcc.n	8010fa4 <uxTaskGetSystemState+0xf8>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 8010ece:	693b      	ldr	r3, [r7, #16]
 8010ed0:	3b01      	subs	r3, #1
 8010ed2:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 8010ed4:	697a      	ldr	r2, [r7, #20]
 8010ed6:	4613      	mov	r3, r2
 8010ed8:	00db      	lsls	r3, r3, #3
 8010eda:	4413      	add	r3, r2
 8010edc:	009b      	lsls	r3, r3, #2
 8010ede:	461a      	mov	r2, r3
 8010ee0:	68fb      	ldr	r3, [r7, #12]
 8010ee2:	1898      	adds	r0, r3, r2
 8010ee4:	693a      	ldr	r2, [r7, #16]
 8010ee6:	4613      	mov	r3, r2
 8010ee8:	009b      	lsls	r3, r3, #2
 8010eea:	4413      	add	r3, r2
 8010eec:	009b      	lsls	r3, r3, #2
 8010eee:	4a32      	ldr	r2, [pc, #200]	; (8010fb8 <uxTaskGetSystemState+0x10c>)
 8010ef0:	4413      	add	r3, r2
 8010ef2:	2201      	movs	r2, #1
 8010ef4:	4619      	mov	r1, r3
 8010ef6:	f000 fbbf 	bl	8011678 <prvListTasksWithinSingleList>
 8010efa:	4602      	mov	r2, r0
 8010efc:	697b      	ldr	r3, [r7, #20]
 8010efe:	4413      	add	r3, r2
 8010f00:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010f02:	693b      	ldr	r3, [r7, #16]
 8010f04:	2b00      	cmp	r3, #0
 8010f06:	d1e2      	bne.n	8010ece <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 8010f08:	697a      	ldr	r2, [r7, #20]
 8010f0a:	4613      	mov	r3, r2
 8010f0c:	00db      	lsls	r3, r3, #3
 8010f0e:	4413      	add	r3, r2
 8010f10:	009b      	lsls	r3, r3, #2
 8010f12:	461a      	mov	r2, r3
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	4413      	add	r3, r2
 8010f18:	4a28      	ldr	r2, [pc, #160]	; (8010fbc <uxTaskGetSystemState+0x110>)
 8010f1a:	6811      	ldr	r1, [r2, #0]
 8010f1c:	2202      	movs	r2, #2
 8010f1e:	4618      	mov	r0, r3
 8010f20:	f000 fbaa 	bl	8011678 <prvListTasksWithinSingleList>
 8010f24:	4602      	mov	r2, r0
 8010f26:	697b      	ldr	r3, [r7, #20]
 8010f28:	4413      	add	r3, r2
 8010f2a:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 8010f2c:	697a      	ldr	r2, [r7, #20]
 8010f2e:	4613      	mov	r3, r2
 8010f30:	00db      	lsls	r3, r3, #3
 8010f32:	4413      	add	r3, r2
 8010f34:	009b      	lsls	r3, r3, #2
 8010f36:	461a      	mov	r2, r3
 8010f38:	68fb      	ldr	r3, [r7, #12]
 8010f3a:	4413      	add	r3, r2
 8010f3c:	4a20      	ldr	r2, [pc, #128]	; (8010fc0 <uxTaskGetSystemState+0x114>)
 8010f3e:	6811      	ldr	r1, [r2, #0]
 8010f40:	2202      	movs	r2, #2
 8010f42:	4618      	mov	r0, r3
 8010f44:	f000 fb98 	bl	8011678 <prvListTasksWithinSingleList>
 8010f48:	4602      	mov	r2, r0
 8010f4a:	697b      	ldr	r3, [r7, #20]
 8010f4c:	4413      	add	r3, r2
 8010f4e:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 8010f50:	697a      	ldr	r2, [r7, #20]
 8010f52:	4613      	mov	r3, r2
 8010f54:	00db      	lsls	r3, r3, #3
 8010f56:	4413      	add	r3, r2
 8010f58:	009b      	lsls	r3, r3, #2
 8010f5a:	461a      	mov	r2, r3
 8010f5c:	68fb      	ldr	r3, [r7, #12]
 8010f5e:	4413      	add	r3, r2
 8010f60:	2204      	movs	r2, #4
 8010f62:	4918      	ldr	r1, [pc, #96]	; (8010fc4 <uxTaskGetSystemState+0x118>)
 8010f64:	4618      	mov	r0, r3
 8010f66:	f000 fb87 	bl	8011678 <prvListTasksWithinSingleList>
 8010f6a:	4602      	mov	r2, r0
 8010f6c:	697b      	ldr	r3, [r7, #20]
 8010f6e:	4413      	add	r3, r2
 8010f70:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 8010f72:	697a      	ldr	r2, [r7, #20]
 8010f74:	4613      	mov	r3, r2
 8010f76:	00db      	lsls	r3, r3, #3
 8010f78:	4413      	add	r3, r2
 8010f7a:	009b      	lsls	r3, r3, #2
 8010f7c:	461a      	mov	r2, r3
 8010f7e:	68fb      	ldr	r3, [r7, #12]
 8010f80:	4413      	add	r3, r2
 8010f82:	2203      	movs	r2, #3
 8010f84:	4910      	ldr	r1, [pc, #64]	; (8010fc8 <uxTaskGetSystemState+0x11c>)
 8010f86:	4618      	mov	r0, r3
 8010f88:	f000 fb76 	bl	8011678 <prvListTasksWithinSingleList>
 8010f8c:	4602      	mov	r2, r0
 8010f8e:	697b      	ldr	r3, [r7, #20]
 8010f90:	4413      	add	r3, r2
 8010f92:	617b      	str	r3, [r7, #20]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d004      	beq.n	8010fa4 <uxTaskGetSystemState+0xf8>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8010f9a:	f7f0 fae8 	bl	800156e <getRunTimeCounterValue>
 8010f9e:	4602      	mov	r2, r0
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 8010fa4:	f7ff fec2 	bl	8010d2c <xTaskResumeAll>

		return uxTask;
 8010fa8:	697b      	ldr	r3, [r7, #20]
	}
 8010faa:	4618      	mov	r0, r3
 8010fac:	3718      	adds	r7, #24
 8010fae:	46bd      	mov	sp, r7
 8010fb0:	bd80      	pop	{r7, pc}
 8010fb2:	bf00      	nop
 8010fb4:	20004d08 	.word	0x20004d08
 8010fb8:	20004838 	.word	0x20004838
 8010fbc:	20004cc0 	.word	0x20004cc0
 8010fc0:	20004cc4 	.word	0x20004cc4
 8010fc4:	20004cdc 	.word	0x20004cdc
 8010fc8:	20004cf4 	.word	0x20004cf4

08010fcc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010fcc:	b580      	push	{r7, lr}
 8010fce:	b086      	sub	sp, #24
 8010fd0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010fd2:	2300      	movs	r3, #0
 8010fd4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010fd6:	4b4f      	ldr	r3, [pc, #316]	; (8011114 <xTaskIncrementTick+0x148>)
 8010fd8:	681b      	ldr	r3, [r3, #0]
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	f040 808f 	bne.w	80110fe <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010fe0:	4b4d      	ldr	r3, [pc, #308]	; (8011118 <xTaskIncrementTick+0x14c>)
 8010fe2:	681b      	ldr	r3, [r3, #0]
 8010fe4:	3301      	adds	r3, #1
 8010fe6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010fe8:	4a4b      	ldr	r2, [pc, #300]	; (8011118 <xTaskIncrementTick+0x14c>)
 8010fea:	693b      	ldr	r3, [r7, #16]
 8010fec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010fee:	693b      	ldr	r3, [r7, #16]
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d120      	bne.n	8011036 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8010ff4:	4b49      	ldr	r3, [pc, #292]	; (801111c <xTaskIncrementTick+0x150>)
 8010ff6:	681b      	ldr	r3, [r3, #0]
 8010ff8:	681b      	ldr	r3, [r3, #0]
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	d00a      	beq.n	8011014 <xTaskIncrementTick+0x48>
	__asm volatile
 8010ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011002:	f383 8811 	msr	BASEPRI, r3
 8011006:	f3bf 8f6f 	isb	sy
 801100a:	f3bf 8f4f 	dsb	sy
 801100e:	603b      	str	r3, [r7, #0]
}
 8011010:	bf00      	nop
 8011012:	e7fe      	b.n	8011012 <xTaskIncrementTick+0x46>
 8011014:	4b41      	ldr	r3, [pc, #260]	; (801111c <xTaskIncrementTick+0x150>)
 8011016:	681b      	ldr	r3, [r3, #0]
 8011018:	60fb      	str	r3, [r7, #12]
 801101a:	4b41      	ldr	r3, [pc, #260]	; (8011120 <xTaskIncrementTick+0x154>)
 801101c:	681b      	ldr	r3, [r3, #0]
 801101e:	4a3f      	ldr	r2, [pc, #252]	; (801111c <xTaskIncrementTick+0x150>)
 8011020:	6013      	str	r3, [r2, #0]
 8011022:	4a3f      	ldr	r2, [pc, #252]	; (8011120 <xTaskIncrementTick+0x154>)
 8011024:	68fb      	ldr	r3, [r7, #12]
 8011026:	6013      	str	r3, [r2, #0]
 8011028:	4b3e      	ldr	r3, [pc, #248]	; (8011124 <xTaskIncrementTick+0x158>)
 801102a:	681b      	ldr	r3, [r3, #0]
 801102c:	3301      	adds	r3, #1
 801102e:	4a3d      	ldr	r2, [pc, #244]	; (8011124 <xTaskIncrementTick+0x158>)
 8011030:	6013      	str	r3, [r2, #0]
 8011032:	f000 fbbf 	bl	80117b4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8011036:	4b3c      	ldr	r3, [pc, #240]	; (8011128 <xTaskIncrementTick+0x15c>)
 8011038:	681b      	ldr	r3, [r3, #0]
 801103a:	693a      	ldr	r2, [r7, #16]
 801103c:	429a      	cmp	r2, r3
 801103e:	d349      	bcc.n	80110d4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011040:	4b36      	ldr	r3, [pc, #216]	; (801111c <xTaskIncrementTick+0x150>)
 8011042:	681b      	ldr	r3, [r3, #0]
 8011044:	681b      	ldr	r3, [r3, #0]
 8011046:	2b00      	cmp	r3, #0
 8011048:	d104      	bne.n	8011054 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801104a:	4b37      	ldr	r3, [pc, #220]	; (8011128 <xTaskIncrementTick+0x15c>)
 801104c:	f04f 32ff 	mov.w	r2, #4294967295
 8011050:	601a      	str	r2, [r3, #0]
					break;
 8011052:	e03f      	b.n	80110d4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011054:	4b31      	ldr	r3, [pc, #196]	; (801111c <xTaskIncrementTick+0x150>)
 8011056:	681b      	ldr	r3, [r3, #0]
 8011058:	68db      	ldr	r3, [r3, #12]
 801105a:	68db      	ldr	r3, [r3, #12]
 801105c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801105e:	68bb      	ldr	r3, [r7, #8]
 8011060:	685b      	ldr	r3, [r3, #4]
 8011062:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8011064:	693a      	ldr	r2, [r7, #16]
 8011066:	687b      	ldr	r3, [r7, #4]
 8011068:	429a      	cmp	r2, r3
 801106a:	d203      	bcs.n	8011074 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801106c:	4a2e      	ldr	r2, [pc, #184]	; (8011128 <xTaskIncrementTick+0x15c>)
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8011072:	e02f      	b.n	80110d4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011074:	68bb      	ldr	r3, [r7, #8]
 8011076:	3304      	adds	r3, #4
 8011078:	4618      	mov	r0, r3
 801107a:	f7fe fab5 	bl	800f5e8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801107e:	68bb      	ldr	r3, [r7, #8]
 8011080:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011082:	2b00      	cmp	r3, #0
 8011084:	d004      	beq.n	8011090 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011086:	68bb      	ldr	r3, [r7, #8]
 8011088:	3318      	adds	r3, #24
 801108a:	4618      	mov	r0, r3
 801108c:	f7fe faac 	bl	800f5e8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011090:	68bb      	ldr	r3, [r7, #8]
 8011092:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011094:	4b25      	ldr	r3, [pc, #148]	; (801112c <xTaskIncrementTick+0x160>)
 8011096:	681b      	ldr	r3, [r3, #0]
 8011098:	429a      	cmp	r2, r3
 801109a:	d903      	bls.n	80110a4 <xTaskIncrementTick+0xd8>
 801109c:	68bb      	ldr	r3, [r7, #8]
 801109e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80110a0:	4a22      	ldr	r2, [pc, #136]	; (801112c <xTaskIncrementTick+0x160>)
 80110a2:	6013      	str	r3, [r2, #0]
 80110a4:	68bb      	ldr	r3, [r7, #8]
 80110a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80110a8:	4613      	mov	r3, r2
 80110aa:	009b      	lsls	r3, r3, #2
 80110ac:	4413      	add	r3, r2
 80110ae:	009b      	lsls	r3, r3, #2
 80110b0:	4a1f      	ldr	r2, [pc, #124]	; (8011130 <xTaskIncrementTick+0x164>)
 80110b2:	441a      	add	r2, r3
 80110b4:	68bb      	ldr	r3, [r7, #8]
 80110b6:	3304      	adds	r3, #4
 80110b8:	4619      	mov	r1, r3
 80110ba:	4610      	mov	r0, r2
 80110bc:	f7fe fa37 	bl	800f52e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80110c0:	68bb      	ldr	r3, [r7, #8]
 80110c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80110c4:	4b1b      	ldr	r3, [pc, #108]	; (8011134 <xTaskIncrementTick+0x168>)
 80110c6:	681b      	ldr	r3, [r3, #0]
 80110c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80110ca:	429a      	cmp	r2, r3
 80110cc:	d3b8      	bcc.n	8011040 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80110ce:	2301      	movs	r3, #1
 80110d0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80110d2:	e7b5      	b.n	8011040 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80110d4:	4b17      	ldr	r3, [pc, #92]	; (8011134 <xTaskIncrementTick+0x168>)
 80110d6:	681b      	ldr	r3, [r3, #0]
 80110d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80110da:	4915      	ldr	r1, [pc, #84]	; (8011130 <xTaskIncrementTick+0x164>)
 80110dc:	4613      	mov	r3, r2
 80110de:	009b      	lsls	r3, r3, #2
 80110e0:	4413      	add	r3, r2
 80110e2:	009b      	lsls	r3, r3, #2
 80110e4:	440b      	add	r3, r1
 80110e6:	681b      	ldr	r3, [r3, #0]
 80110e8:	2b01      	cmp	r3, #1
 80110ea:	d901      	bls.n	80110f0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80110ec:	2301      	movs	r3, #1
 80110ee:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80110f0:	4b11      	ldr	r3, [pc, #68]	; (8011138 <xTaskIncrementTick+0x16c>)
 80110f2:	681b      	ldr	r3, [r3, #0]
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	d007      	beq.n	8011108 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80110f8:	2301      	movs	r3, #1
 80110fa:	617b      	str	r3, [r7, #20]
 80110fc:	e004      	b.n	8011108 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80110fe:	4b0f      	ldr	r3, [pc, #60]	; (801113c <xTaskIncrementTick+0x170>)
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	3301      	adds	r3, #1
 8011104:	4a0d      	ldr	r2, [pc, #52]	; (801113c <xTaskIncrementTick+0x170>)
 8011106:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8011108:	697b      	ldr	r3, [r7, #20]
}
 801110a:	4618      	mov	r0, r3
 801110c:	3718      	adds	r7, #24
 801110e:	46bd      	mov	sp, r7
 8011110:	bd80      	pop	{r7, pc}
 8011112:	bf00      	nop
 8011114:	20004d30 	.word	0x20004d30
 8011118:	20004d0c 	.word	0x20004d0c
 801111c:	20004cc0 	.word	0x20004cc0
 8011120:	20004cc4 	.word	0x20004cc4
 8011124:	20004d20 	.word	0x20004d20
 8011128:	20004d28 	.word	0x20004d28
 801112c:	20004d10 	.word	0x20004d10
 8011130:	20004838 	.word	0x20004838
 8011134:	20004834 	.word	0x20004834
 8011138:	20004d1c 	.word	0x20004d1c
 801113c:	20004d18 	.word	0x20004d18

08011140 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011140:	b580      	push	{r7, lr}
 8011142:	b084      	sub	sp, #16
 8011144:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011146:	4b33      	ldr	r3, [pc, #204]	; (8011214 <vTaskSwitchContext+0xd4>)
 8011148:	681b      	ldr	r3, [r3, #0]
 801114a:	2b00      	cmp	r3, #0
 801114c:	d003      	beq.n	8011156 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801114e:	4b32      	ldr	r3, [pc, #200]	; (8011218 <vTaskSwitchContext+0xd8>)
 8011150:	2201      	movs	r2, #1
 8011152:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011154:	e05a      	b.n	801120c <vTaskSwitchContext+0xcc>
		xYieldPending = pdFALSE;
 8011156:	4b30      	ldr	r3, [pc, #192]	; (8011218 <vTaskSwitchContext+0xd8>)
 8011158:	2200      	movs	r2, #0
 801115a:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 801115c:	f7f0 fa07 	bl	800156e <getRunTimeCounterValue>
 8011160:	4603      	mov	r3, r0
 8011162:	4a2e      	ldr	r2, [pc, #184]	; (801121c <vTaskSwitchContext+0xdc>)
 8011164:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8011166:	4b2d      	ldr	r3, [pc, #180]	; (801121c <vTaskSwitchContext+0xdc>)
 8011168:	681a      	ldr	r2, [r3, #0]
 801116a:	4b2d      	ldr	r3, [pc, #180]	; (8011220 <vTaskSwitchContext+0xe0>)
 801116c:	681b      	ldr	r3, [r3, #0]
 801116e:	429a      	cmp	r2, r3
 8011170:	d909      	bls.n	8011186 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8011172:	4b2c      	ldr	r3, [pc, #176]	; (8011224 <vTaskSwitchContext+0xe4>)
 8011174:	681b      	ldr	r3, [r3, #0]
 8011176:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8011178:	4a28      	ldr	r2, [pc, #160]	; (801121c <vTaskSwitchContext+0xdc>)
 801117a:	6810      	ldr	r0, [r2, #0]
 801117c:	4a28      	ldr	r2, [pc, #160]	; (8011220 <vTaskSwitchContext+0xe0>)
 801117e:	6812      	ldr	r2, [r2, #0]
 8011180:	1a82      	subs	r2, r0, r2
 8011182:	440a      	add	r2, r1
 8011184:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 8011186:	4b25      	ldr	r3, [pc, #148]	; (801121c <vTaskSwitchContext+0xdc>)
 8011188:	681b      	ldr	r3, [r3, #0]
 801118a:	4a25      	ldr	r2, [pc, #148]	; (8011220 <vTaskSwitchContext+0xe0>)
 801118c:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801118e:	4b26      	ldr	r3, [pc, #152]	; (8011228 <vTaskSwitchContext+0xe8>)
 8011190:	681b      	ldr	r3, [r3, #0]
 8011192:	60fb      	str	r3, [r7, #12]
 8011194:	e010      	b.n	80111b8 <vTaskSwitchContext+0x78>
 8011196:	68fb      	ldr	r3, [r7, #12]
 8011198:	2b00      	cmp	r3, #0
 801119a:	d10a      	bne.n	80111b2 <vTaskSwitchContext+0x72>
	__asm volatile
 801119c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111a0:	f383 8811 	msr	BASEPRI, r3
 80111a4:	f3bf 8f6f 	isb	sy
 80111a8:	f3bf 8f4f 	dsb	sy
 80111ac:	607b      	str	r3, [r7, #4]
}
 80111ae:	bf00      	nop
 80111b0:	e7fe      	b.n	80111b0 <vTaskSwitchContext+0x70>
 80111b2:	68fb      	ldr	r3, [r7, #12]
 80111b4:	3b01      	subs	r3, #1
 80111b6:	60fb      	str	r3, [r7, #12]
 80111b8:	491c      	ldr	r1, [pc, #112]	; (801122c <vTaskSwitchContext+0xec>)
 80111ba:	68fa      	ldr	r2, [r7, #12]
 80111bc:	4613      	mov	r3, r2
 80111be:	009b      	lsls	r3, r3, #2
 80111c0:	4413      	add	r3, r2
 80111c2:	009b      	lsls	r3, r3, #2
 80111c4:	440b      	add	r3, r1
 80111c6:	681b      	ldr	r3, [r3, #0]
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	d0e4      	beq.n	8011196 <vTaskSwitchContext+0x56>
 80111cc:	68fa      	ldr	r2, [r7, #12]
 80111ce:	4613      	mov	r3, r2
 80111d0:	009b      	lsls	r3, r3, #2
 80111d2:	4413      	add	r3, r2
 80111d4:	009b      	lsls	r3, r3, #2
 80111d6:	4a15      	ldr	r2, [pc, #84]	; (801122c <vTaskSwitchContext+0xec>)
 80111d8:	4413      	add	r3, r2
 80111da:	60bb      	str	r3, [r7, #8]
 80111dc:	68bb      	ldr	r3, [r7, #8]
 80111de:	685b      	ldr	r3, [r3, #4]
 80111e0:	685a      	ldr	r2, [r3, #4]
 80111e2:	68bb      	ldr	r3, [r7, #8]
 80111e4:	605a      	str	r2, [r3, #4]
 80111e6:	68bb      	ldr	r3, [r7, #8]
 80111e8:	685a      	ldr	r2, [r3, #4]
 80111ea:	68bb      	ldr	r3, [r7, #8]
 80111ec:	3308      	adds	r3, #8
 80111ee:	429a      	cmp	r2, r3
 80111f0:	d104      	bne.n	80111fc <vTaskSwitchContext+0xbc>
 80111f2:	68bb      	ldr	r3, [r7, #8]
 80111f4:	685b      	ldr	r3, [r3, #4]
 80111f6:	685a      	ldr	r2, [r3, #4]
 80111f8:	68bb      	ldr	r3, [r7, #8]
 80111fa:	605a      	str	r2, [r3, #4]
 80111fc:	68bb      	ldr	r3, [r7, #8]
 80111fe:	685b      	ldr	r3, [r3, #4]
 8011200:	68db      	ldr	r3, [r3, #12]
 8011202:	4a08      	ldr	r2, [pc, #32]	; (8011224 <vTaskSwitchContext+0xe4>)
 8011204:	6013      	str	r3, [r2, #0]
 8011206:	4a08      	ldr	r2, [pc, #32]	; (8011228 <vTaskSwitchContext+0xe8>)
 8011208:	68fb      	ldr	r3, [r7, #12]
 801120a:	6013      	str	r3, [r2, #0]
}
 801120c:	bf00      	nop
 801120e:	3710      	adds	r7, #16
 8011210:	46bd      	mov	sp, r7
 8011212:	bd80      	pop	{r7, pc}
 8011214:	20004d30 	.word	0x20004d30
 8011218:	20004d1c 	.word	0x20004d1c
 801121c:	20004d38 	.word	0x20004d38
 8011220:	20004d34 	.word	0x20004d34
 8011224:	20004834 	.word	0x20004834
 8011228:	20004d10 	.word	0x20004d10
 801122c:	20004838 	.word	0x20004838

08011230 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8011230:	b580      	push	{r7, lr}
 8011232:	b084      	sub	sp, #16
 8011234:	af00      	add	r7, sp, #0
 8011236:	6078      	str	r0, [r7, #4]
 8011238:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	2b00      	cmp	r3, #0
 801123e:	d10a      	bne.n	8011256 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8011240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011244:	f383 8811 	msr	BASEPRI, r3
 8011248:	f3bf 8f6f 	isb	sy
 801124c:	f3bf 8f4f 	dsb	sy
 8011250:	60fb      	str	r3, [r7, #12]
}
 8011252:	bf00      	nop
 8011254:	e7fe      	b.n	8011254 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011256:	4b07      	ldr	r3, [pc, #28]	; (8011274 <vTaskPlaceOnEventList+0x44>)
 8011258:	681b      	ldr	r3, [r3, #0]
 801125a:	3318      	adds	r3, #24
 801125c:	4619      	mov	r1, r3
 801125e:	6878      	ldr	r0, [r7, #4]
 8011260:	f7fe f989 	bl	800f576 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011264:	2101      	movs	r1, #1
 8011266:	6838      	ldr	r0, [r7, #0]
 8011268:	f000 fd9e 	bl	8011da8 <prvAddCurrentTaskToDelayedList>
}
 801126c:	bf00      	nop
 801126e:	3710      	adds	r7, #16
 8011270:	46bd      	mov	sp, r7
 8011272:	bd80      	pop	{r7, pc}
 8011274:	20004834 	.word	0x20004834

08011278 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011278:	b580      	push	{r7, lr}
 801127a:	b086      	sub	sp, #24
 801127c:	af00      	add	r7, sp, #0
 801127e:	60f8      	str	r0, [r7, #12]
 8011280:	60b9      	str	r1, [r7, #8]
 8011282:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8011284:	68fb      	ldr	r3, [r7, #12]
 8011286:	2b00      	cmp	r3, #0
 8011288:	d10a      	bne.n	80112a0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 801128a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801128e:	f383 8811 	msr	BASEPRI, r3
 8011292:	f3bf 8f6f 	isb	sy
 8011296:	f3bf 8f4f 	dsb	sy
 801129a:	617b      	str	r3, [r7, #20]
}
 801129c:	bf00      	nop
 801129e:	e7fe      	b.n	801129e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80112a0:	4b0a      	ldr	r3, [pc, #40]	; (80112cc <vTaskPlaceOnEventListRestricted+0x54>)
 80112a2:	681b      	ldr	r3, [r3, #0]
 80112a4:	3318      	adds	r3, #24
 80112a6:	4619      	mov	r1, r3
 80112a8:	68f8      	ldr	r0, [r7, #12]
 80112aa:	f7fe f940 	bl	800f52e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80112ae:	687b      	ldr	r3, [r7, #4]
 80112b0:	2b00      	cmp	r3, #0
 80112b2:	d002      	beq.n	80112ba <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80112b4:	f04f 33ff 	mov.w	r3, #4294967295
 80112b8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80112ba:	6879      	ldr	r1, [r7, #4]
 80112bc:	68b8      	ldr	r0, [r7, #8]
 80112be:	f000 fd73 	bl	8011da8 <prvAddCurrentTaskToDelayedList>
	}
 80112c2:	bf00      	nop
 80112c4:	3718      	adds	r7, #24
 80112c6:	46bd      	mov	sp, r7
 80112c8:	bd80      	pop	{r7, pc}
 80112ca:	bf00      	nop
 80112cc:	20004834 	.word	0x20004834

080112d0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80112d0:	b580      	push	{r7, lr}
 80112d2:	b086      	sub	sp, #24
 80112d4:	af00      	add	r7, sp, #0
 80112d6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	68db      	ldr	r3, [r3, #12]
 80112dc:	68db      	ldr	r3, [r3, #12]
 80112de:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80112e0:	693b      	ldr	r3, [r7, #16]
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d10a      	bne.n	80112fc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80112e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80112ea:	f383 8811 	msr	BASEPRI, r3
 80112ee:	f3bf 8f6f 	isb	sy
 80112f2:	f3bf 8f4f 	dsb	sy
 80112f6:	60fb      	str	r3, [r7, #12]
}
 80112f8:	bf00      	nop
 80112fa:	e7fe      	b.n	80112fa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80112fc:	693b      	ldr	r3, [r7, #16]
 80112fe:	3318      	adds	r3, #24
 8011300:	4618      	mov	r0, r3
 8011302:	f7fe f971 	bl	800f5e8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011306:	4b1e      	ldr	r3, [pc, #120]	; (8011380 <xTaskRemoveFromEventList+0xb0>)
 8011308:	681b      	ldr	r3, [r3, #0]
 801130a:	2b00      	cmp	r3, #0
 801130c:	d11d      	bne.n	801134a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801130e:	693b      	ldr	r3, [r7, #16]
 8011310:	3304      	adds	r3, #4
 8011312:	4618      	mov	r0, r3
 8011314:	f7fe f968 	bl	800f5e8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011318:	693b      	ldr	r3, [r7, #16]
 801131a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801131c:	4b19      	ldr	r3, [pc, #100]	; (8011384 <xTaskRemoveFromEventList+0xb4>)
 801131e:	681b      	ldr	r3, [r3, #0]
 8011320:	429a      	cmp	r2, r3
 8011322:	d903      	bls.n	801132c <xTaskRemoveFromEventList+0x5c>
 8011324:	693b      	ldr	r3, [r7, #16]
 8011326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011328:	4a16      	ldr	r2, [pc, #88]	; (8011384 <xTaskRemoveFromEventList+0xb4>)
 801132a:	6013      	str	r3, [r2, #0]
 801132c:	693b      	ldr	r3, [r7, #16]
 801132e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011330:	4613      	mov	r3, r2
 8011332:	009b      	lsls	r3, r3, #2
 8011334:	4413      	add	r3, r2
 8011336:	009b      	lsls	r3, r3, #2
 8011338:	4a13      	ldr	r2, [pc, #76]	; (8011388 <xTaskRemoveFromEventList+0xb8>)
 801133a:	441a      	add	r2, r3
 801133c:	693b      	ldr	r3, [r7, #16]
 801133e:	3304      	adds	r3, #4
 8011340:	4619      	mov	r1, r3
 8011342:	4610      	mov	r0, r2
 8011344:	f7fe f8f3 	bl	800f52e <vListInsertEnd>
 8011348:	e005      	b.n	8011356 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801134a:	693b      	ldr	r3, [r7, #16]
 801134c:	3318      	adds	r3, #24
 801134e:	4619      	mov	r1, r3
 8011350:	480e      	ldr	r0, [pc, #56]	; (801138c <xTaskRemoveFromEventList+0xbc>)
 8011352:	f7fe f8ec 	bl	800f52e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011356:	693b      	ldr	r3, [r7, #16]
 8011358:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801135a:	4b0d      	ldr	r3, [pc, #52]	; (8011390 <xTaskRemoveFromEventList+0xc0>)
 801135c:	681b      	ldr	r3, [r3, #0]
 801135e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011360:	429a      	cmp	r2, r3
 8011362:	d905      	bls.n	8011370 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011364:	2301      	movs	r3, #1
 8011366:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011368:	4b0a      	ldr	r3, [pc, #40]	; (8011394 <xTaskRemoveFromEventList+0xc4>)
 801136a:	2201      	movs	r2, #1
 801136c:	601a      	str	r2, [r3, #0]
 801136e:	e001      	b.n	8011374 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8011370:	2300      	movs	r3, #0
 8011372:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011374:	697b      	ldr	r3, [r7, #20]
}
 8011376:	4618      	mov	r0, r3
 8011378:	3718      	adds	r7, #24
 801137a:	46bd      	mov	sp, r7
 801137c:	bd80      	pop	{r7, pc}
 801137e:	bf00      	nop
 8011380:	20004d30 	.word	0x20004d30
 8011384:	20004d10 	.word	0x20004d10
 8011388:	20004838 	.word	0x20004838
 801138c:	20004cc8 	.word	0x20004cc8
 8011390:	20004834 	.word	0x20004834
 8011394:	20004d1c 	.word	0x20004d1c

08011398 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011398:	b480      	push	{r7}
 801139a:	b083      	sub	sp, #12
 801139c:	af00      	add	r7, sp, #0
 801139e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80113a0:	4b06      	ldr	r3, [pc, #24]	; (80113bc <vTaskInternalSetTimeOutState+0x24>)
 80113a2:	681a      	ldr	r2, [r3, #0]
 80113a4:	687b      	ldr	r3, [r7, #4]
 80113a6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80113a8:	4b05      	ldr	r3, [pc, #20]	; (80113c0 <vTaskInternalSetTimeOutState+0x28>)
 80113aa:	681a      	ldr	r2, [r3, #0]
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	605a      	str	r2, [r3, #4]
}
 80113b0:	bf00      	nop
 80113b2:	370c      	adds	r7, #12
 80113b4:	46bd      	mov	sp, r7
 80113b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ba:	4770      	bx	lr
 80113bc:	20004d20 	.word	0x20004d20
 80113c0:	20004d0c 	.word	0x20004d0c

080113c4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80113c4:	b580      	push	{r7, lr}
 80113c6:	b088      	sub	sp, #32
 80113c8:	af00      	add	r7, sp, #0
 80113ca:	6078      	str	r0, [r7, #4]
 80113cc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	d10a      	bne.n	80113ea <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80113d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113d8:	f383 8811 	msr	BASEPRI, r3
 80113dc:	f3bf 8f6f 	isb	sy
 80113e0:	f3bf 8f4f 	dsb	sy
 80113e4:	613b      	str	r3, [r7, #16]
}
 80113e6:	bf00      	nop
 80113e8:	e7fe      	b.n	80113e8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80113ea:	683b      	ldr	r3, [r7, #0]
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	d10a      	bne.n	8011406 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80113f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113f4:	f383 8811 	msr	BASEPRI, r3
 80113f8:	f3bf 8f6f 	isb	sy
 80113fc:	f3bf 8f4f 	dsb	sy
 8011400:	60fb      	str	r3, [r7, #12]
}
 8011402:	bf00      	nop
 8011404:	e7fe      	b.n	8011404 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8011406:	f001 f99d 	bl	8012744 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801140a:	4b1d      	ldr	r3, [pc, #116]	; (8011480 <xTaskCheckForTimeOut+0xbc>)
 801140c:	681b      	ldr	r3, [r3, #0]
 801140e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	685b      	ldr	r3, [r3, #4]
 8011414:	69ba      	ldr	r2, [r7, #24]
 8011416:	1ad3      	subs	r3, r2, r3
 8011418:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801141a:	683b      	ldr	r3, [r7, #0]
 801141c:	681b      	ldr	r3, [r3, #0]
 801141e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011422:	d102      	bne.n	801142a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011424:	2300      	movs	r3, #0
 8011426:	61fb      	str	r3, [r7, #28]
 8011428:	e023      	b.n	8011472 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	681a      	ldr	r2, [r3, #0]
 801142e:	4b15      	ldr	r3, [pc, #84]	; (8011484 <xTaskCheckForTimeOut+0xc0>)
 8011430:	681b      	ldr	r3, [r3, #0]
 8011432:	429a      	cmp	r2, r3
 8011434:	d007      	beq.n	8011446 <xTaskCheckForTimeOut+0x82>
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	685b      	ldr	r3, [r3, #4]
 801143a:	69ba      	ldr	r2, [r7, #24]
 801143c:	429a      	cmp	r2, r3
 801143e:	d302      	bcc.n	8011446 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011440:	2301      	movs	r3, #1
 8011442:	61fb      	str	r3, [r7, #28]
 8011444:	e015      	b.n	8011472 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8011446:	683b      	ldr	r3, [r7, #0]
 8011448:	681b      	ldr	r3, [r3, #0]
 801144a:	697a      	ldr	r2, [r7, #20]
 801144c:	429a      	cmp	r2, r3
 801144e:	d20b      	bcs.n	8011468 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011450:	683b      	ldr	r3, [r7, #0]
 8011452:	681a      	ldr	r2, [r3, #0]
 8011454:	697b      	ldr	r3, [r7, #20]
 8011456:	1ad2      	subs	r2, r2, r3
 8011458:	683b      	ldr	r3, [r7, #0]
 801145a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801145c:	6878      	ldr	r0, [r7, #4]
 801145e:	f7ff ff9b 	bl	8011398 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8011462:	2300      	movs	r3, #0
 8011464:	61fb      	str	r3, [r7, #28]
 8011466:	e004      	b.n	8011472 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8011468:	683b      	ldr	r3, [r7, #0]
 801146a:	2200      	movs	r2, #0
 801146c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801146e:	2301      	movs	r3, #1
 8011470:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8011472:	f001 f997 	bl	80127a4 <vPortExitCritical>

	return xReturn;
 8011476:	69fb      	ldr	r3, [r7, #28]
}
 8011478:	4618      	mov	r0, r3
 801147a:	3720      	adds	r7, #32
 801147c:	46bd      	mov	sp, r7
 801147e:	bd80      	pop	{r7, pc}
 8011480:	20004d0c 	.word	0x20004d0c
 8011484:	20004d20 	.word	0x20004d20

08011488 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011488:	b480      	push	{r7}
 801148a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 801148c:	4b03      	ldr	r3, [pc, #12]	; (801149c <vTaskMissedYield+0x14>)
 801148e:	2201      	movs	r2, #1
 8011490:	601a      	str	r2, [r3, #0]
}
 8011492:	bf00      	nop
 8011494:	46bd      	mov	sp, r7
 8011496:	f85d 7b04 	ldr.w	r7, [sp], #4
 801149a:	4770      	bx	lr
 801149c:	20004d1c 	.word	0x20004d1c

080114a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80114a0:	b580      	push	{r7, lr}
 80114a2:	b082      	sub	sp, #8
 80114a4:	af00      	add	r7, sp, #0
 80114a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80114a8:	f000 f852 	bl	8011550 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80114ac:	4b06      	ldr	r3, [pc, #24]	; (80114c8 <prvIdleTask+0x28>)
 80114ae:	681b      	ldr	r3, [r3, #0]
 80114b0:	2b01      	cmp	r3, #1
 80114b2:	d9f9      	bls.n	80114a8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80114b4:	4b05      	ldr	r3, [pc, #20]	; (80114cc <prvIdleTask+0x2c>)
 80114b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80114ba:	601a      	str	r2, [r3, #0]
 80114bc:	f3bf 8f4f 	dsb	sy
 80114c0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80114c4:	e7f0      	b.n	80114a8 <prvIdleTask+0x8>
 80114c6:	bf00      	nop
 80114c8:	20004838 	.word	0x20004838
 80114cc:	e000ed04 	.word	0xe000ed04

080114d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80114d0:	b580      	push	{r7, lr}
 80114d2:	b082      	sub	sp, #8
 80114d4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80114d6:	2300      	movs	r3, #0
 80114d8:	607b      	str	r3, [r7, #4]
 80114da:	e00c      	b.n	80114f6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80114dc:	687a      	ldr	r2, [r7, #4]
 80114de:	4613      	mov	r3, r2
 80114e0:	009b      	lsls	r3, r3, #2
 80114e2:	4413      	add	r3, r2
 80114e4:	009b      	lsls	r3, r3, #2
 80114e6:	4a12      	ldr	r2, [pc, #72]	; (8011530 <prvInitialiseTaskLists+0x60>)
 80114e8:	4413      	add	r3, r2
 80114ea:	4618      	mov	r0, r3
 80114ec:	f7fd fff2 	bl	800f4d4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	3301      	adds	r3, #1
 80114f4:	607b      	str	r3, [r7, #4]
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	2b37      	cmp	r3, #55	; 0x37
 80114fa:	d9ef      	bls.n	80114dc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80114fc:	480d      	ldr	r0, [pc, #52]	; (8011534 <prvInitialiseTaskLists+0x64>)
 80114fe:	f7fd ffe9 	bl	800f4d4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011502:	480d      	ldr	r0, [pc, #52]	; (8011538 <prvInitialiseTaskLists+0x68>)
 8011504:	f7fd ffe6 	bl	800f4d4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011508:	480c      	ldr	r0, [pc, #48]	; (801153c <prvInitialiseTaskLists+0x6c>)
 801150a:	f7fd ffe3 	bl	800f4d4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801150e:	480c      	ldr	r0, [pc, #48]	; (8011540 <prvInitialiseTaskLists+0x70>)
 8011510:	f7fd ffe0 	bl	800f4d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011514:	480b      	ldr	r0, [pc, #44]	; (8011544 <prvInitialiseTaskLists+0x74>)
 8011516:	f7fd ffdd 	bl	800f4d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801151a:	4b0b      	ldr	r3, [pc, #44]	; (8011548 <prvInitialiseTaskLists+0x78>)
 801151c:	4a05      	ldr	r2, [pc, #20]	; (8011534 <prvInitialiseTaskLists+0x64>)
 801151e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011520:	4b0a      	ldr	r3, [pc, #40]	; (801154c <prvInitialiseTaskLists+0x7c>)
 8011522:	4a05      	ldr	r2, [pc, #20]	; (8011538 <prvInitialiseTaskLists+0x68>)
 8011524:	601a      	str	r2, [r3, #0]
}
 8011526:	bf00      	nop
 8011528:	3708      	adds	r7, #8
 801152a:	46bd      	mov	sp, r7
 801152c:	bd80      	pop	{r7, pc}
 801152e:	bf00      	nop
 8011530:	20004838 	.word	0x20004838
 8011534:	20004c98 	.word	0x20004c98
 8011538:	20004cac 	.word	0x20004cac
 801153c:	20004cc8 	.word	0x20004cc8
 8011540:	20004cdc 	.word	0x20004cdc
 8011544:	20004cf4 	.word	0x20004cf4
 8011548:	20004cc0 	.word	0x20004cc0
 801154c:	20004cc4 	.word	0x20004cc4

08011550 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011550:	b580      	push	{r7, lr}
 8011552:	b082      	sub	sp, #8
 8011554:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011556:	e019      	b.n	801158c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8011558:	f001 f8f4 	bl	8012744 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801155c:	4b10      	ldr	r3, [pc, #64]	; (80115a0 <prvCheckTasksWaitingTermination+0x50>)
 801155e:	68db      	ldr	r3, [r3, #12]
 8011560:	68db      	ldr	r3, [r3, #12]
 8011562:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	3304      	adds	r3, #4
 8011568:	4618      	mov	r0, r3
 801156a:	f7fe f83d 	bl	800f5e8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801156e:	4b0d      	ldr	r3, [pc, #52]	; (80115a4 <prvCheckTasksWaitingTermination+0x54>)
 8011570:	681b      	ldr	r3, [r3, #0]
 8011572:	3b01      	subs	r3, #1
 8011574:	4a0b      	ldr	r2, [pc, #44]	; (80115a4 <prvCheckTasksWaitingTermination+0x54>)
 8011576:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011578:	4b0b      	ldr	r3, [pc, #44]	; (80115a8 <prvCheckTasksWaitingTermination+0x58>)
 801157a:	681b      	ldr	r3, [r3, #0]
 801157c:	3b01      	subs	r3, #1
 801157e:	4a0a      	ldr	r2, [pc, #40]	; (80115a8 <prvCheckTasksWaitingTermination+0x58>)
 8011580:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8011582:	f001 f90f 	bl	80127a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8011586:	6878      	ldr	r0, [r7, #4]
 8011588:	f000 f8e4 	bl	8011754 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801158c:	4b06      	ldr	r3, [pc, #24]	; (80115a8 <prvCheckTasksWaitingTermination+0x58>)
 801158e:	681b      	ldr	r3, [r3, #0]
 8011590:	2b00      	cmp	r3, #0
 8011592:	d1e1      	bne.n	8011558 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8011594:	bf00      	nop
 8011596:	bf00      	nop
 8011598:	3708      	adds	r7, #8
 801159a:	46bd      	mov	sp, r7
 801159c:	bd80      	pop	{r7, pc}
 801159e:	bf00      	nop
 80115a0:	20004cdc 	.word	0x20004cdc
 80115a4:	20004d08 	.word	0x20004d08
 80115a8:	20004cf0 	.word	0x20004cf0

080115ac <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 80115ac:	b580      	push	{r7, lr}
 80115ae:	b086      	sub	sp, #24
 80115b0:	af00      	add	r7, sp, #0
 80115b2:	60f8      	str	r0, [r7, #12]
 80115b4:	60b9      	str	r1, [r7, #8]
 80115b6:	607a      	str	r2, [r7, #4]
 80115b8:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 80115ba:	68fb      	ldr	r3, [r7, #12]
 80115bc:	2b00      	cmp	r3, #0
 80115be:	d102      	bne.n	80115c6 <vTaskGetInfo+0x1a>
 80115c0:	4b2c      	ldr	r3, [pc, #176]	; (8011674 <vTaskGetInfo+0xc8>)
 80115c2:	681b      	ldr	r3, [r3, #0]
 80115c4:	e000      	b.n	80115c8 <vTaskGetInfo+0x1c>
 80115c6:	68fb      	ldr	r3, [r7, #12]
 80115c8:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 80115ca:	68bb      	ldr	r3, [r7, #8]
 80115cc:	697a      	ldr	r2, [r7, #20]
 80115ce:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 80115d0:	697b      	ldr	r3, [r7, #20]
 80115d2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80115d6:	68bb      	ldr	r3, [r7, #8]
 80115d8:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 80115da:	697b      	ldr	r3, [r7, #20]
 80115dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80115de:	68bb      	ldr	r3, [r7, #8]
 80115e0:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 80115e2:	697b      	ldr	r3, [r7, #20]
 80115e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80115e6:	68bb      	ldr	r3, [r7, #8]
 80115e8:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 80115ea:	697b      	ldr	r3, [r7, #20]
 80115ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80115ee:	68bb      	ldr	r3, [r7, #8]
 80115f0:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 80115f2:	697b      	ldr	r3, [r7, #20]
 80115f4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80115f6:	68bb      	ldr	r3, [r7, #8]
 80115f8:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
 80115fa:	697b      	ldr	r3, [r7, #20]
 80115fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80115fe:	68bb      	ldr	r3, [r7, #8]
 8011600:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 8011602:	78fb      	ldrb	r3, [r7, #3]
 8011604:	2b05      	cmp	r3, #5
 8011606:	d01a      	beq.n	801163e <vTaskGetInfo+0x92>
		{
			if( pxTCB == pxCurrentTCB )
 8011608:	4b1a      	ldr	r3, [pc, #104]	; (8011674 <vTaskGetInfo+0xc8>)
 801160a:	681b      	ldr	r3, [r3, #0]
 801160c:	697a      	ldr	r2, [r7, #20]
 801160e:	429a      	cmp	r2, r3
 8011610:	d103      	bne.n	801161a <vTaskGetInfo+0x6e>
			{
				pxTaskStatus->eCurrentState = eRunning;
 8011612:	68bb      	ldr	r3, [r7, #8]
 8011614:	2200      	movs	r2, #0
 8011616:	731a      	strb	r2, [r3, #12]
 8011618:	e018      	b.n	801164c <vTaskGetInfo+0xa0>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 801161a:	68bb      	ldr	r3, [r7, #8]
 801161c:	78fa      	ldrb	r2, [r7, #3]
 801161e:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 8011620:	78fb      	ldrb	r3, [r7, #3]
 8011622:	2b03      	cmp	r3, #3
 8011624:	d112      	bne.n	801164c <vTaskGetInfo+0xa0>
					{
						vTaskSuspendAll();
 8011626:	f7ff fb73 	bl	8010d10 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801162a:	697b      	ldr	r3, [r7, #20]
 801162c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801162e:	2b00      	cmp	r3, #0
 8011630:	d002      	beq.n	8011638 <vTaskGetInfo+0x8c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 8011632:	68bb      	ldr	r3, [r7, #8]
 8011634:	2202      	movs	r2, #2
 8011636:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 8011638:	f7ff fb78 	bl	8010d2c <xTaskResumeAll>
 801163c:	e006      	b.n	801164c <vTaskGetInfo+0xa0>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 801163e:	6978      	ldr	r0, [r7, #20]
 8011640:	f7ff fa98 	bl	8010b74 <eTaskGetState>
 8011644:	4603      	mov	r3, r0
 8011646:	461a      	mov	r2, r3
 8011648:	68bb      	ldr	r3, [r7, #8]
 801164a:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	2b00      	cmp	r3, #0
 8011650:	d009      	beq.n	8011666 <vTaskGetInfo+0xba>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 8011652:	697b      	ldr	r3, [r7, #20]
 8011654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011656:	4618      	mov	r0, r3
 8011658:	f000 f860 	bl	801171c <prvTaskCheckFreeStackSpace>
 801165c:	4603      	mov	r3, r0
 801165e:	461a      	mov	r2, r3
 8011660:	68bb      	ldr	r3, [r7, #8]
 8011662:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 8011664:	e002      	b.n	801166c <vTaskGetInfo+0xc0>
			pxTaskStatus->usStackHighWaterMark = 0;
 8011666:	68bb      	ldr	r3, [r7, #8]
 8011668:	2200      	movs	r2, #0
 801166a:	841a      	strh	r2, [r3, #32]
	}
 801166c:	bf00      	nop
 801166e:	3718      	adds	r7, #24
 8011670:	46bd      	mov	sp, r7
 8011672:	bd80      	pop	{r7, pc}
 8011674:	20004834 	.word	0x20004834

08011678 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 8011678:	b580      	push	{r7, lr}
 801167a:	b08a      	sub	sp, #40	; 0x28
 801167c:	af00      	add	r7, sp, #0
 801167e:	60f8      	str	r0, [r7, #12]
 8011680:	60b9      	str	r1, [r7, #8]
 8011682:	4613      	mov	r3, r2
 8011684:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 8011686:	2300      	movs	r3, #0
 8011688:	627b      	str	r3, [r7, #36]	; 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 801168a:	68bb      	ldr	r3, [r7, #8]
 801168c:	681b      	ldr	r3, [r3, #0]
 801168e:	2b00      	cmp	r3, #0
 8011690:	d03f      	beq.n	8011712 <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011692:	68bb      	ldr	r3, [r7, #8]
 8011694:	623b      	str	r3, [r7, #32]
 8011696:	6a3b      	ldr	r3, [r7, #32]
 8011698:	685b      	ldr	r3, [r3, #4]
 801169a:	685a      	ldr	r2, [r3, #4]
 801169c:	6a3b      	ldr	r3, [r7, #32]
 801169e:	605a      	str	r2, [r3, #4]
 80116a0:	6a3b      	ldr	r3, [r7, #32]
 80116a2:	685a      	ldr	r2, [r3, #4]
 80116a4:	6a3b      	ldr	r3, [r7, #32]
 80116a6:	3308      	adds	r3, #8
 80116a8:	429a      	cmp	r2, r3
 80116aa:	d104      	bne.n	80116b6 <prvListTasksWithinSingleList+0x3e>
 80116ac:	6a3b      	ldr	r3, [r7, #32]
 80116ae:	685b      	ldr	r3, [r3, #4]
 80116b0:	685a      	ldr	r2, [r3, #4]
 80116b2:	6a3b      	ldr	r3, [r7, #32]
 80116b4:	605a      	str	r2, [r3, #4]
 80116b6:	6a3b      	ldr	r3, [r7, #32]
 80116b8:	685b      	ldr	r3, [r3, #4]
 80116ba:	68db      	ldr	r3, [r3, #12]
 80116bc:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80116be:	68bb      	ldr	r3, [r7, #8]
 80116c0:	61bb      	str	r3, [r7, #24]
 80116c2:	69bb      	ldr	r3, [r7, #24]
 80116c4:	685b      	ldr	r3, [r3, #4]
 80116c6:	685a      	ldr	r2, [r3, #4]
 80116c8:	69bb      	ldr	r3, [r7, #24]
 80116ca:	605a      	str	r2, [r3, #4]
 80116cc:	69bb      	ldr	r3, [r7, #24]
 80116ce:	685a      	ldr	r2, [r3, #4]
 80116d0:	69bb      	ldr	r3, [r7, #24]
 80116d2:	3308      	adds	r3, #8
 80116d4:	429a      	cmp	r2, r3
 80116d6:	d104      	bne.n	80116e2 <prvListTasksWithinSingleList+0x6a>
 80116d8:	69bb      	ldr	r3, [r7, #24]
 80116da:	685b      	ldr	r3, [r3, #4]
 80116dc:	685a      	ldr	r2, [r3, #4]
 80116de:	69bb      	ldr	r3, [r7, #24]
 80116e0:	605a      	str	r2, [r3, #4]
 80116e2:	69bb      	ldr	r3, [r7, #24]
 80116e4:	685b      	ldr	r3, [r3, #4]
 80116e6:	68db      	ldr	r3, [r3, #12]
 80116e8:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 80116ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80116ec:	4613      	mov	r3, r2
 80116ee:	00db      	lsls	r3, r3, #3
 80116f0:	4413      	add	r3, r2
 80116f2:	009b      	lsls	r3, r3, #2
 80116f4:	461a      	mov	r2, r3
 80116f6:	68fb      	ldr	r3, [r7, #12]
 80116f8:	1899      	adds	r1, r3, r2
 80116fa:	79fb      	ldrb	r3, [r7, #7]
 80116fc:	2201      	movs	r2, #1
 80116fe:	6978      	ldr	r0, [r7, #20]
 8011700:	f7ff ff54 	bl	80115ac <vTaskGetInfo>
				uxTask++;
 8011704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011706:	3301      	adds	r3, #1
 8011708:	627b      	str	r3, [r7, #36]	; 0x24
			} while( pxNextTCB != pxFirstTCB );
 801170a:	697a      	ldr	r2, [r7, #20]
 801170c:	69fb      	ldr	r3, [r7, #28]
 801170e:	429a      	cmp	r2, r3
 8011710:	d1d5      	bne.n	80116be <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 8011712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8011714:	4618      	mov	r0, r3
 8011716:	3728      	adds	r7, #40	; 0x28
 8011718:	46bd      	mov	sp, r7
 801171a:	bd80      	pop	{r7, pc}

0801171c <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 801171c:	b480      	push	{r7}
 801171e:	b085      	sub	sp, #20
 8011720:	af00      	add	r7, sp, #0
 8011722:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 8011724:	2300      	movs	r3, #0
 8011726:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8011728:	e005      	b.n	8011736 <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	3301      	adds	r3, #1
 801172e:	607b      	str	r3, [r7, #4]
			ulCount++;
 8011730:	68fb      	ldr	r3, [r7, #12]
 8011732:	3301      	adds	r3, #1
 8011734:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	781b      	ldrb	r3, [r3, #0]
 801173a:	2ba5      	cmp	r3, #165	; 0xa5
 801173c:	d0f5      	beq.n	801172a <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 801173e:	68fb      	ldr	r3, [r7, #12]
 8011740:	089b      	lsrs	r3, r3, #2
 8011742:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 8011744:	68fb      	ldr	r3, [r7, #12]
 8011746:	b29b      	uxth	r3, r3
	}
 8011748:	4618      	mov	r0, r3
 801174a:	3714      	adds	r7, #20
 801174c:	46bd      	mov	sp, r7
 801174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011752:	4770      	bx	lr

08011754 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011754:	b580      	push	{r7, lr}
 8011756:	b084      	sub	sp, #16
 8011758:	af00      	add	r7, sp, #0
 801175a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8011762:	2b00      	cmp	r3, #0
 8011764:	d108      	bne.n	8011778 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801176a:	4618      	mov	r0, r3
 801176c:	f001 f9d8 	bl	8012b20 <vPortFree>
				vPortFree( pxTCB );
 8011770:	6878      	ldr	r0, [r7, #4]
 8011772:	f001 f9d5 	bl	8012b20 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011776:	e018      	b.n	80117aa <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 801177e:	2b01      	cmp	r3, #1
 8011780:	d103      	bne.n	801178a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8011782:	6878      	ldr	r0, [r7, #4]
 8011784:	f001 f9cc 	bl	8012b20 <vPortFree>
	}
 8011788:	e00f      	b.n	80117aa <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801178a:	687b      	ldr	r3, [r7, #4]
 801178c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8011790:	2b02      	cmp	r3, #2
 8011792:	d00a      	beq.n	80117aa <prvDeleteTCB+0x56>
	__asm volatile
 8011794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011798:	f383 8811 	msr	BASEPRI, r3
 801179c:	f3bf 8f6f 	isb	sy
 80117a0:	f3bf 8f4f 	dsb	sy
 80117a4:	60fb      	str	r3, [r7, #12]
}
 80117a6:	bf00      	nop
 80117a8:	e7fe      	b.n	80117a8 <prvDeleteTCB+0x54>
	}
 80117aa:	bf00      	nop
 80117ac:	3710      	adds	r7, #16
 80117ae:	46bd      	mov	sp, r7
 80117b0:	bd80      	pop	{r7, pc}
	...

080117b4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80117b4:	b480      	push	{r7}
 80117b6:	b083      	sub	sp, #12
 80117b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80117ba:	4b0c      	ldr	r3, [pc, #48]	; (80117ec <prvResetNextTaskUnblockTime+0x38>)
 80117bc:	681b      	ldr	r3, [r3, #0]
 80117be:	681b      	ldr	r3, [r3, #0]
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d104      	bne.n	80117ce <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80117c4:	4b0a      	ldr	r3, [pc, #40]	; (80117f0 <prvResetNextTaskUnblockTime+0x3c>)
 80117c6:	f04f 32ff 	mov.w	r2, #4294967295
 80117ca:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80117cc:	e008      	b.n	80117e0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80117ce:	4b07      	ldr	r3, [pc, #28]	; (80117ec <prvResetNextTaskUnblockTime+0x38>)
 80117d0:	681b      	ldr	r3, [r3, #0]
 80117d2:	68db      	ldr	r3, [r3, #12]
 80117d4:	68db      	ldr	r3, [r3, #12]
 80117d6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	685b      	ldr	r3, [r3, #4]
 80117dc:	4a04      	ldr	r2, [pc, #16]	; (80117f0 <prvResetNextTaskUnblockTime+0x3c>)
 80117de:	6013      	str	r3, [r2, #0]
}
 80117e0:	bf00      	nop
 80117e2:	370c      	adds	r7, #12
 80117e4:	46bd      	mov	sp, r7
 80117e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117ea:	4770      	bx	lr
 80117ec:	20004cc0 	.word	0x20004cc0
 80117f0:	20004d28 	.word	0x20004d28

080117f4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80117f4:	b480      	push	{r7}
 80117f6:	b083      	sub	sp, #12
 80117f8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80117fa:	4b05      	ldr	r3, [pc, #20]	; (8011810 <xTaskGetCurrentTaskHandle+0x1c>)
 80117fc:	681b      	ldr	r3, [r3, #0]
 80117fe:	607b      	str	r3, [r7, #4]

		return xReturn;
 8011800:	687b      	ldr	r3, [r7, #4]
	}
 8011802:	4618      	mov	r0, r3
 8011804:	370c      	adds	r7, #12
 8011806:	46bd      	mov	sp, r7
 8011808:	f85d 7b04 	ldr.w	r7, [sp], #4
 801180c:	4770      	bx	lr
 801180e:	bf00      	nop
 8011810:	20004834 	.word	0x20004834

08011814 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011814:	b480      	push	{r7}
 8011816:	b083      	sub	sp, #12
 8011818:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801181a:	4b0b      	ldr	r3, [pc, #44]	; (8011848 <xTaskGetSchedulerState+0x34>)
 801181c:	681b      	ldr	r3, [r3, #0]
 801181e:	2b00      	cmp	r3, #0
 8011820:	d102      	bne.n	8011828 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8011822:	2301      	movs	r3, #1
 8011824:	607b      	str	r3, [r7, #4]
 8011826:	e008      	b.n	801183a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011828:	4b08      	ldr	r3, [pc, #32]	; (801184c <xTaskGetSchedulerState+0x38>)
 801182a:	681b      	ldr	r3, [r3, #0]
 801182c:	2b00      	cmp	r3, #0
 801182e:	d102      	bne.n	8011836 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8011830:	2302      	movs	r3, #2
 8011832:	607b      	str	r3, [r7, #4]
 8011834:	e001      	b.n	801183a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8011836:	2300      	movs	r3, #0
 8011838:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801183a:	687b      	ldr	r3, [r7, #4]
	}
 801183c:	4618      	mov	r0, r3
 801183e:	370c      	adds	r7, #12
 8011840:	46bd      	mov	sp, r7
 8011842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011846:	4770      	bx	lr
 8011848:	20004d14 	.word	0x20004d14
 801184c:	20004d30 	.word	0x20004d30

08011850 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8011850:	b580      	push	{r7, lr}
 8011852:	b084      	sub	sp, #16
 8011854:	af00      	add	r7, sp, #0
 8011856:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 801185c:	2300      	movs	r3, #0
 801185e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	2b00      	cmp	r3, #0
 8011864:	d051      	beq.n	801190a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8011866:	68bb      	ldr	r3, [r7, #8]
 8011868:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801186a:	4b2a      	ldr	r3, [pc, #168]	; (8011914 <xTaskPriorityInherit+0xc4>)
 801186c:	681b      	ldr	r3, [r3, #0]
 801186e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011870:	429a      	cmp	r2, r3
 8011872:	d241      	bcs.n	80118f8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011874:	68bb      	ldr	r3, [r7, #8]
 8011876:	699b      	ldr	r3, [r3, #24]
 8011878:	2b00      	cmp	r3, #0
 801187a:	db06      	blt.n	801188a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801187c:	4b25      	ldr	r3, [pc, #148]	; (8011914 <xTaskPriorityInherit+0xc4>)
 801187e:	681b      	ldr	r3, [r3, #0]
 8011880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011882:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011886:	68bb      	ldr	r3, [r7, #8]
 8011888:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801188a:	68bb      	ldr	r3, [r7, #8]
 801188c:	6959      	ldr	r1, [r3, #20]
 801188e:	68bb      	ldr	r3, [r7, #8]
 8011890:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011892:	4613      	mov	r3, r2
 8011894:	009b      	lsls	r3, r3, #2
 8011896:	4413      	add	r3, r2
 8011898:	009b      	lsls	r3, r3, #2
 801189a:	4a1f      	ldr	r2, [pc, #124]	; (8011918 <xTaskPriorityInherit+0xc8>)
 801189c:	4413      	add	r3, r2
 801189e:	4299      	cmp	r1, r3
 80118a0:	d122      	bne.n	80118e8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80118a2:	68bb      	ldr	r3, [r7, #8]
 80118a4:	3304      	adds	r3, #4
 80118a6:	4618      	mov	r0, r3
 80118a8:	f7fd fe9e 	bl	800f5e8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80118ac:	4b19      	ldr	r3, [pc, #100]	; (8011914 <xTaskPriorityInherit+0xc4>)
 80118ae:	681b      	ldr	r3, [r3, #0]
 80118b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118b2:	68bb      	ldr	r3, [r7, #8]
 80118b4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80118b6:	68bb      	ldr	r3, [r7, #8]
 80118b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118ba:	4b18      	ldr	r3, [pc, #96]	; (801191c <xTaskPriorityInherit+0xcc>)
 80118bc:	681b      	ldr	r3, [r3, #0]
 80118be:	429a      	cmp	r2, r3
 80118c0:	d903      	bls.n	80118ca <xTaskPriorityInherit+0x7a>
 80118c2:	68bb      	ldr	r3, [r7, #8]
 80118c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118c6:	4a15      	ldr	r2, [pc, #84]	; (801191c <xTaskPriorityInherit+0xcc>)
 80118c8:	6013      	str	r3, [r2, #0]
 80118ca:	68bb      	ldr	r3, [r7, #8]
 80118cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118ce:	4613      	mov	r3, r2
 80118d0:	009b      	lsls	r3, r3, #2
 80118d2:	4413      	add	r3, r2
 80118d4:	009b      	lsls	r3, r3, #2
 80118d6:	4a10      	ldr	r2, [pc, #64]	; (8011918 <xTaskPriorityInherit+0xc8>)
 80118d8:	441a      	add	r2, r3
 80118da:	68bb      	ldr	r3, [r7, #8]
 80118dc:	3304      	adds	r3, #4
 80118de:	4619      	mov	r1, r3
 80118e0:	4610      	mov	r0, r2
 80118e2:	f7fd fe24 	bl	800f52e <vListInsertEnd>
 80118e6:	e004      	b.n	80118f2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80118e8:	4b0a      	ldr	r3, [pc, #40]	; (8011914 <xTaskPriorityInherit+0xc4>)
 80118ea:	681b      	ldr	r3, [r3, #0]
 80118ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118ee:	68bb      	ldr	r3, [r7, #8]
 80118f0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80118f2:	2301      	movs	r3, #1
 80118f4:	60fb      	str	r3, [r7, #12]
 80118f6:	e008      	b.n	801190a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80118f8:	68bb      	ldr	r3, [r7, #8]
 80118fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80118fc:	4b05      	ldr	r3, [pc, #20]	; (8011914 <xTaskPriorityInherit+0xc4>)
 80118fe:	681b      	ldr	r3, [r3, #0]
 8011900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011902:	429a      	cmp	r2, r3
 8011904:	d201      	bcs.n	801190a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8011906:	2301      	movs	r3, #1
 8011908:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801190a:	68fb      	ldr	r3, [r7, #12]
	}
 801190c:	4618      	mov	r0, r3
 801190e:	3710      	adds	r7, #16
 8011910:	46bd      	mov	sp, r7
 8011912:	bd80      	pop	{r7, pc}
 8011914:	20004834 	.word	0x20004834
 8011918:	20004838 	.word	0x20004838
 801191c:	20004d10 	.word	0x20004d10

08011920 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8011920:	b580      	push	{r7, lr}
 8011922:	b086      	sub	sp, #24
 8011924:	af00      	add	r7, sp, #0
 8011926:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801192c:	2300      	movs	r3, #0
 801192e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	2b00      	cmp	r3, #0
 8011934:	d056      	beq.n	80119e4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8011936:	4b2e      	ldr	r3, [pc, #184]	; (80119f0 <xTaskPriorityDisinherit+0xd0>)
 8011938:	681b      	ldr	r3, [r3, #0]
 801193a:	693a      	ldr	r2, [r7, #16]
 801193c:	429a      	cmp	r2, r3
 801193e:	d00a      	beq.n	8011956 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8011940:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011944:	f383 8811 	msr	BASEPRI, r3
 8011948:	f3bf 8f6f 	isb	sy
 801194c:	f3bf 8f4f 	dsb	sy
 8011950:	60fb      	str	r3, [r7, #12]
}
 8011952:	bf00      	nop
 8011954:	e7fe      	b.n	8011954 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8011956:	693b      	ldr	r3, [r7, #16]
 8011958:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801195a:	2b00      	cmp	r3, #0
 801195c:	d10a      	bne.n	8011974 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 801195e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011962:	f383 8811 	msr	BASEPRI, r3
 8011966:	f3bf 8f6f 	isb	sy
 801196a:	f3bf 8f4f 	dsb	sy
 801196e:	60bb      	str	r3, [r7, #8]
}
 8011970:	bf00      	nop
 8011972:	e7fe      	b.n	8011972 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8011974:	693b      	ldr	r3, [r7, #16]
 8011976:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011978:	1e5a      	subs	r2, r3, #1
 801197a:	693b      	ldr	r3, [r7, #16]
 801197c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801197e:	693b      	ldr	r3, [r7, #16]
 8011980:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011982:	693b      	ldr	r3, [r7, #16]
 8011984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011986:	429a      	cmp	r2, r3
 8011988:	d02c      	beq.n	80119e4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801198a:	693b      	ldr	r3, [r7, #16]
 801198c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801198e:	2b00      	cmp	r3, #0
 8011990:	d128      	bne.n	80119e4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011992:	693b      	ldr	r3, [r7, #16]
 8011994:	3304      	adds	r3, #4
 8011996:	4618      	mov	r0, r3
 8011998:	f7fd fe26 	bl	800f5e8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801199c:	693b      	ldr	r3, [r7, #16]
 801199e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80119a0:	693b      	ldr	r3, [r7, #16]
 80119a2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80119a4:	693b      	ldr	r3, [r7, #16]
 80119a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80119a8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80119ac:	693b      	ldr	r3, [r7, #16]
 80119ae:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80119b0:	693b      	ldr	r3, [r7, #16]
 80119b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80119b4:	4b0f      	ldr	r3, [pc, #60]	; (80119f4 <xTaskPriorityDisinherit+0xd4>)
 80119b6:	681b      	ldr	r3, [r3, #0]
 80119b8:	429a      	cmp	r2, r3
 80119ba:	d903      	bls.n	80119c4 <xTaskPriorityDisinherit+0xa4>
 80119bc:	693b      	ldr	r3, [r7, #16]
 80119be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80119c0:	4a0c      	ldr	r2, [pc, #48]	; (80119f4 <xTaskPriorityDisinherit+0xd4>)
 80119c2:	6013      	str	r3, [r2, #0]
 80119c4:	693b      	ldr	r3, [r7, #16]
 80119c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80119c8:	4613      	mov	r3, r2
 80119ca:	009b      	lsls	r3, r3, #2
 80119cc:	4413      	add	r3, r2
 80119ce:	009b      	lsls	r3, r3, #2
 80119d0:	4a09      	ldr	r2, [pc, #36]	; (80119f8 <xTaskPriorityDisinherit+0xd8>)
 80119d2:	441a      	add	r2, r3
 80119d4:	693b      	ldr	r3, [r7, #16]
 80119d6:	3304      	adds	r3, #4
 80119d8:	4619      	mov	r1, r3
 80119da:	4610      	mov	r0, r2
 80119dc:	f7fd fda7 	bl	800f52e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80119e0:	2301      	movs	r3, #1
 80119e2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80119e4:	697b      	ldr	r3, [r7, #20]
	}
 80119e6:	4618      	mov	r0, r3
 80119e8:	3718      	adds	r7, #24
 80119ea:	46bd      	mov	sp, r7
 80119ec:	bd80      	pop	{r7, pc}
 80119ee:	bf00      	nop
 80119f0:	20004834 	.word	0x20004834
 80119f4:	20004d10 	.word	0x20004d10
 80119f8:	20004838 	.word	0x20004838

080119fc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80119fc:	b580      	push	{r7, lr}
 80119fe:	b088      	sub	sp, #32
 8011a00:	af00      	add	r7, sp, #0
 8011a02:	6078      	str	r0, [r7, #4]
 8011a04:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8011a0a:	2301      	movs	r3, #1
 8011a0c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	2b00      	cmp	r3, #0
 8011a12:	d06a      	beq.n	8011aea <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8011a14:	69bb      	ldr	r3, [r7, #24]
 8011a16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011a18:	2b00      	cmp	r3, #0
 8011a1a:	d10a      	bne.n	8011a32 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8011a1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a20:	f383 8811 	msr	BASEPRI, r3
 8011a24:	f3bf 8f6f 	isb	sy
 8011a28:	f3bf 8f4f 	dsb	sy
 8011a2c:	60fb      	str	r3, [r7, #12]
}
 8011a2e:	bf00      	nop
 8011a30:	e7fe      	b.n	8011a30 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8011a32:	69bb      	ldr	r3, [r7, #24]
 8011a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011a36:	683a      	ldr	r2, [r7, #0]
 8011a38:	429a      	cmp	r2, r3
 8011a3a:	d902      	bls.n	8011a42 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8011a3c:	683b      	ldr	r3, [r7, #0]
 8011a3e:	61fb      	str	r3, [r7, #28]
 8011a40:	e002      	b.n	8011a48 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8011a42:	69bb      	ldr	r3, [r7, #24]
 8011a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011a46:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8011a48:	69bb      	ldr	r3, [r7, #24]
 8011a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a4c:	69fa      	ldr	r2, [r7, #28]
 8011a4e:	429a      	cmp	r2, r3
 8011a50:	d04b      	beq.n	8011aea <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8011a52:	69bb      	ldr	r3, [r7, #24]
 8011a54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011a56:	697a      	ldr	r2, [r7, #20]
 8011a58:	429a      	cmp	r2, r3
 8011a5a:	d146      	bne.n	8011aea <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8011a5c:	4b25      	ldr	r3, [pc, #148]	; (8011af4 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8011a5e:	681b      	ldr	r3, [r3, #0]
 8011a60:	69ba      	ldr	r2, [r7, #24]
 8011a62:	429a      	cmp	r2, r3
 8011a64:	d10a      	bne.n	8011a7c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8011a66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a6a:	f383 8811 	msr	BASEPRI, r3
 8011a6e:	f3bf 8f6f 	isb	sy
 8011a72:	f3bf 8f4f 	dsb	sy
 8011a76:	60bb      	str	r3, [r7, #8]
}
 8011a78:	bf00      	nop
 8011a7a:	e7fe      	b.n	8011a7a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8011a7c:	69bb      	ldr	r3, [r7, #24]
 8011a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a80:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8011a82:	69bb      	ldr	r3, [r7, #24]
 8011a84:	69fa      	ldr	r2, [r7, #28]
 8011a86:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011a88:	69bb      	ldr	r3, [r7, #24]
 8011a8a:	699b      	ldr	r3, [r3, #24]
 8011a8c:	2b00      	cmp	r3, #0
 8011a8e:	db04      	blt.n	8011a9a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011a90:	69fb      	ldr	r3, [r7, #28]
 8011a92:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011a96:	69bb      	ldr	r3, [r7, #24]
 8011a98:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8011a9a:	69bb      	ldr	r3, [r7, #24]
 8011a9c:	6959      	ldr	r1, [r3, #20]
 8011a9e:	693a      	ldr	r2, [r7, #16]
 8011aa0:	4613      	mov	r3, r2
 8011aa2:	009b      	lsls	r3, r3, #2
 8011aa4:	4413      	add	r3, r2
 8011aa6:	009b      	lsls	r3, r3, #2
 8011aa8:	4a13      	ldr	r2, [pc, #76]	; (8011af8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8011aaa:	4413      	add	r3, r2
 8011aac:	4299      	cmp	r1, r3
 8011aae:	d11c      	bne.n	8011aea <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011ab0:	69bb      	ldr	r3, [r7, #24]
 8011ab2:	3304      	adds	r3, #4
 8011ab4:	4618      	mov	r0, r3
 8011ab6:	f7fd fd97 	bl	800f5e8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8011aba:	69bb      	ldr	r3, [r7, #24]
 8011abc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011abe:	4b0f      	ldr	r3, [pc, #60]	; (8011afc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8011ac0:	681b      	ldr	r3, [r3, #0]
 8011ac2:	429a      	cmp	r2, r3
 8011ac4:	d903      	bls.n	8011ace <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8011ac6:	69bb      	ldr	r3, [r7, #24]
 8011ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011aca:	4a0c      	ldr	r2, [pc, #48]	; (8011afc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8011acc:	6013      	str	r3, [r2, #0]
 8011ace:	69bb      	ldr	r3, [r7, #24]
 8011ad0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011ad2:	4613      	mov	r3, r2
 8011ad4:	009b      	lsls	r3, r3, #2
 8011ad6:	4413      	add	r3, r2
 8011ad8:	009b      	lsls	r3, r3, #2
 8011ada:	4a07      	ldr	r2, [pc, #28]	; (8011af8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8011adc:	441a      	add	r2, r3
 8011ade:	69bb      	ldr	r3, [r7, #24]
 8011ae0:	3304      	adds	r3, #4
 8011ae2:	4619      	mov	r1, r3
 8011ae4:	4610      	mov	r0, r2
 8011ae6:	f7fd fd22 	bl	800f52e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011aea:	bf00      	nop
 8011aec:	3720      	adds	r7, #32
 8011aee:	46bd      	mov	sp, r7
 8011af0:	bd80      	pop	{r7, pc}
 8011af2:	bf00      	nop
 8011af4:	20004834 	.word	0x20004834
 8011af8:	20004838 	.word	0x20004838
 8011afc:	20004d10 	.word	0x20004d10

08011b00 <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
 8011b00:	b580      	push	{r7, lr}
 8011b02:	b084      	sub	sp, #16
 8011b04:	af00      	add	r7, sp, #0
 8011b06:	6078      	str	r0, [r7, #4]
 8011b08:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
 8011b0a:	6839      	ldr	r1, [r7, #0]
 8011b0c:	6878      	ldr	r0, [r7, #4]
 8011b0e:	f00d fc27 	bl	801f360 <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 8011b12:	6878      	ldr	r0, [r7, #4]
 8011b14:	f7ee fb6c 	bl	80001f0 <strlen>
 8011b18:	60f8      	str	r0, [r7, #12]
 8011b1a:	e007      	b.n	8011b2c <prvWriteNameToBuffer+0x2c>
		{
			pcBuffer[ x ] = ' ';
 8011b1c:	687a      	ldr	r2, [r7, #4]
 8011b1e:	68fb      	ldr	r3, [r7, #12]
 8011b20:	4413      	add	r3, r2
 8011b22:	2220      	movs	r2, #32
 8011b24:	701a      	strb	r2, [r3, #0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 8011b26:	68fb      	ldr	r3, [r7, #12]
 8011b28:	3301      	adds	r3, #1
 8011b2a:	60fb      	str	r3, [r7, #12]
 8011b2c:	68fb      	ldr	r3, [r7, #12]
 8011b2e:	2b0e      	cmp	r3, #14
 8011b30:	d9f4      	bls.n	8011b1c <prvWriteNameToBuffer+0x1c>
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
 8011b32:	687a      	ldr	r2, [r7, #4]
 8011b34:	68fb      	ldr	r3, [r7, #12]
 8011b36:	4413      	add	r3, r2
 8011b38:	2200      	movs	r2, #0
 8011b3a:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
 8011b3c:	687a      	ldr	r2, [r7, #4]
 8011b3e:	68fb      	ldr	r3, [r7, #12]
 8011b40:	4413      	add	r3, r2
	}
 8011b42:	4618      	mov	r0, r3
 8011b44:	3710      	adds	r7, #16
 8011b46:	46bd      	mov	sp, r7
 8011b48:	bd80      	pop	{r7, pc}
	...

08011b4c <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
 8011b4c:	b590      	push	{r4, r7, lr}
 8011b4e:	b089      	sub	sp, #36	; 0x24
 8011b50:	af02      	add	r7, sp, #8
 8011b52:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	2200      	movs	r2, #0
 8011b58:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 8011b5a:	4b45      	ldr	r3, [pc, #276]	; (8011c70 <vTaskList+0x124>)
 8011b5c:	681b      	ldr	r3, [r3, #0]
 8011b5e:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 8011b60:	4b43      	ldr	r3, [pc, #268]	; (8011c70 <vTaskList+0x124>)
 8011b62:	681a      	ldr	r2, [r3, #0]
 8011b64:	4613      	mov	r3, r2
 8011b66:	00db      	lsls	r3, r3, #3
 8011b68:	4413      	add	r3, r2
 8011b6a:	009b      	lsls	r3, r3, #2
 8011b6c:	4618      	mov	r0, r3
 8011b6e:	f000 ff0b 	bl	8012988 <pvPortMalloc>
 8011b72:	60b8      	str	r0, [r7, #8]

		if( pxTaskStatusArray != NULL )
 8011b74:	68bb      	ldr	r3, [r7, #8]
 8011b76:	2b00      	cmp	r3, #0
 8011b78:	d076      	beq.n	8011c68 <vTaskList+0x11c>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
 8011b7a:	2200      	movs	r2, #0
 8011b7c:	68f9      	ldr	r1, [r7, #12]
 8011b7e:	68b8      	ldr	r0, [r7, #8]
 8011b80:	f7ff f994 	bl	8010eac <uxTaskGetSystemState>
 8011b84:	60f8      	str	r0, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
 8011b86:	2300      	movs	r3, #0
 8011b88:	617b      	str	r3, [r7, #20]
 8011b8a:	e066      	b.n	8011c5a <vTaskList+0x10e>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
 8011b8c:	697a      	ldr	r2, [r7, #20]
 8011b8e:	4613      	mov	r3, r2
 8011b90:	00db      	lsls	r3, r3, #3
 8011b92:	4413      	add	r3, r2
 8011b94:	009b      	lsls	r3, r3, #2
 8011b96:	461a      	mov	r2, r3
 8011b98:	68bb      	ldr	r3, [r7, #8]
 8011b9a:	4413      	add	r3, r2
 8011b9c:	7b1b      	ldrb	r3, [r3, #12]
 8011b9e:	2b04      	cmp	r3, #4
 8011ba0:	d81b      	bhi.n	8011bda <vTaskList+0x8e>
 8011ba2:	a201      	add	r2, pc, #4	; (adr r2, 8011ba8 <vTaskList+0x5c>)
 8011ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011ba8:	08011bbd 	.word	0x08011bbd
 8011bac:	08011bc3 	.word	0x08011bc3
 8011bb0:	08011bc9 	.word	0x08011bc9
 8011bb4:	08011bcf 	.word	0x08011bcf
 8011bb8:	08011bd5 	.word	0x08011bd5
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
 8011bbc:	2358      	movs	r3, #88	; 0x58
 8011bbe:	74fb      	strb	r3, [r7, #19]
										break;
 8011bc0:	e00e      	b.n	8011be0 <vTaskList+0x94>

					case eReady:		cStatus = tskREADY_CHAR;
 8011bc2:	2352      	movs	r3, #82	; 0x52
 8011bc4:	74fb      	strb	r3, [r7, #19]
										break;
 8011bc6:	e00b      	b.n	8011be0 <vTaskList+0x94>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
 8011bc8:	2342      	movs	r3, #66	; 0x42
 8011bca:	74fb      	strb	r3, [r7, #19]
										break;
 8011bcc:	e008      	b.n	8011be0 <vTaskList+0x94>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
 8011bce:	2353      	movs	r3, #83	; 0x53
 8011bd0:	74fb      	strb	r3, [r7, #19]
										break;
 8011bd2:	e005      	b.n	8011be0 <vTaskList+0x94>

					case eDeleted:		cStatus = tskDELETED_CHAR;
 8011bd4:	2344      	movs	r3, #68	; 0x44
 8011bd6:	74fb      	strb	r3, [r7, #19]
										break;
 8011bd8:	e002      	b.n	8011be0 <vTaskList+0x94>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
 8011bda:	2300      	movs	r3, #0
 8011bdc:	74fb      	strb	r3, [r7, #19]
										break;
 8011bde:	bf00      	nop
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 8011be0:	697a      	ldr	r2, [r7, #20]
 8011be2:	4613      	mov	r3, r2
 8011be4:	00db      	lsls	r3, r3, #3
 8011be6:	4413      	add	r3, r2
 8011be8:	009b      	lsls	r3, r3, #2
 8011bea:	461a      	mov	r2, r3
 8011bec:	68bb      	ldr	r3, [r7, #8]
 8011bee:	4413      	add	r3, r2
 8011bf0:	685b      	ldr	r3, [r3, #4]
 8011bf2:	4619      	mov	r1, r3
 8011bf4:	6878      	ldr	r0, [r7, #4]
 8011bf6:	f7ff ff83 	bl	8011b00 <prvWriteNameToBuffer>
 8011bfa:	6078      	str	r0, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 8011bfc:	7cf9      	ldrb	r1, [r7, #19]
 8011bfe:	697a      	ldr	r2, [r7, #20]
 8011c00:	4613      	mov	r3, r2
 8011c02:	00db      	lsls	r3, r3, #3
 8011c04:	4413      	add	r3, r2
 8011c06:	009b      	lsls	r3, r3, #2
 8011c08:	461a      	mov	r2, r3
 8011c0a:	68bb      	ldr	r3, [r7, #8]
 8011c0c:	4413      	add	r3, r2
 8011c0e:	6918      	ldr	r0, [r3, #16]
 8011c10:	697a      	ldr	r2, [r7, #20]
 8011c12:	4613      	mov	r3, r2
 8011c14:	00db      	lsls	r3, r3, #3
 8011c16:	4413      	add	r3, r2
 8011c18:	009b      	lsls	r3, r3, #2
 8011c1a:	461a      	mov	r2, r3
 8011c1c:	68bb      	ldr	r3, [r7, #8]
 8011c1e:	4413      	add	r3, r2
 8011c20:	8c1b      	ldrh	r3, [r3, #32]
 8011c22:	461c      	mov	r4, r3
 8011c24:	697a      	ldr	r2, [r7, #20]
 8011c26:	4613      	mov	r3, r2
 8011c28:	00db      	lsls	r3, r3, #3
 8011c2a:	4413      	add	r3, r2
 8011c2c:	009b      	lsls	r3, r3, #2
 8011c2e:	461a      	mov	r2, r3
 8011c30:	68bb      	ldr	r3, [r7, #8]
 8011c32:	4413      	add	r3, r2
 8011c34:	689b      	ldr	r3, [r3, #8]
 8011c36:	9301      	str	r3, [sp, #4]
 8011c38:	9400      	str	r4, [sp, #0]
 8011c3a:	4603      	mov	r3, r0
 8011c3c:	460a      	mov	r2, r1
 8011c3e:	490d      	ldr	r1, [pc, #52]	; (8011c74 <vTaskList+0x128>)
 8011c40:	6878      	ldr	r0, [r7, #4]
 8011c42:	f00d fb6d 	bl	801f320 <sprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 8011c46:	6878      	ldr	r0, [r7, #4]
 8011c48:	f7ee fad2 	bl	80001f0 <strlen>
 8011c4c:	4602      	mov	r2, r0
 8011c4e:	687b      	ldr	r3, [r7, #4]
 8011c50:	4413      	add	r3, r2
 8011c52:	607b      	str	r3, [r7, #4]
			for( x = 0; x < uxArraySize; x++ )
 8011c54:	697b      	ldr	r3, [r7, #20]
 8011c56:	3301      	adds	r3, #1
 8011c58:	617b      	str	r3, [r7, #20]
 8011c5a:	697a      	ldr	r2, [r7, #20]
 8011c5c:	68fb      	ldr	r3, [r7, #12]
 8011c5e:	429a      	cmp	r2, r3
 8011c60:	d394      	bcc.n	8011b8c <vTaskList+0x40>
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 8011c62:	68b8      	ldr	r0, [r7, #8]
 8011c64:	f000 ff5c 	bl	8012b20 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011c68:	bf00      	nop
 8011c6a:	371c      	adds	r7, #28
 8011c6c:	46bd      	mov	sp, r7
 8011c6e:	bd90      	pop	{r4, r7, pc}
 8011c70:	20004d08 	.word	0x20004d08
 8011c74:	080255b4 	.word	0x080255b4

08011c78 <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
 8011c78:	b580      	push	{r7, lr}
 8011c7a:	b088      	sub	sp, #32
 8011c7c:	af00      	add	r7, sp, #0
 8011c7e:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	2200      	movs	r2, #0
 8011c84:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 8011c86:	4b3a      	ldr	r3, [pc, #232]	; (8011d70 <vTaskGetRunTimeStats+0xf8>)
 8011c88:	681b      	ldr	r3, [r3, #0]
 8011c8a:	61bb      	str	r3, [r7, #24]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 8011c8c:	4b38      	ldr	r3, [pc, #224]	; (8011d70 <vTaskGetRunTimeStats+0xf8>)
 8011c8e:	681a      	ldr	r2, [r3, #0]
 8011c90:	4613      	mov	r3, r2
 8011c92:	00db      	lsls	r3, r3, #3
 8011c94:	4413      	add	r3, r2
 8011c96:	009b      	lsls	r3, r3, #2
 8011c98:	4618      	mov	r0, r3
 8011c9a:	f000 fe75 	bl	8012988 <pvPortMalloc>
 8011c9e:	6178      	str	r0, [r7, #20]

		if( pxTaskStatusArray != NULL )
 8011ca0:	697b      	ldr	r3, [r7, #20]
 8011ca2:	2b00      	cmp	r3, #0
 8011ca4:	d05f      	beq.n	8011d66 <vTaskGetRunTimeStats+0xee>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
 8011ca6:	f107 030c 	add.w	r3, r7, #12
 8011caa:	461a      	mov	r2, r3
 8011cac:	69b9      	ldr	r1, [r7, #24]
 8011cae:	6978      	ldr	r0, [r7, #20]
 8011cb0:	f7ff f8fc 	bl	8010eac <uxTaskGetSystemState>
 8011cb4:	61b8      	str	r0, [r7, #24]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
 8011cb6:	68fb      	ldr	r3, [r7, #12]
 8011cb8:	4a2e      	ldr	r2, [pc, #184]	; (8011d74 <vTaskGetRunTimeStats+0xfc>)
 8011cba:	fba2 2303 	umull	r2, r3, r2, r3
 8011cbe:	095b      	lsrs	r3, r3, #5
 8011cc0:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
 8011cc2:	68fb      	ldr	r3, [r7, #12]
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	d04b      	beq.n	8011d60 <vTaskGetRunTimeStats+0xe8>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
 8011cc8:	2300      	movs	r3, #0
 8011cca:	61fb      	str	r3, [r7, #28]
 8011ccc:	e044      	b.n	8011d58 <vTaskGetRunTimeStats+0xe0>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
 8011cce:	69fa      	ldr	r2, [r7, #28]
 8011cd0:	4613      	mov	r3, r2
 8011cd2:	00db      	lsls	r3, r3, #3
 8011cd4:	4413      	add	r3, r2
 8011cd6:	009b      	lsls	r3, r3, #2
 8011cd8:	461a      	mov	r2, r3
 8011cda:	697b      	ldr	r3, [r7, #20]
 8011cdc:	4413      	add	r3, r2
 8011cde:	699a      	ldr	r2, [r3, #24]
 8011ce0:	68fb      	ldr	r3, [r7, #12]
 8011ce2:	fbb2 f3f3 	udiv	r3, r2, r3
 8011ce6:	613b      	str	r3, [r7, #16]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 8011ce8:	69fa      	ldr	r2, [r7, #28]
 8011cea:	4613      	mov	r3, r2
 8011cec:	00db      	lsls	r3, r3, #3
 8011cee:	4413      	add	r3, r2
 8011cf0:	009b      	lsls	r3, r3, #2
 8011cf2:	461a      	mov	r2, r3
 8011cf4:	697b      	ldr	r3, [r7, #20]
 8011cf6:	4413      	add	r3, r2
 8011cf8:	685b      	ldr	r3, [r3, #4]
 8011cfa:	4619      	mov	r1, r3
 8011cfc:	6878      	ldr	r0, [r7, #4]
 8011cfe:	f7ff feff 	bl	8011b00 <prvWriteNameToBuffer>
 8011d02:	6078      	str	r0, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
 8011d04:	693b      	ldr	r3, [r7, #16]
 8011d06:	2b00      	cmp	r3, #0
 8011d08:	d00e      	beq.n	8011d28 <vTaskGetRunTimeStats+0xb0>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 8011d0a:	69fa      	ldr	r2, [r7, #28]
 8011d0c:	4613      	mov	r3, r2
 8011d0e:	00db      	lsls	r3, r3, #3
 8011d10:	4413      	add	r3, r2
 8011d12:	009b      	lsls	r3, r3, #2
 8011d14:	461a      	mov	r2, r3
 8011d16:	697b      	ldr	r3, [r7, #20]
 8011d18:	4413      	add	r3, r2
 8011d1a:	699a      	ldr	r2, [r3, #24]
 8011d1c:	693b      	ldr	r3, [r7, #16]
 8011d1e:	4916      	ldr	r1, [pc, #88]	; (8011d78 <vTaskGetRunTimeStats+0x100>)
 8011d20:	6878      	ldr	r0, [r7, #4]
 8011d22:	f00d fafd 	bl	801f320 <sprintf>
 8011d26:	e00d      	b.n	8011d44 <vTaskGetRunTimeStats+0xcc>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 8011d28:	69fa      	ldr	r2, [r7, #28]
 8011d2a:	4613      	mov	r3, r2
 8011d2c:	00db      	lsls	r3, r3, #3
 8011d2e:	4413      	add	r3, r2
 8011d30:	009b      	lsls	r3, r3, #2
 8011d32:	461a      	mov	r2, r3
 8011d34:	697b      	ldr	r3, [r7, #20]
 8011d36:	4413      	add	r3, r2
 8011d38:	699b      	ldr	r3, [r3, #24]
 8011d3a:	461a      	mov	r2, r3
 8011d3c:	490f      	ldr	r1, [pc, #60]	; (8011d7c <vTaskGetRunTimeStats+0x104>)
 8011d3e:	6878      	ldr	r0, [r7, #4]
 8011d40:	f00d faee 	bl	801f320 <sprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 8011d44:	6878      	ldr	r0, [r7, #4]
 8011d46:	f7ee fa53 	bl	80001f0 <strlen>
 8011d4a:	4602      	mov	r2, r0
 8011d4c:	687b      	ldr	r3, [r7, #4]
 8011d4e:	4413      	add	r3, r2
 8011d50:	607b      	str	r3, [r7, #4]
				for( x = 0; x < uxArraySize; x++ )
 8011d52:	69fb      	ldr	r3, [r7, #28]
 8011d54:	3301      	adds	r3, #1
 8011d56:	61fb      	str	r3, [r7, #28]
 8011d58:	69fa      	ldr	r2, [r7, #28]
 8011d5a:	69bb      	ldr	r3, [r7, #24]
 8011d5c:	429a      	cmp	r2, r3
 8011d5e:	d3b6      	bcc.n	8011cce <vTaskGetRunTimeStats+0x56>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 8011d60:	6978      	ldr	r0, [r7, #20]
 8011d62:	f000 fedd 	bl	8012b20 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011d66:	bf00      	nop
 8011d68:	3720      	adds	r7, #32
 8011d6a:	46bd      	mov	sp, r7
 8011d6c:	bd80      	pop	{r7, pc}
 8011d6e:	bf00      	nop
 8011d70:	20004d08 	.word	0x20004d08
 8011d74:	51eb851f 	.word	0x51eb851f
 8011d78:	080255c4 	.word	0x080255c4
 8011d7c:	080255d0 	.word	0x080255d0

08011d80 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8011d80:	b480      	push	{r7}
 8011d82:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8011d84:	4b07      	ldr	r3, [pc, #28]	; (8011da4 <pvTaskIncrementMutexHeldCount+0x24>)
 8011d86:	681b      	ldr	r3, [r3, #0]
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	d004      	beq.n	8011d96 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8011d8c:	4b05      	ldr	r3, [pc, #20]	; (8011da4 <pvTaskIncrementMutexHeldCount+0x24>)
 8011d8e:	681b      	ldr	r3, [r3, #0]
 8011d90:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8011d92:	3201      	adds	r2, #1
 8011d94:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8011d96:	4b03      	ldr	r3, [pc, #12]	; (8011da4 <pvTaskIncrementMutexHeldCount+0x24>)
 8011d98:	681b      	ldr	r3, [r3, #0]
	}
 8011d9a:	4618      	mov	r0, r3
 8011d9c:	46bd      	mov	sp, r7
 8011d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011da2:	4770      	bx	lr
 8011da4:	20004834 	.word	0x20004834

08011da8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011da8:	b580      	push	{r7, lr}
 8011daa:	b084      	sub	sp, #16
 8011dac:	af00      	add	r7, sp, #0
 8011dae:	6078      	str	r0, [r7, #4]
 8011db0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011db2:	4b21      	ldr	r3, [pc, #132]	; (8011e38 <prvAddCurrentTaskToDelayedList+0x90>)
 8011db4:	681b      	ldr	r3, [r3, #0]
 8011db6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011db8:	4b20      	ldr	r3, [pc, #128]	; (8011e3c <prvAddCurrentTaskToDelayedList+0x94>)
 8011dba:	681b      	ldr	r3, [r3, #0]
 8011dbc:	3304      	adds	r3, #4
 8011dbe:	4618      	mov	r0, r3
 8011dc0:	f7fd fc12 	bl	800f5e8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011dca:	d10a      	bne.n	8011de2 <prvAddCurrentTaskToDelayedList+0x3a>
 8011dcc:	683b      	ldr	r3, [r7, #0]
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d007      	beq.n	8011de2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011dd2:	4b1a      	ldr	r3, [pc, #104]	; (8011e3c <prvAddCurrentTaskToDelayedList+0x94>)
 8011dd4:	681b      	ldr	r3, [r3, #0]
 8011dd6:	3304      	adds	r3, #4
 8011dd8:	4619      	mov	r1, r3
 8011dda:	4819      	ldr	r0, [pc, #100]	; (8011e40 <prvAddCurrentTaskToDelayedList+0x98>)
 8011ddc:	f7fd fba7 	bl	800f52e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011de0:	e026      	b.n	8011e30 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011de2:	68fa      	ldr	r2, [r7, #12]
 8011de4:	687b      	ldr	r3, [r7, #4]
 8011de6:	4413      	add	r3, r2
 8011de8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011dea:	4b14      	ldr	r3, [pc, #80]	; (8011e3c <prvAddCurrentTaskToDelayedList+0x94>)
 8011dec:	681b      	ldr	r3, [r3, #0]
 8011dee:	68ba      	ldr	r2, [r7, #8]
 8011df0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011df2:	68ba      	ldr	r2, [r7, #8]
 8011df4:	68fb      	ldr	r3, [r7, #12]
 8011df6:	429a      	cmp	r2, r3
 8011df8:	d209      	bcs.n	8011e0e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011dfa:	4b12      	ldr	r3, [pc, #72]	; (8011e44 <prvAddCurrentTaskToDelayedList+0x9c>)
 8011dfc:	681a      	ldr	r2, [r3, #0]
 8011dfe:	4b0f      	ldr	r3, [pc, #60]	; (8011e3c <prvAddCurrentTaskToDelayedList+0x94>)
 8011e00:	681b      	ldr	r3, [r3, #0]
 8011e02:	3304      	adds	r3, #4
 8011e04:	4619      	mov	r1, r3
 8011e06:	4610      	mov	r0, r2
 8011e08:	f7fd fbb5 	bl	800f576 <vListInsert>
}
 8011e0c:	e010      	b.n	8011e30 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011e0e:	4b0e      	ldr	r3, [pc, #56]	; (8011e48 <prvAddCurrentTaskToDelayedList+0xa0>)
 8011e10:	681a      	ldr	r2, [r3, #0]
 8011e12:	4b0a      	ldr	r3, [pc, #40]	; (8011e3c <prvAddCurrentTaskToDelayedList+0x94>)
 8011e14:	681b      	ldr	r3, [r3, #0]
 8011e16:	3304      	adds	r3, #4
 8011e18:	4619      	mov	r1, r3
 8011e1a:	4610      	mov	r0, r2
 8011e1c:	f7fd fbab 	bl	800f576 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011e20:	4b0a      	ldr	r3, [pc, #40]	; (8011e4c <prvAddCurrentTaskToDelayedList+0xa4>)
 8011e22:	681b      	ldr	r3, [r3, #0]
 8011e24:	68ba      	ldr	r2, [r7, #8]
 8011e26:	429a      	cmp	r2, r3
 8011e28:	d202      	bcs.n	8011e30 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8011e2a:	4a08      	ldr	r2, [pc, #32]	; (8011e4c <prvAddCurrentTaskToDelayedList+0xa4>)
 8011e2c:	68bb      	ldr	r3, [r7, #8]
 8011e2e:	6013      	str	r3, [r2, #0]
}
 8011e30:	bf00      	nop
 8011e32:	3710      	adds	r7, #16
 8011e34:	46bd      	mov	sp, r7
 8011e36:	bd80      	pop	{r7, pc}
 8011e38:	20004d0c 	.word	0x20004d0c
 8011e3c:	20004834 	.word	0x20004834
 8011e40:	20004cf4 	.word	0x20004cf4
 8011e44:	20004cc4 	.word	0x20004cc4
 8011e48:	20004cc0 	.word	0x20004cc0
 8011e4c:	20004d28 	.word	0x20004d28

08011e50 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8011e50:	b580      	push	{r7, lr}
 8011e52:	b08a      	sub	sp, #40	; 0x28
 8011e54:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8011e56:	2300      	movs	r3, #0
 8011e58:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8011e5a:	f000 fb07 	bl	801246c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8011e5e:	4b1c      	ldr	r3, [pc, #112]	; (8011ed0 <xTimerCreateTimerTask+0x80>)
 8011e60:	681b      	ldr	r3, [r3, #0]
 8011e62:	2b00      	cmp	r3, #0
 8011e64:	d021      	beq.n	8011eaa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8011e66:	2300      	movs	r3, #0
 8011e68:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8011e6a:	2300      	movs	r3, #0
 8011e6c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8011e6e:	1d3a      	adds	r2, r7, #4
 8011e70:	f107 0108 	add.w	r1, r7, #8
 8011e74:	f107 030c 	add.w	r3, r7, #12
 8011e78:	4618      	mov	r0, r3
 8011e7a:	f7fd fb11 	bl	800f4a0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8011e7e:	6879      	ldr	r1, [r7, #4]
 8011e80:	68bb      	ldr	r3, [r7, #8]
 8011e82:	68fa      	ldr	r2, [r7, #12]
 8011e84:	9202      	str	r2, [sp, #8]
 8011e86:	9301      	str	r3, [sp, #4]
 8011e88:	2302      	movs	r3, #2
 8011e8a:	9300      	str	r3, [sp, #0]
 8011e8c:	2300      	movs	r3, #0
 8011e8e:	460a      	mov	r2, r1
 8011e90:	4910      	ldr	r1, [pc, #64]	; (8011ed4 <xTimerCreateTimerTask+0x84>)
 8011e92:	4811      	ldr	r0, [pc, #68]	; (8011ed8 <xTimerCreateTimerTask+0x88>)
 8011e94:	f7fe fc96 	bl	80107c4 <xTaskCreateStatic>
 8011e98:	4603      	mov	r3, r0
 8011e9a:	4a10      	ldr	r2, [pc, #64]	; (8011edc <xTimerCreateTimerTask+0x8c>)
 8011e9c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8011e9e:	4b0f      	ldr	r3, [pc, #60]	; (8011edc <xTimerCreateTimerTask+0x8c>)
 8011ea0:	681b      	ldr	r3, [r3, #0]
 8011ea2:	2b00      	cmp	r3, #0
 8011ea4:	d001      	beq.n	8011eaa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8011ea6:	2301      	movs	r3, #1
 8011ea8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8011eaa:	697b      	ldr	r3, [r7, #20]
 8011eac:	2b00      	cmp	r3, #0
 8011eae:	d10a      	bne.n	8011ec6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8011eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011eb4:	f383 8811 	msr	BASEPRI, r3
 8011eb8:	f3bf 8f6f 	isb	sy
 8011ebc:	f3bf 8f4f 	dsb	sy
 8011ec0:	613b      	str	r3, [r7, #16]
}
 8011ec2:	bf00      	nop
 8011ec4:	e7fe      	b.n	8011ec4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8011ec6:	697b      	ldr	r3, [r7, #20]
}
 8011ec8:	4618      	mov	r0, r3
 8011eca:	3718      	adds	r7, #24
 8011ecc:	46bd      	mov	sp, r7
 8011ece:	bd80      	pop	{r7, pc}
 8011ed0:	20004d6c 	.word	0x20004d6c
 8011ed4:	080255dc 	.word	0x080255dc
 8011ed8:	08012015 	.word	0x08012015
 8011edc:	20004d70 	.word	0x20004d70

08011ee0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8011ee0:	b580      	push	{r7, lr}
 8011ee2:	b08a      	sub	sp, #40	; 0x28
 8011ee4:	af00      	add	r7, sp, #0
 8011ee6:	60f8      	str	r0, [r7, #12]
 8011ee8:	60b9      	str	r1, [r7, #8]
 8011eea:	607a      	str	r2, [r7, #4]
 8011eec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8011eee:	2300      	movs	r3, #0
 8011ef0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8011ef2:	68fb      	ldr	r3, [r7, #12]
 8011ef4:	2b00      	cmp	r3, #0
 8011ef6:	d10a      	bne.n	8011f0e <xTimerGenericCommand+0x2e>
	__asm volatile
 8011ef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011efc:	f383 8811 	msr	BASEPRI, r3
 8011f00:	f3bf 8f6f 	isb	sy
 8011f04:	f3bf 8f4f 	dsb	sy
 8011f08:	623b      	str	r3, [r7, #32]
}
 8011f0a:	bf00      	nop
 8011f0c:	e7fe      	b.n	8011f0c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8011f0e:	4b1a      	ldr	r3, [pc, #104]	; (8011f78 <xTimerGenericCommand+0x98>)
 8011f10:	681b      	ldr	r3, [r3, #0]
 8011f12:	2b00      	cmp	r3, #0
 8011f14:	d02a      	beq.n	8011f6c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8011f16:	68bb      	ldr	r3, [r7, #8]
 8011f18:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8011f1e:	68fb      	ldr	r3, [r7, #12]
 8011f20:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8011f22:	68bb      	ldr	r3, [r7, #8]
 8011f24:	2b05      	cmp	r3, #5
 8011f26:	dc18      	bgt.n	8011f5a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8011f28:	f7ff fc74 	bl	8011814 <xTaskGetSchedulerState>
 8011f2c:	4603      	mov	r3, r0
 8011f2e:	2b02      	cmp	r3, #2
 8011f30:	d109      	bne.n	8011f46 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8011f32:	4b11      	ldr	r3, [pc, #68]	; (8011f78 <xTimerGenericCommand+0x98>)
 8011f34:	6818      	ldr	r0, [r3, #0]
 8011f36:	f107 0110 	add.w	r1, r7, #16
 8011f3a:	2300      	movs	r3, #0
 8011f3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011f3e:	f7fd fddb 	bl	800faf8 <xQueueGenericSend>
 8011f42:	6278      	str	r0, [r7, #36]	; 0x24
 8011f44:	e012      	b.n	8011f6c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8011f46:	4b0c      	ldr	r3, [pc, #48]	; (8011f78 <xTimerGenericCommand+0x98>)
 8011f48:	6818      	ldr	r0, [r3, #0]
 8011f4a:	f107 0110 	add.w	r1, r7, #16
 8011f4e:	2300      	movs	r3, #0
 8011f50:	2200      	movs	r2, #0
 8011f52:	f7fd fdd1 	bl	800faf8 <xQueueGenericSend>
 8011f56:	6278      	str	r0, [r7, #36]	; 0x24
 8011f58:	e008      	b.n	8011f6c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011f5a:	4b07      	ldr	r3, [pc, #28]	; (8011f78 <xTimerGenericCommand+0x98>)
 8011f5c:	6818      	ldr	r0, [r3, #0]
 8011f5e:	f107 0110 	add.w	r1, r7, #16
 8011f62:	2300      	movs	r3, #0
 8011f64:	683a      	ldr	r2, [r7, #0]
 8011f66:	f7fd fec5 	bl	800fcf4 <xQueueGenericSendFromISR>
 8011f6a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8011f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8011f6e:	4618      	mov	r0, r3
 8011f70:	3728      	adds	r7, #40	; 0x28
 8011f72:	46bd      	mov	sp, r7
 8011f74:	bd80      	pop	{r7, pc}
 8011f76:	bf00      	nop
 8011f78:	20004d6c 	.word	0x20004d6c

08011f7c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8011f7c:	b580      	push	{r7, lr}
 8011f7e:	b088      	sub	sp, #32
 8011f80:	af02      	add	r7, sp, #8
 8011f82:	6078      	str	r0, [r7, #4]
 8011f84:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011f86:	4b22      	ldr	r3, [pc, #136]	; (8012010 <prvProcessExpiredTimer+0x94>)
 8011f88:	681b      	ldr	r3, [r3, #0]
 8011f8a:	68db      	ldr	r3, [r3, #12]
 8011f8c:	68db      	ldr	r3, [r3, #12]
 8011f8e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011f90:	697b      	ldr	r3, [r7, #20]
 8011f92:	3304      	adds	r3, #4
 8011f94:	4618      	mov	r0, r3
 8011f96:	f7fd fb27 	bl	800f5e8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011f9a:	697b      	ldr	r3, [r7, #20]
 8011f9c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011fa0:	f003 0304 	and.w	r3, r3, #4
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d022      	beq.n	8011fee <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8011fa8:	697b      	ldr	r3, [r7, #20]
 8011faa:	699a      	ldr	r2, [r3, #24]
 8011fac:	687b      	ldr	r3, [r7, #4]
 8011fae:	18d1      	adds	r1, r2, r3
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	683a      	ldr	r2, [r7, #0]
 8011fb4:	6978      	ldr	r0, [r7, #20]
 8011fb6:	f000 f8d1 	bl	801215c <prvInsertTimerInActiveList>
 8011fba:	4603      	mov	r3, r0
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d01f      	beq.n	8012000 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011fc0:	2300      	movs	r3, #0
 8011fc2:	9300      	str	r3, [sp, #0]
 8011fc4:	2300      	movs	r3, #0
 8011fc6:	687a      	ldr	r2, [r7, #4]
 8011fc8:	2100      	movs	r1, #0
 8011fca:	6978      	ldr	r0, [r7, #20]
 8011fcc:	f7ff ff88 	bl	8011ee0 <xTimerGenericCommand>
 8011fd0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8011fd2:	693b      	ldr	r3, [r7, #16]
 8011fd4:	2b00      	cmp	r3, #0
 8011fd6:	d113      	bne.n	8012000 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8011fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fdc:	f383 8811 	msr	BASEPRI, r3
 8011fe0:	f3bf 8f6f 	isb	sy
 8011fe4:	f3bf 8f4f 	dsb	sy
 8011fe8:	60fb      	str	r3, [r7, #12]
}
 8011fea:	bf00      	nop
 8011fec:	e7fe      	b.n	8011fec <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011fee:	697b      	ldr	r3, [r7, #20]
 8011ff0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011ff4:	f023 0301 	bic.w	r3, r3, #1
 8011ff8:	b2da      	uxtb	r2, r3
 8011ffa:	697b      	ldr	r3, [r7, #20]
 8011ffc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012000:	697b      	ldr	r3, [r7, #20]
 8012002:	6a1b      	ldr	r3, [r3, #32]
 8012004:	6978      	ldr	r0, [r7, #20]
 8012006:	4798      	blx	r3
}
 8012008:	bf00      	nop
 801200a:	3718      	adds	r7, #24
 801200c:	46bd      	mov	sp, r7
 801200e:	bd80      	pop	{r7, pc}
 8012010:	20004d64 	.word	0x20004d64

08012014 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8012014:	b580      	push	{r7, lr}
 8012016:	b084      	sub	sp, #16
 8012018:	af00      	add	r7, sp, #0
 801201a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801201c:	f107 0308 	add.w	r3, r7, #8
 8012020:	4618      	mov	r0, r3
 8012022:	f000 f857 	bl	80120d4 <prvGetNextExpireTime>
 8012026:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8012028:	68bb      	ldr	r3, [r7, #8]
 801202a:	4619      	mov	r1, r3
 801202c:	68f8      	ldr	r0, [r7, #12]
 801202e:	f000 f803 	bl	8012038 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8012032:	f000 f8d5 	bl	80121e0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012036:	e7f1      	b.n	801201c <prvTimerTask+0x8>

08012038 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8012038:	b580      	push	{r7, lr}
 801203a:	b084      	sub	sp, #16
 801203c:	af00      	add	r7, sp, #0
 801203e:	6078      	str	r0, [r7, #4]
 8012040:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8012042:	f7fe fe65 	bl	8010d10 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012046:	f107 0308 	add.w	r3, r7, #8
 801204a:	4618      	mov	r0, r3
 801204c:	f000 f866 	bl	801211c <prvSampleTimeNow>
 8012050:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8012052:	68bb      	ldr	r3, [r7, #8]
 8012054:	2b00      	cmp	r3, #0
 8012056:	d130      	bne.n	80120ba <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8012058:	683b      	ldr	r3, [r7, #0]
 801205a:	2b00      	cmp	r3, #0
 801205c:	d10a      	bne.n	8012074 <prvProcessTimerOrBlockTask+0x3c>
 801205e:	687a      	ldr	r2, [r7, #4]
 8012060:	68fb      	ldr	r3, [r7, #12]
 8012062:	429a      	cmp	r2, r3
 8012064:	d806      	bhi.n	8012074 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8012066:	f7fe fe61 	bl	8010d2c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801206a:	68f9      	ldr	r1, [r7, #12]
 801206c:	6878      	ldr	r0, [r7, #4]
 801206e:	f7ff ff85 	bl	8011f7c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8012072:	e024      	b.n	80120be <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8012074:	683b      	ldr	r3, [r7, #0]
 8012076:	2b00      	cmp	r3, #0
 8012078:	d008      	beq.n	801208c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801207a:	4b13      	ldr	r3, [pc, #76]	; (80120c8 <prvProcessTimerOrBlockTask+0x90>)
 801207c:	681b      	ldr	r3, [r3, #0]
 801207e:	681b      	ldr	r3, [r3, #0]
 8012080:	2b00      	cmp	r3, #0
 8012082:	d101      	bne.n	8012088 <prvProcessTimerOrBlockTask+0x50>
 8012084:	2301      	movs	r3, #1
 8012086:	e000      	b.n	801208a <prvProcessTimerOrBlockTask+0x52>
 8012088:	2300      	movs	r3, #0
 801208a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 801208c:	4b0f      	ldr	r3, [pc, #60]	; (80120cc <prvProcessTimerOrBlockTask+0x94>)
 801208e:	6818      	ldr	r0, [r3, #0]
 8012090:	687a      	ldr	r2, [r7, #4]
 8012092:	68fb      	ldr	r3, [r7, #12]
 8012094:	1ad3      	subs	r3, r2, r3
 8012096:	683a      	ldr	r2, [r7, #0]
 8012098:	4619      	mov	r1, r3
 801209a:	f7fe fb5f 	bl	801075c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801209e:	f7fe fe45 	bl	8010d2c <xTaskResumeAll>
 80120a2:	4603      	mov	r3, r0
 80120a4:	2b00      	cmp	r3, #0
 80120a6:	d10a      	bne.n	80120be <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80120a8:	4b09      	ldr	r3, [pc, #36]	; (80120d0 <prvProcessTimerOrBlockTask+0x98>)
 80120aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80120ae:	601a      	str	r2, [r3, #0]
 80120b0:	f3bf 8f4f 	dsb	sy
 80120b4:	f3bf 8f6f 	isb	sy
}
 80120b8:	e001      	b.n	80120be <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80120ba:	f7fe fe37 	bl	8010d2c <xTaskResumeAll>
}
 80120be:	bf00      	nop
 80120c0:	3710      	adds	r7, #16
 80120c2:	46bd      	mov	sp, r7
 80120c4:	bd80      	pop	{r7, pc}
 80120c6:	bf00      	nop
 80120c8:	20004d68 	.word	0x20004d68
 80120cc:	20004d6c 	.word	0x20004d6c
 80120d0:	e000ed04 	.word	0xe000ed04

080120d4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80120d4:	b480      	push	{r7}
 80120d6:	b085      	sub	sp, #20
 80120d8:	af00      	add	r7, sp, #0
 80120da:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80120dc:	4b0e      	ldr	r3, [pc, #56]	; (8012118 <prvGetNextExpireTime+0x44>)
 80120de:	681b      	ldr	r3, [r3, #0]
 80120e0:	681b      	ldr	r3, [r3, #0]
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	d101      	bne.n	80120ea <prvGetNextExpireTime+0x16>
 80120e6:	2201      	movs	r2, #1
 80120e8:	e000      	b.n	80120ec <prvGetNextExpireTime+0x18>
 80120ea:	2200      	movs	r2, #0
 80120ec:	687b      	ldr	r3, [r7, #4]
 80120ee:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	681b      	ldr	r3, [r3, #0]
 80120f4:	2b00      	cmp	r3, #0
 80120f6:	d105      	bne.n	8012104 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80120f8:	4b07      	ldr	r3, [pc, #28]	; (8012118 <prvGetNextExpireTime+0x44>)
 80120fa:	681b      	ldr	r3, [r3, #0]
 80120fc:	68db      	ldr	r3, [r3, #12]
 80120fe:	681b      	ldr	r3, [r3, #0]
 8012100:	60fb      	str	r3, [r7, #12]
 8012102:	e001      	b.n	8012108 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8012104:	2300      	movs	r3, #0
 8012106:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8012108:	68fb      	ldr	r3, [r7, #12]
}
 801210a:	4618      	mov	r0, r3
 801210c:	3714      	adds	r7, #20
 801210e:	46bd      	mov	sp, r7
 8012110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012114:	4770      	bx	lr
 8012116:	bf00      	nop
 8012118:	20004d64 	.word	0x20004d64

0801211c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 801211c:	b580      	push	{r7, lr}
 801211e:	b084      	sub	sp, #16
 8012120:	af00      	add	r7, sp, #0
 8012122:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8012124:	f7fe fea0 	bl	8010e68 <xTaskGetTickCount>
 8012128:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801212a:	4b0b      	ldr	r3, [pc, #44]	; (8012158 <prvSampleTimeNow+0x3c>)
 801212c:	681b      	ldr	r3, [r3, #0]
 801212e:	68fa      	ldr	r2, [r7, #12]
 8012130:	429a      	cmp	r2, r3
 8012132:	d205      	bcs.n	8012140 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8012134:	f000 f936 	bl	80123a4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	2201      	movs	r2, #1
 801213c:	601a      	str	r2, [r3, #0]
 801213e:	e002      	b.n	8012146 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	2200      	movs	r2, #0
 8012144:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8012146:	4a04      	ldr	r2, [pc, #16]	; (8012158 <prvSampleTimeNow+0x3c>)
 8012148:	68fb      	ldr	r3, [r7, #12]
 801214a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 801214c:	68fb      	ldr	r3, [r7, #12]
}
 801214e:	4618      	mov	r0, r3
 8012150:	3710      	adds	r7, #16
 8012152:	46bd      	mov	sp, r7
 8012154:	bd80      	pop	{r7, pc}
 8012156:	bf00      	nop
 8012158:	20004d74 	.word	0x20004d74

0801215c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801215c:	b580      	push	{r7, lr}
 801215e:	b086      	sub	sp, #24
 8012160:	af00      	add	r7, sp, #0
 8012162:	60f8      	str	r0, [r7, #12]
 8012164:	60b9      	str	r1, [r7, #8]
 8012166:	607a      	str	r2, [r7, #4]
 8012168:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801216a:	2300      	movs	r3, #0
 801216c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801216e:	68fb      	ldr	r3, [r7, #12]
 8012170:	68ba      	ldr	r2, [r7, #8]
 8012172:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012174:	68fb      	ldr	r3, [r7, #12]
 8012176:	68fa      	ldr	r2, [r7, #12]
 8012178:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801217a:	68ba      	ldr	r2, [r7, #8]
 801217c:	687b      	ldr	r3, [r7, #4]
 801217e:	429a      	cmp	r2, r3
 8012180:	d812      	bhi.n	80121a8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012182:	687a      	ldr	r2, [r7, #4]
 8012184:	683b      	ldr	r3, [r7, #0]
 8012186:	1ad2      	subs	r2, r2, r3
 8012188:	68fb      	ldr	r3, [r7, #12]
 801218a:	699b      	ldr	r3, [r3, #24]
 801218c:	429a      	cmp	r2, r3
 801218e:	d302      	bcc.n	8012196 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8012190:	2301      	movs	r3, #1
 8012192:	617b      	str	r3, [r7, #20]
 8012194:	e01b      	b.n	80121ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8012196:	4b10      	ldr	r3, [pc, #64]	; (80121d8 <prvInsertTimerInActiveList+0x7c>)
 8012198:	681a      	ldr	r2, [r3, #0]
 801219a:	68fb      	ldr	r3, [r7, #12]
 801219c:	3304      	adds	r3, #4
 801219e:	4619      	mov	r1, r3
 80121a0:	4610      	mov	r0, r2
 80121a2:	f7fd f9e8 	bl	800f576 <vListInsert>
 80121a6:	e012      	b.n	80121ce <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80121a8:	687a      	ldr	r2, [r7, #4]
 80121aa:	683b      	ldr	r3, [r7, #0]
 80121ac:	429a      	cmp	r2, r3
 80121ae:	d206      	bcs.n	80121be <prvInsertTimerInActiveList+0x62>
 80121b0:	68ba      	ldr	r2, [r7, #8]
 80121b2:	683b      	ldr	r3, [r7, #0]
 80121b4:	429a      	cmp	r2, r3
 80121b6:	d302      	bcc.n	80121be <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80121b8:	2301      	movs	r3, #1
 80121ba:	617b      	str	r3, [r7, #20]
 80121bc:	e007      	b.n	80121ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80121be:	4b07      	ldr	r3, [pc, #28]	; (80121dc <prvInsertTimerInActiveList+0x80>)
 80121c0:	681a      	ldr	r2, [r3, #0]
 80121c2:	68fb      	ldr	r3, [r7, #12]
 80121c4:	3304      	adds	r3, #4
 80121c6:	4619      	mov	r1, r3
 80121c8:	4610      	mov	r0, r2
 80121ca:	f7fd f9d4 	bl	800f576 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80121ce:	697b      	ldr	r3, [r7, #20]
}
 80121d0:	4618      	mov	r0, r3
 80121d2:	3718      	adds	r7, #24
 80121d4:	46bd      	mov	sp, r7
 80121d6:	bd80      	pop	{r7, pc}
 80121d8:	20004d68 	.word	0x20004d68
 80121dc:	20004d64 	.word	0x20004d64

080121e0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80121e0:	b580      	push	{r7, lr}
 80121e2:	b08e      	sub	sp, #56	; 0x38
 80121e4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80121e6:	e0ca      	b.n	801237e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80121e8:	687b      	ldr	r3, [r7, #4]
 80121ea:	2b00      	cmp	r3, #0
 80121ec:	da18      	bge.n	8012220 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80121ee:	1d3b      	adds	r3, r7, #4
 80121f0:	3304      	adds	r3, #4
 80121f2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80121f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d10a      	bne.n	8012210 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80121fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80121fe:	f383 8811 	msr	BASEPRI, r3
 8012202:	f3bf 8f6f 	isb	sy
 8012206:	f3bf 8f4f 	dsb	sy
 801220a:	61fb      	str	r3, [r7, #28]
}
 801220c:	bf00      	nop
 801220e:	e7fe      	b.n	801220e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8012210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012212:	681b      	ldr	r3, [r3, #0]
 8012214:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012216:	6850      	ldr	r0, [r2, #4]
 8012218:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801221a:	6892      	ldr	r2, [r2, #8]
 801221c:	4611      	mov	r1, r2
 801221e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	2b00      	cmp	r3, #0
 8012224:	f2c0 80aa 	blt.w	801237c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8012228:	68fb      	ldr	r3, [r7, #12]
 801222a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 801222c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801222e:	695b      	ldr	r3, [r3, #20]
 8012230:	2b00      	cmp	r3, #0
 8012232:	d004      	beq.n	801223e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012236:	3304      	adds	r3, #4
 8012238:	4618      	mov	r0, r3
 801223a:	f7fd f9d5 	bl	800f5e8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801223e:	463b      	mov	r3, r7
 8012240:	4618      	mov	r0, r3
 8012242:	f7ff ff6b 	bl	801211c <prvSampleTimeNow>
 8012246:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	2b09      	cmp	r3, #9
 801224c:	f200 8097 	bhi.w	801237e <prvProcessReceivedCommands+0x19e>
 8012250:	a201      	add	r2, pc, #4	; (adr r2, 8012258 <prvProcessReceivedCommands+0x78>)
 8012252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012256:	bf00      	nop
 8012258:	08012281 	.word	0x08012281
 801225c:	08012281 	.word	0x08012281
 8012260:	08012281 	.word	0x08012281
 8012264:	080122f5 	.word	0x080122f5
 8012268:	08012309 	.word	0x08012309
 801226c:	08012353 	.word	0x08012353
 8012270:	08012281 	.word	0x08012281
 8012274:	08012281 	.word	0x08012281
 8012278:	080122f5 	.word	0x080122f5
 801227c:	08012309 	.word	0x08012309
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012282:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012286:	f043 0301 	orr.w	r3, r3, #1
 801228a:	b2da      	uxtb	r2, r3
 801228c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801228e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8012292:	68ba      	ldr	r2, [r7, #8]
 8012294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012296:	699b      	ldr	r3, [r3, #24]
 8012298:	18d1      	adds	r1, r2, r3
 801229a:	68bb      	ldr	r3, [r7, #8]
 801229c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801229e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80122a0:	f7ff ff5c 	bl	801215c <prvInsertTimerInActiveList>
 80122a4:	4603      	mov	r3, r0
 80122a6:	2b00      	cmp	r3, #0
 80122a8:	d069      	beq.n	801237e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80122aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122ac:	6a1b      	ldr	r3, [r3, #32]
 80122ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80122b0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80122b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80122b8:	f003 0304 	and.w	r3, r3, #4
 80122bc:	2b00      	cmp	r3, #0
 80122be:	d05e      	beq.n	801237e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80122c0:	68ba      	ldr	r2, [r7, #8]
 80122c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122c4:	699b      	ldr	r3, [r3, #24]
 80122c6:	441a      	add	r2, r3
 80122c8:	2300      	movs	r3, #0
 80122ca:	9300      	str	r3, [sp, #0]
 80122cc:	2300      	movs	r3, #0
 80122ce:	2100      	movs	r1, #0
 80122d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80122d2:	f7ff fe05 	bl	8011ee0 <xTimerGenericCommand>
 80122d6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80122d8:	6a3b      	ldr	r3, [r7, #32]
 80122da:	2b00      	cmp	r3, #0
 80122dc:	d14f      	bne.n	801237e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80122de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80122e2:	f383 8811 	msr	BASEPRI, r3
 80122e6:	f3bf 8f6f 	isb	sy
 80122ea:	f3bf 8f4f 	dsb	sy
 80122ee:	61bb      	str	r3, [r7, #24]
}
 80122f0:	bf00      	nop
 80122f2:	e7fe      	b.n	80122f2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80122f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122f6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80122fa:	f023 0301 	bic.w	r3, r3, #1
 80122fe:	b2da      	uxtb	r2, r3
 8012300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012302:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8012306:	e03a      	b.n	801237e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801230a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801230e:	f043 0301 	orr.w	r3, r3, #1
 8012312:	b2da      	uxtb	r2, r3
 8012314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012316:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801231a:	68ba      	ldr	r2, [r7, #8]
 801231c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801231e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8012320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012322:	699b      	ldr	r3, [r3, #24]
 8012324:	2b00      	cmp	r3, #0
 8012326:	d10a      	bne.n	801233e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8012328:	f04f 0350 	mov.w	r3, #80	; 0x50
 801232c:	f383 8811 	msr	BASEPRI, r3
 8012330:	f3bf 8f6f 	isb	sy
 8012334:	f3bf 8f4f 	dsb	sy
 8012338:	617b      	str	r3, [r7, #20]
}
 801233a:	bf00      	nop
 801233c:	e7fe      	b.n	801233c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801233e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012340:	699a      	ldr	r2, [r3, #24]
 8012342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012344:	18d1      	adds	r1, r2, r3
 8012346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012348:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801234a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801234c:	f7ff ff06 	bl	801215c <prvInsertTimerInActiveList>
					break;
 8012350:	e015      	b.n	801237e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8012352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012354:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012358:	f003 0302 	and.w	r3, r3, #2
 801235c:	2b00      	cmp	r3, #0
 801235e:	d103      	bne.n	8012368 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8012360:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012362:	f000 fbdd 	bl	8012b20 <vPortFree>
 8012366:	e00a      	b.n	801237e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801236a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801236e:	f023 0301 	bic.w	r3, r3, #1
 8012372:	b2da      	uxtb	r2, r3
 8012374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012376:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801237a:	e000      	b.n	801237e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 801237c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801237e:	4b08      	ldr	r3, [pc, #32]	; (80123a0 <prvProcessReceivedCommands+0x1c0>)
 8012380:	681b      	ldr	r3, [r3, #0]
 8012382:	1d39      	adds	r1, r7, #4
 8012384:	2200      	movs	r2, #0
 8012386:	4618      	mov	r0, r3
 8012388:	f7fd fddc 	bl	800ff44 <xQueueReceive>
 801238c:	4603      	mov	r3, r0
 801238e:	2b00      	cmp	r3, #0
 8012390:	f47f af2a 	bne.w	80121e8 <prvProcessReceivedCommands+0x8>
	}
}
 8012394:	bf00      	nop
 8012396:	bf00      	nop
 8012398:	3730      	adds	r7, #48	; 0x30
 801239a:	46bd      	mov	sp, r7
 801239c:	bd80      	pop	{r7, pc}
 801239e:	bf00      	nop
 80123a0:	20004d6c 	.word	0x20004d6c

080123a4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80123a4:	b580      	push	{r7, lr}
 80123a6:	b088      	sub	sp, #32
 80123a8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80123aa:	e048      	b.n	801243e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80123ac:	4b2d      	ldr	r3, [pc, #180]	; (8012464 <prvSwitchTimerLists+0xc0>)
 80123ae:	681b      	ldr	r3, [r3, #0]
 80123b0:	68db      	ldr	r3, [r3, #12]
 80123b2:	681b      	ldr	r3, [r3, #0]
 80123b4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80123b6:	4b2b      	ldr	r3, [pc, #172]	; (8012464 <prvSwitchTimerLists+0xc0>)
 80123b8:	681b      	ldr	r3, [r3, #0]
 80123ba:	68db      	ldr	r3, [r3, #12]
 80123bc:	68db      	ldr	r3, [r3, #12]
 80123be:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80123c0:	68fb      	ldr	r3, [r7, #12]
 80123c2:	3304      	adds	r3, #4
 80123c4:	4618      	mov	r0, r3
 80123c6:	f7fd f90f 	bl	800f5e8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80123ca:	68fb      	ldr	r3, [r7, #12]
 80123cc:	6a1b      	ldr	r3, [r3, #32]
 80123ce:	68f8      	ldr	r0, [r7, #12]
 80123d0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80123d2:	68fb      	ldr	r3, [r7, #12]
 80123d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80123d8:	f003 0304 	and.w	r3, r3, #4
 80123dc:	2b00      	cmp	r3, #0
 80123de:	d02e      	beq.n	801243e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80123e0:	68fb      	ldr	r3, [r7, #12]
 80123e2:	699b      	ldr	r3, [r3, #24]
 80123e4:	693a      	ldr	r2, [r7, #16]
 80123e6:	4413      	add	r3, r2
 80123e8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80123ea:	68ba      	ldr	r2, [r7, #8]
 80123ec:	693b      	ldr	r3, [r7, #16]
 80123ee:	429a      	cmp	r2, r3
 80123f0:	d90e      	bls.n	8012410 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80123f2:	68fb      	ldr	r3, [r7, #12]
 80123f4:	68ba      	ldr	r2, [r7, #8]
 80123f6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80123f8:	68fb      	ldr	r3, [r7, #12]
 80123fa:	68fa      	ldr	r2, [r7, #12]
 80123fc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80123fe:	4b19      	ldr	r3, [pc, #100]	; (8012464 <prvSwitchTimerLists+0xc0>)
 8012400:	681a      	ldr	r2, [r3, #0]
 8012402:	68fb      	ldr	r3, [r7, #12]
 8012404:	3304      	adds	r3, #4
 8012406:	4619      	mov	r1, r3
 8012408:	4610      	mov	r0, r2
 801240a:	f7fd f8b4 	bl	800f576 <vListInsert>
 801240e:	e016      	b.n	801243e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012410:	2300      	movs	r3, #0
 8012412:	9300      	str	r3, [sp, #0]
 8012414:	2300      	movs	r3, #0
 8012416:	693a      	ldr	r2, [r7, #16]
 8012418:	2100      	movs	r1, #0
 801241a:	68f8      	ldr	r0, [r7, #12]
 801241c:	f7ff fd60 	bl	8011ee0 <xTimerGenericCommand>
 8012420:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	2b00      	cmp	r3, #0
 8012426:	d10a      	bne.n	801243e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8012428:	f04f 0350 	mov.w	r3, #80	; 0x50
 801242c:	f383 8811 	msr	BASEPRI, r3
 8012430:	f3bf 8f6f 	isb	sy
 8012434:	f3bf 8f4f 	dsb	sy
 8012438:	603b      	str	r3, [r7, #0]
}
 801243a:	bf00      	nop
 801243c:	e7fe      	b.n	801243c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801243e:	4b09      	ldr	r3, [pc, #36]	; (8012464 <prvSwitchTimerLists+0xc0>)
 8012440:	681b      	ldr	r3, [r3, #0]
 8012442:	681b      	ldr	r3, [r3, #0]
 8012444:	2b00      	cmp	r3, #0
 8012446:	d1b1      	bne.n	80123ac <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8012448:	4b06      	ldr	r3, [pc, #24]	; (8012464 <prvSwitchTimerLists+0xc0>)
 801244a:	681b      	ldr	r3, [r3, #0]
 801244c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801244e:	4b06      	ldr	r3, [pc, #24]	; (8012468 <prvSwitchTimerLists+0xc4>)
 8012450:	681b      	ldr	r3, [r3, #0]
 8012452:	4a04      	ldr	r2, [pc, #16]	; (8012464 <prvSwitchTimerLists+0xc0>)
 8012454:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8012456:	4a04      	ldr	r2, [pc, #16]	; (8012468 <prvSwitchTimerLists+0xc4>)
 8012458:	697b      	ldr	r3, [r7, #20]
 801245a:	6013      	str	r3, [r2, #0]
}
 801245c:	bf00      	nop
 801245e:	3718      	adds	r7, #24
 8012460:	46bd      	mov	sp, r7
 8012462:	bd80      	pop	{r7, pc}
 8012464:	20004d64 	.word	0x20004d64
 8012468:	20004d68 	.word	0x20004d68

0801246c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 801246c:	b580      	push	{r7, lr}
 801246e:	b082      	sub	sp, #8
 8012470:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8012472:	f000 f967 	bl	8012744 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8012476:	4b15      	ldr	r3, [pc, #84]	; (80124cc <prvCheckForValidListAndQueue+0x60>)
 8012478:	681b      	ldr	r3, [r3, #0]
 801247a:	2b00      	cmp	r3, #0
 801247c:	d120      	bne.n	80124c0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801247e:	4814      	ldr	r0, [pc, #80]	; (80124d0 <prvCheckForValidListAndQueue+0x64>)
 8012480:	f7fd f828 	bl	800f4d4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8012484:	4813      	ldr	r0, [pc, #76]	; (80124d4 <prvCheckForValidListAndQueue+0x68>)
 8012486:	f7fd f825 	bl	800f4d4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801248a:	4b13      	ldr	r3, [pc, #76]	; (80124d8 <prvCheckForValidListAndQueue+0x6c>)
 801248c:	4a10      	ldr	r2, [pc, #64]	; (80124d0 <prvCheckForValidListAndQueue+0x64>)
 801248e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8012490:	4b12      	ldr	r3, [pc, #72]	; (80124dc <prvCheckForValidListAndQueue+0x70>)
 8012492:	4a10      	ldr	r2, [pc, #64]	; (80124d4 <prvCheckForValidListAndQueue+0x68>)
 8012494:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8012496:	2300      	movs	r3, #0
 8012498:	9300      	str	r3, [sp, #0]
 801249a:	4b11      	ldr	r3, [pc, #68]	; (80124e0 <prvCheckForValidListAndQueue+0x74>)
 801249c:	4a11      	ldr	r2, [pc, #68]	; (80124e4 <prvCheckForValidListAndQueue+0x78>)
 801249e:	2110      	movs	r1, #16
 80124a0:	200a      	movs	r0, #10
 80124a2:	f7fd f933 	bl	800f70c <xQueueGenericCreateStatic>
 80124a6:	4603      	mov	r3, r0
 80124a8:	4a08      	ldr	r2, [pc, #32]	; (80124cc <prvCheckForValidListAndQueue+0x60>)
 80124aa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80124ac:	4b07      	ldr	r3, [pc, #28]	; (80124cc <prvCheckForValidListAndQueue+0x60>)
 80124ae:	681b      	ldr	r3, [r3, #0]
 80124b0:	2b00      	cmp	r3, #0
 80124b2:	d005      	beq.n	80124c0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80124b4:	4b05      	ldr	r3, [pc, #20]	; (80124cc <prvCheckForValidListAndQueue+0x60>)
 80124b6:	681b      	ldr	r3, [r3, #0]
 80124b8:	490b      	ldr	r1, [pc, #44]	; (80124e8 <prvCheckForValidListAndQueue+0x7c>)
 80124ba:	4618      	mov	r0, r3
 80124bc:	f7fe f8fa 	bl	80106b4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80124c0:	f000 f970 	bl	80127a4 <vPortExitCritical>
}
 80124c4:	bf00      	nop
 80124c6:	46bd      	mov	sp, r7
 80124c8:	bd80      	pop	{r7, pc}
 80124ca:	bf00      	nop
 80124cc:	20004d6c 	.word	0x20004d6c
 80124d0:	20004d3c 	.word	0x20004d3c
 80124d4:	20004d50 	.word	0x20004d50
 80124d8:	20004d64 	.word	0x20004d64
 80124dc:	20004d68 	.word	0x20004d68
 80124e0:	20004e18 	.word	0x20004e18
 80124e4:	20004d78 	.word	0x20004d78
 80124e8:	080255e4 	.word	0x080255e4

080124ec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80124ec:	b480      	push	{r7}
 80124ee:	b085      	sub	sp, #20
 80124f0:	af00      	add	r7, sp, #0
 80124f2:	60f8      	str	r0, [r7, #12]
 80124f4:	60b9      	str	r1, [r7, #8]
 80124f6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80124f8:	68fb      	ldr	r3, [r7, #12]
 80124fa:	3b04      	subs	r3, #4
 80124fc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80124fe:	68fb      	ldr	r3, [r7, #12]
 8012500:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8012504:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012506:	68fb      	ldr	r3, [r7, #12]
 8012508:	3b04      	subs	r3, #4
 801250a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801250c:	68bb      	ldr	r3, [r7, #8]
 801250e:	f023 0201 	bic.w	r2, r3, #1
 8012512:	68fb      	ldr	r3, [r7, #12]
 8012514:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012516:	68fb      	ldr	r3, [r7, #12]
 8012518:	3b04      	subs	r3, #4
 801251a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801251c:	4a0c      	ldr	r2, [pc, #48]	; (8012550 <pxPortInitialiseStack+0x64>)
 801251e:	68fb      	ldr	r3, [r7, #12]
 8012520:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8012522:	68fb      	ldr	r3, [r7, #12]
 8012524:	3b14      	subs	r3, #20
 8012526:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8012528:	687a      	ldr	r2, [r7, #4]
 801252a:	68fb      	ldr	r3, [r7, #12]
 801252c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801252e:	68fb      	ldr	r3, [r7, #12]
 8012530:	3b04      	subs	r3, #4
 8012532:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8012534:	68fb      	ldr	r3, [r7, #12]
 8012536:	f06f 0202 	mvn.w	r2, #2
 801253a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801253c:	68fb      	ldr	r3, [r7, #12]
 801253e:	3b20      	subs	r3, #32
 8012540:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8012542:	68fb      	ldr	r3, [r7, #12]
}
 8012544:	4618      	mov	r0, r3
 8012546:	3714      	adds	r7, #20
 8012548:	46bd      	mov	sp, r7
 801254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801254e:	4770      	bx	lr
 8012550:	08012555 	.word	0x08012555

08012554 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8012554:	b480      	push	{r7}
 8012556:	b085      	sub	sp, #20
 8012558:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801255a:	2300      	movs	r3, #0
 801255c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801255e:	4b12      	ldr	r3, [pc, #72]	; (80125a8 <prvTaskExitError+0x54>)
 8012560:	681b      	ldr	r3, [r3, #0]
 8012562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012566:	d00a      	beq.n	801257e <prvTaskExitError+0x2a>
	__asm volatile
 8012568:	f04f 0350 	mov.w	r3, #80	; 0x50
 801256c:	f383 8811 	msr	BASEPRI, r3
 8012570:	f3bf 8f6f 	isb	sy
 8012574:	f3bf 8f4f 	dsb	sy
 8012578:	60fb      	str	r3, [r7, #12]
}
 801257a:	bf00      	nop
 801257c:	e7fe      	b.n	801257c <prvTaskExitError+0x28>
	__asm volatile
 801257e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012582:	f383 8811 	msr	BASEPRI, r3
 8012586:	f3bf 8f6f 	isb	sy
 801258a:	f3bf 8f4f 	dsb	sy
 801258e:	60bb      	str	r3, [r7, #8]
}
 8012590:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8012592:	bf00      	nop
 8012594:	687b      	ldr	r3, [r7, #4]
 8012596:	2b00      	cmp	r3, #0
 8012598:	d0fc      	beq.n	8012594 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801259a:	bf00      	nop
 801259c:	bf00      	nop
 801259e:	3714      	adds	r7, #20
 80125a0:	46bd      	mov	sp, r7
 80125a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125a6:	4770      	bx	lr
 80125a8:	2000000c 	.word	0x2000000c
 80125ac:	00000000 	.word	0x00000000

080125b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80125b0:	4b07      	ldr	r3, [pc, #28]	; (80125d0 <pxCurrentTCBConst2>)
 80125b2:	6819      	ldr	r1, [r3, #0]
 80125b4:	6808      	ldr	r0, [r1, #0]
 80125b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125ba:	f380 8809 	msr	PSP, r0
 80125be:	f3bf 8f6f 	isb	sy
 80125c2:	f04f 0000 	mov.w	r0, #0
 80125c6:	f380 8811 	msr	BASEPRI, r0
 80125ca:	4770      	bx	lr
 80125cc:	f3af 8000 	nop.w

080125d0 <pxCurrentTCBConst2>:
 80125d0:	20004834 	.word	0x20004834
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80125d4:	bf00      	nop
 80125d6:	bf00      	nop

080125d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80125d8:	4808      	ldr	r0, [pc, #32]	; (80125fc <prvPortStartFirstTask+0x24>)
 80125da:	6800      	ldr	r0, [r0, #0]
 80125dc:	6800      	ldr	r0, [r0, #0]
 80125de:	f380 8808 	msr	MSP, r0
 80125e2:	f04f 0000 	mov.w	r0, #0
 80125e6:	f380 8814 	msr	CONTROL, r0
 80125ea:	b662      	cpsie	i
 80125ec:	b661      	cpsie	f
 80125ee:	f3bf 8f4f 	dsb	sy
 80125f2:	f3bf 8f6f 	isb	sy
 80125f6:	df00      	svc	0
 80125f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80125fa:	bf00      	nop
 80125fc:	e000ed08 	.word	0xe000ed08

08012600 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8012600:	b580      	push	{r7, lr}
 8012602:	b086      	sub	sp, #24
 8012604:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8012606:	4b46      	ldr	r3, [pc, #280]	; (8012720 <xPortStartScheduler+0x120>)
 8012608:	681b      	ldr	r3, [r3, #0]
 801260a:	4a46      	ldr	r2, [pc, #280]	; (8012724 <xPortStartScheduler+0x124>)
 801260c:	4293      	cmp	r3, r2
 801260e:	d10a      	bne.n	8012626 <xPortStartScheduler+0x26>
	__asm volatile
 8012610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012614:	f383 8811 	msr	BASEPRI, r3
 8012618:	f3bf 8f6f 	isb	sy
 801261c:	f3bf 8f4f 	dsb	sy
 8012620:	613b      	str	r3, [r7, #16]
}
 8012622:	bf00      	nop
 8012624:	e7fe      	b.n	8012624 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8012626:	4b3e      	ldr	r3, [pc, #248]	; (8012720 <xPortStartScheduler+0x120>)
 8012628:	681b      	ldr	r3, [r3, #0]
 801262a:	4a3f      	ldr	r2, [pc, #252]	; (8012728 <xPortStartScheduler+0x128>)
 801262c:	4293      	cmp	r3, r2
 801262e:	d10a      	bne.n	8012646 <xPortStartScheduler+0x46>
	__asm volatile
 8012630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012634:	f383 8811 	msr	BASEPRI, r3
 8012638:	f3bf 8f6f 	isb	sy
 801263c:	f3bf 8f4f 	dsb	sy
 8012640:	60fb      	str	r3, [r7, #12]
}
 8012642:	bf00      	nop
 8012644:	e7fe      	b.n	8012644 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8012646:	4b39      	ldr	r3, [pc, #228]	; (801272c <xPortStartScheduler+0x12c>)
 8012648:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801264a:	697b      	ldr	r3, [r7, #20]
 801264c:	781b      	ldrb	r3, [r3, #0]
 801264e:	b2db      	uxtb	r3, r3
 8012650:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8012652:	697b      	ldr	r3, [r7, #20]
 8012654:	22ff      	movs	r2, #255	; 0xff
 8012656:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8012658:	697b      	ldr	r3, [r7, #20]
 801265a:	781b      	ldrb	r3, [r3, #0]
 801265c:	b2db      	uxtb	r3, r3
 801265e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8012660:	78fb      	ldrb	r3, [r7, #3]
 8012662:	b2db      	uxtb	r3, r3
 8012664:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8012668:	b2da      	uxtb	r2, r3
 801266a:	4b31      	ldr	r3, [pc, #196]	; (8012730 <xPortStartScheduler+0x130>)
 801266c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801266e:	4b31      	ldr	r3, [pc, #196]	; (8012734 <xPortStartScheduler+0x134>)
 8012670:	2207      	movs	r2, #7
 8012672:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012674:	e009      	b.n	801268a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8012676:	4b2f      	ldr	r3, [pc, #188]	; (8012734 <xPortStartScheduler+0x134>)
 8012678:	681b      	ldr	r3, [r3, #0]
 801267a:	3b01      	subs	r3, #1
 801267c:	4a2d      	ldr	r2, [pc, #180]	; (8012734 <xPortStartScheduler+0x134>)
 801267e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8012680:	78fb      	ldrb	r3, [r7, #3]
 8012682:	b2db      	uxtb	r3, r3
 8012684:	005b      	lsls	r3, r3, #1
 8012686:	b2db      	uxtb	r3, r3
 8012688:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801268a:	78fb      	ldrb	r3, [r7, #3]
 801268c:	b2db      	uxtb	r3, r3
 801268e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012692:	2b80      	cmp	r3, #128	; 0x80
 8012694:	d0ef      	beq.n	8012676 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8012696:	4b27      	ldr	r3, [pc, #156]	; (8012734 <xPortStartScheduler+0x134>)
 8012698:	681b      	ldr	r3, [r3, #0]
 801269a:	f1c3 0307 	rsb	r3, r3, #7
 801269e:	2b04      	cmp	r3, #4
 80126a0:	d00a      	beq.n	80126b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80126a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126a6:	f383 8811 	msr	BASEPRI, r3
 80126aa:	f3bf 8f6f 	isb	sy
 80126ae:	f3bf 8f4f 	dsb	sy
 80126b2:	60bb      	str	r3, [r7, #8]
}
 80126b4:	bf00      	nop
 80126b6:	e7fe      	b.n	80126b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80126b8:	4b1e      	ldr	r3, [pc, #120]	; (8012734 <xPortStartScheduler+0x134>)
 80126ba:	681b      	ldr	r3, [r3, #0]
 80126bc:	021b      	lsls	r3, r3, #8
 80126be:	4a1d      	ldr	r2, [pc, #116]	; (8012734 <xPortStartScheduler+0x134>)
 80126c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80126c2:	4b1c      	ldr	r3, [pc, #112]	; (8012734 <xPortStartScheduler+0x134>)
 80126c4:	681b      	ldr	r3, [r3, #0]
 80126c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80126ca:	4a1a      	ldr	r2, [pc, #104]	; (8012734 <xPortStartScheduler+0x134>)
 80126cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	b2da      	uxtb	r2, r3
 80126d2:	697b      	ldr	r3, [r7, #20]
 80126d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80126d6:	4b18      	ldr	r3, [pc, #96]	; (8012738 <xPortStartScheduler+0x138>)
 80126d8:	681b      	ldr	r3, [r3, #0]
 80126da:	4a17      	ldr	r2, [pc, #92]	; (8012738 <xPortStartScheduler+0x138>)
 80126dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80126e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80126e2:	4b15      	ldr	r3, [pc, #84]	; (8012738 <xPortStartScheduler+0x138>)
 80126e4:	681b      	ldr	r3, [r3, #0]
 80126e6:	4a14      	ldr	r2, [pc, #80]	; (8012738 <xPortStartScheduler+0x138>)
 80126e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80126ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80126ee:	f000 f8dd 	bl	80128ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80126f2:	4b12      	ldr	r3, [pc, #72]	; (801273c <xPortStartScheduler+0x13c>)
 80126f4:	2200      	movs	r2, #0
 80126f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80126f8:	f000 f8fc 	bl	80128f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80126fc:	4b10      	ldr	r3, [pc, #64]	; (8012740 <xPortStartScheduler+0x140>)
 80126fe:	681b      	ldr	r3, [r3, #0]
 8012700:	4a0f      	ldr	r2, [pc, #60]	; (8012740 <xPortStartScheduler+0x140>)
 8012702:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8012706:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8012708:	f7ff ff66 	bl	80125d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801270c:	f7fe fd18 	bl	8011140 <vTaskSwitchContext>
	prvTaskExitError();
 8012710:	f7ff ff20 	bl	8012554 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8012714:	2300      	movs	r3, #0
}
 8012716:	4618      	mov	r0, r3
 8012718:	3718      	adds	r7, #24
 801271a:	46bd      	mov	sp, r7
 801271c:	bd80      	pop	{r7, pc}
 801271e:	bf00      	nop
 8012720:	e000ed00 	.word	0xe000ed00
 8012724:	410fc271 	.word	0x410fc271
 8012728:	410fc270 	.word	0x410fc270
 801272c:	e000e400 	.word	0xe000e400
 8012730:	20004e68 	.word	0x20004e68
 8012734:	20004e6c 	.word	0x20004e6c
 8012738:	e000ed20 	.word	0xe000ed20
 801273c:	2000000c 	.word	0x2000000c
 8012740:	e000ef34 	.word	0xe000ef34

08012744 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8012744:	b480      	push	{r7}
 8012746:	b083      	sub	sp, #12
 8012748:	af00      	add	r7, sp, #0
	__asm volatile
 801274a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801274e:	f383 8811 	msr	BASEPRI, r3
 8012752:	f3bf 8f6f 	isb	sy
 8012756:	f3bf 8f4f 	dsb	sy
 801275a:	607b      	str	r3, [r7, #4]
}
 801275c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801275e:	4b0f      	ldr	r3, [pc, #60]	; (801279c <vPortEnterCritical+0x58>)
 8012760:	681b      	ldr	r3, [r3, #0]
 8012762:	3301      	adds	r3, #1
 8012764:	4a0d      	ldr	r2, [pc, #52]	; (801279c <vPortEnterCritical+0x58>)
 8012766:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8012768:	4b0c      	ldr	r3, [pc, #48]	; (801279c <vPortEnterCritical+0x58>)
 801276a:	681b      	ldr	r3, [r3, #0]
 801276c:	2b01      	cmp	r3, #1
 801276e:	d10f      	bne.n	8012790 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8012770:	4b0b      	ldr	r3, [pc, #44]	; (80127a0 <vPortEnterCritical+0x5c>)
 8012772:	681b      	ldr	r3, [r3, #0]
 8012774:	b2db      	uxtb	r3, r3
 8012776:	2b00      	cmp	r3, #0
 8012778:	d00a      	beq.n	8012790 <vPortEnterCritical+0x4c>
	__asm volatile
 801277a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801277e:	f383 8811 	msr	BASEPRI, r3
 8012782:	f3bf 8f6f 	isb	sy
 8012786:	f3bf 8f4f 	dsb	sy
 801278a:	603b      	str	r3, [r7, #0]
}
 801278c:	bf00      	nop
 801278e:	e7fe      	b.n	801278e <vPortEnterCritical+0x4a>
	}
}
 8012790:	bf00      	nop
 8012792:	370c      	adds	r7, #12
 8012794:	46bd      	mov	sp, r7
 8012796:	f85d 7b04 	ldr.w	r7, [sp], #4
 801279a:	4770      	bx	lr
 801279c:	2000000c 	.word	0x2000000c
 80127a0:	e000ed04 	.word	0xe000ed04

080127a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80127a4:	b480      	push	{r7}
 80127a6:	b083      	sub	sp, #12
 80127a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80127aa:	4b12      	ldr	r3, [pc, #72]	; (80127f4 <vPortExitCritical+0x50>)
 80127ac:	681b      	ldr	r3, [r3, #0]
 80127ae:	2b00      	cmp	r3, #0
 80127b0:	d10a      	bne.n	80127c8 <vPortExitCritical+0x24>
	__asm volatile
 80127b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80127b6:	f383 8811 	msr	BASEPRI, r3
 80127ba:	f3bf 8f6f 	isb	sy
 80127be:	f3bf 8f4f 	dsb	sy
 80127c2:	607b      	str	r3, [r7, #4]
}
 80127c4:	bf00      	nop
 80127c6:	e7fe      	b.n	80127c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80127c8:	4b0a      	ldr	r3, [pc, #40]	; (80127f4 <vPortExitCritical+0x50>)
 80127ca:	681b      	ldr	r3, [r3, #0]
 80127cc:	3b01      	subs	r3, #1
 80127ce:	4a09      	ldr	r2, [pc, #36]	; (80127f4 <vPortExitCritical+0x50>)
 80127d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80127d2:	4b08      	ldr	r3, [pc, #32]	; (80127f4 <vPortExitCritical+0x50>)
 80127d4:	681b      	ldr	r3, [r3, #0]
 80127d6:	2b00      	cmp	r3, #0
 80127d8:	d105      	bne.n	80127e6 <vPortExitCritical+0x42>
 80127da:	2300      	movs	r3, #0
 80127dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80127de:	683b      	ldr	r3, [r7, #0]
 80127e0:	f383 8811 	msr	BASEPRI, r3
}
 80127e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80127e6:	bf00      	nop
 80127e8:	370c      	adds	r7, #12
 80127ea:	46bd      	mov	sp, r7
 80127ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127f0:	4770      	bx	lr
 80127f2:	bf00      	nop
 80127f4:	2000000c 	.word	0x2000000c
	...

08012800 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8012800:	f3ef 8009 	mrs	r0, PSP
 8012804:	f3bf 8f6f 	isb	sy
 8012808:	4b15      	ldr	r3, [pc, #84]	; (8012860 <pxCurrentTCBConst>)
 801280a:	681a      	ldr	r2, [r3, #0]
 801280c:	f01e 0f10 	tst.w	lr, #16
 8012810:	bf08      	it	eq
 8012812:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8012816:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801281a:	6010      	str	r0, [r2, #0]
 801281c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8012820:	f04f 0050 	mov.w	r0, #80	; 0x50
 8012824:	f380 8811 	msr	BASEPRI, r0
 8012828:	f3bf 8f4f 	dsb	sy
 801282c:	f3bf 8f6f 	isb	sy
 8012830:	f7fe fc86 	bl	8011140 <vTaskSwitchContext>
 8012834:	f04f 0000 	mov.w	r0, #0
 8012838:	f380 8811 	msr	BASEPRI, r0
 801283c:	bc09      	pop	{r0, r3}
 801283e:	6819      	ldr	r1, [r3, #0]
 8012840:	6808      	ldr	r0, [r1, #0]
 8012842:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012846:	f01e 0f10 	tst.w	lr, #16
 801284a:	bf08      	it	eq
 801284c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8012850:	f380 8809 	msr	PSP, r0
 8012854:	f3bf 8f6f 	isb	sy
 8012858:	4770      	bx	lr
 801285a:	bf00      	nop
 801285c:	f3af 8000 	nop.w

08012860 <pxCurrentTCBConst>:
 8012860:	20004834 	.word	0x20004834
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8012864:	bf00      	nop
 8012866:	bf00      	nop

08012868 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8012868:	b580      	push	{r7, lr}
 801286a:	b082      	sub	sp, #8
 801286c:	af00      	add	r7, sp, #0
	__asm volatile
 801286e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012872:	f383 8811 	msr	BASEPRI, r3
 8012876:	f3bf 8f6f 	isb	sy
 801287a:	f3bf 8f4f 	dsb	sy
 801287e:	607b      	str	r3, [r7, #4]
}
 8012880:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8012882:	f7fe fba3 	bl	8010fcc <xTaskIncrementTick>
 8012886:	4603      	mov	r3, r0
 8012888:	2b00      	cmp	r3, #0
 801288a:	d003      	beq.n	8012894 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801288c:	4b06      	ldr	r3, [pc, #24]	; (80128a8 <xPortSysTickHandler+0x40>)
 801288e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012892:	601a      	str	r2, [r3, #0]
 8012894:	2300      	movs	r3, #0
 8012896:	603b      	str	r3, [r7, #0]
	__asm volatile
 8012898:	683b      	ldr	r3, [r7, #0]
 801289a:	f383 8811 	msr	BASEPRI, r3
}
 801289e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80128a0:	bf00      	nop
 80128a2:	3708      	adds	r7, #8
 80128a4:	46bd      	mov	sp, r7
 80128a6:	bd80      	pop	{r7, pc}
 80128a8:	e000ed04 	.word	0xe000ed04

080128ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80128ac:	b480      	push	{r7}
 80128ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80128b0:	4b0b      	ldr	r3, [pc, #44]	; (80128e0 <vPortSetupTimerInterrupt+0x34>)
 80128b2:	2200      	movs	r2, #0
 80128b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80128b6:	4b0b      	ldr	r3, [pc, #44]	; (80128e4 <vPortSetupTimerInterrupt+0x38>)
 80128b8:	2200      	movs	r2, #0
 80128ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80128bc:	4b0a      	ldr	r3, [pc, #40]	; (80128e8 <vPortSetupTimerInterrupt+0x3c>)
 80128be:	681b      	ldr	r3, [r3, #0]
 80128c0:	4a0a      	ldr	r2, [pc, #40]	; (80128ec <vPortSetupTimerInterrupt+0x40>)
 80128c2:	fba2 2303 	umull	r2, r3, r2, r3
 80128c6:	099b      	lsrs	r3, r3, #6
 80128c8:	4a09      	ldr	r2, [pc, #36]	; (80128f0 <vPortSetupTimerInterrupt+0x44>)
 80128ca:	3b01      	subs	r3, #1
 80128cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80128ce:	4b04      	ldr	r3, [pc, #16]	; (80128e0 <vPortSetupTimerInterrupt+0x34>)
 80128d0:	2207      	movs	r2, #7
 80128d2:	601a      	str	r2, [r3, #0]
}
 80128d4:	bf00      	nop
 80128d6:	46bd      	mov	sp, r7
 80128d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128dc:	4770      	bx	lr
 80128de:	bf00      	nop
 80128e0:	e000e010 	.word	0xe000e010
 80128e4:	e000e018 	.word	0xe000e018
 80128e8:	20000000 	.word	0x20000000
 80128ec:	10624dd3 	.word	0x10624dd3
 80128f0:	e000e014 	.word	0xe000e014

080128f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80128f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8012904 <vPortEnableVFP+0x10>
 80128f8:	6801      	ldr	r1, [r0, #0]
 80128fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80128fe:	6001      	str	r1, [r0, #0]
 8012900:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8012902:	bf00      	nop
 8012904:	e000ed88 	.word	0xe000ed88

08012908 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8012908:	b480      	push	{r7}
 801290a:	b085      	sub	sp, #20
 801290c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801290e:	f3ef 8305 	mrs	r3, IPSR
 8012912:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8012914:	68fb      	ldr	r3, [r7, #12]
 8012916:	2b0f      	cmp	r3, #15
 8012918:	d914      	bls.n	8012944 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801291a:	4a17      	ldr	r2, [pc, #92]	; (8012978 <vPortValidateInterruptPriority+0x70>)
 801291c:	68fb      	ldr	r3, [r7, #12]
 801291e:	4413      	add	r3, r2
 8012920:	781b      	ldrb	r3, [r3, #0]
 8012922:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8012924:	4b15      	ldr	r3, [pc, #84]	; (801297c <vPortValidateInterruptPriority+0x74>)
 8012926:	781b      	ldrb	r3, [r3, #0]
 8012928:	7afa      	ldrb	r2, [r7, #11]
 801292a:	429a      	cmp	r2, r3
 801292c:	d20a      	bcs.n	8012944 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801292e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012932:	f383 8811 	msr	BASEPRI, r3
 8012936:	f3bf 8f6f 	isb	sy
 801293a:	f3bf 8f4f 	dsb	sy
 801293e:	607b      	str	r3, [r7, #4]
}
 8012940:	bf00      	nop
 8012942:	e7fe      	b.n	8012942 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8012944:	4b0e      	ldr	r3, [pc, #56]	; (8012980 <vPortValidateInterruptPriority+0x78>)
 8012946:	681b      	ldr	r3, [r3, #0]
 8012948:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801294c:	4b0d      	ldr	r3, [pc, #52]	; (8012984 <vPortValidateInterruptPriority+0x7c>)
 801294e:	681b      	ldr	r3, [r3, #0]
 8012950:	429a      	cmp	r2, r3
 8012952:	d90a      	bls.n	801296a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8012954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012958:	f383 8811 	msr	BASEPRI, r3
 801295c:	f3bf 8f6f 	isb	sy
 8012960:	f3bf 8f4f 	dsb	sy
 8012964:	603b      	str	r3, [r7, #0]
}
 8012966:	bf00      	nop
 8012968:	e7fe      	b.n	8012968 <vPortValidateInterruptPriority+0x60>
	}
 801296a:	bf00      	nop
 801296c:	3714      	adds	r7, #20
 801296e:	46bd      	mov	sp, r7
 8012970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012974:	4770      	bx	lr
 8012976:	bf00      	nop
 8012978:	e000e3f0 	.word	0xe000e3f0
 801297c:	20004e68 	.word	0x20004e68
 8012980:	e000ed0c 	.word	0xe000ed0c
 8012984:	20004e6c 	.word	0x20004e6c

08012988 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8012988:	b580      	push	{r7, lr}
 801298a:	b08a      	sub	sp, #40	; 0x28
 801298c:	af00      	add	r7, sp, #0
 801298e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8012990:	2300      	movs	r3, #0
 8012992:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8012994:	f7fe f9bc 	bl	8010d10 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8012998:	4b5b      	ldr	r3, [pc, #364]	; (8012b08 <pvPortMalloc+0x180>)
 801299a:	681b      	ldr	r3, [r3, #0]
 801299c:	2b00      	cmp	r3, #0
 801299e:	d101      	bne.n	80129a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80129a0:	f000 f920 	bl	8012be4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80129a4:	4b59      	ldr	r3, [pc, #356]	; (8012b0c <pvPortMalloc+0x184>)
 80129a6:	681a      	ldr	r2, [r3, #0]
 80129a8:	687b      	ldr	r3, [r7, #4]
 80129aa:	4013      	ands	r3, r2
 80129ac:	2b00      	cmp	r3, #0
 80129ae:	f040 8093 	bne.w	8012ad8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	2b00      	cmp	r3, #0
 80129b6:	d01d      	beq.n	80129f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80129b8:	2208      	movs	r2, #8
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	4413      	add	r3, r2
 80129be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	f003 0307 	and.w	r3, r3, #7
 80129c6:	2b00      	cmp	r3, #0
 80129c8:	d014      	beq.n	80129f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	f023 0307 	bic.w	r3, r3, #7
 80129d0:	3308      	adds	r3, #8
 80129d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80129d4:	687b      	ldr	r3, [r7, #4]
 80129d6:	f003 0307 	and.w	r3, r3, #7
 80129da:	2b00      	cmp	r3, #0
 80129dc:	d00a      	beq.n	80129f4 <pvPortMalloc+0x6c>
	__asm volatile
 80129de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80129e2:	f383 8811 	msr	BASEPRI, r3
 80129e6:	f3bf 8f6f 	isb	sy
 80129ea:	f3bf 8f4f 	dsb	sy
 80129ee:	617b      	str	r3, [r7, #20]
}
 80129f0:	bf00      	nop
 80129f2:	e7fe      	b.n	80129f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80129f4:	687b      	ldr	r3, [r7, #4]
 80129f6:	2b00      	cmp	r3, #0
 80129f8:	d06e      	beq.n	8012ad8 <pvPortMalloc+0x150>
 80129fa:	4b45      	ldr	r3, [pc, #276]	; (8012b10 <pvPortMalloc+0x188>)
 80129fc:	681b      	ldr	r3, [r3, #0]
 80129fe:	687a      	ldr	r2, [r7, #4]
 8012a00:	429a      	cmp	r2, r3
 8012a02:	d869      	bhi.n	8012ad8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8012a04:	4b43      	ldr	r3, [pc, #268]	; (8012b14 <pvPortMalloc+0x18c>)
 8012a06:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8012a08:	4b42      	ldr	r3, [pc, #264]	; (8012b14 <pvPortMalloc+0x18c>)
 8012a0a:	681b      	ldr	r3, [r3, #0]
 8012a0c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012a0e:	e004      	b.n	8012a1a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8012a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a12:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8012a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a16:	681b      	ldr	r3, [r3, #0]
 8012a18:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a1c:	685b      	ldr	r3, [r3, #4]
 8012a1e:	687a      	ldr	r2, [r7, #4]
 8012a20:	429a      	cmp	r2, r3
 8012a22:	d903      	bls.n	8012a2c <pvPortMalloc+0xa4>
 8012a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a26:	681b      	ldr	r3, [r3, #0]
 8012a28:	2b00      	cmp	r3, #0
 8012a2a:	d1f1      	bne.n	8012a10 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8012a2c:	4b36      	ldr	r3, [pc, #216]	; (8012b08 <pvPortMalloc+0x180>)
 8012a2e:	681b      	ldr	r3, [r3, #0]
 8012a30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012a32:	429a      	cmp	r2, r3
 8012a34:	d050      	beq.n	8012ad8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8012a36:	6a3b      	ldr	r3, [r7, #32]
 8012a38:	681b      	ldr	r3, [r3, #0]
 8012a3a:	2208      	movs	r2, #8
 8012a3c:	4413      	add	r3, r2
 8012a3e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a42:	681a      	ldr	r2, [r3, #0]
 8012a44:	6a3b      	ldr	r3, [r7, #32]
 8012a46:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8012a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a4a:	685a      	ldr	r2, [r3, #4]
 8012a4c:	687b      	ldr	r3, [r7, #4]
 8012a4e:	1ad2      	subs	r2, r2, r3
 8012a50:	2308      	movs	r3, #8
 8012a52:	005b      	lsls	r3, r3, #1
 8012a54:	429a      	cmp	r2, r3
 8012a56:	d91f      	bls.n	8012a98 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8012a58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012a5a:	687b      	ldr	r3, [r7, #4]
 8012a5c:	4413      	add	r3, r2
 8012a5e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012a60:	69bb      	ldr	r3, [r7, #24]
 8012a62:	f003 0307 	and.w	r3, r3, #7
 8012a66:	2b00      	cmp	r3, #0
 8012a68:	d00a      	beq.n	8012a80 <pvPortMalloc+0xf8>
	__asm volatile
 8012a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a6e:	f383 8811 	msr	BASEPRI, r3
 8012a72:	f3bf 8f6f 	isb	sy
 8012a76:	f3bf 8f4f 	dsb	sy
 8012a7a:	613b      	str	r3, [r7, #16]
}
 8012a7c:	bf00      	nop
 8012a7e:	e7fe      	b.n	8012a7e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a82:	685a      	ldr	r2, [r3, #4]
 8012a84:	687b      	ldr	r3, [r7, #4]
 8012a86:	1ad2      	subs	r2, r2, r3
 8012a88:	69bb      	ldr	r3, [r7, #24]
 8012a8a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8012a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a8e:	687a      	ldr	r2, [r7, #4]
 8012a90:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8012a92:	69b8      	ldr	r0, [r7, #24]
 8012a94:	f000 f908 	bl	8012ca8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012a98:	4b1d      	ldr	r3, [pc, #116]	; (8012b10 <pvPortMalloc+0x188>)
 8012a9a:	681a      	ldr	r2, [r3, #0]
 8012a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a9e:	685b      	ldr	r3, [r3, #4]
 8012aa0:	1ad3      	subs	r3, r2, r3
 8012aa2:	4a1b      	ldr	r2, [pc, #108]	; (8012b10 <pvPortMalloc+0x188>)
 8012aa4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8012aa6:	4b1a      	ldr	r3, [pc, #104]	; (8012b10 <pvPortMalloc+0x188>)
 8012aa8:	681a      	ldr	r2, [r3, #0]
 8012aaa:	4b1b      	ldr	r3, [pc, #108]	; (8012b18 <pvPortMalloc+0x190>)
 8012aac:	681b      	ldr	r3, [r3, #0]
 8012aae:	429a      	cmp	r2, r3
 8012ab0:	d203      	bcs.n	8012aba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8012ab2:	4b17      	ldr	r3, [pc, #92]	; (8012b10 <pvPortMalloc+0x188>)
 8012ab4:	681b      	ldr	r3, [r3, #0]
 8012ab6:	4a18      	ldr	r2, [pc, #96]	; (8012b18 <pvPortMalloc+0x190>)
 8012ab8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8012aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012abc:	685a      	ldr	r2, [r3, #4]
 8012abe:	4b13      	ldr	r3, [pc, #76]	; (8012b0c <pvPortMalloc+0x184>)
 8012ac0:	681b      	ldr	r3, [r3, #0]
 8012ac2:	431a      	orrs	r2, r3
 8012ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ac6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8012ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012aca:	2200      	movs	r2, #0
 8012acc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8012ace:	4b13      	ldr	r3, [pc, #76]	; (8012b1c <pvPortMalloc+0x194>)
 8012ad0:	681b      	ldr	r3, [r3, #0]
 8012ad2:	3301      	adds	r3, #1
 8012ad4:	4a11      	ldr	r2, [pc, #68]	; (8012b1c <pvPortMalloc+0x194>)
 8012ad6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8012ad8:	f7fe f928 	bl	8010d2c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8012adc:	69fb      	ldr	r3, [r7, #28]
 8012ade:	f003 0307 	and.w	r3, r3, #7
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	d00a      	beq.n	8012afc <pvPortMalloc+0x174>
	__asm volatile
 8012ae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012aea:	f383 8811 	msr	BASEPRI, r3
 8012aee:	f3bf 8f6f 	isb	sy
 8012af2:	f3bf 8f4f 	dsb	sy
 8012af6:	60fb      	str	r3, [r7, #12]
}
 8012af8:	bf00      	nop
 8012afa:	e7fe      	b.n	8012afa <pvPortMalloc+0x172>
	return pvReturn;
 8012afc:	69fb      	ldr	r3, [r7, #28]
}
 8012afe:	4618      	mov	r0, r3
 8012b00:	3728      	adds	r7, #40	; 0x28
 8012b02:	46bd      	mov	sp, r7
 8012b04:	bd80      	pop	{r7, pc}
 8012b06:	bf00      	nop
 8012b08:	20008a78 	.word	0x20008a78
 8012b0c:	20008a8c 	.word	0x20008a8c
 8012b10:	20008a7c 	.word	0x20008a7c
 8012b14:	20008a70 	.word	0x20008a70
 8012b18:	20008a80 	.word	0x20008a80
 8012b1c:	20008a84 	.word	0x20008a84

08012b20 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8012b20:	b580      	push	{r7, lr}
 8012b22:	b086      	sub	sp, #24
 8012b24:	af00      	add	r7, sp, #0
 8012b26:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8012b2c:	687b      	ldr	r3, [r7, #4]
 8012b2e:	2b00      	cmp	r3, #0
 8012b30:	d04d      	beq.n	8012bce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8012b32:	2308      	movs	r3, #8
 8012b34:	425b      	negs	r3, r3
 8012b36:	697a      	ldr	r2, [r7, #20]
 8012b38:	4413      	add	r3, r2
 8012b3a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8012b3c:	697b      	ldr	r3, [r7, #20]
 8012b3e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012b40:	693b      	ldr	r3, [r7, #16]
 8012b42:	685a      	ldr	r2, [r3, #4]
 8012b44:	4b24      	ldr	r3, [pc, #144]	; (8012bd8 <vPortFree+0xb8>)
 8012b46:	681b      	ldr	r3, [r3, #0]
 8012b48:	4013      	ands	r3, r2
 8012b4a:	2b00      	cmp	r3, #0
 8012b4c:	d10a      	bne.n	8012b64 <vPortFree+0x44>
	__asm volatile
 8012b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012b52:	f383 8811 	msr	BASEPRI, r3
 8012b56:	f3bf 8f6f 	isb	sy
 8012b5a:	f3bf 8f4f 	dsb	sy
 8012b5e:	60fb      	str	r3, [r7, #12]
}
 8012b60:	bf00      	nop
 8012b62:	e7fe      	b.n	8012b62 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8012b64:	693b      	ldr	r3, [r7, #16]
 8012b66:	681b      	ldr	r3, [r3, #0]
 8012b68:	2b00      	cmp	r3, #0
 8012b6a:	d00a      	beq.n	8012b82 <vPortFree+0x62>
	__asm volatile
 8012b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012b70:	f383 8811 	msr	BASEPRI, r3
 8012b74:	f3bf 8f6f 	isb	sy
 8012b78:	f3bf 8f4f 	dsb	sy
 8012b7c:	60bb      	str	r3, [r7, #8]
}
 8012b7e:	bf00      	nop
 8012b80:	e7fe      	b.n	8012b80 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8012b82:	693b      	ldr	r3, [r7, #16]
 8012b84:	685a      	ldr	r2, [r3, #4]
 8012b86:	4b14      	ldr	r3, [pc, #80]	; (8012bd8 <vPortFree+0xb8>)
 8012b88:	681b      	ldr	r3, [r3, #0]
 8012b8a:	4013      	ands	r3, r2
 8012b8c:	2b00      	cmp	r3, #0
 8012b8e:	d01e      	beq.n	8012bce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8012b90:	693b      	ldr	r3, [r7, #16]
 8012b92:	681b      	ldr	r3, [r3, #0]
 8012b94:	2b00      	cmp	r3, #0
 8012b96:	d11a      	bne.n	8012bce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012b98:	693b      	ldr	r3, [r7, #16]
 8012b9a:	685a      	ldr	r2, [r3, #4]
 8012b9c:	4b0e      	ldr	r3, [pc, #56]	; (8012bd8 <vPortFree+0xb8>)
 8012b9e:	681b      	ldr	r3, [r3, #0]
 8012ba0:	43db      	mvns	r3, r3
 8012ba2:	401a      	ands	r2, r3
 8012ba4:	693b      	ldr	r3, [r7, #16]
 8012ba6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8012ba8:	f7fe f8b2 	bl	8010d10 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8012bac:	693b      	ldr	r3, [r7, #16]
 8012bae:	685a      	ldr	r2, [r3, #4]
 8012bb0:	4b0a      	ldr	r3, [pc, #40]	; (8012bdc <vPortFree+0xbc>)
 8012bb2:	681b      	ldr	r3, [r3, #0]
 8012bb4:	4413      	add	r3, r2
 8012bb6:	4a09      	ldr	r2, [pc, #36]	; (8012bdc <vPortFree+0xbc>)
 8012bb8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8012bba:	6938      	ldr	r0, [r7, #16]
 8012bbc:	f000 f874 	bl	8012ca8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8012bc0:	4b07      	ldr	r3, [pc, #28]	; (8012be0 <vPortFree+0xc0>)
 8012bc2:	681b      	ldr	r3, [r3, #0]
 8012bc4:	3301      	adds	r3, #1
 8012bc6:	4a06      	ldr	r2, [pc, #24]	; (8012be0 <vPortFree+0xc0>)
 8012bc8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8012bca:	f7fe f8af 	bl	8010d2c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8012bce:	bf00      	nop
 8012bd0:	3718      	adds	r7, #24
 8012bd2:	46bd      	mov	sp, r7
 8012bd4:	bd80      	pop	{r7, pc}
 8012bd6:	bf00      	nop
 8012bd8:	20008a8c 	.word	0x20008a8c
 8012bdc:	20008a7c 	.word	0x20008a7c
 8012be0:	20008a88 	.word	0x20008a88

08012be4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8012be4:	b480      	push	{r7}
 8012be6:	b085      	sub	sp, #20
 8012be8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8012bea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8012bee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8012bf0:	4b27      	ldr	r3, [pc, #156]	; (8012c90 <prvHeapInit+0xac>)
 8012bf2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8012bf4:	68fb      	ldr	r3, [r7, #12]
 8012bf6:	f003 0307 	and.w	r3, r3, #7
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	d00c      	beq.n	8012c18 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8012bfe:	68fb      	ldr	r3, [r7, #12]
 8012c00:	3307      	adds	r3, #7
 8012c02:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012c04:	68fb      	ldr	r3, [r7, #12]
 8012c06:	f023 0307 	bic.w	r3, r3, #7
 8012c0a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8012c0c:	68ba      	ldr	r2, [r7, #8]
 8012c0e:	68fb      	ldr	r3, [r7, #12]
 8012c10:	1ad3      	subs	r3, r2, r3
 8012c12:	4a1f      	ldr	r2, [pc, #124]	; (8012c90 <prvHeapInit+0xac>)
 8012c14:	4413      	add	r3, r2
 8012c16:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8012c18:	68fb      	ldr	r3, [r7, #12]
 8012c1a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8012c1c:	4a1d      	ldr	r2, [pc, #116]	; (8012c94 <prvHeapInit+0xb0>)
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8012c22:	4b1c      	ldr	r3, [pc, #112]	; (8012c94 <prvHeapInit+0xb0>)
 8012c24:	2200      	movs	r2, #0
 8012c26:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	68ba      	ldr	r2, [r7, #8]
 8012c2c:	4413      	add	r3, r2
 8012c2e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8012c30:	2208      	movs	r2, #8
 8012c32:	68fb      	ldr	r3, [r7, #12]
 8012c34:	1a9b      	subs	r3, r3, r2
 8012c36:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012c38:	68fb      	ldr	r3, [r7, #12]
 8012c3a:	f023 0307 	bic.w	r3, r3, #7
 8012c3e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8012c40:	68fb      	ldr	r3, [r7, #12]
 8012c42:	4a15      	ldr	r2, [pc, #84]	; (8012c98 <prvHeapInit+0xb4>)
 8012c44:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8012c46:	4b14      	ldr	r3, [pc, #80]	; (8012c98 <prvHeapInit+0xb4>)
 8012c48:	681b      	ldr	r3, [r3, #0]
 8012c4a:	2200      	movs	r2, #0
 8012c4c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8012c4e:	4b12      	ldr	r3, [pc, #72]	; (8012c98 <prvHeapInit+0xb4>)
 8012c50:	681b      	ldr	r3, [r3, #0]
 8012c52:	2200      	movs	r2, #0
 8012c54:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012c56:	687b      	ldr	r3, [r7, #4]
 8012c58:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8012c5a:	683b      	ldr	r3, [r7, #0]
 8012c5c:	68fa      	ldr	r2, [r7, #12]
 8012c5e:	1ad2      	subs	r2, r2, r3
 8012c60:	683b      	ldr	r3, [r7, #0]
 8012c62:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012c64:	4b0c      	ldr	r3, [pc, #48]	; (8012c98 <prvHeapInit+0xb4>)
 8012c66:	681a      	ldr	r2, [r3, #0]
 8012c68:	683b      	ldr	r3, [r7, #0]
 8012c6a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012c6c:	683b      	ldr	r3, [r7, #0]
 8012c6e:	685b      	ldr	r3, [r3, #4]
 8012c70:	4a0a      	ldr	r2, [pc, #40]	; (8012c9c <prvHeapInit+0xb8>)
 8012c72:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012c74:	683b      	ldr	r3, [r7, #0]
 8012c76:	685b      	ldr	r3, [r3, #4]
 8012c78:	4a09      	ldr	r2, [pc, #36]	; (8012ca0 <prvHeapInit+0xbc>)
 8012c7a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012c7c:	4b09      	ldr	r3, [pc, #36]	; (8012ca4 <prvHeapInit+0xc0>)
 8012c7e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8012c82:	601a      	str	r2, [r3, #0]
}
 8012c84:	bf00      	nop
 8012c86:	3714      	adds	r7, #20
 8012c88:	46bd      	mov	sp, r7
 8012c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c8e:	4770      	bx	lr
 8012c90:	20004e70 	.word	0x20004e70
 8012c94:	20008a70 	.word	0x20008a70
 8012c98:	20008a78 	.word	0x20008a78
 8012c9c:	20008a80 	.word	0x20008a80
 8012ca0:	20008a7c 	.word	0x20008a7c
 8012ca4:	20008a8c 	.word	0x20008a8c

08012ca8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8012ca8:	b480      	push	{r7}
 8012caa:	b085      	sub	sp, #20
 8012cac:	af00      	add	r7, sp, #0
 8012cae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8012cb0:	4b28      	ldr	r3, [pc, #160]	; (8012d54 <prvInsertBlockIntoFreeList+0xac>)
 8012cb2:	60fb      	str	r3, [r7, #12]
 8012cb4:	e002      	b.n	8012cbc <prvInsertBlockIntoFreeList+0x14>
 8012cb6:	68fb      	ldr	r3, [r7, #12]
 8012cb8:	681b      	ldr	r3, [r3, #0]
 8012cba:	60fb      	str	r3, [r7, #12]
 8012cbc:	68fb      	ldr	r3, [r7, #12]
 8012cbe:	681b      	ldr	r3, [r3, #0]
 8012cc0:	687a      	ldr	r2, [r7, #4]
 8012cc2:	429a      	cmp	r2, r3
 8012cc4:	d8f7      	bhi.n	8012cb6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8012cc6:	68fb      	ldr	r3, [r7, #12]
 8012cc8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8012cca:	68fb      	ldr	r3, [r7, #12]
 8012ccc:	685b      	ldr	r3, [r3, #4]
 8012cce:	68ba      	ldr	r2, [r7, #8]
 8012cd0:	4413      	add	r3, r2
 8012cd2:	687a      	ldr	r2, [r7, #4]
 8012cd4:	429a      	cmp	r2, r3
 8012cd6:	d108      	bne.n	8012cea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8012cd8:	68fb      	ldr	r3, [r7, #12]
 8012cda:	685a      	ldr	r2, [r3, #4]
 8012cdc:	687b      	ldr	r3, [r7, #4]
 8012cde:	685b      	ldr	r3, [r3, #4]
 8012ce0:	441a      	add	r2, r3
 8012ce2:	68fb      	ldr	r3, [r7, #12]
 8012ce4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8012ce6:	68fb      	ldr	r3, [r7, #12]
 8012ce8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8012cea:	687b      	ldr	r3, [r7, #4]
 8012cec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8012cee:	687b      	ldr	r3, [r7, #4]
 8012cf0:	685b      	ldr	r3, [r3, #4]
 8012cf2:	68ba      	ldr	r2, [r7, #8]
 8012cf4:	441a      	add	r2, r3
 8012cf6:	68fb      	ldr	r3, [r7, #12]
 8012cf8:	681b      	ldr	r3, [r3, #0]
 8012cfa:	429a      	cmp	r2, r3
 8012cfc:	d118      	bne.n	8012d30 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8012cfe:	68fb      	ldr	r3, [r7, #12]
 8012d00:	681a      	ldr	r2, [r3, #0]
 8012d02:	4b15      	ldr	r3, [pc, #84]	; (8012d58 <prvInsertBlockIntoFreeList+0xb0>)
 8012d04:	681b      	ldr	r3, [r3, #0]
 8012d06:	429a      	cmp	r2, r3
 8012d08:	d00d      	beq.n	8012d26 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	685a      	ldr	r2, [r3, #4]
 8012d0e:	68fb      	ldr	r3, [r7, #12]
 8012d10:	681b      	ldr	r3, [r3, #0]
 8012d12:	685b      	ldr	r3, [r3, #4]
 8012d14:	441a      	add	r2, r3
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8012d1a:	68fb      	ldr	r3, [r7, #12]
 8012d1c:	681b      	ldr	r3, [r3, #0]
 8012d1e:	681a      	ldr	r2, [r3, #0]
 8012d20:	687b      	ldr	r3, [r7, #4]
 8012d22:	601a      	str	r2, [r3, #0]
 8012d24:	e008      	b.n	8012d38 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012d26:	4b0c      	ldr	r3, [pc, #48]	; (8012d58 <prvInsertBlockIntoFreeList+0xb0>)
 8012d28:	681a      	ldr	r2, [r3, #0]
 8012d2a:	687b      	ldr	r3, [r7, #4]
 8012d2c:	601a      	str	r2, [r3, #0]
 8012d2e:	e003      	b.n	8012d38 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8012d30:	68fb      	ldr	r3, [r7, #12]
 8012d32:	681a      	ldr	r2, [r3, #0]
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012d38:	68fa      	ldr	r2, [r7, #12]
 8012d3a:	687b      	ldr	r3, [r7, #4]
 8012d3c:	429a      	cmp	r2, r3
 8012d3e:	d002      	beq.n	8012d46 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012d40:	68fb      	ldr	r3, [r7, #12]
 8012d42:	687a      	ldr	r2, [r7, #4]
 8012d44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012d46:	bf00      	nop
 8012d48:	3714      	adds	r7, #20
 8012d4a:	46bd      	mov	sp, r7
 8012d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d50:	4770      	bx	lr
 8012d52:	bf00      	nop
 8012d54:	20008a70 	.word	0x20008a70
 8012d58:	20008a78 	.word	0x20008a78

08012d5c <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8012d5c:	b580      	push	{r7, lr}
 8012d5e:	b084      	sub	sp, #16
 8012d60:	af00      	add	r7, sp, #0
 8012d62:	6078      	str	r0, [r7, #4]
 8012d64:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8012d66:	f007 fa9b 	bl	801a2a0 <sys_timeouts_sleeptime>
 8012d6a:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8012d6c:	68fb      	ldr	r3, [r7, #12]
 8012d6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d72:	d10b      	bne.n	8012d8c <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8012d74:	4813      	ldr	r0, [pc, #76]	; (8012dc4 <tcpip_timeouts_mbox_fetch+0x68>)
 8012d76:	f00c f9a8 	bl	801f0ca <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8012d7a:	2200      	movs	r2, #0
 8012d7c:	6839      	ldr	r1, [r7, #0]
 8012d7e:	6878      	ldr	r0, [r7, #4]
 8012d80:	f00c f930 	bl	801efe4 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8012d84:	480f      	ldr	r0, [pc, #60]	; (8012dc4 <tcpip_timeouts_mbox_fetch+0x68>)
 8012d86:	f00c f991 	bl	801f0ac <sys_mutex_lock>
    return;
 8012d8a:	e018      	b.n	8012dbe <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8012d8c:	68fb      	ldr	r3, [r7, #12]
 8012d8e:	2b00      	cmp	r3, #0
 8012d90:	d102      	bne.n	8012d98 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 8012d92:	f007 fa4b 	bl	801a22c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8012d96:	e7e6      	b.n	8012d66 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8012d98:	480a      	ldr	r0, [pc, #40]	; (8012dc4 <tcpip_timeouts_mbox_fetch+0x68>)
 8012d9a:	f00c f996 	bl	801f0ca <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8012d9e:	68fa      	ldr	r2, [r7, #12]
 8012da0:	6839      	ldr	r1, [r7, #0]
 8012da2:	6878      	ldr	r0, [r7, #4]
 8012da4:	f00c f91e 	bl	801efe4 <sys_arch_mbox_fetch>
 8012da8:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 8012daa:	4806      	ldr	r0, [pc, #24]	; (8012dc4 <tcpip_timeouts_mbox_fetch+0x68>)
 8012dac:	f00c f97e 	bl	801f0ac <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8012db0:	68bb      	ldr	r3, [r7, #8]
 8012db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012db6:	d102      	bne.n	8012dbe <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8012db8:	f007 fa38 	bl	801a22c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8012dbc:	e7d3      	b.n	8012d66 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 8012dbe:	3710      	adds	r7, #16
 8012dc0:	46bd      	mov	sp, r7
 8012dc2:	bd80      	pop	{r7, pc}
 8012dc4:	20008a9c 	.word	0x20008a9c

08012dc8 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8012dc8:	b580      	push	{r7, lr}
 8012dca:	b084      	sub	sp, #16
 8012dcc:	af00      	add	r7, sp, #0
 8012dce:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 8012dd0:	4810      	ldr	r0, [pc, #64]	; (8012e14 <tcpip_thread+0x4c>)
 8012dd2:	f00c f96b 	bl	801f0ac <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8012dd6:	4b10      	ldr	r3, [pc, #64]	; (8012e18 <tcpip_thread+0x50>)
 8012dd8:	681b      	ldr	r3, [r3, #0]
 8012dda:	2b00      	cmp	r3, #0
 8012ddc:	d005      	beq.n	8012dea <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8012dde:	4b0e      	ldr	r3, [pc, #56]	; (8012e18 <tcpip_thread+0x50>)
 8012de0:	681b      	ldr	r3, [r3, #0]
 8012de2:	4a0e      	ldr	r2, [pc, #56]	; (8012e1c <tcpip_thread+0x54>)
 8012de4:	6812      	ldr	r2, [r2, #0]
 8012de6:	4610      	mov	r0, r2
 8012de8:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8012dea:	f107 030c 	add.w	r3, r7, #12
 8012dee:	4619      	mov	r1, r3
 8012df0:	480b      	ldr	r0, [pc, #44]	; (8012e20 <tcpip_thread+0x58>)
 8012df2:	f7ff ffb3 	bl	8012d5c <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 8012df6:	68fb      	ldr	r3, [r7, #12]
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	d106      	bne.n	8012e0a <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8012dfc:	4b09      	ldr	r3, [pc, #36]	; (8012e24 <tcpip_thread+0x5c>)
 8012dfe:	2291      	movs	r2, #145	; 0x91
 8012e00:	4909      	ldr	r1, [pc, #36]	; (8012e28 <tcpip_thread+0x60>)
 8012e02:	480a      	ldr	r0, [pc, #40]	; (8012e2c <tcpip_thread+0x64>)
 8012e04:	f00c fa10 	bl	801f228 <printf>
      continue;
 8012e08:	e003      	b.n	8012e12 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8012e0a:	68fb      	ldr	r3, [r7, #12]
 8012e0c:	4618      	mov	r0, r3
 8012e0e:	f000 f80f 	bl	8012e30 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8012e12:	e7ea      	b.n	8012dea <tcpip_thread+0x22>
 8012e14:	20008a9c 	.word	0x20008a9c
 8012e18:	20008a90 	.word	0x20008a90
 8012e1c:	20008a94 	.word	0x20008a94
 8012e20:	20008a98 	.word	0x20008a98
 8012e24:	080255ec 	.word	0x080255ec
 8012e28:	0802561c 	.word	0x0802561c
 8012e2c:	0802563c 	.word	0x0802563c

08012e30 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8012e30:	b580      	push	{r7, lr}
 8012e32:	b082      	sub	sp, #8
 8012e34:	af00      	add	r7, sp, #0
 8012e36:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	781b      	ldrb	r3, [r3, #0]
 8012e3c:	2b02      	cmp	r3, #2
 8012e3e:	d026      	beq.n	8012e8e <tcpip_thread_handle_msg+0x5e>
 8012e40:	2b02      	cmp	r3, #2
 8012e42:	dc2b      	bgt.n	8012e9c <tcpip_thread_handle_msg+0x6c>
 8012e44:	2b00      	cmp	r3, #0
 8012e46:	d002      	beq.n	8012e4e <tcpip_thread_handle_msg+0x1e>
 8012e48:	2b01      	cmp	r3, #1
 8012e4a:	d015      	beq.n	8012e78 <tcpip_thread_handle_msg+0x48>
 8012e4c:	e026      	b.n	8012e9c <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8012e4e:	687b      	ldr	r3, [r7, #4]
 8012e50:	68db      	ldr	r3, [r3, #12]
 8012e52:	687a      	ldr	r2, [r7, #4]
 8012e54:	6850      	ldr	r0, [r2, #4]
 8012e56:	687a      	ldr	r2, [r7, #4]
 8012e58:	6892      	ldr	r2, [r2, #8]
 8012e5a:	4611      	mov	r1, r2
 8012e5c:	4798      	blx	r3
 8012e5e:	4603      	mov	r3, r0
 8012e60:	2b00      	cmp	r3, #0
 8012e62:	d004      	beq.n	8012e6e <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	685b      	ldr	r3, [r3, #4]
 8012e68:	4618      	mov	r0, r3
 8012e6a:	f001 fcd1 	bl	8014810 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8012e6e:	6879      	ldr	r1, [r7, #4]
 8012e70:	2009      	movs	r0, #9
 8012e72:	f000 fe1d 	bl	8013ab0 <memp_free>
      break;
 8012e76:	e018      	b.n	8012eaa <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8012e78:	687b      	ldr	r3, [r7, #4]
 8012e7a:	685b      	ldr	r3, [r3, #4]
 8012e7c:	687a      	ldr	r2, [r7, #4]
 8012e7e:	6892      	ldr	r2, [r2, #8]
 8012e80:	4610      	mov	r0, r2
 8012e82:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8012e84:	6879      	ldr	r1, [r7, #4]
 8012e86:	2008      	movs	r0, #8
 8012e88:	f000 fe12 	bl	8013ab0 <memp_free>
      break;
 8012e8c:	e00d      	b.n	8012eaa <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	685b      	ldr	r3, [r3, #4]
 8012e92:	687a      	ldr	r2, [r7, #4]
 8012e94:	6892      	ldr	r2, [r2, #8]
 8012e96:	4610      	mov	r0, r2
 8012e98:	4798      	blx	r3
      break;
 8012e9a:	e006      	b.n	8012eaa <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8012e9c:	4b05      	ldr	r3, [pc, #20]	; (8012eb4 <tcpip_thread_handle_msg+0x84>)
 8012e9e:	22cf      	movs	r2, #207	; 0xcf
 8012ea0:	4905      	ldr	r1, [pc, #20]	; (8012eb8 <tcpip_thread_handle_msg+0x88>)
 8012ea2:	4806      	ldr	r0, [pc, #24]	; (8012ebc <tcpip_thread_handle_msg+0x8c>)
 8012ea4:	f00c f9c0 	bl	801f228 <printf>
      break;
 8012ea8:	bf00      	nop
  }
}
 8012eaa:	bf00      	nop
 8012eac:	3708      	adds	r7, #8
 8012eae:	46bd      	mov	sp, r7
 8012eb0:	bd80      	pop	{r7, pc}
 8012eb2:	bf00      	nop
 8012eb4:	080255ec 	.word	0x080255ec
 8012eb8:	0802561c 	.word	0x0802561c
 8012ebc:	0802563c 	.word	0x0802563c

08012ec0 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8012ec0:	b580      	push	{r7, lr}
 8012ec2:	b086      	sub	sp, #24
 8012ec4:	af00      	add	r7, sp, #0
 8012ec6:	60f8      	str	r0, [r7, #12]
 8012ec8:	60b9      	str	r1, [r7, #8]
 8012eca:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8012ecc:	481a      	ldr	r0, [pc, #104]	; (8012f38 <tcpip_inpkt+0x78>)
 8012ece:	f00c f8ba 	bl	801f046 <sys_mbox_valid>
 8012ed2:	4603      	mov	r3, r0
 8012ed4:	2b00      	cmp	r3, #0
 8012ed6:	d105      	bne.n	8012ee4 <tcpip_inpkt+0x24>
 8012ed8:	4b18      	ldr	r3, [pc, #96]	; (8012f3c <tcpip_inpkt+0x7c>)
 8012eda:	22fc      	movs	r2, #252	; 0xfc
 8012edc:	4918      	ldr	r1, [pc, #96]	; (8012f40 <tcpip_inpkt+0x80>)
 8012ede:	4819      	ldr	r0, [pc, #100]	; (8012f44 <tcpip_inpkt+0x84>)
 8012ee0:	f00c f9a2 	bl	801f228 <printf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8012ee4:	2009      	movs	r0, #9
 8012ee6:	f000 fd91 	bl	8013a0c <memp_malloc>
 8012eea:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8012eec:	697b      	ldr	r3, [r7, #20]
 8012eee:	2b00      	cmp	r3, #0
 8012ef0:	d102      	bne.n	8012ef8 <tcpip_inpkt+0x38>
    return ERR_MEM;
 8012ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8012ef6:	e01a      	b.n	8012f2e <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8012ef8:	697b      	ldr	r3, [r7, #20]
 8012efa:	2200      	movs	r2, #0
 8012efc:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8012efe:	697b      	ldr	r3, [r7, #20]
 8012f00:	68fa      	ldr	r2, [r7, #12]
 8012f02:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8012f04:	697b      	ldr	r3, [r7, #20]
 8012f06:	68ba      	ldr	r2, [r7, #8]
 8012f08:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8012f0a:	697b      	ldr	r3, [r7, #20]
 8012f0c:	687a      	ldr	r2, [r7, #4]
 8012f0e:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8012f10:	6979      	ldr	r1, [r7, #20]
 8012f12:	4809      	ldr	r0, [pc, #36]	; (8012f38 <tcpip_inpkt+0x78>)
 8012f14:	f00c f84c 	bl	801efb0 <sys_mbox_trypost>
 8012f18:	4603      	mov	r3, r0
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	d006      	beq.n	8012f2c <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8012f1e:	6979      	ldr	r1, [r7, #20]
 8012f20:	2009      	movs	r0, #9
 8012f22:	f000 fdc5 	bl	8013ab0 <memp_free>
    return ERR_MEM;
 8012f26:	f04f 33ff 	mov.w	r3, #4294967295
 8012f2a:	e000      	b.n	8012f2e <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8012f2c:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8012f2e:	4618      	mov	r0, r3
 8012f30:	3718      	adds	r7, #24
 8012f32:	46bd      	mov	sp, r7
 8012f34:	bd80      	pop	{r7, pc}
 8012f36:	bf00      	nop
 8012f38:	20008a98 	.word	0x20008a98
 8012f3c:	080255ec 	.word	0x080255ec
 8012f40:	08025664 	.word	0x08025664
 8012f44:	0802563c 	.word	0x0802563c

08012f48 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8012f48:	b580      	push	{r7, lr}
 8012f4a:	b082      	sub	sp, #8
 8012f4c:	af00      	add	r7, sp, #0
 8012f4e:	6078      	str	r0, [r7, #4]
 8012f50:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8012f52:	683b      	ldr	r3, [r7, #0]
 8012f54:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012f58:	f003 0318 	and.w	r3, r3, #24
 8012f5c:	2b00      	cmp	r3, #0
 8012f5e:	d006      	beq.n	8012f6e <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8012f60:	4a08      	ldr	r2, [pc, #32]	; (8012f84 <tcpip_input+0x3c>)
 8012f62:	6839      	ldr	r1, [r7, #0]
 8012f64:	6878      	ldr	r0, [r7, #4]
 8012f66:	f7ff ffab 	bl	8012ec0 <tcpip_inpkt>
 8012f6a:	4603      	mov	r3, r0
 8012f6c:	e005      	b.n	8012f7a <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 8012f6e:	4a06      	ldr	r2, [pc, #24]	; (8012f88 <tcpip_input+0x40>)
 8012f70:	6839      	ldr	r1, [r7, #0]
 8012f72:	6878      	ldr	r0, [r7, #4]
 8012f74:	f7ff ffa4 	bl	8012ec0 <tcpip_inpkt>
 8012f78:	4603      	mov	r3, r0
}
 8012f7a:	4618      	mov	r0, r3
 8012f7c:	3708      	adds	r7, #8
 8012f7e:	46bd      	mov	sp, r7
 8012f80:	bd80      	pop	{r7, pc}
 8012f82:	bf00      	nop
 8012f84:	0801edd1 	.word	0x0801edd1
 8012f88:	0801dc9d 	.word	0x0801dc9d

08012f8c <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8012f8c:	b580      	push	{r7, lr}
 8012f8e:	b084      	sub	sp, #16
 8012f90:	af00      	add	r7, sp, #0
 8012f92:	6078      	str	r0, [r7, #4]
 8012f94:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8012f96:	4819      	ldr	r0, [pc, #100]	; (8012ffc <tcpip_try_callback+0x70>)
 8012f98:	f00c f855 	bl	801f046 <sys_mbox_valid>
 8012f9c:	4603      	mov	r3, r0
 8012f9e:	2b00      	cmp	r3, #0
 8012fa0:	d106      	bne.n	8012fb0 <tcpip_try_callback+0x24>
 8012fa2:	4b17      	ldr	r3, [pc, #92]	; (8013000 <tcpip_try_callback+0x74>)
 8012fa4:	f240 125d 	movw	r2, #349	; 0x15d
 8012fa8:	4916      	ldr	r1, [pc, #88]	; (8013004 <tcpip_try_callback+0x78>)
 8012faa:	4817      	ldr	r0, [pc, #92]	; (8013008 <tcpip_try_callback+0x7c>)
 8012fac:	f00c f93c 	bl	801f228 <printf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8012fb0:	2008      	movs	r0, #8
 8012fb2:	f000 fd2b 	bl	8013a0c <memp_malloc>
 8012fb6:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 8012fb8:	68fb      	ldr	r3, [r7, #12]
 8012fba:	2b00      	cmp	r3, #0
 8012fbc:	d102      	bne.n	8012fc4 <tcpip_try_callback+0x38>
    return ERR_MEM;
 8012fbe:	f04f 33ff 	mov.w	r3, #4294967295
 8012fc2:	e017      	b.n	8012ff4 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8012fc4:	68fb      	ldr	r3, [r7, #12]
 8012fc6:	2201      	movs	r2, #1
 8012fc8:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 8012fca:	68fb      	ldr	r3, [r7, #12]
 8012fcc:	687a      	ldr	r2, [r7, #4]
 8012fce:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 8012fd0:	68fb      	ldr	r3, [r7, #12]
 8012fd2:	683a      	ldr	r2, [r7, #0]
 8012fd4:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8012fd6:	68f9      	ldr	r1, [r7, #12]
 8012fd8:	4808      	ldr	r0, [pc, #32]	; (8012ffc <tcpip_try_callback+0x70>)
 8012fda:	f00b ffe9 	bl	801efb0 <sys_mbox_trypost>
 8012fde:	4603      	mov	r3, r0
 8012fe0:	2b00      	cmp	r3, #0
 8012fe2:	d006      	beq.n	8012ff2 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8012fe4:	68f9      	ldr	r1, [r7, #12]
 8012fe6:	2008      	movs	r0, #8
 8012fe8:	f000 fd62 	bl	8013ab0 <memp_free>
    return ERR_MEM;
 8012fec:	f04f 33ff 	mov.w	r3, #4294967295
 8012ff0:	e000      	b.n	8012ff4 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 8012ff2:	2300      	movs	r3, #0
}
 8012ff4:	4618      	mov	r0, r3
 8012ff6:	3710      	adds	r7, #16
 8012ff8:	46bd      	mov	sp, r7
 8012ffa:	bd80      	pop	{r7, pc}
 8012ffc:	20008a98 	.word	0x20008a98
 8013000:	080255ec 	.word	0x080255ec
 8013004:	08025664 	.word	0x08025664
 8013008:	0802563c 	.word	0x0802563c

0801300c <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 801300c:	b580      	push	{r7, lr}
 801300e:	b084      	sub	sp, #16
 8013010:	af02      	add	r7, sp, #8
 8013012:	6078      	str	r0, [r7, #4]
 8013014:	6039      	str	r1, [r7, #0]
  lwip_init();
 8013016:	f000 f871 	bl	80130fc <lwip_init>

  tcpip_init_done = initfunc;
 801301a:	4a17      	ldr	r2, [pc, #92]	; (8013078 <tcpip_init+0x6c>)
 801301c:	687b      	ldr	r3, [r7, #4]
 801301e:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8013020:	4a16      	ldr	r2, [pc, #88]	; (801307c <tcpip_init+0x70>)
 8013022:	683b      	ldr	r3, [r7, #0]
 8013024:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8013026:	2106      	movs	r1, #6
 8013028:	4815      	ldr	r0, [pc, #84]	; (8013080 <tcpip_init+0x74>)
 801302a:	f00b ffa7 	bl	801ef7c <sys_mbox_new>
 801302e:	4603      	mov	r3, r0
 8013030:	2b00      	cmp	r3, #0
 8013032:	d006      	beq.n	8013042 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8013034:	4b13      	ldr	r3, [pc, #76]	; (8013084 <tcpip_init+0x78>)
 8013036:	f240 2261 	movw	r2, #609	; 0x261
 801303a:	4913      	ldr	r1, [pc, #76]	; (8013088 <tcpip_init+0x7c>)
 801303c:	4813      	ldr	r0, [pc, #76]	; (801308c <tcpip_init+0x80>)
 801303e:	f00c f8f3 	bl	801f228 <printf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8013042:	4813      	ldr	r0, [pc, #76]	; (8013090 <tcpip_init+0x84>)
 8013044:	f00c f81c 	bl	801f080 <sys_mutex_new>
 8013048:	4603      	mov	r3, r0
 801304a:	2b00      	cmp	r3, #0
 801304c:	d006      	beq.n	801305c <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 801304e:	4b0d      	ldr	r3, [pc, #52]	; (8013084 <tcpip_init+0x78>)
 8013050:	f240 2265 	movw	r2, #613	; 0x265
 8013054:	490f      	ldr	r1, [pc, #60]	; (8013094 <tcpip_init+0x88>)
 8013056:	480d      	ldr	r0, [pc, #52]	; (801308c <tcpip_init+0x80>)
 8013058:	f00c f8e6 	bl	801f228 <printf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 801305c:	2318      	movs	r3, #24
 801305e:	9300      	str	r3, [sp, #0]
 8013060:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013064:	2200      	movs	r2, #0
 8013066:	490c      	ldr	r1, [pc, #48]	; (8013098 <tcpip_init+0x8c>)
 8013068:	480c      	ldr	r0, [pc, #48]	; (801309c <tcpip_init+0x90>)
 801306a:	f00c f83b 	bl	801f0e4 <sys_thread_new>
}
 801306e:	bf00      	nop
 8013070:	3708      	adds	r7, #8
 8013072:	46bd      	mov	sp, r7
 8013074:	bd80      	pop	{r7, pc}
 8013076:	bf00      	nop
 8013078:	20008a90 	.word	0x20008a90
 801307c:	20008a94 	.word	0x20008a94
 8013080:	20008a98 	.word	0x20008a98
 8013084:	080255ec 	.word	0x080255ec
 8013088:	08025674 	.word	0x08025674
 801308c:	0802563c 	.word	0x0802563c
 8013090:	20008a9c 	.word	0x20008a9c
 8013094:	08025698 	.word	0x08025698
 8013098:	08012dc9 	.word	0x08012dc9
 801309c:	080256bc 	.word	0x080256bc

080130a0 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 80130a0:	b480      	push	{r7}
 80130a2:	b083      	sub	sp, #12
 80130a4:	af00      	add	r7, sp, #0
 80130a6:	4603      	mov	r3, r0
 80130a8:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 80130aa:	88fb      	ldrh	r3, [r7, #6]
 80130ac:	021b      	lsls	r3, r3, #8
 80130ae:	b21a      	sxth	r2, r3
 80130b0:	88fb      	ldrh	r3, [r7, #6]
 80130b2:	0a1b      	lsrs	r3, r3, #8
 80130b4:	b29b      	uxth	r3, r3
 80130b6:	b21b      	sxth	r3, r3
 80130b8:	4313      	orrs	r3, r2
 80130ba:	b21b      	sxth	r3, r3
 80130bc:	b29b      	uxth	r3, r3
}
 80130be:	4618      	mov	r0, r3
 80130c0:	370c      	adds	r7, #12
 80130c2:	46bd      	mov	sp, r7
 80130c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130c8:	4770      	bx	lr

080130ca <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 80130ca:	b480      	push	{r7}
 80130cc:	b083      	sub	sp, #12
 80130ce:	af00      	add	r7, sp, #0
 80130d0:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 80130d2:	687b      	ldr	r3, [r7, #4]
 80130d4:	061a      	lsls	r2, r3, #24
 80130d6:	687b      	ldr	r3, [r7, #4]
 80130d8:	021b      	lsls	r3, r3, #8
 80130da:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80130de:	431a      	orrs	r2, r3
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	0a1b      	lsrs	r3, r3, #8
 80130e4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80130e8:	431a      	orrs	r2, r3
 80130ea:	687b      	ldr	r3, [r7, #4]
 80130ec:	0e1b      	lsrs	r3, r3, #24
 80130ee:	4313      	orrs	r3, r2
}
 80130f0:	4618      	mov	r0, r3
 80130f2:	370c      	adds	r7, #12
 80130f4:	46bd      	mov	sp, r7
 80130f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130fa:	4770      	bx	lr

080130fc <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 80130fc:	b580      	push	{r7, lr}
 80130fe:	b082      	sub	sp, #8
 8013100:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8013102:	2300      	movs	r3, #0
 8013104:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8013106:	f00b ffaf 	bl	801f068 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 801310a:	f000 f8d5 	bl	80132b8 <mem_init>
  memp_init();
 801310e:	f000 fc31 	bl	8013974 <memp_init>
  pbuf_init();
  netif_init();
 8013112:	f000 fcf7 	bl	8013b04 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8013116:	f007 f8fb 	bl	801a310 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 801311a:	f001 fe23 	bl	8014d64 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 801311e:	f007 f83d 	bl	801a19c <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8013122:	bf00      	nop
 8013124:	3708      	adds	r7, #8
 8013126:	46bd      	mov	sp, r7
 8013128:	bd80      	pop	{r7, pc}
	...

0801312c <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 801312c:	b480      	push	{r7}
 801312e:	b083      	sub	sp, #12
 8013130:	af00      	add	r7, sp, #0
 8013132:	4603      	mov	r3, r0
 8013134:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8013136:	4b05      	ldr	r3, [pc, #20]	; (801314c <ptr_to_mem+0x20>)
 8013138:	681a      	ldr	r2, [r3, #0]
 801313a:	88fb      	ldrh	r3, [r7, #6]
 801313c:	4413      	add	r3, r2
}
 801313e:	4618      	mov	r0, r3
 8013140:	370c      	adds	r7, #12
 8013142:	46bd      	mov	sp, r7
 8013144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013148:	4770      	bx	lr
 801314a:	bf00      	nop
 801314c:	2000910c 	.word	0x2000910c

08013150 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8013150:	b480      	push	{r7}
 8013152:	b083      	sub	sp, #12
 8013154:	af00      	add	r7, sp, #0
 8013156:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8013158:	4b05      	ldr	r3, [pc, #20]	; (8013170 <mem_to_ptr+0x20>)
 801315a:	681b      	ldr	r3, [r3, #0]
 801315c:	687a      	ldr	r2, [r7, #4]
 801315e:	1ad3      	subs	r3, r2, r3
 8013160:	b29b      	uxth	r3, r3
}
 8013162:	4618      	mov	r0, r3
 8013164:	370c      	adds	r7, #12
 8013166:	46bd      	mov	sp, r7
 8013168:	f85d 7b04 	ldr.w	r7, [sp], #4
 801316c:	4770      	bx	lr
 801316e:	bf00      	nop
 8013170:	2000910c 	.word	0x2000910c

08013174 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8013174:	b590      	push	{r4, r7, lr}
 8013176:	b085      	sub	sp, #20
 8013178:	af00      	add	r7, sp, #0
 801317a:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 801317c:	4b45      	ldr	r3, [pc, #276]	; (8013294 <plug_holes+0x120>)
 801317e:	681b      	ldr	r3, [r3, #0]
 8013180:	687a      	ldr	r2, [r7, #4]
 8013182:	429a      	cmp	r2, r3
 8013184:	d206      	bcs.n	8013194 <plug_holes+0x20>
 8013186:	4b44      	ldr	r3, [pc, #272]	; (8013298 <plug_holes+0x124>)
 8013188:	f240 12df 	movw	r2, #479	; 0x1df
 801318c:	4943      	ldr	r1, [pc, #268]	; (801329c <plug_holes+0x128>)
 801318e:	4844      	ldr	r0, [pc, #272]	; (80132a0 <plug_holes+0x12c>)
 8013190:	f00c f84a 	bl	801f228 <printf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8013194:	4b43      	ldr	r3, [pc, #268]	; (80132a4 <plug_holes+0x130>)
 8013196:	681b      	ldr	r3, [r3, #0]
 8013198:	687a      	ldr	r2, [r7, #4]
 801319a:	429a      	cmp	r2, r3
 801319c:	d306      	bcc.n	80131ac <plug_holes+0x38>
 801319e:	4b3e      	ldr	r3, [pc, #248]	; (8013298 <plug_holes+0x124>)
 80131a0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80131a4:	4940      	ldr	r1, [pc, #256]	; (80132a8 <plug_holes+0x134>)
 80131a6:	483e      	ldr	r0, [pc, #248]	; (80132a0 <plug_holes+0x12c>)
 80131a8:	f00c f83e 	bl	801f228 <printf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 80131ac:	687b      	ldr	r3, [r7, #4]
 80131ae:	791b      	ldrb	r3, [r3, #4]
 80131b0:	2b00      	cmp	r3, #0
 80131b2:	d006      	beq.n	80131c2 <plug_holes+0x4e>
 80131b4:	4b38      	ldr	r3, [pc, #224]	; (8013298 <plug_holes+0x124>)
 80131b6:	f240 12e1 	movw	r2, #481	; 0x1e1
 80131ba:	493c      	ldr	r1, [pc, #240]	; (80132ac <plug_holes+0x138>)
 80131bc:	4838      	ldr	r0, [pc, #224]	; (80132a0 <plug_holes+0x12c>)
 80131be:	f00c f833 	bl	801f228 <printf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	881b      	ldrh	r3, [r3, #0]
 80131c6:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80131ca:	d906      	bls.n	80131da <plug_holes+0x66>
 80131cc:	4b32      	ldr	r3, [pc, #200]	; (8013298 <plug_holes+0x124>)
 80131ce:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 80131d2:	4937      	ldr	r1, [pc, #220]	; (80132b0 <plug_holes+0x13c>)
 80131d4:	4832      	ldr	r0, [pc, #200]	; (80132a0 <plug_holes+0x12c>)
 80131d6:	f00c f827 	bl	801f228 <printf>

  nmem = ptr_to_mem(mem->next);
 80131da:	687b      	ldr	r3, [r7, #4]
 80131dc:	881b      	ldrh	r3, [r3, #0]
 80131de:	4618      	mov	r0, r3
 80131e0:	f7ff ffa4 	bl	801312c <ptr_to_mem>
 80131e4:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 80131e6:	687a      	ldr	r2, [r7, #4]
 80131e8:	68fb      	ldr	r3, [r7, #12]
 80131ea:	429a      	cmp	r2, r3
 80131ec:	d024      	beq.n	8013238 <plug_holes+0xc4>
 80131ee:	68fb      	ldr	r3, [r7, #12]
 80131f0:	791b      	ldrb	r3, [r3, #4]
 80131f2:	2b00      	cmp	r3, #0
 80131f4:	d120      	bne.n	8013238 <plug_holes+0xc4>
 80131f6:	4b2b      	ldr	r3, [pc, #172]	; (80132a4 <plug_holes+0x130>)
 80131f8:	681b      	ldr	r3, [r3, #0]
 80131fa:	68fa      	ldr	r2, [r7, #12]
 80131fc:	429a      	cmp	r2, r3
 80131fe:	d01b      	beq.n	8013238 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8013200:	4b2c      	ldr	r3, [pc, #176]	; (80132b4 <plug_holes+0x140>)
 8013202:	681b      	ldr	r3, [r3, #0]
 8013204:	68fa      	ldr	r2, [r7, #12]
 8013206:	429a      	cmp	r2, r3
 8013208:	d102      	bne.n	8013210 <plug_holes+0x9c>
      lfree = mem;
 801320a:	4a2a      	ldr	r2, [pc, #168]	; (80132b4 <plug_holes+0x140>)
 801320c:	687b      	ldr	r3, [r7, #4]
 801320e:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8013210:	68fb      	ldr	r3, [r7, #12]
 8013212:	881a      	ldrh	r2, [r3, #0]
 8013214:	687b      	ldr	r3, [r7, #4]
 8013216:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8013218:	68fb      	ldr	r3, [r7, #12]
 801321a:	881b      	ldrh	r3, [r3, #0]
 801321c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013220:	d00a      	beq.n	8013238 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8013222:	68fb      	ldr	r3, [r7, #12]
 8013224:	881b      	ldrh	r3, [r3, #0]
 8013226:	4618      	mov	r0, r3
 8013228:	f7ff ff80 	bl	801312c <ptr_to_mem>
 801322c:	4604      	mov	r4, r0
 801322e:	6878      	ldr	r0, [r7, #4]
 8013230:	f7ff ff8e 	bl	8013150 <mem_to_ptr>
 8013234:	4603      	mov	r3, r0
 8013236:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8013238:	687b      	ldr	r3, [r7, #4]
 801323a:	885b      	ldrh	r3, [r3, #2]
 801323c:	4618      	mov	r0, r3
 801323e:	f7ff ff75 	bl	801312c <ptr_to_mem>
 8013242:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8013244:	68ba      	ldr	r2, [r7, #8]
 8013246:	687b      	ldr	r3, [r7, #4]
 8013248:	429a      	cmp	r2, r3
 801324a:	d01f      	beq.n	801328c <plug_holes+0x118>
 801324c:	68bb      	ldr	r3, [r7, #8]
 801324e:	791b      	ldrb	r3, [r3, #4]
 8013250:	2b00      	cmp	r3, #0
 8013252:	d11b      	bne.n	801328c <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8013254:	4b17      	ldr	r3, [pc, #92]	; (80132b4 <plug_holes+0x140>)
 8013256:	681b      	ldr	r3, [r3, #0]
 8013258:	687a      	ldr	r2, [r7, #4]
 801325a:	429a      	cmp	r2, r3
 801325c:	d102      	bne.n	8013264 <plug_holes+0xf0>
      lfree = pmem;
 801325e:	4a15      	ldr	r2, [pc, #84]	; (80132b4 <plug_holes+0x140>)
 8013260:	68bb      	ldr	r3, [r7, #8]
 8013262:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8013264:	687b      	ldr	r3, [r7, #4]
 8013266:	881a      	ldrh	r2, [r3, #0]
 8013268:	68bb      	ldr	r3, [r7, #8]
 801326a:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 801326c:	687b      	ldr	r3, [r7, #4]
 801326e:	881b      	ldrh	r3, [r3, #0]
 8013270:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013274:	d00a      	beq.n	801328c <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	881b      	ldrh	r3, [r3, #0]
 801327a:	4618      	mov	r0, r3
 801327c:	f7ff ff56 	bl	801312c <ptr_to_mem>
 8013280:	4604      	mov	r4, r0
 8013282:	68b8      	ldr	r0, [r7, #8]
 8013284:	f7ff ff64 	bl	8013150 <mem_to_ptr>
 8013288:	4603      	mov	r3, r0
 801328a:	8063      	strh	r3, [r4, #2]
    }
  }
}
 801328c:	bf00      	nop
 801328e:	3714      	adds	r7, #20
 8013290:	46bd      	mov	sp, r7
 8013292:	bd90      	pop	{r4, r7, pc}
 8013294:	2000910c 	.word	0x2000910c
 8013298:	080256cc 	.word	0x080256cc
 801329c:	080256fc 	.word	0x080256fc
 80132a0:	08025714 	.word	0x08025714
 80132a4:	20009110 	.word	0x20009110
 80132a8:	0802573c 	.word	0x0802573c
 80132ac:	08025758 	.word	0x08025758
 80132b0:	08025774 	.word	0x08025774
 80132b4:	20009118 	.word	0x20009118

080132b8 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 80132b8:	b580      	push	{r7, lr}
 80132ba:	b082      	sub	sp, #8
 80132bc:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 80132be:	4b1f      	ldr	r3, [pc, #124]	; (801333c <mem_init+0x84>)
 80132c0:	3303      	adds	r3, #3
 80132c2:	f023 0303 	bic.w	r3, r3, #3
 80132c6:	461a      	mov	r2, r3
 80132c8:	4b1d      	ldr	r3, [pc, #116]	; (8013340 <mem_init+0x88>)
 80132ca:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 80132cc:	4b1c      	ldr	r3, [pc, #112]	; (8013340 <mem_init+0x88>)
 80132ce:	681b      	ldr	r3, [r3, #0]
 80132d0:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80132d8:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 80132da:	687b      	ldr	r3, [r7, #4]
 80132dc:	2200      	movs	r2, #0
 80132de:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 80132e0:	687b      	ldr	r3, [r7, #4]
 80132e2:	2200      	movs	r2, #0
 80132e4:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 80132e6:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 80132ea:	f7ff ff1f 	bl	801312c <ptr_to_mem>
 80132ee:	4603      	mov	r3, r0
 80132f0:	4a14      	ldr	r2, [pc, #80]	; (8013344 <mem_init+0x8c>)
 80132f2:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 80132f4:	4b13      	ldr	r3, [pc, #76]	; (8013344 <mem_init+0x8c>)
 80132f6:	681b      	ldr	r3, [r3, #0]
 80132f8:	2201      	movs	r2, #1
 80132fa:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 80132fc:	4b11      	ldr	r3, [pc, #68]	; (8013344 <mem_init+0x8c>)
 80132fe:	681b      	ldr	r3, [r3, #0]
 8013300:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8013304:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8013306:	4b0f      	ldr	r3, [pc, #60]	; (8013344 <mem_init+0x8c>)
 8013308:	681b      	ldr	r3, [r3, #0]
 801330a:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 801330e:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8013310:	4b0b      	ldr	r3, [pc, #44]	; (8013340 <mem_init+0x88>)
 8013312:	681b      	ldr	r3, [r3, #0]
 8013314:	4a0c      	ldr	r2, [pc, #48]	; (8013348 <mem_init+0x90>)
 8013316:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8013318:	480c      	ldr	r0, [pc, #48]	; (801334c <mem_init+0x94>)
 801331a:	f00b feb1 	bl	801f080 <sys_mutex_new>
 801331e:	4603      	mov	r3, r0
 8013320:	2b00      	cmp	r3, #0
 8013322:	d006      	beq.n	8013332 <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8013324:	4b0a      	ldr	r3, [pc, #40]	; (8013350 <mem_init+0x98>)
 8013326:	f240 221f 	movw	r2, #543	; 0x21f
 801332a:	490a      	ldr	r1, [pc, #40]	; (8013354 <mem_init+0x9c>)
 801332c:	480a      	ldr	r0, [pc, #40]	; (8013358 <mem_init+0xa0>)
 801332e:	f00b ff7b 	bl	801f228 <printf>
  }
}
 8013332:	bf00      	nop
 8013334:	3708      	adds	r7, #8
 8013336:	46bd      	mov	sp, r7
 8013338:	bd80      	pop	{r7, pc}
 801333a:	bf00      	nop
 801333c:	20008ab8 	.word	0x20008ab8
 8013340:	2000910c 	.word	0x2000910c
 8013344:	20009110 	.word	0x20009110
 8013348:	20009118 	.word	0x20009118
 801334c:	20009114 	.word	0x20009114
 8013350:	080256cc 	.word	0x080256cc
 8013354:	080257a0 	.word	0x080257a0
 8013358:	08025714 	.word	0x08025714

0801335c <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 801335c:	b580      	push	{r7, lr}
 801335e:	b086      	sub	sp, #24
 8013360:	af00      	add	r7, sp, #0
 8013362:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8013364:	6878      	ldr	r0, [r7, #4]
 8013366:	f7ff fef3 	bl	8013150 <mem_to_ptr>
 801336a:	4603      	mov	r3, r0
 801336c:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 801336e:	687b      	ldr	r3, [r7, #4]
 8013370:	881b      	ldrh	r3, [r3, #0]
 8013372:	4618      	mov	r0, r3
 8013374:	f7ff feda 	bl	801312c <ptr_to_mem>
 8013378:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 801337a:	687b      	ldr	r3, [r7, #4]
 801337c:	885b      	ldrh	r3, [r3, #2]
 801337e:	4618      	mov	r0, r3
 8013380:	f7ff fed4 	bl	801312c <ptr_to_mem>
 8013384:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8013386:	687b      	ldr	r3, [r7, #4]
 8013388:	881b      	ldrh	r3, [r3, #0]
 801338a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801338e:	d818      	bhi.n	80133c2 <mem_link_valid+0x66>
 8013390:	687b      	ldr	r3, [r7, #4]
 8013392:	885b      	ldrh	r3, [r3, #2]
 8013394:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013398:	d813      	bhi.n	80133c2 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801339e:	8afa      	ldrh	r2, [r7, #22]
 80133a0:	429a      	cmp	r2, r3
 80133a2:	d004      	beq.n	80133ae <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80133a4:	68fb      	ldr	r3, [r7, #12]
 80133a6:	881b      	ldrh	r3, [r3, #0]
 80133a8:	8afa      	ldrh	r2, [r7, #22]
 80133aa:	429a      	cmp	r2, r3
 80133ac:	d109      	bne.n	80133c2 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80133ae:	4b08      	ldr	r3, [pc, #32]	; (80133d0 <mem_link_valid+0x74>)
 80133b0:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80133b2:	693a      	ldr	r2, [r7, #16]
 80133b4:	429a      	cmp	r2, r3
 80133b6:	d006      	beq.n	80133c6 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80133b8:	693b      	ldr	r3, [r7, #16]
 80133ba:	885b      	ldrh	r3, [r3, #2]
 80133bc:	8afa      	ldrh	r2, [r7, #22]
 80133be:	429a      	cmp	r2, r3
 80133c0:	d001      	beq.n	80133c6 <mem_link_valid+0x6a>
    return 0;
 80133c2:	2300      	movs	r3, #0
 80133c4:	e000      	b.n	80133c8 <mem_link_valid+0x6c>
  }
  return 1;
 80133c6:	2301      	movs	r3, #1
}
 80133c8:	4618      	mov	r0, r3
 80133ca:	3718      	adds	r7, #24
 80133cc:	46bd      	mov	sp, r7
 80133ce:	bd80      	pop	{r7, pc}
 80133d0:	20009110 	.word	0x20009110

080133d4 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 80133d4:	b580      	push	{r7, lr}
 80133d6:	b088      	sub	sp, #32
 80133d8:	af00      	add	r7, sp, #0
 80133da:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 80133dc:	687b      	ldr	r3, [r7, #4]
 80133de:	2b00      	cmp	r3, #0
 80133e0:	d070      	beq.n	80134c4 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 80133e2:	687b      	ldr	r3, [r7, #4]
 80133e4:	f003 0303 	and.w	r3, r3, #3
 80133e8:	2b00      	cmp	r3, #0
 80133ea:	d00d      	beq.n	8013408 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 80133ec:	4b37      	ldr	r3, [pc, #220]	; (80134cc <mem_free+0xf8>)
 80133ee:	f240 2273 	movw	r2, #627	; 0x273
 80133f2:	4937      	ldr	r1, [pc, #220]	; (80134d0 <mem_free+0xfc>)
 80133f4:	4837      	ldr	r0, [pc, #220]	; (80134d4 <mem_free+0x100>)
 80133f6:	f00b ff17 	bl	801f228 <printf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80133fa:	f00b fe93 	bl	801f124 <sys_arch_protect>
 80133fe:	60f8      	str	r0, [r7, #12]
 8013400:	68f8      	ldr	r0, [r7, #12]
 8013402:	f00b fe9d 	bl	801f140 <sys_arch_unprotect>
    return;
 8013406:	e05e      	b.n	80134c6 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8013408:	687b      	ldr	r3, [r7, #4]
 801340a:	3b08      	subs	r3, #8
 801340c:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 801340e:	4b32      	ldr	r3, [pc, #200]	; (80134d8 <mem_free+0x104>)
 8013410:	681b      	ldr	r3, [r3, #0]
 8013412:	69fa      	ldr	r2, [r7, #28]
 8013414:	429a      	cmp	r2, r3
 8013416:	d306      	bcc.n	8013426 <mem_free+0x52>
 8013418:	687b      	ldr	r3, [r7, #4]
 801341a:	f103 020c 	add.w	r2, r3, #12
 801341e:	4b2f      	ldr	r3, [pc, #188]	; (80134dc <mem_free+0x108>)
 8013420:	681b      	ldr	r3, [r3, #0]
 8013422:	429a      	cmp	r2, r3
 8013424:	d90d      	bls.n	8013442 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8013426:	4b29      	ldr	r3, [pc, #164]	; (80134cc <mem_free+0xf8>)
 8013428:	f240 227f 	movw	r2, #639	; 0x27f
 801342c:	492c      	ldr	r1, [pc, #176]	; (80134e0 <mem_free+0x10c>)
 801342e:	4829      	ldr	r0, [pc, #164]	; (80134d4 <mem_free+0x100>)
 8013430:	f00b fefa 	bl	801f228 <printf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013434:	f00b fe76 	bl	801f124 <sys_arch_protect>
 8013438:	6138      	str	r0, [r7, #16]
 801343a:	6938      	ldr	r0, [r7, #16]
 801343c:	f00b fe80 	bl	801f140 <sys_arch_unprotect>
    return;
 8013440:	e041      	b.n	80134c6 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8013442:	4828      	ldr	r0, [pc, #160]	; (80134e4 <mem_free+0x110>)
 8013444:	f00b fe32 	bl	801f0ac <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8013448:	69fb      	ldr	r3, [r7, #28]
 801344a:	791b      	ldrb	r3, [r3, #4]
 801344c:	2b00      	cmp	r3, #0
 801344e:	d110      	bne.n	8013472 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8013450:	4b1e      	ldr	r3, [pc, #120]	; (80134cc <mem_free+0xf8>)
 8013452:	f44f 7223 	mov.w	r2, #652	; 0x28c
 8013456:	4924      	ldr	r1, [pc, #144]	; (80134e8 <mem_free+0x114>)
 8013458:	481e      	ldr	r0, [pc, #120]	; (80134d4 <mem_free+0x100>)
 801345a:	f00b fee5 	bl	801f228 <printf>
    LWIP_MEM_FREE_UNPROTECT();
 801345e:	4821      	ldr	r0, [pc, #132]	; (80134e4 <mem_free+0x110>)
 8013460:	f00b fe33 	bl	801f0ca <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013464:	f00b fe5e 	bl	801f124 <sys_arch_protect>
 8013468:	6178      	str	r0, [r7, #20]
 801346a:	6978      	ldr	r0, [r7, #20]
 801346c:	f00b fe68 	bl	801f140 <sys_arch_unprotect>
    return;
 8013470:	e029      	b.n	80134c6 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8013472:	69f8      	ldr	r0, [r7, #28]
 8013474:	f7ff ff72 	bl	801335c <mem_link_valid>
 8013478:	4603      	mov	r3, r0
 801347a:	2b00      	cmp	r3, #0
 801347c:	d110      	bne.n	80134a0 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 801347e:	4b13      	ldr	r3, [pc, #76]	; (80134cc <mem_free+0xf8>)
 8013480:	f240 2295 	movw	r2, #661	; 0x295
 8013484:	4919      	ldr	r1, [pc, #100]	; (80134ec <mem_free+0x118>)
 8013486:	4813      	ldr	r0, [pc, #76]	; (80134d4 <mem_free+0x100>)
 8013488:	f00b fece 	bl	801f228 <printf>
    LWIP_MEM_FREE_UNPROTECT();
 801348c:	4815      	ldr	r0, [pc, #84]	; (80134e4 <mem_free+0x110>)
 801348e:	f00b fe1c 	bl	801f0ca <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013492:	f00b fe47 	bl	801f124 <sys_arch_protect>
 8013496:	61b8      	str	r0, [r7, #24]
 8013498:	69b8      	ldr	r0, [r7, #24]
 801349a:	f00b fe51 	bl	801f140 <sys_arch_unprotect>
    return;
 801349e:	e012      	b.n	80134c6 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 80134a0:	69fb      	ldr	r3, [r7, #28]
 80134a2:	2200      	movs	r2, #0
 80134a4:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 80134a6:	4b12      	ldr	r3, [pc, #72]	; (80134f0 <mem_free+0x11c>)
 80134a8:	681b      	ldr	r3, [r3, #0]
 80134aa:	69fa      	ldr	r2, [r7, #28]
 80134ac:	429a      	cmp	r2, r3
 80134ae:	d202      	bcs.n	80134b6 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 80134b0:	4a0f      	ldr	r2, [pc, #60]	; (80134f0 <mem_free+0x11c>)
 80134b2:	69fb      	ldr	r3, [r7, #28]
 80134b4:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 80134b6:	69f8      	ldr	r0, [r7, #28]
 80134b8:	f7ff fe5c 	bl	8013174 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 80134bc:	4809      	ldr	r0, [pc, #36]	; (80134e4 <mem_free+0x110>)
 80134be:	f00b fe04 	bl	801f0ca <sys_mutex_unlock>
 80134c2:	e000      	b.n	80134c6 <mem_free+0xf2>
    return;
 80134c4:	bf00      	nop
}
 80134c6:	3720      	adds	r7, #32
 80134c8:	46bd      	mov	sp, r7
 80134ca:	bd80      	pop	{r7, pc}
 80134cc:	080256cc 	.word	0x080256cc
 80134d0:	080257bc 	.word	0x080257bc
 80134d4:	08025714 	.word	0x08025714
 80134d8:	2000910c 	.word	0x2000910c
 80134dc:	20009110 	.word	0x20009110
 80134e0:	080257e0 	.word	0x080257e0
 80134e4:	20009114 	.word	0x20009114
 80134e8:	080257fc 	.word	0x080257fc
 80134ec:	08025824 	.word	0x08025824
 80134f0:	20009118 	.word	0x20009118

080134f4 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 80134f4:	b580      	push	{r7, lr}
 80134f6:	b088      	sub	sp, #32
 80134f8:	af00      	add	r7, sp, #0
 80134fa:	6078      	str	r0, [r7, #4]
 80134fc:	460b      	mov	r3, r1
 80134fe:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8013500:	887b      	ldrh	r3, [r7, #2]
 8013502:	3303      	adds	r3, #3
 8013504:	b29b      	uxth	r3, r3
 8013506:	f023 0303 	bic.w	r3, r3, #3
 801350a:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 801350c:	8bfb      	ldrh	r3, [r7, #30]
 801350e:	2b0b      	cmp	r3, #11
 8013510:	d801      	bhi.n	8013516 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8013512:	230c      	movs	r3, #12
 8013514:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8013516:	8bfb      	ldrh	r3, [r7, #30]
 8013518:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801351c:	d803      	bhi.n	8013526 <mem_trim+0x32>
 801351e:	8bfa      	ldrh	r2, [r7, #30]
 8013520:	887b      	ldrh	r3, [r7, #2]
 8013522:	429a      	cmp	r2, r3
 8013524:	d201      	bcs.n	801352a <mem_trim+0x36>
    return NULL;
 8013526:	2300      	movs	r3, #0
 8013528:	e0d8      	b.n	80136dc <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 801352a:	4b6e      	ldr	r3, [pc, #440]	; (80136e4 <mem_trim+0x1f0>)
 801352c:	681b      	ldr	r3, [r3, #0]
 801352e:	687a      	ldr	r2, [r7, #4]
 8013530:	429a      	cmp	r2, r3
 8013532:	d304      	bcc.n	801353e <mem_trim+0x4a>
 8013534:	4b6c      	ldr	r3, [pc, #432]	; (80136e8 <mem_trim+0x1f4>)
 8013536:	681b      	ldr	r3, [r3, #0]
 8013538:	687a      	ldr	r2, [r7, #4]
 801353a:	429a      	cmp	r2, r3
 801353c:	d306      	bcc.n	801354c <mem_trim+0x58>
 801353e:	4b6b      	ldr	r3, [pc, #428]	; (80136ec <mem_trim+0x1f8>)
 8013540:	f240 22d1 	movw	r2, #721	; 0x2d1
 8013544:	496a      	ldr	r1, [pc, #424]	; (80136f0 <mem_trim+0x1fc>)
 8013546:	486b      	ldr	r0, [pc, #428]	; (80136f4 <mem_trim+0x200>)
 8013548:	f00b fe6e 	bl	801f228 <printf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 801354c:	4b65      	ldr	r3, [pc, #404]	; (80136e4 <mem_trim+0x1f0>)
 801354e:	681b      	ldr	r3, [r3, #0]
 8013550:	687a      	ldr	r2, [r7, #4]
 8013552:	429a      	cmp	r2, r3
 8013554:	d304      	bcc.n	8013560 <mem_trim+0x6c>
 8013556:	4b64      	ldr	r3, [pc, #400]	; (80136e8 <mem_trim+0x1f4>)
 8013558:	681b      	ldr	r3, [r3, #0]
 801355a:	687a      	ldr	r2, [r7, #4]
 801355c:	429a      	cmp	r2, r3
 801355e:	d307      	bcc.n	8013570 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013560:	f00b fde0 	bl	801f124 <sys_arch_protect>
 8013564:	60b8      	str	r0, [r7, #8]
 8013566:	68b8      	ldr	r0, [r7, #8]
 8013568:	f00b fdea 	bl	801f140 <sys_arch_unprotect>
    return rmem;
 801356c:	687b      	ldr	r3, [r7, #4]
 801356e:	e0b5      	b.n	80136dc <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	3b08      	subs	r3, #8
 8013574:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8013576:	69b8      	ldr	r0, [r7, #24]
 8013578:	f7ff fdea 	bl	8013150 <mem_to_ptr>
 801357c:	4603      	mov	r3, r0
 801357e:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8013580:	69bb      	ldr	r3, [r7, #24]
 8013582:	881a      	ldrh	r2, [r3, #0]
 8013584:	8afb      	ldrh	r3, [r7, #22]
 8013586:	1ad3      	subs	r3, r2, r3
 8013588:	b29b      	uxth	r3, r3
 801358a:	3b08      	subs	r3, #8
 801358c:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 801358e:	8bfa      	ldrh	r2, [r7, #30]
 8013590:	8abb      	ldrh	r3, [r7, #20]
 8013592:	429a      	cmp	r2, r3
 8013594:	d906      	bls.n	80135a4 <mem_trim+0xb0>
 8013596:	4b55      	ldr	r3, [pc, #340]	; (80136ec <mem_trim+0x1f8>)
 8013598:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 801359c:	4956      	ldr	r1, [pc, #344]	; (80136f8 <mem_trim+0x204>)
 801359e:	4855      	ldr	r0, [pc, #340]	; (80136f4 <mem_trim+0x200>)
 80135a0:	f00b fe42 	bl	801f228 <printf>
  if (newsize > size) {
 80135a4:	8bfa      	ldrh	r2, [r7, #30]
 80135a6:	8abb      	ldrh	r3, [r7, #20]
 80135a8:	429a      	cmp	r2, r3
 80135aa:	d901      	bls.n	80135b0 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 80135ac:	2300      	movs	r3, #0
 80135ae:	e095      	b.n	80136dc <mem_trim+0x1e8>
  }
  if (newsize == size) {
 80135b0:	8bfa      	ldrh	r2, [r7, #30]
 80135b2:	8abb      	ldrh	r3, [r7, #20]
 80135b4:	429a      	cmp	r2, r3
 80135b6:	d101      	bne.n	80135bc <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 80135b8:	687b      	ldr	r3, [r7, #4]
 80135ba:	e08f      	b.n	80136dc <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 80135bc:	484f      	ldr	r0, [pc, #316]	; (80136fc <mem_trim+0x208>)
 80135be:	f00b fd75 	bl	801f0ac <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 80135c2:	69bb      	ldr	r3, [r7, #24]
 80135c4:	881b      	ldrh	r3, [r3, #0]
 80135c6:	4618      	mov	r0, r3
 80135c8:	f7ff fdb0 	bl	801312c <ptr_to_mem>
 80135cc:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 80135ce:	693b      	ldr	r3, [r7, #16]
 80135d0:	791b      	ldrb	r3, [r3, #4]
 80135d2:	2b00      	cmp	r3, #0
 80135d4:	d13f      	bne.n	8013656 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80135d6:	69bb      	ldr	r3, [r7, #24]
 80135d8:	881b      	ldrh	r3, [r3, #0]
 80135da:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80135de:	d106      	bne.n	80135ee <mem_trim+0xfa>
 80135e0:	4b42      	ldr	r3, [pc, #264]	; (80136ec <mem_trim+0x1f8>)
 80135e2:	f240 22f5 	movw	r2, #757	; 0x2f5
 80135e6:	4946      	ldr	r1, [pc, #280]	; (8013700 <mem_trim+0x20c>)
 80135e8:	4842      	ldr	r0, [pc, #264]	; (80136f4 <mem_trim+0x200>)
 80135ea:	f00b fe1d 	bl	801f228 <printf>
    /* remember the old next pointer */
    next = mem2->next;
 80135ee:	693b      	ldr	r3, [r7, #16]
 80135f0:	881b      	ldrh	r3, [r3, #0]
 80135f2:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80135f4:	8afa      	ldrh	r2, [r7, #22]
 80135f6:	8bfb      	ldrh	r3, [r7, #30]
 80135f8:	4413      	add	r3, r2
 80135fa:	b29b      	uxth	r3, r3
 80135fc:	3308      	adds	r3, #8
 80135fe:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8013600:	4b40      	ldr	r3, [pc, #256]	; (8013704 <mem_trim+0x210>)
 8013602:	681b      	ldr	r3, [r3, #0]
 8013604:	693a      	ldr	r2, [r7, #16]
 8013606:	429a      	cmp	r2, r3
 8013608:	d106      	bne.n	8013618 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 801360a:	89fb      	ldrh	r3, [r7, #14]
 801360c:	4618      	mov	r0, r3
 801360e:	f7ff fd8d 	bl	801312c <ptr_to_mem>
 8013612:	4603      	mov	r3, r0
 8013614:	4a3b      	ldr	r2, [pc, #236]	; (8013704 <mem_trim+0x210>)
 8013616:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8013618:	89fb      	ldrh	r3, [r7, #14]
 801361a:	4618      	mov	r0, r3
 801361c:	f7ff fd86 	bl	801312c <ptr_to_mem>
 8013620:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8013622:	693b      	ldr	r3, [r7, #16]
 8013624:	2200      	movs	r2, #0
 8013626:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8013628:	693b      	ldr	r3, [r7, #16]
 801362a:	89ba      	ldrh	r2, [r7, #12]
 801362c:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 801362e:	693b      	ldr	r3, [r7, #16]
 8013630:	8afa      	ldrh	r2, [r7, #22]
 8013632:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8013634:	69bb      	ldr	r3, [r7, #24]
 8013636:	89fa      	ldrh	r2, [r7, #14]
 8013638:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801363a:	693b      	ldr	r3, [r7, #16]
 801363c:	881b      	ldrh	r3, [r3, #0]
 801363e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013642:	d047      	beq.n	80136d4 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8013644:	693b      	ldr	r3, [r7, #16]
 8013646:	881b      	ldrh	r3, [r3, #0]
 8013648:	4618      	mov	r0, r3
 801364a:	f7ff fd6f 	bl	801312c <ptr_to_mem>
 801364e:	4602      	mov	r2, r0
 8013650:	89fb      	ldrh	r3, [r7, #14]
 8013652:	8053      	strh	r3, [r2, #2]
 8013654:	e03e      	b.n	80136d4 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8013656:	8bfb      	ldrh	r3, [r7, #30]
 8013658:	f103 0214 	add.w	r2, r3, #20
 801365c:	8abb      	ldrh	r3, [r7, #20]
 801365e:	429a      	cmp	r2, r3
 8013660:	d838      	bhi.n	80136d4 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8013662:	8afa      	ldrh	r2, [r7, #22]
 8013664:	8bfb      	ldrh	r3, [r7, #30]
 8013666:	4413      	add	r3, r2
 8013668:	b29b      	uxth	r3, r3
 801366a:	3308      	adds	r3, #8
 801366c:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801366e:	69bb      	ldr	r3, [r7, #24]
 8013670:	881b      	ldrh	r3, [r3, #0]
 8013672:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013676:	d106      	bne.n	8013686 <mem_trim+0x192>
 8013678:	4b1c      	ldr	r3, [pc, #112]	; (80136ec <mem_trim+0x1f8>)
 801367a:	f240 3216 	movw	r2, #790	; 0x316
 801367e:	4920      	ldr	r1, [pc, #128]	; (8013700 <mem_trim+0x20c>)
 8013680:	481c      	ldr	r0, [pc, #112]	; (80136f4 <mem_trim+0x200>)
 8013682:	f00b fdd1 	bl	801f228 <printf>
    mem2 = ptr_to_mem(ptr2);
 8013686:	89fb      	ldrh	r3, [r7, #14]
 8013688:	4618      	mov	r0, r3
 801368a:	f7ff fd4f 	bl	801312c <ptr_to_mem>
 801368e:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8013690:	4b1c      	ldr	r3, [pc, #112]	; (8013704 <mem_trim+0x210>)
 8013692:	681b      	ldr	r3, [r3, #0]
 8013694:	693a      	ldr	r2, [r7, #16]
 8013696:	429a      	cmp	r2, r3
 8013698:	d202      	bcs.n	80136a0 <mem_trim+0x1ac>
      lfree = mem2;
 801369a:	4a1a      	ldr	r2, [pc, #104]	; (8013704 <mem_trim+0x210>)
 801369c:	693b      	ldr	r3, [r7, #16]
 801369e:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 80136a0:	693b      	ldr	r3, [r7, #16]
 80136a2:	2200      	movs	r2, #0
 80136a4:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 80136a6:	69bb      	ldr	r3, [r7, #24]
 80136a8:	881a      	ldrh	r2, [r3, #0]
 80136aa:	693b      	ldr	r3, [r7, #16]
 80136ac:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 80136ae:	693b      	ldr	r3, [r7, #16]
 80136b0:	8afa      	ldrh	r2, [r7, #22]
 80136b2:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 80136b4:	69bb      	ldr	r3, [r7, #24]
 80136b6:	89fa      	ldrh	r2, [r7, #14]
 80136b8:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80136ba:	693b      	ldr	r3, [r7, #16]
 80136bc:	881b      	ldrh	r3, [r3, #0]
 80136be:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80136c2:	d007      	beq.n	80136d4 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80136c4:	693b      	ldr	r3, [r7, #16]
 80136c6:	881b      	ldrh	r3, [r3, #0]
 80136c8:	4618      	mov	r0, r3
 80136ca:	f7ff fd2f 	bl	801312c <ptr_to_mem>
 80136ce:	4602      	mov	r2, r0
 80136d0:	89fb      	ldrh	r3, [r7, #14]
 80136d2:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 80136d4:	4809      	ldr	r0, [pc, #36]	; (80136fc <mem_trim+0x208>)
 80136d6:	f00b fcf8 	bl	801f0ca <sys_mutex_unlock>
  return rmem;
 80136da:	687b      	ldr	r3, [r7, #4]
}
 80136dc:	4618      	mov	r0, r3
 80136de:	3720      	adds	r7, #32
 80136e0:	46bd      	mov	sp, r7
 80136e2:	bd80      	pop	{r7, pc}
 80136e4:	2000910c 	.word	0x2000910c
 80136e8:	20009110 	.word	0x20009110
 80136ec:	080256cc 	.word	0x080256cc
 80136f0:	08025858 	.word	0x08025858
 80136f4:	08025714 	.word	0x08025714
 80136f8:	08025870 	.word	0x08025870
 80136fc:	20009114 	.word	0x20009114
 8013700:	08025890 	.word	0x08025890
 8013704:	20009118 	.word	0x20009118

08013708 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8013708:	b580      	push	{r7, lr}
 801370a:	b088      	sub	sp, #32
 801370c:	af00      	add	r7, sp, #0
 801370e:	4603      	mov	r3, r0
 8013710:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8013712:	88fb      	ldrh	r3, [r7, #6]
 8013714:	2b00      	cmp	r3, #0
 8013716:	d101      	bne.n	801371c <mem_malloc+0x14>
    return NULL;
 8013718:	2300      	movs	r3, #0
 801371a:	e0e2      	b.n	80138e2 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 801371c:	88fb      	ldrh	r3, [r7, #6]
 801371e:	3303      	adds	r3, #3
 8013720:	b29b      	uxth	r3, r3
 8013722:	f023 0303 	bic.w	r3, r3, #3
 8013726:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8013728:	8bbb      	ldrh	r3, [r7, #28]
 801372a:	2b0b      	cmp	r3, #11
 801372c:	d801      	bhi.n	8013732 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 801372e:	230c      	movs	r3, #12
 8013730:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8013732:	8bbb      	ldrh	r3, [r7, #28]
 8013734:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013738:	d803      	bhi.n	8013742 <mem_malloc+0x3a>
 801373a:	8bba      	ldrh	r2, [r7, #28]
 801373c:	88fb      	ldrh	r3, [r7, #6]
 801373e:	429a      	cmp	r2, r3
 8013740:	d201      	bcs.n	8013746 <mem_malloc+0x3e>
    return NULL;
 8013742:	2300      	movs	r3, #0
 8013744:	e0cd      	b.n	80138e2 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8013746:	4869      	ldr	r0, [pc, #420]	; (80138ec <mem_malloc+0x1e4>)
 8013748:	f00b fcb0 	bl	801f0ac <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801374c:	4b68      	ldr	r3, [pc, #416]	; (80138f0 <mem_malloc+0x1e8>)
 801374e:	681b      	ldr	r3, [r3, #0]
 8013750:	4618      	mov	r0, r3
 8013752:	f7ff fcfd 	bl	8013150 <mem_to_ptr>
 8013756:	4603      	mov	r3, r0
 8013758:	83fb      	strh	r3, [r7, #30]
 801375a:	e0b7      	b.n	80138cc <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 801375c:	8bfb      	ldrh	r3, [r7, #30]
 801375e:	4618      	mov	r0, r3
 8013760:	f7ff fce4 	bl	801312c <ptr_to_mem>
 8013764:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8013766:	697b      	ldr	r3, [r7, #20]
 8013768:	791b      	ldrb	r3, [r3, #4]
 801376a:	2b00      	cmp	r3, #0
 801376c:	f040 80a7 	bne.w	80138be <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8013770:	697b      	ldr	r3, [r7, #20]
 8013772:	881b      	ldrh	r3, [r3, #0]
 8013774:	461a      	mov	r2, r3
 8013776:	8bfb      	ldrh	r3, [r7, #30]
 8013778:	1ad3      	subs	r3, r2, r3
 801377a:	f1a3 0208 	sub.w	r2, r3, #8
 801377e:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8013780:	429a      	cmp	r2, r3
 8013782:	f0c0 809c 	bcc.w	80138be <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8013786:	697b      	ldr	r3, [r7, #20]
 8013788:	881b      	ldrh	r3, [r3, #0]
 801378a:	461a      	mov	r2, r3
 801378c:	8bfb      	ldrh	r3, [r7, #30]
 801378e:	1ad3      	subs	r3, r2, r3
 8013790:	f1a3 0208 	sub.w	r2, r3, #8
 8013794:	8bbb      	ldrh	r3, [r7, #28]
 8013796:	3314      	adds	r3, #20
 8013798:	429a      	cmp	r2, r3
 801379a:	d333      	bcc.n	8013804 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 801379c:	8bfa      	ldrh	r2, [r7, #30]
 801379e:	8bbb      	ldrh	r3, [r7, #28]
 80137a0:	4413      	add	r3, r2
 80137a2:	b29b      	uxth	r3, r3
 80137a4:	3308      	adds	r3, #8
 80137a6:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 80137a8:	8a7b      	ldrh	r3, [r7, #18]
 80137aa:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80137ae:	d106      	bne.n	80137be <mem_malloc+0xb6>
 80137b0:	4b50      	ldr	r3, [pc, #320]	; (80138f4 <mem_malloc+0x1ec>)
 80137b2:	f240 3287 	movw	r2, #903	; 0x387
 80137b6:	4950      	ldr	r1, [pc, #320]	; (80138f8 <mem_malloc+0x1f0>)
 80137b8:	4850      	ldr	r0, [pc, #320]	; (80138fc <mem_malloc+0x1f4>)
 80137ba:	f00b fd35 	bl	801f228 <printf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 80137be:	8a7b      	ldrh	r3, [r7, #18]
 80137c0:	4618      	mov	r0, r3
 80137c2:	f7ff fcb3 	bl	801312c <ptr_to_mem>
 80137c6:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 80137c8:	68fb      	ldr	r3, [r7, #12]
 80137ca:	2200      	movs	r2, #0
 80137cc:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 80137ce:	697b      	ldr	r3, [r7, #20]
 80137d0:	881a      	ldrh	r2, [r3, #0]
 80137d2:	68fb      	ldr	r3, [r7, #12]
 80137d4:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 80137d6:	68fb      	ldr	r3, [r7, #12]
 80137d8:	8bfa      	ldrh	r2, [r7, #30]
 80137da:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 80137dc:	697b      	ldr	r3, [r7, #20]
 80137de:	8a7a      	ldrh	r2, [r7, #18]
 80137e0:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 80137e2:	697b      	ldr	r3, [r7, #20]
 80137e4:	2201      	movs	r2, #1
 80137e6:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 80137e8:	68fb      	ldr	r3, [r7, #12]
 80137ea:	881b      	ldrh	r3, [r3, #0]
 80137ec:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80137f0:	d00b      	beq.n	801380a <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 80137f2:	68fb      	ldr	r3, [r7, #12]
 80137f4:	881b      	ldrh	r3, [r3, #0]
 80137f6:	4618      	mov	r0, r3
 80137f8:	f7ff fc98 	bl	801312c <ptr_to_mem>
 80137fc:	4602      	mov	r2, r0
 80137fe:	8a7b      	ldrh	r3, [r7, #18]
 8013800:	8053      	strh	r3, [r2, #2]
 8013802:	e002      	b.n	801380a <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8013804:	697b      	ldr	r3, [r7, #20]
 8013806:	2201      	movs	r2, #1
 8013808:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 801380a:	4b39      	ldr	r3, [pc, #228]	; (80138f0 <mem_malloc+0x1e8>)
 801380c:	681b      	ldr	r3, [r3, #0]
 801380e:	697a      	ldr	r2, [r7, #20]
 8013810:	429a      	cmp	r2, r3
 8013812:	d127      	bne.n	8013864 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8013814:	4b36      	ldr	r3, [pc, #216]	; (80138f0 <mem_malloc+0x1e8>)
 8013816:	681b      	ldr	r3, [r3, #0]
 8013818:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 801381a:	e005      	b.n	8013828 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 801381c:	69bb      	ldr	r3, [r7, #24]
 801381e:	881b      	ldrh	r3, [r3, #0]
 8013820:	4618      	mov	r0, r3
 8013822:	f7ff fc83 	bl	801312c <ptr_to_mem>
 8013826:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8013828:	69bb      	ldr	r3, [r7, #24]
 801382a:	791b      	ldrb	r3, [r3, #4]
 801382c:	2b00      	cmp	r3, #0
 801382e:	d004      	beq.n	801383a <mem_malloc+0x132>
 8013830:	4b33      	ldr	r3, [pc, #204]	; (8013900 <mem_malloc+0x1f8>)
 8013832:	681b      	ldr	r3, [r3, #0]
 8013834:	69ba      	ldr	r2, [r7, #24]
 8013836:	429a      	cmp	r2, r3
 8013838:	d1f0      	bne.n	801381c <mem_malloc+0x114>
          }
          lfree = cur;
 801383a:	4a2d      	ldr	r2, [pc, #180]	; (80138f0 <mem_malloc+0x1e8>)
 801383c:	69bb      	ldr	r3, [r7, #24]
 801383e:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8013840:	4b2b      	ldr	r3, [pc, #172]	; (80138f0 <mem_malloc+0x1e8>)
 8013842:	681a      	ldr	r2, [r3, #0]
 8013844:	4b2e      	ldr	r3, [pc, #184]	; (8013900 <mem_malloc+0x1f8>)
 8013846:	681b      	ldr	r3, [r3, #0]
 8013848:	429a      	cmp	r2, r3
 801384a:	d00b      	beq.n	8013864 <mem_malloc+0x15c>
 801384c:	4b28      	ldr	r3, [pc, #160]	; (80138f0 <mem_malloc+0x1e8>)
 801384e:	681b      	ldr	r3, [r3, #0]
 8013850:	791b      	ldrb	r3, [r3, #4]
 8013852:	2b00      	cmp	r3, #0
 8013854:	d006      	beq.n	8013864 <mem_malloc+0x15c>
 8013856:	4b27      	ldr	r3, [pc, #156]	; (80138f4 <mem_malloc+0x1ec>)
 8013858:	f240 32b5 	movw	r2, #949	; 0x3b5
 801385c:	4929      	ldr	r1, [pc, #164]	; (8013904 <mem_malloc+0x1fc>)
 801385e:	4827      	ldr	r0, [pc, #156]	; (80138fc <mem_malloc+0x1f4>)
 8013860:	f00b fce2 	bl	801f228 <printf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8013864:	4821      	ldr	r0, [pc, #132]	; (80138ec <mem_malloc+0x1e4>)
 8013866:	f00b fc30 	bl	801f0ca <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 801386a:	8bba      	ldrh	r2, [r7, #28]
 801386c:	697b      	ldr	r3, [r7, #20]
 801386e:	4413      	add	r3, r2
 8013870:	3308      	adds	r3, #8
 8013872:	4a23      	ldr	r2, [pc, #140]	; (8013900 <mem_malloc+0x1f8>)
 8013874:	6812      	ldr	r2, [r2, #0]
 8013876:	4293      	cmp	r3, r2
 8013878:	d906      	bls.n	8013888 <mem_malloc+0x180>
 801387a:	4b1e      	ldr	r3, [pc, #120]	; (80138f4 <mem_malloc+0x1ec>)
 801387c:	f240 32b9 	movw	r2, #953	; 0x3b9
 8013880:	4921      	ldr	r1, [pc, #132]	; (8013908 <mem_malloc+0x200>)
 8013882:	481e      	ldr	r0, [pc, #120]	; (80138fc <mem_malloc+0x1f4>)
 8013884:	f00b fcd0 	bl	801f228 <printf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8013888:	697b      	ldr	r3, [r7, #20]
 801388a:	f003 0303 	and.w	r3, r3, #3
 801388e:	2b00      	cmp	r3, #0
 8013890:	d006      	beq.n	80138a0 <mem_malloc+0x198>
 8013892:	4b18      	ldr	r3, [pc, #96]	; (80138f4 <mem_malloc+0x1ec>)
 8013894:	f240 32bb 	movw	r2, #955	; 0x3bb
 8013898:	491c      	ldr	r1, [pc, #112]	; (801390c <mem_malloc+0x204>)
 801389a:	4818      	ldr	r0, [pc, #96]	; (80138fc <mem_malloc+0x1f4>)
 801389c:	f00b fcc4 	bl	801f228 <printf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80138a0:	697b      	ldr	r3, [r7, #20]
 80138a2:	f003 0303 	and.w	r3, r3, #3
 80138a6:	2b00      	cmp	r3, #0
 80138a8:	d006      	beq.n	80138b8 <mem_malloc+0x1b0>
 80138aa:	4b12      	ldr	r3, [pc, #72]	; (80138f4 <mem_malloc+0x1ec>)
 80138ac:	f240 32bd 	movw	r2, #957	; 0x3bd
 80138b0:	4917      	ldr	r1, [pc, #92]	; (8013910 <mem_malloc+0x208>)
 80138b2:	4812      	ldr	r0, [pc, #72]	; (80138fc <mem_malloc+0x1f4>)
 80138b4:	f00b fcb8 	bl	801f228 <printf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 80138b8:	697b      	ldr	r3, [r7, #20]
 80138ba:	3308      	adds	r3, #8
 80138bc:	e011      	b.n	80138e2 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 80138be:	8bfb      	ldrh	r3, [r7, #30]
 80138c0:	4618      	mov	r0, r3
 80138c2:	f7ff fc33 	bl	801312c <ptr_to_mem>
 80138c6:	4603      	mov	r3, r0
 80138c8:	881b      	ldrh	r3, [r3, #0]
 80138ca:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80138cc:	8bfa      	ldrh	r2, [r7, #30]
 80138ce:	8bbb      	ldrh	r3, [r7, #28]
 80138d0:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 80138d4:	429a      	cmp	r2, r3
 80138d6:	f4ff af41 	bcc.w	801375c <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 80138da:	4804      	ldr	r0, [pc, #16]	; (80138ec <mem_malloc+0x1e4>)
 80138dc:	f00b fbf5 	bl	801f0ca <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 80138e0:	2300      	movs	r3, #0
}
 80138e2:	4618      	mov	r0, r3
 80138e4:	3720      	adds	r7, #32
 80138e6:	46bd      	mov	sp, r7
 80138e8:	bd80      	pop	{r7, pc}
 80138ea:	bf00      	nop
 80138ec:	20009114 	.word	0x20009114
 80138f0:	20009118 	.word	0x20009118
 80138f4:	080256cc 	.word	0x080256cc
 80138f8:	08025890 	.word	0x08025890
 80138fc:	08025714 	.word	0x08025714
 8013900:	20009110 	.word	0x20009110
 8013904:	080258a4 	.word	0x080258a4
 8013908:	080258c0 	.word	0x080258c0
 801390c:	080258f0 	.word	0x080258f0
 8013910:	08025920 	.word	0x08025920

08013914 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8013914:	b480      	push	{r7}
 8013916:	b085      	sub	sp, #20
 8013918:	af00      	add	r7, sp, #0
 801391a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	689b      	ldr	r3, [r3, #8]
 8013920:	2200      	movs	r2, #0
 8013922:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	685b      	ldr	r3, [r3, #4]
 8013928:	3303      	adds	r3, #3
 801392a:	f023 0303 	bic.w	r3, r3, #3
 801392e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8013930:	2300      	movs	r3, #0
 8013932:	60fb      	str	r3, [r7, #12]
 8013934:	e011      	b.n	801395a <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8013936:	687b      	ldr	r3, [r7, #4]
 8013938:	689b      	ldr	r3, [r3, #8]
 801393a:	681a      	ldr	r2, [r3, #0]
 801393c:	68bb      	ldr	r3, [r7, #8]
 801393e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8013940:	687b      	ldr	r3, [r7, #4]
 8013942:	689b      	ldr	r3, [r3, #8]
 8013944:	68ba      	ldr	r2, [r7, #8]
 8013946:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8013948:	687b      	ldr	r3, [r7, #4]
 801394a:	881b      	ldrh	r3, [r3, #0]
 801394c:	461a      	mov	r2, r3
 801394e:	68bb      	ldr	r3, [r7, #8]
 8013950:	4413      	add	r3, r2
 8013952:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8013954:	68fb      	ldr	r3, [r7, #12]
 8013956:	3301      	adds	r3, #1
 8013958:	60fb      	str	r3, [r7, #12]
 801395a:	687b      	ldr	r3, [r7, #4]
 801395c:	885b      	ldrh	r3, [r3, #2]
 801395e:	461a      	mov	r2, r3
 8013960:	68fb      	ldr	r3, [r7, #12]
 8013962:	4293      	cmp	r3, r2
 8013964:	dbe7      	blt.n	8013936 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8013966:	bf00      	nop
 8013968:	bf00      	nop
 801396a:	3714      	adds	r7, #20
 801396c:	46bd      	mov	sp, r7
 801396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013972:	4770      	bx	lr

08013974 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8013974:	b580      	push	{r7, lr}
 8013976:	b082      	sub	sp, #8
 8013978:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801397a:	2300      	movs	r3, #0
 801397c:	80fb      	strh	r3, [r7, #6]
 801397e:	e009      	b.n	8013994 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8013980:	88fb      	ldrh	r3, [r7, #6]
 8013982:	4a08      	ldr	r2, [pc, #32]	; (80139a4 <memp_init+0x30>)
 8013984:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013988:	4618      	mov	r0, r3
 801398a:	f7ff ffc3 	bl	8013914 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801398e:	88fb      	ldrh	r3, [r7, #6]
 8013990:	3301      	adds	r3, #1
 8013992:	80fb      	strh	r3, [r7, #6]
 8013994:	88fb      	ldrh	r3, [r7, #6]
 8013996:	2b0c      	cmp	r3, #12
 8013998:	d9f2      	bls.n	8013980 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 801399a:	bf00      	nop
 801399c:	bf00      	nop
 801399e:	3708      	adds	r7, #8
 80139a0:	46bd      	mov	sp, r7
 80139a2:	bd80      	pop	{r7, pc}
 80139a4:	0807061c 	.word	0x0807061c

080139a8 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80139a8:	b580      	push	{r7, lr}
 80139aa:	b084      	sub	sp, #16
 80139ac:	af00      	add	r7, sp, #0
 80139ae:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 80139b0:	f00b fbb8 	bl	801f124 <sys_arch_protect>
 80139b4:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 80139b6:	687b      	ldr	r3, [r7, #4]
 80139b8:	689b      	ldr	r3, [r3, #8]
 80139ba:	681b      	ldr	r3, [r3, #0]
 80139bc:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 80139be:	68bb      	ldr	r3, [r7, #8]
 80139c0:	2b00      	cmp	r3, #0
 80139c2:	d015      	beq.n	80139f0 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 80139c4:	687b      	ldr	r3, [r7, #4]
 80139c6:	689b      	ldr	r3, [r3, #8]
 80139c8:	68ba      	ldr	r2, [r7, #8]
 80139ca:	6812      	ldr	r2, [r2, #0]
 80139cc:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 80139ce:	68bb      	ldr	r3, [r7, #8]
 80139d0:	f003 0303 	and.w	r3, r3, #3
 80139d4:	2b00      	cmp	r3, #0
 80139d6:	d006      	beq.n	80139e6 <do_memp_malloc_pool+0x3e>
 80139d8:	4b09      	ldr	r3, [pc, #36]	; (8013a00 <do_memp_malloc_pool+0x58>)
 80139da:	f44f 728c 	mov.w	r2, #280	; 0x118
 80139de:	4909      	ldr	r1, [pc, #36]	; (8013a04 <do_memp_malloc_pool+0x5c>)
 80139e0:	4809      	ldr	r0, [pc, #36]	; (8013a08 <do_memp_malloc_pool+0x60>)
 80139e2:	f00b fc21 	bl	801f228 <printf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 80139e6:	68f8      	ldr	r0, [r7, #12]
 80139e8:	f00b fbaa 	bl	801f140 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 80139ec:	68bb      	ldr	r3, [r7, #8]
 80139ee:	e003      	b.n	80139f8 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 80139f0:	68f8      	ldr	r0, [r7, #12]
 80139f2:	f00b fba5 	bl	801f140 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 80139f6:	2300      	movs	r3, #0
}
 80139f8:	4618      	mov	r0, r3
 80139fa:	3710      	adds	r7, #16
 80139fc:	46bd      	mov	sp, r7
 80139fe:	bd80      	pop	{r7, pc}
 8013a00:	08025944 	.word	0x08025944
 8013a04:	08025974 	.word	0x08025974
 8013a08:	08025998 	.word	0x08025998

08013a0c <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8013a0c:	b580      	push	{r7, lr}
 8013a0e:	b084      	sub	sp, #16
 8013a10:	af00      	add	r7, sp, #0
 8013a12:	4603      	mov	r3, r0
 8013a14:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8013a16:	79fb      	ldrb	r3, [r7, #7]
 8013a18:	2b0c      	cmp	r3, #12
 8013a1a:	d908      	bls.n	8013a2e <memp_malloc+0x22>
 8013a1c:	4b0a      	ldr	r3, [pc, #40]	; (8013a48 <memp_malloc+0x3c>)
 8013a1e:	f240 1257 	movw	r2, #343	; 0x157
 8013a22:	490a      	ldr	r1, [pc, #40]	; (8013a4c <memp_malloc+0x40>)
 8013a24:	480a      	ldr	r0, [pc, #40]	; (8013a50 <memp_malloc+0x44>)
 8013a26:	f00b fbff 	bl	801f228 <printf>
 8013a2a:	2300      	movs	r3, #0
 8013a2c:	e008      	b.n	8013a40 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8013a2e:	79fb      	ldrb	r3, [r7, #7]
 8013a30:	4a08      	ldr	r2, [pc, #32]	; (8013a54 <memp_malloc+0x48>)
 8013a32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013a36:	4618      	mov	r0, r3
 8013a38:	f7ff ffb6 	bl	80139a8 <do_memp_malloc_pool>
 8013a3c:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8013a3e:	68fb      	ldr	r3, [r7, #12]
}
 8013a40:	4618      	mov	r0, r3
 8013a42:	3710      	adds	r7, #16
 8013a44:	46bd      	mov	sp, r7
 8013a46:	bd80      	pop	{r7, pc}
 8013a48:	08025944 	.word	0x08025944
 8013a4c:	080259d4 	.word	0x080259d4
 8013a50:	08025998 	.word	0x08025998
 8013a54:	0807061c 	.word	0x0807061c

08013a58 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8013a58:	b580      	push	{r7, lr}
 8013a5a:	b084      	sub	sp, #16
 8013a5c:	af00      	add	r7, sp, #0
 8013a5e:	6078      	str	r0, [r7, #4]
 8013a60:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8013a62:	683b      	ldr	r3, [r7, #0]
 8013a64:	f003 0303 	and.w	r3, r3, #3
 8013a68:	2b00      	cmp	r3, #0
 8013a6a:	d006      	beq.n	8013a7a <do_memp_free_pool+0x22>
 8013a6c:	4b0d      	ldr	r3, [pc, #52]	; (8013aa4 <do_memp_free_pool+0x4c>)
 8013a6e:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8013a72:	490d      	ldr	r1, [pc, #52]	; (8013aa8 <do_memp_free_pool+0x50>)
 8013a74:	480d      	ldr	r0, [pc, #52]	; (8013aac <do_memp_free_pool+0x54>)
 8013a76:	f00b fbd7 	bl	801f228 <printf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8013a7a:	683b      	ldr	r3, [r7, #0]
 8013a7c:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8013a7e:	f00b fb51 	bl	801f124 <sys_arch_protect>
 8013a82:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8013a84:	687b      	ldr	r3, [r7, #4]
 8013a86:	689b      	ldr	r3, [r3, #8]
 8013a88:	681a      	ldr	r2, [r3, #0]
 8013a8a:	68fb      	ldr	r3, [r7, #12]
 8013a8c:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8013a8e:	687b      	ldr	r3, [r7, #4]
 8013a90:	689b      	ldr	r3, [r3, #8]
 8013a92:	68fa      	ldr	r2, [r7, #12]
 8013a94:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8013a96:	68b8      	ldr	r0, [r7, #8]
 8013a98:	f00b fb52 	bl	801f140 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8013a9c:	bf00      	nop
 8013a9e:	3710      	adds	r7, #16
 8013aa0:	46bd      	mov	sp, r7
 8013aa2:	bd80      	pop	{r7, pc}
 8013aa4:	08025944 	.word	0x08025944
 8013aa8:	080259f4 	.word	0x080259f4
 8013aac:	08025998 	.word	0x08025998

08013ab0 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8013ab0:	b580      	push	{r7, lr}
 8013ab2:	b082      	sub	sp, #8
 8013ab4:	af00      	add	r7, sp, #0
 8013ab6:	4603      	mov	r3, r0
 8013ab8:	6039      	str	r1, [r7, #0]
 8013aba:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8013abc:	79fb      	ldrb	r3, [r7, #7]
 8013abe:	2b0c      	cmp	r3, #12
 8013ac0:	d907      	bls.n	8013ad2 <memp_free+0x22>
 8013ac2:	4b0c      	ldr	r3, [pc, #48]	; (8013af4 <memp_free+0x44>)
 8013ac4:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8013ac8:	490b      	ldr	r1, [pc, #44]	; (8013af8 <memp_free+0x48>)
 8013aca:	480c      	ldr	r0, [pc, #48]	; (8013afc <memp_free+0x4c>)
 8013acc:	f00b fbac 	bl	801f228 <printf>
 8013ad0:	e00c      	b.n	8013aec <memp_free+0x3c>

  if (mem == NULL) {
 8013ad2:	683b      	ldr	r3, [r7, #0]
 8013ad4:	2b00      	cmp	r3, #0
 8013ad6:	d008      	beq.n	8013aea <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8013ad8:	79fb      	ldrb	r3, [r7, #7]
 8013ada:	4a09      	ldr	r2, [pc, #36]	; (8013b00 <memp_free+0x50>)
 8013adc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013ae0:	6839      	ldr	r1, [r7, #0]
 8013ae2:	4618      	mov	r0, r3
 8013ae4:	f7ff ffb8 	bl	8013a58 <do_memp_free_pool>
 8013ae8:	e000      	b.n	8013aec <memp_free+0x3c>
    return;
 8013aea:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8013aec:	3708      	adds	r7, #8
 8013aee:	46bd      	mov	sp, r7
 8013af0:	bd80      	pop	{r7, pc}
 8013af2:	bf00      	nop
 8013af4:	08025944 	.word	0x08025944
 8013af8:	08025a14 	.word	0x08025a14
 8013afc:	08025998 	.word	0x08025998
 8013b00:	0807061c 	.word	0x0807061c

08013b04 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8013b04:	b480      	push	{r7}
 8013b06:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8013b08:	bf00      	nop
 8013b0a:	46bd      	mov	sp, r7
 8013b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b10:	4770      	bx	lr
	...

08013b14 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8013b14:	b580      	push	{r7, lr}
 8013b16:	b086      	sub	sp, #24
 8013b18:	af00      	add	r7, sp, #0
 8013b1a:	60f8      	str	r0, [r7, #12]
 8013b1c:	60b9      	str	r1, [r7, #8]
 8013b1e:	607a      	str	r2, [r7, #4]
 8013b20:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8013b22:	68fb      	ldr	r3, [r7, #12]
 8013b24:	2b00      	cmp	r3, #0
 8013b26:	d108      	bne.n	8013b3a <netif_add+0x26>
 8013b28:	4b5b      	ldr	r3, [pc, #364]	; (8013c98 <netif_add+0x184>)
 8013b2a:	f240 1227 	movw	r2, #295	; 0x127
 8013b2e:	495b      	ldr	r1, [pc, #364]	; (8013c9c <netif_add+0x188>)
 8013b30:	485b      	ldr	r0, [pc, #364]	; (8013ca0 <netif_add+0x18c>)
 8013b32:	f00b fb79 	bl	801f228 <printf>
 8013b36:	2300      	movs	r3, #0
 8013b38:	e0a9      	b.n	8013c8e <netif_add+0x17a>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8013b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b3c:	2b00      	cmp	r3, #0
 8013b3e:	d108      	bne.n	8013b52 <netif_add+0x3e>
 8013b40:	4b55      	ldr	r3, [pc, #340]	; (8013c98 <netif_add+0x184>)
 8013b42:	f44f 7294 	mov.w	r2, #296	; 0x128
 8013b46:	4957      	ldr	r1, [pc, #348]	; (8013ca4 <netif_add+0x190>)
 8013b48:	4855      	ldr	r0, [pc, #340]	; (8013ca0 <netif_add+0x18c>)
 8013b4a:	f00b fb6d 	bl	801f228 <printf>
 8013b4e:	2300      	movs	r3, #0
 8013b50:	e09d      	b.n	8013c8e <netif_add+0x17a>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8013b52:	68bb      	ldr	r3, [r7, #8]
 8013b54:	2b00      	cmp	r3, #0
 8013b56:	d101      	bne.n	8013b5c <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8013b58:	4b53      	ldr	r3, [pc, #332]	; (8013ca8 <netif_add+0x194>)
 8013b5a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8013b5c:	687b      	ldr	r3, [r7, #4]
 8013b5e:	2b00      	cmp	r3, #0
 8013b60:	d101      	bne.n	8013b66 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8013b62:	4b51      	ldr	r3, [pc, #324]	; (8013ca8 <netif_add+0x194>)
 8013b64:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8013b66:	683b      	ldr	r3, [r7, #0]
 8013b68:	2b00      	cmp	r3, #0
 8013b6a:	d101      	bne.n	8013b70 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8013b6c:	4b4e      	ldr	r3, [pc, #312]	; (8013ca8 <netif_add+0x194>)
 8013b6e:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8013b70:	68fb      	ldr	r3, [r7, #12]
 8013b72:	2200      	movs	r2, #0
 8013b74:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8013b76:	68fb      	ldr	r3, [r7, #12]
 8013b78:	2200      	movs	r2, #0
 8013b7a:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8013b7c:	68fb      	ldr	r3, [r7, #12]
 8013b7e:	2200      	movs	r2, #0
 8013b80:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8013b82:	68fb      	ldr	r3, [r7, #12]
 8013b84:	4a49      	ldr	r2, [pc, #292]	; (8013cac <netif_add+0x198>)
 8013b86:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8013b88:	68fb      	ldr	r3, [r7, #12]
 8013b8a:	2200      	movs	r2, #0
 8013b8c:	851a      	strh	r2, [r3, #40]	; 0x28
  netif->flags = 0;
 8013b8e:	68fb      	ldr	r3, [r7, #12]
 8013b90:	2200      	movs	r2, #0
 8013b92:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
#ifdef netif_get_client_data
  memset(netif->client_data, 0, sizeof(netif->client_data));
 8013b96:	68fb      	ldr	r3, [r7, #12]
 8013b98:	3324      	adds	r3, #36	; 0x24
 8013b9a:	2204      	movs	r2, #4
 8013b9c:	2100      	movs	r1, #0
 8013b9e:	4618      	mov	r0, r3
 8013ba0:	f00b fb3a 	bl	801f218 <memset>
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8013ba4:	68fb      	ldr	r3, [r7, #12]
 8013ba6:	2200      	movs	r2, #0
 8013ba8:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8013baa:	68fb      	ldr	r3, [r7, #12]
 8013bac:	6a3a      	ldr	r2, [r7, #32]
 8013bae:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8013bb0:	4b3f      	ldr	r3, [pc, #252]	; (8013cb0 <netif_add+0x19c>)
 8013bb2:	781a      	ldrb	r2, [r3, #0]
 8013bb4:	68fb      	ldr	r3, [r7, #12]
 8013bb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  netif->input = input;
 8013bba:	68fb      	ldr	r3, [r7, #12]
 8013bbc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013bbe:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8013bc0:	683b      	ldr	r3, [r7, #0]
 8013bc2:	687a      	ldr	r2, [r7, #4]
 8013bc4:	68b9      	ldr	r1, [r7, #8]
 8013bc6:	68f8      	ldr	r0, [r7, #12]
 8013bc8:	f000 f914 	bl	8013df4 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8013bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bce:	68f8      	ldr	r0, [r7, #12]
 8013bd0:	4798      	blx	r3
 8013bd2:	4603      	mov	r3, r0
 8013bd4:	2b00      	cmp	r3, #0
 8013bd6:	d001      	beq.n	8013bdc <netif_add+0xc8>
    return NULL;
 8013bd8:	2300      	movs	r3, #0
 8013bda:	e058      	b.n	8013c8e <netif_add+0x17a>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8013bdc:	68fb      	ldr	r3, [r7, #12]
 8013bde:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8013be2:	2bff      	cmp	r3, #255	; 0xff
 8013be4:	d103      	bne.n	8013bee <netif_add+0xda>
        netif->num = 0;
 8013be6:	68fb      	ldr	r3, [r7, #12]
 8013be8:	2200      	movs	r2, #0
 8013bea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }
      num_netifs = 0;
 8013bee:	2300      	movs	r3, #0
 8013bf0:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8013bf2:	4b30      	ldr	r3, [pc, #192]	; (8013cb4 <netif_add+0x1a0>)
 8013bf4:	681b      	ldr	r3, [r3, #0]
 8013bf6:	617b      	str	r3, [r7, #20]
 8013bf8:	e02b      	b.n	8013c52 <netif_add+0x13e>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8013bfa:	697a      	ldr	r2, [r7, #20]
 8013bfc:	68fb      	ldr	r3, [r7, #12]
 8013bfe:	429a      	cmp	r2, r3
 8013c00:	d106      	bne.n	8013c10 <netif_add+0xfc>
 8013c02:	4b25      	ldr	r3, [pc, #148]	; (8013c98 <netif_add+0x184>)
 8013c04:	f240 128b 	movw	r2, #395	; 0x18b
 8013c08:	492b      	ldr	r1, [pc, #172]	; (8013cb8 <netif_add+0x1a4>)
 8013c0a:	4825      	ldr	r0, [pc, #148]	; (8013ca0 <netif_add+0x18c>)
 8013c0c:	f00b fb0c 	bl	801f228 <printf>
        num_netifs++;
 8013c10:	693b      	ldr	r3, [r7, #16]
 8013c12:	3301      	adds	r3, #1
 8013c14:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8013c16:	693b      	ldr	r3, [r7, #16]
 8013c18:	2bff      	cmp	r3, #255	; 0xff
 8013c1a:	dd06      	ble.n	8013c2a <netif_add+0x116>
 8013c1c:	4b1e      	ldr	r3, [pc, #120]	; (8013c98 <netif_add+0x184>)
 8013c1e:	f240 128d 	movw	r2, #397	; 0x18d
 8013c22:	4926      	ldr	r1, [pc, #152]	; (8013cbc <netif_add+0x1a8>)
 8013c24:	481e      	ldr	r0, [pc, #120]	; (8013ca0 <netif_add+0x18c>)
 8013c26:	f00b faff 	bl	801f228 <printf>
        if (netif2->num == netif->num) {
 8013c2a:	697b      	ldr	r3, [r7, #20]
 8013c2c:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 8013c30:	68fb      	ldr	r3, [r7, #12]
 8013c32:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8013c36:	429a      	cmp	r2, r3
 8013c38:	d108      	bne.n	8013c4c <netif_add+0x138>
          netif->num++;
 8013c3a:	68fb      	ldr	r3, [r7, #12]
 8013c3c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8013c40:	3301      	adds	r3, #1
 8013c42:	b2da      	uxtb	r2, r3
 8013c44:	68fb      	ldr	r3, [r7, #12]
 8013c46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          break;
 8013c4a:	e005      	b.n	8013c58 <netif_add+0x144>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8013c4c:	697b      	ldr	r3, [r7, #20]
 8013c4e:	681b      	ldr	r3, [r3, #0]
 8013c50:	617b      	str	r3, [r7, #20]
 8013c52:	697b      	ldr	r3, [r7, #20]
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	d1d0      	bne.n	8013bfa <netif_add+0xe6>
        }
      }
    } while (netif2 != NULL);
 8013c58:	697b      	ldr	r3, [r7, #20]
 8013c5a:	2b00      	cmp	r3, #0
 8013c5c:	d1be      	bne.n	8013bdc <netif_add+0xc8>
  }
  if (netif->num == 254) {
 8013c5e:	68fb      	ldr	r3, [r7, #12]
 8013c60:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8013c64:	2bfe      	cmp	r3, #254	; 0xfe
 8013c66:	d103      	bne.n	8013c70 <netif_add+0x15c>
    netif_num = 0;
 8013c68:	4b11      	ldr	r3, [pc, #68]	; (8013cb0 <netif_add+0x19c>)
 8013c6a:	2200      	movs	r2, #0
 8013c6c:	701a      	strb	r2, [r3, #0]
 8013c6e:	e006      	b.n	8013c7e <netif_add+0x16a>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8013c70:	68fb      	ldr	r3, [r7, #12]
 8013c72:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8013c76:	3301      	adds	r3, #1
 8013c78:	b2da      	uxtb	r2, r3
 8013c7a:	4b0d      	ldr	r3, [pc, #52]	; (8013cb0 <netif_add+0x19c>)
 8013c7c:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8013c7e:	4b0d      	ldr	r3, [pc, #52]	; (8013cb4 <netif_add+0x1a0>)
 8013c80:	681a      	ldr	r2, [r3, #0]
 8013c82:	68fb      	ldr	r3, [r7, #12]
 8013c84:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8013c86:	4a0b      	ldr	r2, [pc, #44]	; (8013cb4 <netif_add+0x1a0>)
 8013c88:	68fb      	ldr	r3, [r7, #12]
 8013c8a:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8013c8c:	68fb      	ldr	r3, [r7, #12]
}
 8013c8e:	4618      	mov	r0, r3
 8013c90:	3718      	adds	r7, #24
 8013c92:	46bd      	mov	sp, r7
 8013c94:	bd80      	pop	{r7, pc}
 8013c96:	bf00      	nop
 8013c98:	08025a30 	.word	0x08025a30
 8013c9c:	08025ac4 	.word	0x08025ac4
 8013ca0:	08025a80 	.word	0x08025a80
 8013ca4:	08025ae0 	.word	0x08025ae0
 8013ca8:	080706a0 	.word	0x080706a0
 8013cac:	080140d7 	.word	0x080140d7
 8013cb0:	2000c210 	.word	0x2000c210
 8013cb4:	2000c208 	.word	0x2000c208
 8013cb8:	08025b04 	.word	0x08025b04
 8013cbc:	08025b18 	.word	0x08025b18

08013cc0 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8013cc0:	b580      	push	{r7, lr}
 8013cc2:	b082      	sub	sp, #8
 8013cc4:	af00      	add	r7, sp, #0
 8013cc6:	6078      	str	r0, [r7, #4]
 8013cc8:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8013cca:	6839      	ldr	r1, [r7, #0]
 8013ccc:	6878      	ldr	r0, [r7, #4]
 8013cce:	f002 fb91 	bl	80163f4 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8013cd2:	6839      	ldr	r1, [r7, #0]
 8013cd4:	6878      	ldr	r0, [r7, #4]
 8013cd6:	f006 ffa7 	bl	801ac28 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8013cda:	bf00      	nop
 8013cdc:	3708      	adds	r7, #8
 8013cde:	46bd      	mov	sp, r7
 8013ce0:	bd80      	pop	{r7, pc}
	...

08013ce4 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8013ce4:	b580      	push	{r7, lr}
 8013ce6:	b086      	sub	sp, #24
 8013ce8:	af00      	add	r7, sp, #0
 8013cea:	60f8      	str	r0, [r7, #12]
 8013cec:	60b9      	str	r1, [r7, #8]
 8013cee:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8013cf0:	68bb      	ldr	r3, [r7, #8]
 8013cf2:	2b00      	cmp	r3, #0
 8013cf4:	d106      	bne.n	8013d04 <netif_do_set_ipaddr+0x20>
 8013cf6:	4b1d      	ldr	r3, [pc, #116]	; (8013d6c <netif_do_set_ipaddr+0x88>)
 8013cf8:	f240 12cb 	movw	r2, #459	; 0x1cb
 8013cfc:	491c      	ldr	r1, [pc, #112]	; (8013d70 <netif_do_set_ipaddr+0x8c>)
 8013cfe:	481d      	ldr	r0, [pc, #116]	; (8013d74 <netif_do_set_ipaddr+0x90>)
 8013d00:	f00b fa92 	bl	801f228 <printf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8013d04:	687b      	ldr	r3, [r7, #4]
 8013d06:	2b00      	cmp	r3, #0
 8013d08:	d106      	bne.n	8013d18 <netif_do_set_ipaddr+0x34>
 8013d0a:	4b18      	ldr	r3, [pc, #96]	; (8013d6c <netif_do_set_ipaddr+0x88>)
 8013d0c:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 8013d10:	4917      	ldr	r1, [pc, #92]	; (8013d70 <netif_do_set_ipaddr+0x8c>)
 8013d12:	4818      	ldr	r0, [pc, #96]	; (8013d74 <netif_do_set_ipaddr+0x90>)
 8013d14:	f00b fa88 	bl	801f228 <printf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8013d18:	68bb      	ldr	r3, [r7, #8]
 8013d1a:	681a      	ldr	r2, [r3, #0]
 8013d1c:	68fb      	ldr	r3, [r7, #12]
 8013d1e:	3304      	adds	r3, #4
 8013d20:	681b      	ldr	r3, [r3, #0]
 8013d22:	429a      	cmp	r2, r3
 8013d24:	d01c      	beq.n	8013d60 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8013d26:	68bb      	ldr	r3, [r7, #8]
 8013d28:	681b      	ldr	r3, [r3, #0]
 8013d2a:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8013d2c:	68fb      	ldr	r3, [r7, #12]
 8013d2e:	3304      	adds	r3, #4
 8013d30:	681a      	ldr	r2, [r3, #0]
 8013d32:	687b      	ldr	r3, [r7, #4]
 8013d34:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8013d36:	f107 0314 	add.w	r3, r7, #20
 8013d3a:	4619      	mov	r1, r3
 8013d3c:	6878      	ldr	r0, [r7, #4]
 8013d3e:	f7ff ffbf 	bl	8013cc0 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8013d42:	68bb      	ldr	r3, [r7, #8]
 8013d44:	2b00      	cmp	r3, #0
 8013d46:	d002      	beq.n	8013d4e <netif_do_set_ipaddr+0x6a>
 8013d48:	68bb      	ldr	r3, [r7, #8]
 8013d4a:	681b      	ldr	r3, [r3, #0]
 8013d4c:	e000      	b.n	8013d50 <netif_do_set_ipaddr+0x6c>
 8013d4e:	2300      	movs	r3, #0
 8013d50:	68fa      	ldr	r2, [r7, #12]
 8013d52:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8013d54:	2101      	movs	r1, #1
 8013d56:	68f8      	ldr	r0, [r7, #12]
 8013d58:	f000 f8d2 	bl	8013f00 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8013d5c:	2301      	movs	r3, #1
 8013d5e:	e000      	b.n	8013d62 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8013d60:	2300      	movs	r3, #0
}
 8013d62:	4618      	mov	r0, r3
 8013d64:	3718      	adds	r7, #24
 8013d66:	46bd      	mov	sp, r7
 8013d68:	bd80      	pop	{r7, pc}
 8013d6a:	bf00      	nop
 8013d6c:	08025a30 	.word	0x08025a30
 8013d70:	08025b48 	.word	0x08025b48
 8013d74:	08025a80 	.word	0x08025a80

08013d78 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8013d78:	b480      	push	{r7}
 8013d7a:	b085      	sub	sp, #20
 8013d7c:	af00      	add	r7, sp, #0
 8013d7e:	60f8      	str	r0, [r7, #12]
 8013d80:	60b9      	str	r1, [r7, #8]
 8013d82:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8013d84:	68bb      	ldr	r3, [r7, #8]
 8013d86:	681a      	ldr	r2, [r3, #0]
 8013d88:	68fb      	ldr	r3, [r7, #12]
 8013d8a:	3308      	adds	r3, #8
 8013d8c:	681b      	ldr	r3, [r3, #0]
 8013d8e:	429a      	cmp	r2, r3
 8013d90:	d00a      	beq.n	8013da8 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8013d92:	68bb      	ldr	r3, [r7, #8]
 8013d94:	2b00      	cmp	r3, #0
 8013d96:	d002      	beq.n	8013d9e <netif_do_set_netmask+0x26>
 8013d98:	68bb      	ldr	r3, [r7, #8]
 8013d9a:	681b      	ldr	r3, [r3, #0]
 8013d9c:	e000      	b.n	8013da0 <netif_do_set_netmask+0x28>
 8013d9e:	2300      	movs	r3, #0
 8013da0:	68fa      	ldr	r2, [r7, #12]
 8013da2:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8013da4:	2301      	movs	r3, #1
 8013da6:	e000      	b.n	8013daa <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8013da8:	2300      	movs	r3, #0
}
 8013daa:	4618      	mov	r0, r3
 8013dac:	3714      	adds	r7, #20
 8013dae:	46bd      	mov	sp, r7
 8013db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013db4:	4770      	bx	lr

08013db6 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8013db6:	b480      	push	{r7}
 8013db8:	b085      	sub	sp, #20
 8013dba:	af00      	add	r7, sp, #0
 8013dbc:	60f8      	str	r0, [r7, #12]
 8013dbe:	60b9      	str	r1, [r7, #8]
 8013dc0:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8013dc2:	68bb      	ldr	r3, [r7, #8]
 8013dc4:	681a      	ldr	r2, [r3, #0]
 8013dc6:	68fb      	ldr	r3, [r7, #12]
 8013dc8:	330c      	adds	r3, #12
 8013dca:	681b      	ldr	r3, [r3, #0]
 8013dcc:	429a      	cmp	r2, r3
 8013dce:	d00a      	beq.n	8013de6 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8013dd0:	68bb      	ldr	r3, [r7, #8]
 8013dd2:	2b00      	cmp	r3, #0
 8013dd4:	d002      	beq.n	8013ddc <netif_do_set_gw+0x26>
 8013dd6:	68bb      	ldr	r3, [r7, #8]
 8013dd8:	681b      	ldr	r3, [r3, #0]
 8013dda:	e000      	b.n	8013dde <netif_do_set_gw+0x28>
 8013ddc:	2300      	movs	r3, #0
 8013dde:	68fa      	ldr	r2, [r7, #12]
 8013de0:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8013de2:	2301      	movs	r3, #1
 8013de4:	e000      	b.n	8013de8 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8013de6:	2300      	movs	r3, #0
}
 8013de8:	4618      	mov	r0, r3
 8013dea:	3714      	adds	r7, #20
 8013dec:	46bd      	mov	sp, r7
 8013dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013df2:	4770      	bx	lr

08013df4 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8013df4:	b580      	push	{r7, lr}
 8013df6:	b088      	sub	sp, #32
 8013df8:	af00      	add	r7, sp, #0
 8013dfa:	60f8      	str	r0, [r7, #12]
 8013dfc:	60b9      	str	r1, [r7, #8]
 8013dfe:	607a      	str	r2, [r7, #4]
 8013e00:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8013e02:	2300      	movs	r3, #0
 8013e04:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8013e06:	2300      	movs	r3, #0
 8013e08:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8013e0a:	68bb      	ldr	r3, [r7, #8]
 8013e0c:	2b00      	cmp	r3, #0
 8013e0e:	d101      	bne.n	8013e14 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8013e10:	4b1c      	ldr	r3, [pc, #112]	; (8013e84 <netif_set_addr+0x90>)
 8013e12:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8013e14:	687b      	ldr	r3, [r7, #4]
 8013e16:	2b00      	cmp	r3, #0
 8013e18:	d101      	bne.n	8013e1e <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8013e1a:	4b1a      	ldr	r3, [pc, #104]	; (8013e84 <netif_set_addr+0x90>)
 8013e1c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8013e1e:	683b      	ldr	r3, [r7, #0]
 8013e20:	2b00      	cmp	r3, #0
 8013e22:	d101      	bne.n	8013e28 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8013e24:	4b17      	ldr	r3, [pc, #92]	; (8013e84 <netif_set_addr+0x90>)
 8013e26:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8013e28:	68bb      	ldr	r3, [r7, #8]
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	d003      	beq.n	8013e36 <netif_set_addr+0x42>
 8013e2e:	68bb      	ldr	r3, [r7, #8]
 8013e30:	681b      	ldr	r3, [r3, #0]
 8013e32:	2b00      	cmp	r3, #0
 8013e34:	d101      	bne.n	8013e3a <netif_set_addr+0x46>
 8013e36:	2301      	movs	r3, #1
 8013e38:	e000      	b.n	8013e3c <netif_set_addr+0x48>
 8013e3a:	2300      	movs	r3, #0
 8013e3c:	617b      	str	r3, [r7, #20]
  if (remove) {
 8013e3e:	697b      	ldr	r3, [r7, #20]
 8013e40:	2b00      	cmp	r3, #0
 8013e42:	d006      	beq.n	8013e52 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8013e44:	f107 0310 	add.w	r3, r7, #16
 8013e48:	461a      	mov	r2, r3
 8013e4a:	68b9      	ldr	r1, [r7, #8]
 8013e4c:	68f8      	ldr	r0, [r7, #12]
 8013e4e:	f7ff ff49 	bl	8013ce4 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8013e52:	69fa      	ldr	r2, [r7, #28]
 8013e54:	6879      	ldr	r1, [r7, #4]
 8013e56:	68f8      	ldr	r0, [r7, #12]
 8013e58:	f7ff ff8e 	bl	8013d78 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8013e5c:	69ba      	ldr	r2, [r7, #24]
 8013e5e:	6839      	ldr	r1, [r7, #0]
 8013e60:	68f8      	ldr	r0, [r7, #12]
 8013e62:	f7ff ffa8 	bl	8013db6 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8013e66:	697b      	ldr	r3, [r7, #20]
 8013e68:	2b00      	cmp	r3, #0
 8013e6a:	d106      	bne.n	8013e7a <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8013e6c:	f107 0310 	add.w	r3, r7, #16
 8013e70:	461a      	mov	r2, r3
 8013e72:	68b9      	ldr	r1, [r7, #8]
 8013e74:	68f8      	ldr	r0, [r7, #12]
 8013e76:	f7ff ff35 	bl	8013ce4 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8013e7a:	bf00      	nop
 8013e7c:	3720      	adds	r7, #32
 8013e7e:	46bd      	mov	sp, r7
 8013e80:	bd80      	pop	{r7, pc}
 8013e82:	bf00      	nop
 8013e84:	080706a0 	.word	0x080706a0

08013e88 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8013e88:	b480      	push	{r7}
 8013e8a:	b083      	sub	sp, #12
 8013e8c:	af00      	add	r7, sp, #0
 8013e8e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8013e90:	4a04      	ldr	r2, [pc, #16]	; (8013ea4 <netif_set_default+0x1c>)
 8013e92:	687b      	ldr	r3, [r7, #4]
 8013e94:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8013e96:	bf00      	nop
 8013e98:	370c      	adds	r7, #12
 8013e9a:	46bd      	mov	sp, r7
 8013e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ea0:	4770      	bx	lr
 8013ea2:	bf00      	nop
 8013ea4:	2000c20c 	.word	0x2000c20c

08013ea8 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8013ea8:	b580      	push	{r7, lr}
 8013eaa:	b082      	sub	sp, #8
 8013eac:	af00      	add	r7, sp, #0
 8013eae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8013eb0:	687b      	ldr	r3, [r7, #4]
 8013eb2:	2b00      	cmp	r3, #0
 8013eb4:	d107      	bne.n	8013ec6 <netif_set_up+0x1e>
 8013eb6:	4b0f      	ldr	r3, [pc, #60]	; (8013ef4 <netif_set_up+0x4c>)
 8013eb8:	f44f 7254 	mov.w	r2, #848	; 0x350
 8013ebc:	490e      	ldr	r1, [pc, #56]	; (8013ef8 <netif_set_up+0x50>)
 8013ebe:	480f      	ldr	r0, [pc, #60]	; (8013efc <netif_set_up+0x54>)
 8013ec0:	f00b f9b2 	bl	801f228 <printf>
 8013ec4:	e013      	b.n	8013eee <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8013ec6:	687b      	ldr	r3, [r7, #4]
 8013ec8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8013ecc:	f003 0301 	and.w	r3, r3, #1
 8013ed0:	2b00      	cmp	r3, #0
 8013ed2:	d10c      	bne.n	8013eee <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8013eda:	f043 0301 	orr.w	r3, r3, #1
 8013ede:	b2da      	uxtb	r2, r3
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8013ee6:	2103      	movs	r1, #3
 8013ee8:	6878      	ldr	r0, [r7, #4]
 8013eea:	f000 f809 	bl	8013f00 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8013eee:	3708      	adds	r7, #8
 8013ef0:	46bd      	mov	sp, r7
 8013ef2:	bd80      	pop	{r7, pc}
 8013ef4:	08025a30 	.word	0x08025a30
 8013ef8:	08025bb8 	.word	0x08025bb8
 8013efc:	08025a80 	.word	0x08025a80

08013f00 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8013f00:	b580      	push	{r7, lr}
 8013f02:	b082      	sub	sp, #8
 8013f04:	af00      	add	r7, sp, #0
 8013f06:	6078      	str	r0, [r7, #4]
 8013f08:	460b      	mov	r3, r1
 8013f0a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8013f0c:	687b      	ldr	r3, [r7, #4]
 8013f0e:	2b00      	cmp	r3, #0
 8013f10:	d106      	bne.n	8013f20 <netif_issue_reports+0x20>
 8013f12:	4b18      	ldr	r3, [pc, #96]	; (8013f74 <netif_issue_reports+0x74>)
 8013f14:	f240 326d 	movw	r2, #877	; 0x36d
 8013f18:	4917      	ldr	r1, [pc, #92]	; (8013f78 <netif_issue_reports+0x78>)
 8013f1a:	4818      	ldr	r0, [pc, #96]	; (8013f7c <netif_issue_reports+0x7c>)
 8013f1c:	f00b f984 	bl	801f228 <printf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8013f20:	687b      	ldr	r3, [r7, #4]
 8013f22:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8013f26:	f003 0304 	and.w	r3, r3, #4
 8013f2a:	2b00      	cmp	r3, #0
 8013f2c:	d01e      	beq.n	8013f6c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8013f2e:	687b      	ldr	r3, [r7, #4]
 8013f30:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8013f34:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8013f38:	2b00      	cmp	r3, #0
 8013f3a:	d017      	beq.n	8013f6c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8013f3c:	78fb      	ldrb	r3, [r7, #3]
 8013f3e:	f003 0301 	and.w	r3, r3, #1
 8013f42:	2b00      	cmp	r3, #0
 8013f44:	d013      	beq.n	8013f6e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8013f46:	687b      	ldr	r3, [r7, #4]
 8013f48:	3304      	adds	r3, #4
 8013f4a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8013f4c:	2b00      	cmp	r3, #0
 8013f4e:	d00e      	beq.n	8013f6e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8013f50:	687b      	ldr	r3, [r7, #4]
 8013f52:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8013f56:	f003 0308 	and.w	r3, r3, #8
 8013f5a:	2b00      	cmp	r3, #0
 8013f5c:	d007      	beq.n	8013f6e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8013f5e:	687b      	ldr	r3, [r7, #4]
 8013f60:	3304      	adds	r3, #4
 8013f62:	4619      	mov	r1, r3
 8013f64:	6878      	ldr	r0, [r7, #4]
 8013f66:	f009 fc5f 	bl	801d828 <etharp_request>
 8013f6a:	e000      	b.n	8013f6e <netif_issue_reports+0x6e>
    return;
 8013f6c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8013f6e:	3708      	adds	r7, #8
 8013f70:	46bd      	mov	sp, r7
 8013f72:	bd80      	pop	{r7, pc}
 8013f74:	08025a30 	.word	0x08025a30
 8013f78:	08025bd4 	.word	0x08025bd4
 8013f7c:	08025a80 	.word	0x08025a80

08013f80 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8013f80:	b580      	push	{r7, lr}
 8013f82:	b082      	sub	sp, #8
 8013f84:	af00      	add	r7, sp, #0
 8013f86:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8013f88:	687b      	ldr	r3, [r7, #4]
 8013f8a:	2b00      	cmp	r3, #0
 8013f8c:	d107      	bne.n	8013f9e <netif_set_down+0x1e>
 8013f8e:	4b12      	ldr	r3, [pc, #72]	; (8013fd8 <netif_set_down+0x58>)
 8013f90:	f240 329b 	movw	r2, #923	; 0x39b
 8013f94:	4911      	ldr	r1, [pc, #68]	; (8013fdc <netif_set_down+0x5c>)
 8013f96:	4812      	ldr	r0, [pc, #72]	; (8013fe0 <netif_set_down+0x60>)
 8013f98:	f00b f946 	bl	801f228 <printf>
 8013f9c:	e019      	b.n	8013fd2 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8013f9e:	687b      	ldr	r3, [r7, #4]
 8013fa0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8013fa4:	f003 0301 	and.w	r3, r3, #1
 8013fa8:	2b00      	cmp	r3, #0
 8013faa:	d012      	beq.n	8013fd2 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8013fac:	687b      	ldr	r3, [r7, #4]
 8013fae:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8013fb2:	f023 0301 	bic.w	r3, r3, #1
 8013fb6:	b2da      	uxtb	r2, r3
 8013fb8:	687b      	ldr	r3, [r7, #4]
 8013fba:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8013fbe:	687b      	ldr	r3, [r7, #4]
 8013fc0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8013fc4:	f003 0308 	and.w	r3, r3, #8
 8013fc8:	2b00      	cmp	r3, #0
 8013fca:	d002      	beq.n	8013fd2 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8013fcc:	6878      	ldr	r0, [r7, #4]
 8013fce:	f008 ffe5 	bl	801cf9c <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8013fd2:	3708      	adds	r7, #8
 8013fd4:	46bd      	mov	sp, r7
 8013fd6:	bd80      	pop	{r7, pc}
 8013fd8:	08025a30 	.word	0x08025a30
 8013fdc:	08025bf8 	.word	0x08025bf8
 8013fe0:	08025a80 	.word	0x08025a80

08013fe4 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8013fe4:	b580      	push	{r7, lr}
 8013fe6:	b082      	sub	sp, #8
 8013fe8:	af00      	add	r7, sp, #0
 8013fea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8013fec:	687b      	ldr	r3, [r7, #4]
 8013fee:	2b00      	cmp	r3, #0
 8013ff0:	d107      	bne.n	8014002 <netif_set_link_up+0x1e>
 8013ff2:	4b15      	ldr	r3, [pc, #84]	; (8014048 <netif_set_link_up+0x64>)
 8013ff4:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8013ff8:	4914      	ldr	r1, [pc, #80]	; (801404c <netif_set_link_up+0x68>)
 8013ffa:	4815      	ldr	r0, [pc, #84]	; (8014050 <netif_set_link_up+0x6c>)
 8013ffc:	f00b f914 	bl	801f228 <printf>
 8014000:	e01e      	b.n	8014040 <netif_set_link_up+0x5c>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8014002:	687b      	ldr	r3, [r7, #4]
 8014004:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8014008:	f003 0304 	and.w	r3, r3, #4
 801400c:	2b00      	cmp	r3, #0
 801400e:	d117      	bne.n	8014040 <netif_set_link_up+0x5c>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8014010:	687b      	ldr	r3, [r7, #4]
 8014012:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8014016:	f043 0304 	orr.w	r3, r3, #4
 801401a:	b2da      	uxtb	r2, r3
 801401c:	687b      	ldr	r3, [r7, #4]
 801401e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

#if LWIP_DHCP
    dhcp_network_changed(netif);
 8014022:	6878      	ldr	r0, [r7, #4]
 8014024:	f007 fa2a 	bl	801b47c <dhcp_network_changed>

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8014028:	2103      	movs	r1, #3
 801402a:	6878      	ldr	r0, [r7, #4]
 801402c:	f7ff ff68 	bl	8013f00 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8014030:	687b      	ldr	r3, [r7, #4]
 8014032:	69db      	ldr	r3, [r3, #28]
 8014034:	2b00      	cmp	r3, #0
 8014036:	d003      	beq.n	8014040 <netif_set_link_up+0x5c>
 8014038:	687b      	ldr	r3, [r7, #4]
 801403a:	69db      	ldr	r3, [r3, #28]
 801403c:	6878      	ldr	r0, [r7, #4]
 801403e:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8014040:	3708      	adds	r7, #8
 8014042:	46bd      	mov	sp, r7
 8014044:	bd80      	pop	{r7, pc}
 8014046:	bf00      	nop
 8014048:	08025a30 	.word	0x08025a30
 801404c:	08025c18 	.word	0x08025c18
 8014050:	08025a80 	.word	0x08025a80

08014054 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8014054:	b580      	push	{r7, lr}
 8014056:	b082      	sub	sp, #8
 8014058:	af00      	add	r7, sp, #0
 801405a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 801405c:	687b      	ldr	r3, [r7, #4]
 801405e:	2b00      	cmp	r3, #0
 8014060:	d107      	bne.n	8014072 <netif_set_link_down+0x1e>
 8014062:	4b11      	ldr	r3, [pc, #68]	; (80140a8 <netif_set_link_down+0x54>)
 8014064:	f240 4206 	movw	r2, #1030	; 0x406
 8014068:	4910      	ldr	r1, [pc, #64]	; (80140ac <netif_set_link_down+0x58>)
 801406a:	4811      	ldr	r0, [pc, #68]	; (80140b0 <netif_set_link_down+0x5c>)
 801406c:	f00b f8dc 	bl	801f228 <printf>
 8014070:	e017      	b.n	80140a2 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8014078:	f003 0304 	and.w	r3, r3, #4
 801407c:	2b00      	cmp	r3, #0
 801407e:	d010      	beq.n	80140a2 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8014080:	687b      	ldr	r3, [r7, #4]
 8014082:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8014086:	f023 0304 	bic.w	r3, r3, #4
 801408a:	b2da      	uxtb	r2, r3
 801408c:	687b      	ldr	r3, [r7, #4]
 801408e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    NETIF_LINK_CALLBACK(netif);
 8014092:	687b      	ldr	r3, [r7, #4]
 8014094:	69db      	ldr	r3, [r3, #28]
 8014096:	2b00      	cmp	r3, #0
 8014098:	d003      	beq.n	80140a2 <netif_set_link_down+0x4e>
 801409a:	687b      	ldr	r3, [r7, #4]
 801409c:	69db      	ldr	r3, [r3, #28]
 801409e:	6878      	ldr	r0, [r7, #4]
 80140a0:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80140a2:	3708      	adds	r7, #8
 80140a4:	46bd      	mov	sp, r7
 80140a6:	bd80      	pop	{r7, pc}
 80140a8:	08025a30 	.word	0x08025a30
 80140ac:	08025c3c 	.word	0x08025c3c
 80140b0:	08025a80 	.word	0x08025a80

080140b4 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 80140b4:	b480      	push	{r7}
 80140b6:	b083      	sub	sp, #12
 80140b8:	af00      	add	r7, sp, #0
 80140ba:	6078      	str	r0, [r7, #4]
 80140bc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 80140be:	687b      	ldr	r3, [r7, #4]
 80140c0:	2b00      	cmp	r3, #0
 80140c2:	d002      	beq.n	80140ca <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 80140c4:	687b      	ldr	r3, [r7, #4]
 80140c6:	683a      	ldr	r2, [r7, #0]
 80140c8:	61da      	str	r2, [r3, #28]
  }
}
 80140ca:	bf00      	nop
 80140cc:	370c      	adds	r7, #12
 80140ce:	46bd      	mov	sp, r7
 80140d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140d4:	4770      	bx	lr

080140d6 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 80140d6:	b480      	push	{r7}
 80140d8:	b085      	sub	sp, #20
 80140da:	af00      	add	r7, sp, #0
 80140dc:	60f8      	str	r0, [r7, #12]
 80140de:	60b9      	str	r1, [r7, #8]
 80140e0:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 80140e2:	f06f 030b 	mvn.w	r3, #11
}
 80140e6:	4618      	mov	r0, r3
 80140e8:	3714      	adds	r7, #20
 80140ea:	46bd      	mov	sp, r7
 80140ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140f0:	4770      	bx	lr
	...

080140f4 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 80140f4:	b480      	push	{r7}
 80140f6:	b085      	sub	sp, #20
 80140f8:	af00      	add	r7, sp, #0
 80140fa:	4603      	mov	r3, r0
 80140fc:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 80140fe:	79fb      	ldrb	r3, [r7, #7]
 8014100:	2b00      	cmp	r3, #0
 8014102:	d013      	beq.n	801412c <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8014104:	4b0d      	ldr	r3, [pc, #52]	; (801413c <netif_get_by_index+0x48>)
 8014106:	681b      	ldr	r3, [r3, #0]
 8014108:	60fb      	str	r3, [r7, #12]
 801410a:	e00c      	b.n	8014126 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 801410c:	68fb      	ldr	r3, [r7, #12]
 801410e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8014112:	3301      	adds	r3, #1
 8014114:	b2db      	uxtb	r3, r3
 8014116:	79fa      	ldrb	r2, [r7, #7]
 8014118:	429a      	cmp	r2, r3
 801411a:	d101      	bne.n	8014120 <netif_get_by_index+0x2c>
        return netif; /* found! */
 801411c:	68fb      	ldr	r3, [r7, #12]
 801411e:	e006      	b.n	801412e <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8014120:	68fb      	ldr	r3, [r7, #12]
 8014122:	681b      	ldr	r3, [r3, #0]
 8014124:	60fb      	str	r3, [r7, #12]
 8014126:	68fb      	ldr	r3, [r7, #12]
 8014128:	2b00      	cmp	r3, #0
 801412a:	d1ef      	bne.n	801410c <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 801412c:	2300      	movs	r3, #0
}
 801412e:	4618      	mov	r0, r3
 8014130:	3714      	adds	r7, #20
 8014132:	46bd      	mov	sp, r7
 8014134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014138:	4770      	bx	lr
 801413a:	bf00      	nop
 801413c:	2000c208 	.word	0x2000c208

08014140 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8014140:	b580      	push	{r7, lr}
 8014142:	b082      	sub	sp, #8
 8014144:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8014146:	f00a ffed 	bl	801f124 <sys_arch_protect>
 801414a:	6038      	str	r0, [r7, #0]
 801414c:	4b0d      	ldr	r3, [pc, #52]	; (8014184 <pbuf_free_ooseq+0x44>)
 801414e:	2200      	movs	r2, #0
 8014150:	701a      	strb	r2, [r3, #0]
 8014152:	6838      	ldr	r0, [r7, #0]
 8014154:	f00a fff4 	bl	801f140 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8014158:	4b0b      	ldr	r3, [pc, #44]	; (8014188 <pbuf_free_ooseq+0x48>)
 801415a:	681b      	ldr	r3, [r3, #0]
 801415c:	607b      	str	r3, [r7, #4]
 801415e:	e00a      	b.n	8014176 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8014160:	687b      	ldr	r3, [r7, #4]
 8014162:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014164:	2b00      	cmp	r3, #0
 8014166:	d003      	beq.n	8014170 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8014168:	6878      	ldr	r0, [r7, #4]
 801416a:	f002 f981 	bl	8016470 <tcp_free_ooseq>
      return;
 801416e:	e005      	b.n	801417c <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8014170:	687b      	ldr	r3, [r7, #4]
 8014172:	68db      	ldr	r3, [r3, #12]
 8014174:	607b      	str	r3, [r7, #4]
 8014176:	687b      	ldr	r3, [r7, #4]
 8014178:	2b00      	cmp	r3, #0
 801417a:	d1f1      	bne.n	8014160 <pbuf_free_ooseq+0x20>
    }
  }
}
 801417c:	3708      	adds	r7, #8
 801417e:	46bd      	mov	sp, r7
 8014180:	bd80      	pop	{r7, pc}
 8014182:	bf00      	nop
 8014184:	2000c211 	.word	0x2000c211
 8014188:	2000c220 	.word	0x2000c220

0801418c <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 801418c:	b580      	push	{r7, lr}
 801418e:	b082      	sub	sp, #8
 8014190:	af00      	add	r7, sp, #0
 8014192:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8014194:	f7ff ffd4 	bl	8014140 <pbuf_free_ooseq>
}
 8014198:	bf00      	nop
 801419a:	3708      	adds	r7, #8
 801419c:	46bd      	mov	sp, r7
 801419e:	bd80      	pop	{r7, pc}

080141a0 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 80141a0:	b580      	push	{r7, lr}
 80141a2:	b082      	sub	sp, #8
 80141a4:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 80141a6:	f00a ffbd 	bl	801f124 <sys_arch_protect>
 80141aa:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 80141ac:	4b0f      	ldr	r3, [pc, #60]	; (80141ec <pbuf_pool_is_empty+0x4c>)
 80141ae:	781b      	ldrb	r3, [r3, #0]
 80141b0:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 80141b2:	4b0e      	ldr	r3, [pc, #56]	; (80141ec <pbuf_pool_is_empty+0x4c>)
 80141b4:	2201      	movs	r2, #1
 80141b6:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 80141b8:	6878      	ldr	r0, [r7, #4]
 80141ba:	f00a ffc1 	bl	801f140 <sys_arch_unprotect>

  if (!queued) {
 80141be:	78fb      	ldrb	r3, [r7, #3]
 80141c0:	2b00      	cmp	r3, #0
 80141c2:	d10f      	bne.n	80141e4 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 80141c4:	2100      	movs	r1, #0
 80141c6:	480a      	ldr	r0, [pc, #40]	; (80141f0 <pbuf_pool_is_empty+0x50>)
 80141c8:	f7fe fee0 	bl	8012f8c <tcpip_try_callback>
 80141cc:	4603      	mov	r3, r0
 80141ce:	2b00      	cmp	r3, #0
 80141d0:	d008      	beq.n	80141e4 <pbuf_pool_is_empty+0x44>
 80141d2:	f00a ffa7 	bl	801f124 <sys_arch_protect>
 80141d6:	6078      	str	r0, [r7, #4]
 80141d8:	4b04      	ldr	r3, [pc, #16]	; (80141ec <pbuf_pool_is_empty+0x4c>)
 80141da:	2200      	movs	r2, #0
 80141dc:	701a      	strb	r2, [r3, #0]
 80141de:	6878      	ldr	r0, [r7, #4]
 80141e0:	f00a ffae 	bl	801f140 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 80141e4:	bf00      	nop
 80141e6:	3708      	adds	r7, #8
 80141e8:	46bd      	mov	sp, r7
 80141ea:	bd80      	pop	{r7, pc}
 80141ec:	2000c211 	.word	0x2000c211
 80141f0:	0801418d 	.word	0x0801418d

080141f4 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 80141f4:	b480      	push	{r7}
 80141f6:	b085      	sub	sp, #20
 80141f8:	af00      	add	r7, sp, #0
 80141fa:	60f8      	str	r0, [r7, #12]
 80141fc:	60b9      	str	r1, [r7, #8]
 80141fe:	4611      	mov	r1, r2
 8014200:	461a      	mov	r2, r3
 8014202:	460b      	mov	r3, r1
 8014204:	80fb      	strh	r3, [r7, #6]
 8014206:	4613      	mov	r3, r2
 8014208:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 801420a:	68fb      	ldr	r3, [r7, #12]
 801420c:	2200      	movs	r2, #0
 801420e:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8014210:	68fb      	ldr	r3, [r7, #12]
 8014212:	68ba      	ldr	r2, [r7, #8]
 8014214:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8014216:	68fb      	ldr	r3, [r7, #12]
 8014218:	88fa      	ldrh	r2, [r7, #6]
 801421a:	811a      	strh	r2, [r3, #8]
  p->len = len;
 801421c:	68fb      	ldr	r3, [r7, #12]
 801421e:	88ba      	ldrh	r2, [r7, #4]
 8014220:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8014222:	8b3b      	ldrh	r3, [r7, #24]
 8014224:	b2da      	uxtb	r2, r3
 8014226:	68fb      	ldr	r3, [r7, #12]
 8014228:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 801422a:	68fb      	ldr	r3, [r7, #12]
 801422c:	7f3a      	ldrb	r2, [r7, #28]
 801422e:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8014230:	68fb      	ldr	r3, [r7, #12]
 8014232:	2201      	movs	r2, #1
 8014234:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8014236:	68fb      	ldr	r3, [r7, #12]
 8014238:	2200      	movs	r2, #0
 801423a:	73da      	strb	r2, [r3, #15]
}
 801423c:	bf00      	nop
 801423e:	3714      	adds	r7, #20
 8014240:	46bd      	mov	sp, r7
 8014242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014246:	4770      	bx	lr

08014248 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8014248:	b580      	push	{r7, lr}
 801424a:	b08c      	sub	sp, #48	; 0x30
 801424c:	af02      	add	r7, sp, #8
 801424e:	4603      	mov	r3, r0
 8014250:	71fb      	strb	r3, [r7, #7]
 8014252:	460b      	mov	r3, r1
 8014254:	80bb      	strh	r3, [r7, #4]
 8014256:	4613      	mov	r3, r2
 8014258:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 801425a:	79fb      	ldrb	r3, [r7, #7]
 801425c:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 801425e:	887b      	ldrh	r3, [r7, #2]
 8014260:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8014264:	d07f      	beq.n	8014366 <pbuf_alloc+0x11e>
 8014266:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 801426a:	f300 80c8 	bgt.w	80143fe <pbuf_alloc+0x1b6>
 801426e:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8014272:	d010      	beq.n	8014296 <pbuf_alloc+0x4e>
 8014274:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8014278:	f300 80c1 	bgt.w	80143fe <pbuf_alloc+0x1b6>
 801427c:	2b01      	cmp	r3, #1
 801427e:	d002      	beq.n	8014286 <pbuf_alloc+0x3e>
 8014280:	2b41      	cmp	r3, #65	; 0x41
 8014282:	f040 80bc 	bne.w	80143fe <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8014286:	887a      	ldrh	r2, [r7, #2]
 8014288:	88bb      	ldrh	r3, [r7, #4]
 801428a:	4619      	mov	r1, r3
 801428c:	2000      	movs	r0, #0
 801428e:	f000 f8d1 	bl	8014434 <pbuf_alloc_reference>
 8014292:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8014294:	e0bd      	b.n	8014412 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8014296:	2300      	movs	r3, #0
 8014298:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 801429a:	2300      	movs	r3, #0
 801429c:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 801429e:	88bb      	ldrh	r3, [r7, #4]
 80142a0:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 80142a2:	200c      	movs	r0, #12
 80142a4:	f7ff fbb2 	bl	8013a0c <memp_malloc>
 80142a8:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 80142aa:	693b      	ldr	r3, [r7, #16]
 80142ac:	2b00      	cmp	r3, #0
 80142ae:	d109      	bne.n	80142c4 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 80142b0:	f7ff ff76 	bl	80141a0 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 80142b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80142b6:	2b00      	cmp	r3, #0
 80142b8:	d002      	beq.n	80142c0 <pbuf_alloc+0x78>
            pbuf_free(p);
 80142ba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80142bc:	f000 faa8 	bl	8014810 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 80142c0:	2300      	movs	r3, #0
 80142c2:	e0a7      	b.n	8014414 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80142c4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80142c6:	3303      	adds	r3, #3
 80142c8:	b29b      	uxth	r3, r3
 80142ca:	f023 0303 	bic.w	r3, r3, #3
 80142ce:	b29b      	uxth	r3, r3
 80142d0:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 80142d4:	b29b      	uxth	r3, r3
 80142d6:	8b7a      	ldrh	r2, [r7, #26]
 80142d8:	4293      	cmp	r3, r2
 80142da:	bf28      	it	cs
 80142dc:	4613      	movcs	r3, r2
 80142de:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80142e0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80142e2:	3310      	adds	r3, #16
 80142e4:	693a      	ldr	r2, [r7, #16]
 80142e6:	4413      	add	r3, r2
 80142e8:	3303      	adds	r3, #3
 80142ea:	f023 0303 	bic.w	r3, r3, #3
 80142ee:	4618      	mov	r0, r3
 80142f0:	89f9      	ldrh	r1, [r7, #14]
 80142f2:	8b7a      	ldrh	r2, [r7, #26]
 80142f4:	2300      	movs	r3, #0
 80142f6:	9301      	str	r3, [sp, #4]
 80142f8:	887b      	ldrh	r3, [r7, #2]
 80142fa:	9300      	str	r3, [sp, #0]
 80142fc:	460b      	mov	r3, r1
 80142fe:	4601      	mov	r1, r0
 8014300:	6938      	ldr	r0, [r7, #16]
 8014302:	f7ff ff77 	bl	80141f4 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8014306:	693b      	ldr	r3, [r7, #16]
 8014308:	685b      	ldr	r3, [r3, #4]
 801430a:	f003 0303 	and.w	r3, r3, #3
 801430e:	2b00      	cmp	r3, #0
 8014310:	d006      	beq.n	8014320 <pbuf_alloc+0xd8>
 8014312:	4b42      	ldr	r3, [pc, #264]	; (801441c <pbuf_alloc+0x1d4>)
 8014314:	f44f 7280 	mov.w	r2, #256	; 0x100
 8014318:	4941      	ldr	r1, [pc, #260]	; (8014420 <pbuf_alloc+0x1d8>)
 801431a:	4842      	ldr	r0, [pc, #264]	; (8014424 <pbuf_alloc+0x1dc>)
 801431c:	f00a ff84 	bl	801f228 <printf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8014320:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014322:	3303      	adds	r3, #3
 8014324:	f023 0303 	bic.w	r3, r3, #3
 8014328:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 801432c:	d106      	bne.n	801433c <pbuf_alloc+0xf4>
 801432e:	4b3b      	ldr	r3, [pc, #236]	; (801441c <pbuf_alloc+0x1d4>)
 8014330:	f44f 7281 	mov.w	r2, #258	; 0x102
 8014334:	493c      	ldr	r1, [pc, #240]	; (8014428 <pbuf_alloc+0x1e0>)
 8014336:	483b      	ldr	r0, [pc, #236]	; (8014424 <pbuf_alloc+0x1dc>)
 8014338:	f00a ff76 	bl	801f228 <printf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 801433c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801433e:	2b00      	cmp	r3, #0
 8014340:	d102      	bne.n	8014348 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8014342:	693b      	ldr	r3, [r7, #16]
 8014344:	627b      	str	r3, [r7, #36]	; 0x24
 8014346:	e002      	b.n	801434e <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8014348:	69fb      	ldr	r3, [r7, #28]
 801434a:	693a      	ldr	r2, [r7, #16]
 801434c:	601a      	str	r2, [r3, #0]
        }
        last = q;
 801434e:	693b      	ldr	r3, [r7, #16]
 8014350:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8014352:	8b7a      	ldrh	r2, [r7, #26]
 8014354:	89fb      	ldrh	r3, [r7, #14]
 8014356:	1ad3      	subs	r3, r2, r3
 8014358:	837b      	strh	r3, [r7, #26]
        offset = 0;
 801435a:	2300      	movs	r3, #0
 801435c:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 801435e:	8b7b      	ldrh	r3, [r7, #26]
 8014360:	2b00      	cmp	r3, #0
 8014362:	d19e      	bne.n	80142a2 <pbuf_alloc+0x5a>
      break;
 8014364:	e055      	b.n	8014412 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8014366:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014368:	3303      	adds	r3, #3
 801436a:	b29b      	uxth	r3, r3
 801436c:	f023 0303 	bic.w	r3, r3, #3
 8014370:	b29a      	uxth	r2, r3
 8014372:	88bb      	ldrh	r3, [r7, #4]
 8014374:	3303      	adds	r3, #3
 8014376:	b29b      	uxth	r3, r3
 8014378:	f023 0303 	bic.w	r3, r3, #3
 801437c:	b29b      	uxth	r3, r3
 801437e:	4413      	add	r3, r2
 8014380:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8014382:	8b3b      	ldrh	r3, [r7, #24]
 8014384:	3310      	adds	r3, #16
 8014386:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8014388:	8b3a      	ldrh	r2, [r7, #24]
 801438a:	88bb      	ldrh	r3, [r7, #4]
 801438c:	3303      	adds	r3, #3
 801438e:	f023 0303 	bic.w	r3, r3, #3
 8014392:	429a      	cmp	r2, r3
 8014394:	d306      	bcc.n	80143a4 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8014396:	8afa      	ldrh	r2, [r7, #22]
 8014398:	88bb      	ldrh	r3, [r7, #4]
 801439a:	3303      	adds	r3, #3
 801439c:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80143a0:	429a      	cmp	r2, r3
 80143a2:	d201      	bcs.n	80143a8 <pbuf_alloc+0x160>
        return NULL;
 80143a4:	2300      	movs	r3, #0
 80143a6:	e035      	b.n	8014414 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 80143a8:	8afb      	ldrh	r3, [r7, #22]
 80143aa:	4618      	mov	r0, r3
 80143ac:	f7ff f9ac 	bl	8013708 <mem_malloc>
 80143b0:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 80143b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143b4:	2b00      	cmp	r3, #0
 80143b6:	d101      	bne.n	80143bc <pbuf_alloc+0x174>
        return NULL;
 80143b8:	2300      	movs	r3, #0
 80143ba:	e02b      	b.n	8014414 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 80143bc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80143be:	3310      	adds	r3, #16
 80143c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80143c2:	4413      	add	r3, r2
 80143c4:	3303      	adds	r3, #3
 80143c6:	f023 0303 	bic.w	r3, r3, #3
 80143ca:	4618      	mov	r0, r3
 80143cc:	88b9      	ldrh	r1, [r7, #4]
 80143ce:	88ba      	ldrh	r2, [r7, #4]
 80143d0:	2300      	movs	r3, #0
 80143d2:	9301      	str	r3, [sp, #4]
 80143d4:	887b      	ldrh	r3, [r7, #2]
 80143d6:	9300      	str	r3, [sp, #0]
 80143d8:	460b      	mov	r3, r1
 80143da:	4601      	mov	r1, r0
 80143dc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80143de:	f7ff ff09 	bl	80141f4 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 80143e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143e4:	685b      	ldr	r3, [r3, #4]
 80143e6:	f003 0303 	and.w	r3, r3, #3
 80143ea:	2b00      	cmp	r3, #0
 80143ec:	d010      	beq.n	8014410 <pbuf_alloc+0x1c8>
 80143ee:	4b0b      	ldr	r3, [pc, #44]	; (801441c <pbuf_alloc+0x1d4>)
 80143f0:	f44f 7291 	mov.w	r2, #290	; 0x122
 80143f4:	490d      	ldr	r1, [pc, #52]	; (801442c <pbuf_alloc+0x1e4>)
 80143f6:	480b      	ldr	r0, [pc, #44]	; (8014424 <pbuf_alloc+0x1dc>)
 80143f8:	f00a ff16 	bl	801f228 <printf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 80143fc:	e008      	b.n	8014410 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80143fe:	4b07      	ldr	r3, [pc, #28]	; (801441c <pbuf_alloc+0x1d4>)
 8014400:	f240 1227 	movw	r2, #295	; 0x127
 8014404:	490a      	ldr	r1, [pc, #40]	; (8014430 <pbuf_alloc+0x1e8>)
 8014406:	4807      	ldr	r0, [pc, #28]	; (8014424 <pbuf_alloc+0x1dc>)
 8014408:	f00a ff0e 	bl	801f228 <printf>
      return NULL;
 801440c:	2300      	movs	r3, #0
 801440e:	e001      	b.n	8014414 <pbuf_alloc+0x1cc>
      break;
 8014410:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8014412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8014414:	4618      	mov	r0, r3
 8014416:	3728      	adds	r7, #40	; 0x28
 8014418:	46bd      	mov	sp, r7
 801441a:	bd80      	pop	{r7, pc}
 801441c:	08025c60 	.word	0x08025c60
 8014420:	08025c90 	.word	0x08025c90
 8014424:	08025cc0 	.word	0x08025cc0
 8014428:	08025ce8 	.word	0x08025ce8
 801442c:	08025d1c 	.word	0x08025d1c
 8014430:	08025d48 	.word	0x08025d48

08014434 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8014434:	b580      	push	{r7, lr}
 8014436:	b086      	sub	sp, #24
 8014438:	af02      	add	r7, sp, #8
 801443a:	6078      	str	r0, [r7, #4]
 801443c:	460b      	mov	r3, r1
 801443e:	807b      	strh	r3, [r7, #2]
 8014440:	4613      	mov	r3, r2
 8014442:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8014444:	883b      	ldrh	r3, [r7, #0]
 8014446:	2b41      	cmp	r3, #65	; 0x41
 8014448:	d009      	beq.n	801445e <pbuf_alloc_reference+0x2a>
 801444a:	883b      	ldrh	r3, [r7, #0]
 801444c:	2b01      	cmp	r3, #1
 801444e:	d006      	beq.n	801445e <pbuf_alloc_reference+0x2a>
 8014450:	4b0f      	ldr	r3, [pc, #60]	; (8014490 <pbuf_alloc_reference+0x5c>)
 8014452:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 8014456:	490f      	ldr	r1, [pc, #60]	; (8014494 <pbuf_alloc_reference+0x60>)
 8014458:	480f      	ldr	r0, [pc, #60]	; (8014498 <pbuf_alloc_reference+0x64>)
 801445a:	f00a fee5 	bl	801f228 <printf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 801445e:	200b      	movs	r0, #11
 8014460:	f7ff fad4 	bl	8013a0c <memp_malloc>
 8014464:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8014466:	68fb      	ldr	r3, [r7, #12]
 8014468:	2b00      	cmp	r3, #0
 801446a:	d101      	bne.n	8014470 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 801446c:	2300      	movs	r3, #0
 801446e:	e00b      	b.n	8014488 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8014470:	8879      	ldrh	r1, [r7, #2]
 8014472:	887a      	ldrh	r2, [r7, #2]
 8014474:	2300      	movs	r3, #0
 8014476:	9301      	str	r3, [sp, #4]
 8014478:	883b      	ldrh	r3, [r7, #0]
 801447a:	9300      	str	r3, [sp, #0]
 801447c:	460b      	mov	r3, r1
 801447e:	6879      	ldr	r1, [r7, #4]
 8014480:	68f8      	ldr	r0, [r7, #12]
 8014482:	f7ff feb7 	bl	80141f4 <pbuf_init_alloced_pbuf>
  return p;
 8014486:	68fb      	ldr	r3, [r7, #12]
}
 8014488:	4618      	mov	r0, r3
 801448a:	3710      	adds	r7, #16
 801448c:	46bd      	mov	sp, r7
 801448e:	bd80      	pop	{r7, pc}
 8014490:	08025c60 	.word	0x08025c60
 8014494:	08025d64 	.word	0x08025d64
 8014498:	08025cc0 	.word	0x08025cc0

0801449c <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 801449c:	b580      	push	{r7, lr}
 801449e:	b088      	sub	sp, #32
 80144a0:	af02      	add	r7, sp, #8
 80144a2:	607b      	str	r3, [r7, #4]
 80144a4:	4603      	mov	r3, r0
 80144a6:	73fb      	strb	r3, [r7, #15]
 80144a8:	460b      	mov	r3, r1
 80144aa:	81bb      	strh	r3, [r7, #12]
 80144ac:	4613      	mov	r3, r2
 80144ae:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 80144b0:	7bfb      	ldrb	r3, [r7, #15]
 80144b2:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 80144b4:	8a7b      	ldrh	r3, [r7, #18]
 80144b6:	3303      	adds	r3, #3
 80144b8:	f023 0203 	bic.w	r2, r3, #3
 80144bc:	89bb      	ldrh	r3, [r7, #12]
 80144be:	441a      	add	r2, r3
 80144c0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80144c2:	429a      	cmp	r2, r3
 80144c4:	d901      	bls.n	80144ca <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 80144c6:	2300      	movs	r3, #0
 80144c8:	e018      	b.n	80144fc <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 80144ca:	6a3b      	ldr	r3, [r7, #32]
 80144cc:	2b00      	cmp	r3, #0
 80144ce:	d007      	beq.n	80144e0 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 80144d0:	8a7b      	ldrh	r3, [r7, #18]
 80144d2:	3303      	adds	r3, #3
 80144d4:	f023 0303 	bic.w	r3, r3, #3
 80144d8:	6a3a      	ldr	r2, [r7, #32]
 80144da:	4413      	add	r3, r2
 80144dc:	617b      	str	r3, [r7, #20]
 80144de:	e001      	b.n	80144e4 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 80144e0:	2300      	movs	r3, #0
 80144e2:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 80144e4:	6878      	ldr	r0, [r7, #4]
 80144e6:	89b9      	ldrh	r1, [r7, #12]
 80144e8:	89ba      	ldrh	r2, [r7, #12]
 80144ea:	2302      	movs	r3, #2
 80144ec:	9301      	str	r3, [sp, #4]
 80144ee:	897b      	ldrh	r3, [r7, #10]
 80144f0:	9300      	str	r3, [sp, #0]
 80144f2:	460b      	mov	r3, r1
 80144f4:	6979      	ldr	r1, [r7, #20]
 80144f6:	f7ff fe7d 	bl	80141f4 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 80144fa:	687b      	ldr	r3, [r7, #4]
}
 80144fc:	4618      	mov	r0, r3
 80144fe:	3718      	adds	r7, #24
 8014500:	46bd      	mov	sp, r7
 8014502:	bd80      	pop	{r7, pc}

08014504 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8014504:	b580      	push	{r7, lr}
 8014506:	b084      	sub	sp, #16
 8014508:	af00      	add	r7, sp, #0
 801450a:	6078      	str	r0, [r7, #4]
 801450c:	460b      	mov	r3, r1
 801450e:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8014510:	687b      	ldr	r3, [r7, #4]
 8014512:	2b00      	cmp	r3, #0
 8014514:	d106      	bne.n	8014524 <pbuf_realloc+0x20>
 8014516:	4b3a      	ldr	r3, [pc, #232]	; (8014600 <pbuf_realloc+0xfc>)
 8014518:	f44f 72cc 	mov.w	r2, #408	; 0x198
 801451c:	4939      	ldr	r1, [pc, #228]	; (8014604 <pbuf_realloc+0x100>)
 801451e:	483a      	ldr	r0, [pc, #232]	; (8014608 <pbuf_realloc+0x104>)
 8014520:	f00a fe82 	bl	801f228 <printf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8014524:	687b      	ldr	r3, [r7, #4]
 8014526:	891b      	ldrh	r3, [r3, #8]
 8014528:	887a      	ldrh	r2, [r7, #2]
 801452a:	429a      	cmp	r2, r3
 801452c:	d263      	bcs.n	80145f6 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 801452e:	687b      	ldr	r3, [r7, #4]
 8014530:	891a      	ldrh	r2, [r3, #8]
 8014532:	887b      	ldrh	r3, [r7, #2]
 8014534:	1ad3      	subs	r3, r2, r3
 8014536:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8014538:	887b      	ldrh	r3, [r7, #2]
 801453a:	817b      	strh	r3, [r7, #10]
  q = p;
 801453c:	687b      	ldr	r3, [r7, #4]
 801453e:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8014540:	e018      	b.n	8014574 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8014542:	68fb      	ldr	r3, [r7, #12]
 8014544:	895b      	ldrh	r3, [r3, #10]
 8014546:	897a      	ldrh	r2, [r7, #10]
 8014548:	1ad3      	subs	r3, r2, r3
 801454a:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 801454c:	68fb      	ldr	r3, [r7, #12]
 801454e:	891a      	ldrh	r2, [r3, #8]
 8014550:	893b      	ldrh	r3, [r7, #8]
 8014552:	1ad3      	subs	r3, r2, r3
 8014554:	b29a      	uxth	r2, r3
 8014556:	68fb      	ldr	r3, [r7, #12]
 8014558:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 801455a:	68fb      	ldr	r3, [r7, #12]
 801455c:	681b      	ldr	r3, [r3, #0]
 801455e:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8014560:	68fb      	ldr	r3, [r7, #12]
 8014562:	2b00      	cmp	r3, #0
 8014564:	d106      	bne.n	8014574 <pbuf_realloc+0x70>
 8014566:	4b26      	ldr	r3, [pc, #152]	; (8014600 <pbuf_realloc+0xfc>)
 8014568:	f240 12af 	movw	r2, #431	; 0x1af
 801456c:	4927      	ldr	r1, [pc, #156]	; (801460c <pbuf_realloc+0x108>)
 801456e:	4826      	ldr	r0, [pc, #152]	; (8014608 <pbuf_realloc+0x104>)
 8014570:	f00a fe5a 	bl	801f228 <printf>
  while (rem_len > q->len) {
 8014574:	68fb      	ldr	r3, [r7, #12]
 8014576:	895b      	ldrh	r3, [r3, #10]
 8014578:	897a      	ldrh	r2, [r7, #10]
 801457a:	429a      	cmp	r2, r3
 801457c:	d8e1      	bhi.n	8014542 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 801457e:	68fb      	ldr	r3, [r7, #12]
 8014580:	7b1b      	ldrb	r3, [r3, #12]
 8014582:	f003 030f 	and.w	r3, r3, #15
 8014586:	2b00      	cmp	r3, #0
 8014588:	d121      	bne.n	80145ce <pbuf_realloc+0xca>
 801458a:	68fb      	ldr	r3, [r7, #12]
 801458c:	895b      	ldrh	r3, [r3, #10]
 801458e:	897a      	ldrh	r2, [r7, #10]
 8014590:	429a      	cmp	r2, r3
 8014592:	d01c      	beq.n	80145ce <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8014594:	68fb      	ldr	r3, [r7, #12]
 8014596:	7b5b      	ldrb	r3, [r3, #13]
 8014598:	f003 0302 	and.w	r3, r3, #2
 801459c:	2b00      	cmp	r3, #0
 801459e:	d116      	bne.n	80145ce <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 80145a0:	68fb      	ldr	r3, [r7, #12]
 80145a2:	685a      	ldr	r2, [r3, #4]
 80145a4:	68fb      	ldr	r3, [r7, #12]
 80145a6:	1ad3      	subs	r3, r2, r3
 80145a8:	b29a      	uxth	r2, r3
 80145aa:	897b      	ldrh	r3, [r7, #10]
 80145ac:	4413      	add	r3, r2
 80145ae:	b29b      	uxth	r3, r3
 80145b0:	4619      	mov	r1, r3
 80145b2:	68f8      	ldr	r0, [r7, #12]
 80145b4:	f7fe ff9e 	bl	80134f4 <mem_trim>
 80145b8:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 80145ba:	68fb      	ldr	r3, [r7, #12]
 80145bc:	2b00      	cmp	r3, #0
 80145be:	d106      	bne.n	80145ce <pbuf_realloc+0xca>
 80145c0:	4b0f      	ldr	r3, [pc, #60]	; (8014600 <pbuf_realloc+0xfc>)
 80145c2:	f240 12bd 	movw	r2, #445	; 0x1bd
 80145c6:	4912      	ldr	r1, [pc, #72]	; (8014610 <pbuf_realloc+0x10c>)
 80145c8:	480f      	ldr	r0, [pc, #60]	; (8014608 <pbuf_realloc+0x104>)
 80145ca:	f00a fe2d 	bl	801f228 <printf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 80145ce:	68fb      	ldr	r3, [r7, #12]
 80145d0:	897a      	ldrh	r2, [r7, #10]
 80145d2:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 80145d4:	68fb      	ldr	r3, [r7, #12]
 80145d6:	895a      	ldrh	r2, [r3, #10]
 80145d8:	68fb      	ldr	r3, [r7, #12]
 80145da:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 80145dc:	68fb      	ldr	r3, [r7, #12]
 80145de:	681b      	ldr	r3, [r3, #0]
 80145e0:	2b00      	cmp	r3, #0
 80145e2:	d004      	beq.n	80145ee <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 80145e4:	68fb      	ldr	r3, [r7, #12]
 80145e6:	681b      	ldr	r3, [r3, #0]
 80145e8:	4618      	mov	r0, r3
 80145ea:	f000 f911 	bl	8014810 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 80145ee:	68fb      	ldr	r3, [r7, #12]
 80145f0:	2200      	movs	r2, #0
 80145f2:	601a      	str	r2, [r3, #0]
 80145f4:	e000      	b.n	80145f8 <pbuf_realloc+0xf4>
    return;
 80145f6:	bf00      	nop

}
 80145f8:	3710      	adds	r7, #16
 80145fa:	46bd      	mov	sp, r7
 80145fc:	bd80      	pop	{r7, pc}
 80145fe:	bf00      	nop
 8014600:	08025c60 	.word	0x08025c60
 8014604:	08025d78 	.word	0x08025d78
 8014608:	08025cc0 	.word	0x08025cc0
 801460c:	08025d90 	.word	0x08025d90
 8014610:	08025da8 	.word	0x08025da8

08014614 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8014614:	b580      	push	{r7, lr}
 8014616:	b086      	sub	sp, #24
 8014618:	af00      	add	r7, sp, #0
 801461a:	60f8      	str	r0, [r7, #12]
 801461c:	60b9      	str	r1, [r7, #8]
 801461e:	4613      	mov	r3, r2
 8014620:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8014622:	68fb      	ldr	r3, [r7, #12]
 8014624:	2b00      	cmp	r3, #0
 8014626:	d106      	bne.n	8014636 <pbuf_add_header_impl+0x22>
 8014628:	4b2b      	ldr	r3, [pc, #172]	; (80146d8 <pbuf_add_header_impl+0xc4>)
 801462a:	f240 12df 	movw	r2, #479	; 0x1df
 801462e:	492b      	ldr	r1, [pc, #172]	; (80146dc <pbuf_add_header_impl+0xc8>)
 8014630:	482b      	ldr	r0, [pc, #172]	; (80146e0 <pbuf_add_header_impl+0xcc>)
 8014632:	f00a fdf9 	bl	801f228 <printf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8014636:	68fb      	ldr	r3, [r7, #12]
 8014638:	2b00      	cmp	r3, #0
 801463a:	d003      	beq.n	8014644 <pbuf_add_header_impl+0x30>
 801463c:	68bb      	ldr	r3, [r7, #8]
 801463e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014642:	d301      	bcc.n	8014648 <pbuf_add_header_impl+0x34>
    return 1;
 8014644:	2301      	movs	r3, #1
 8014646:	e043      	b.n	80146d0 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8014648:	68bb      	ldr	r3, [r7, #8]
 801464a:	2b00      	cmp	r3, #0
 801464c:	d101      	bne.n	8014652 <pbuf_add_header_impl+0x3e>
    return 0;
 801464e:	2300      	movs	r3, #0
 8014650:	e03e      	b.n	80146d0 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8014652:	68bb      	ldr	r3, [r7, #8]
 8014654:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8014656:	68fb      	ldr	r3, [r7, #12]
 8014658:	891a      	ldrh	r2, [r3, #8]
 801465a:	8a7b      	ldrh	r3, [r7, #18]
 801465c:	4413      	add	r3, r2
 801465e:	b29b      	uxth	r3, r3
 8014660:	8a7a      	ldrh	r2, [r7, #18]
 8014662:	429a      	cmp	r2, r3
 8014664:	d901      	bls.n	801466a <pbuf_add_header_impl+0x56>
    return 1;
 8014666:	2301      	movs	r3, #1
 8014668:	e032      	b.n	80146d0 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 801466a:	68fb      	ldr	r3, [r7, #12]
 801466c:	7b1b      	ldrb	r3, [r3, #12]
 801466e:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8014670:	8a3b      	ldrh	r3, [r7, #16]
 8014672:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014676:	2b00      	cmp	r3, #0
 8014678:	d00c      	beq.n	8014694 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 801467a:	68fb      	ldr	r3, [r7, #12]
 801467c:	685a      	ldr	r2, [r3, #4]
 801467e:	68bb      	ldr	r3, [r7, #8]
 8014680:	425b      	negs	r3, r3
 8014682:	4413      	add	r3, r2
 8014684:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8014686:	68fb      	ldr	r3, [r7, #12]
 8014688:	3310      	adds	r3, #16
 801468a:	697a      	ldr	r2, [r7, #20]
 801468c:	429a      	cmp	r2, r3
 801468e:	d20d      	bcs.n	80146ac <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8014690:	2301      	movs	r3, #1
 8014692:	e01d      	b.n	80146d0 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8014694:	79fb      	ldrb	r3, [r7, #7]
 8014696:	2b00      	cmp	r3, #0
 8014698:	d006      	beq.n	80146a8 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 801469a:	68fb      	ldr	r3, [r7, #12]
 801469c:	685a      	ldr	r2, [r3, #4]
 801469e:	68bb      	ldr	r3, [r7, #8]
 80146a0:	425b      	negs	r3, r3
 80146a2:	4413      	add	r3, r2
 80146a4:	617b      	str	r3, [r7, #20]
 80146a6:	e001      	b.n	80146ac <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 80146a8:	2301      	movs	r3, #1
 80146aa:	e011      	b.n	80146d0 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 80146ac:	68fb      	ldr	r3, [r7, #12]
 80146ae:	697a      	ldr	r2, [r7, #20]
 80146b0:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 80146b2:	68fb      	ldr	r3, [r7, #12]
 80146b4:	895a      	ldrh	r2, [r3, #10]
 80146b6:	8a7b      	ldrh	r3, [r7, #18]
 80146b8:	4413      	add	r3, r2
 80146ba:	b29a      	uxth	r2, r3
 80146bc:	68fb      	ldr	r3, [r7, #12]
 80146be:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 80146c0:	68fb      	ldr	r3, [r7, #12]
 80146c2:	891a      	ldrh	r2, [r3, #8]
 80146c4:	8a7b      	ldrh	r3, [r7, #18]
 80146c6:	4413      	add	r3, r2
 80146c8:	b29a      	uxth	r2, r3
 80146ca:	68fb      	ldr	r3, [r7, #12]
 80146cc:	811a      	strh	r2, [r3, #8]


  return 0;
 80146ce:	2300      	movs	r3, #0
}
 80146d0:	4618      	mov	r0, r3
 80146d2:	3718      	adds	r7, #24
 80146d4:	46bd      	mov	sp, r7
 80146d6:	bd80      	pop	{r7, pc}
 80146d8:	08025c60 	.word	0x08025c60
 80146dc:	08025dc4 	.word	0x08025dc4
 80146e0:	08025cc0 	.word	0x08025cc0

080146e4 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 80146e4:	b580      	push	{r7, lr}
 80146e6:	b082      	sub	sp, #8
 80146e8:	af00      	add	r7, sp, #0
 80146ea:	6078      	str	r0, [r7, #4]
 80146ec:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80146ee:	2200      	movs	r2, #0
 80146f0:	6839      	ldr	r1, [r7, #0]
 80146f2:	6878      	ldr	r0, [r7, #4]
 80146f4:	f7ff ff8e 	bl	8014614 <pbuf_add_header_impl>
 80146f8:	4603      	mov	r3, r0
}
 80146fa:	4618      	mov	r0, r3
 80146fc:	3708      	adds	r7, #8
 80146fe:	46bd      	mov	sp, r7
 8014700:	bd80      	pop	{r7, pc}
	...

08014704 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8014704:	b580      	push	{r7, lr}
 8014706:	b084      	sub	sp, #16
 8014708:	af00      	add	r7, sp, #0
 801470a:	6078      	str	r0, [r7, #4]
 801470c:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801470e:	687b      	ldr	r3, [r7, #4]
 8014710:	2b00      	cmp	r3, #0
 8014712:	d106      	bne.n	8014722 <pbuf_remove_header+0x1e>
 8014714:	4b20      	ldr	r3, [pc, #128]	; (8014798 <pbuf_remove_header+0x94>)
 8014716:	f240 224b 	movw	r2, #587	; 0x24b
 801471a:	4920      	ldr	r1, [pc, #128]	; (801479c <pbuf_remove_header+0x98>)
 801471c:	4820      	ldr	r0, [pc, #128]	; (80147a0 <pbuf_remove_header+0x9c>)
 801471e:	f00a fd83 	bl	801f228 <printf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8014722:	687b      	ldr	r3, [r7, #4]
 8014724:	2b00      	cmp	r3, #0
 8014726:	d003      	beq.n	8014730 <pbuf_remove_header+0x2c>
 8014728:	683b      	ldr	r3, [r7, #0]
 801472a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801472e:	d301      	bcc.n	8014734 <pbuf_remove_header+0x30>
    return 1;
 8014730:	2301      	movs	r3, #1
 8014732:	e02c      	b.n	801478e <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8014734:	683b      	ldr	r3, [r7, #0]
 8014736:	2b00      	cmp	r3, #0
 8014738:	d101      	bne.n	801473e <pbuf_remove_header+0x3a>
    return 0;
 801473a:	2300      	movs	r3, #0
 801473c:	e027      	b.n	801478e <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 801473e:	683b      	ldr	r3, [r7, #0]
 8014740:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8014742:	687b      	ldr	r3, [r7, #4]
 8014744:	895b      	ldrh	r3, [r3, #10]
 8014746:	89fa      	ldrh	r2, [r7, #14]
 8014748:	429a      	cmp	r2, r3
 801474a:	d908      	bls.n	801475e <pbuf_remove_header+0x5a>
 801474c:	4b12      	ldr	r3, [pc, #72]	; (8014798 <pbuf_remove_header+0x94>)
 801474e:	f240 2255 	movw	r2, #597	; 0x255
 8014752:	4914      	ldr	r1, [pc, #80]	; (80147a4 <pbuf_remove_header+0xa0>)
 8014754:	4812      	ldr	r0, [pc, #72]	; (80147a0 <pbuf_remove_header+0x9c>)
 8014756:	f00a fd67 	bl	801f228 <printf>
 801475a:	2301      	movs	r3, #1
 801475c:	e017      	b.n	801478e <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 801475e:	687b      	ldr	r3, [r7, #4]
 8014760:	685b      	ldr	r3, [r3, #4]
 8014762:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8014764:	687b      	ldr	r3, [r7, #4]
 8014766:	685a      	ldr	r2, [r3, #4]
 8014768:	683b      	ldr	r3, [r7, #0]
 801476a:	441a      	add	r2, r3
 801476c:	687b      	ldr	r3, [r7, #4]
 801476e:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8014770:	687b      	ldr	r3, [r7, #4]
 8014772:	895a      	ldrh	r2, [r3, #10]
 8014774:	89fb      	ldrh	r3, [r7, #14]
 8014776:	1ad3      	subs	r3, r2, r3
 8014778:	b29a      	uxth	r2, r3
 801477a:	687b      	ldr	r3, [r7, #4]
 801477c:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801477e:	687b      	ldr	r3, [r7, #4]
 8014780:	891a      	ldrh	r2, [r3, #8]
 8014782:	89fb      	ldrh	r3, [r7, #14]
 8014784:	1ad3      	subs	r3, r2, r3
 8014786:	b29a      	uxth	r2, r3
 8014788:	687b      	ldr	r3, [r7, #4]
 801478a:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 801478c:	2300      	movs	r3, #0
}
 801478e:	4618      	mov	r0, r3
 8014790:	3710      	adds	r7, #16
 8014792:	46bd      	mov	sp, r7
 8014794:	bd80      	pop	{r7, pc}
 8014796:	bf00      	nop
 8014798:	08025c60 	.word	0x08025c60
 801479c:	08025dc4 	.word	0x08025dc4
 80147a0:	08025cc0 	.word	0x08025cc0
 80147a4:	08025dd0 	.word	0x08025dd0

080147a8 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 80147a8:	b580      	push	{r7, lr}
 80147aa:	b082      	sub	sp, #8
 80147ac:	af00      	add	r7, sp, #0
 80147ae:	6078      	str	r0, [r7, #4]
 80147b0:	460b      	mov	r3, r1
 80147b2:	807b      	strh	r3, [r7, #2]
 80147b4:	4613      	mov	r3, r2
 80147b6:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 80147b8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80147bc:	2b00      	cmp	r3, #0
 80147be:	da08      	bge.n	80147d2 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 80147c0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80147c4:	425b      	negs	r3, r3
 80147c6:	4619      	mov	r1, r3
 80147c8:	6878      	ldr	r0, [r7, #4]
 80147ca:	f7ff ff9b 	bl	8014704 <pbuf_remove_header>
 80147ce:	4603      	mov	r3, r0
 80147d0:	e007      	b.n	80147e2 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 80147d2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80147d6:	787a      	ldrb	r2, [r7, #1]
 80147d8:	4619      	mov	r1, r3
 80147da:	6878      	ldr	r0, [r7, #4]
 80147dc:	f7ff ff1a 	bl	8014614 <pbuf_add_header_impl>
 80147e0:	4603      	mov	r3, r0
  }
}
 80147e2:	4618      	mov	r0, r3
 80147e4:	3708      	adds	r7, #8
 80147e6:	46bd      	mov	sp, r7
 80147e8:	bd80      	pop	{r7, pc}

080147ea <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80147ea:	b580      	push	{r7, lr}
 80147ec:	b082      	sub	sp, #8
 80147ee:	af00      	add	r7, sp, #0
 80147f0:	6078      	str	r0, [r7, #4]
 80147f2:	460b      	mov	r3, r1
 80147f4:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80147f6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80147fa:	2201      	movs	r2, #1
 80147fc:	4619      	mov	r1, r3
 80147fe:	6878      	ldr	r0, [r7, #4]
 8014800:	f7ff ffd2 	bl	80147a8 <pbuf_header_impl>
 8014804:	4603      	mov	r3, r0
}
 8014806:	4618      	mov	r0, r3
 8014808:	3708      	adds	r7, #8
 801480a:	46bd      	mov	sp, r7
 801480c:	bd80      	pop	{r7, pc}
	...

08014810 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8014810:	b580      	push	{r7, lr}
 8014812:	b088      	sub	sp, #32
 8014814:	af00      	add	r7, sp, #0
 8014816:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8014818:	687b      	ldr	r3, [r7, #4]
 801481a:	2b00      	cmp	r3, #0
 801481c:	d10b      	bne.n	8014836 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 801481e:	687b      	ldr	r3, [r7, #4]
 8014820:	2b00      	cmp	r3, #0
 8014822:	d106      	bne.n	8014832 <pbuf_free+0x22>
 8014824:	4b3b      	ldr	r3, [pc, #236]	; (8014914 <pbuf_free+0x104>)
 8014826:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 801482a:	493b      	ldr	r1, [pc, #236]	; (8014918 <pbuf_free+0x108>)
 801482c:	483b      	ldr	r0, [pc, #236]	; (801491c <pbuf_free+0x10c>)
 801482e:	f00a fcfb 	bl	801f228 <printf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8014832:	2300      	movs	r3, #0
 8014834:	e069      	b.n	801490a <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8014836:	2300      	movs	r3, #0
 8014838:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 801483a:	e062      	b.n	8014902 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 801483c:	f00a fc72 	bl	801f124 <sys_arch_protect>
 8014840:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8014842:	687b      	ldr	r3, [r7, #4]
 8014844:	7b9b      	ldrb	r3, [r3, #14]
 8014846:	2b00      	cmp	r3, #0
 8014848:	d106      	bne.n	8014858 <pbuf_free+0x48>
 801484a:	4b32      	ldr	r3, [pc, #200]	; (8014914 <pbuf_free+0x104>)
 801484c:	f240 22f1 	movw	r2, #753	; 0x2f1
 8014850:	4933      	ldr	r1, [pc, #204]	; (8014920 <pbuf_free+0x110>)
 8014852:	4832      	ldr	r0, [pc, #200]	; (801491c <pbuf_free+0x10c>)
 8014854:	f00a fce8 	bl	801f228 <printf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8014858:	687b      	ldr	r3, [r7, #4]
 801485a:	7b9b      	ldrb	r3, [r3, #14]
 801485c:	3b01      	subs	r3, #1
 801485e:	b2da      	uxtb	r2, r3
 8014860:	687b      	ldr	r3, [r7, #4]
 8014862:	739a      	strb	r2, [r3, #14]
 8014864:	687b      	ldr	r3, [r7, #4]
 8014866:	7b9b      	ldrb	r3, [r3, #14]
 8014868:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 801486a:	69b8      	ldr	r0, [r7, #24]
 801486c:	f00a fc68 	bl	801f140 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8014870:	7dfb      	ldrb	r3, [r7, #23]
 8014872:	2b00      	cmp	r3, #0
 8014874:	d143      	bne.n	80148fe <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8014876:	687b      	ldr	r3, [r7, #4]
 8014878:	681b      	ldr	r3, [r3, #0]
 801487a:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 801487c:	687b      	ldr	r3, [r7, #4]
 801487e:	7b1b      	ldrb	r3, [r3, #12]
 8014880:	f003 030f 	and.w	r3, r3, #15
 8014884:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8014886:	687b      	ldr	r3, [r7, #4]
 8014888:	7b5b      	ldrb	r3, [r3, #13]
 801488a:	f003 0302 	and.w	r3, r3, #2
 801488e:	2b00      	cmp	r3, #0
 8014890:	d011      	beq.n	80148b6 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8014892:	687b      	ldr	r3, [r7, #4]
 8014894:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8014896:	68bb      	ldr	r3, [r7, #8]
 8014898:	691b      	ldr	r3, [r3, #16]
 801489a:	2b00      	cmp	r3, #0
 801489c:	d106      	bne.n	80148ac <pbuf_free+0x9c>
 801489e:	4b1d      	ldr	r3, [pc, #116]	; (8014914 <pbuf_free+0x104>)
 80148a0:	f240 22ff 	movw	r2, #767	; 0x2ff
 80148a4:	491f      	ldr	r1, [pc, #124]	; (8014924 <pbuf_free+0x114>)
 80148a6:	481d      	ldr	r0, [pc, #116]	; (801491c <pbuf_free+0x10c>)
 80148a8:	f00a fcbe 	bl	801f228 <printf>
        pc->custom_free_function(p);
 80148ac:	68bb      	ldr	r3, [r7, #8]
 80148ae:	691b      	ldr	r3, [r3, #16]
 80148b0:	6878      	ldr	r0, [r7, #4]
 80148b2:	4798      	blx	r3
 80148b4:	e01d      	b.n	80148f2 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 80148b6:	7bfb      	ldrb	r3, [r7, #15]
 80148b8:	2b02      	cmp	r3, #2
 80148ba:	d104      	bne.n	80148c6 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 80148bc:	6879      	ldr	r1, [r7, #4]
 80148be:	200c      	movs	r0, #12
 80148c0:	f7ff f8f6 	bl	8013ab0 <memp_free>
 80148c4:	e015      	b.n	80148f2 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 80148c6:	7bfb      	ldrb	r3, [r7, #15]
 80148c8:	2b01      	cmp	r3, #1
 80148ca:	d104      	bne.n	80148d6 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 80148cc:	6879      	ldr	r1, [r7, #4]
 80148ce:	200b      	movs	r0, #11
 80148d0:	f7ff f8ee 	bl	8013ab0 <memp_free>
 80148d4:	e00d      	b.n	80148f2 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 80148d6:	7bfb      	ldrb	r3, [r7, #15]
 80148d8:	2b00      	cmp	r3, #0
 80148da:	d103      	bne.n	80148e4 <pbuf_free+0xd4>
          mem_free(p);
 80148dc:	6878      	ldr	r0, [r7, #4]
 80148de:	f7fe fd79 	bl	80133d4 <mem_free>
 80148e2:	e006      	b.n	80148f2 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 80148e4:	4b0b      	ldr	r3, [pc, #44]	; (8014914 <pbuf_free+0x104>)
 80148e6:	f240 320f 	movw	r2, #783	; 0x30f
 80148ea:	490f      	ldr	r1, [pc, #60]	; (8014928 <pbuf_free+0x118>)
 80148ec:	480b      	ldr	r0, [pc, #44]	; (801491c <pbuf_free+0x10c>)
 80148ee:	f00a fc9b 	bl	801f228 <printf>
        }
      }
      count++;
 80148f2:	7ffb      	ldrb	r3, [r7, #31]
 80148f4:	3301      	adds	r3, #1
 80148f6:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 80148f8:	693b      	ldr	r3, [r7, #16]
 80148fa:	607b      	str	r3, [r7, #4]
 80148fc:	e001      	b.n	8014902 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 80148fe:	2300      	movs	r3, #0
 8014900:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8014902:	687b      	ldr	r3, [r7, #4]
 8014904:	2b00      	cmp	r3, #0
 8014906:	d199      	bne.n	801483c <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8014908:	7ffb      	ldrb	r3, [r7, #31]
}
 801490a:	4618      	mov	r0, r3
 801490c:	3720      	adds	r7, #32
 801490e:	46bd      	mov	sp, r7
 8014910:	bd80      	pop	{r7, pc}
 8014912:	bf00      	nop
 8014914:	08025c60 	.word	0x08025c60
 8014918:	08025dc4 	.word	0x08025dc4
 801491c:	08025cc0 	.word	0x08025cc0
 8014920:	08025df0 	.word	0x08025df0
 8014924:	08025e08 	.word	0x08025e08
 8014928:	08025e2c 	.word	0x08025e2c

0801492c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 801492c:	b480      	push	{r7}
 801492e:	b085      	sub	sp, #20
 8014930:	af00      	add	r7, sp, #0
 8014932:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8014934:	2300      	movs	r3, #0
 8014936:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8014938:	e005      	b.n	8014946 <pbuf_clen+0x1a>
    ++len;
 801493a:	89fb      	ldrh	r3, [r7, #14]
 801493c:	3301      	adds	r3, #1
 801493e:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8014940:	687b      	ldr	r3, [r7, #4]
 8014942:	681b      	ldr	r3, [r3, #0]
 8014944:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8014946:	687b      	ldr	r3, [r7, #4]
 8014948:	2b00      	cmp	r3, #0
 801494a:	d1f6      	bne.n	801493a <pbuf_clen+0xe>
  }
  return len;
 801494c:	89fb      	ldrh	r3, [r7, #14]
}
 801494e:	4618      	mov	r0, r3
 8014950:	3714      	adds	r7, #20
 8014952:	46bd      	mov	sp, r7
 8014954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014958:	4770      	bx	lr
	...

0801495c <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 801495c:	b580      	push	{r7, lr}
 801495e:	b084      	sub	sp, #16
 8014960:	af00      	add	r7, sp, #0
 8014962:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8014964:	687b      	ldr	r3, [r7, #4]
 8014966:	2b00      	cmp	r3, #0
 8014968:	d016      	beq.n	8014998 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 801496a:	f00a fbdb 	bl	801f124 <sys_arch_protect>
 801496e:	60f8      	str	r0, [r7, #12]
 8014970:	687b      	ldr	r3, [r7, #4]
 8014972:	7b9b      	ldrb	r3, [r3, #14]
 8014974:	3301      	adds	r3, #1
 8014976:	b2da      	uxtb	r2, r3
 8014978:	687b      	ldr	r3, [r7, #4]
 801497a:	739a      	strb	r2, [r3, #14]
 801497c:	68f8      	ldr	r0, [r7, #12]
 801497e:	f00a fbdf 	bl	801f140 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8014982:	687b      	ldr	r3, [r7, #4]
 8014984:	7b9b      	ldrb	r3, [r3, #14]
 8014986:	2b00      	cmp	r3, #0
 8014988:	d106      	bne.n	8014998 <pbuf_ref+0x3c>
 801498a:	4b05      	ldr	r3, [pc, #20]	; (80149a0 <pbuf_ref+0x44>)
 801498c:	f240 3242 	movw	r2, #834	; 0x342
 8014990:	4904      	ldr	r1, [pc, #16]	; (80149a4 <pbuf_ref+0x48>)
 8014992:	4805      	ldr	r0, [pc, #20]	; (80149a8 <pbuf_ref+0x4c>)
 8014994:	f00a fc48 	bl	801f228 <printf>
  }
}
 8014998:	bf00      	nop
 801499a:	3710      	adds	r7, #16
 801499c:	46bd      	mov	sp, r7
 801499e:	bd80      	pop	{r7, pc}
 80149a0:	08025c60 	.word	0x08025c60
 80149a4:	08025e40 	.word	0x08025e40
 80149a8:	08025cc0 	.word	0x08025cc0

080149ac <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 80149ac:	b580      	push	{r7, lr}
 80149ae:	b084      	sub	sp, #16
 80149b0:	af00      	add	r7, sp, #0
 80149b2:	6078      	str	r0, [r7, #4]
 80149b4:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 80149b6:	687b      	ldr	r3, [r7, #4]
 80149b8:	2b00      	cmp	r3, #0
 80149ba:	d002      	beq.n	80149c2 <pbuf_cat+0x16>
 80149bc:	683b      	ldr	r3, [r7, #0]
 80149be:	2b00      	cmp	r3, #0
 80149c0:	d107      	bne.n	80149d2 <pbuf_cat+0x26>
 80149c2:	4b20      	ldr	r3, [pc, #128]	; (8014a44 <pbuf_cat+0x98>)
 80149c4:	f240 3259 	movw	r2, #857	; 0x359
 80149c8:	491f      	ldr	r1, [pc, #124]	; (8014a48 <pbuf_cat+0x9c>)
 80149ca:	4820      	ldr	r0, [pc, #128]	; (8014a4c <pbuf_cat+0xa0>)
 80149cc:	f00a fc2c 	bl	801f228 <printf>
 80149d0:	e034      	b.n	8014a3c <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	60fb      	str	r3, [r7, #12]
 80149d6:	e00a      	b.n	80149ee <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80149d8:	68fb      	ldr	r3, [r7, #12]
 80149da:	891a      	ldrh	r2, [r3, #8]
 80149dc:	683b      	ldr	r3, [r7, #0]
 80149de:	891b      	ldrh	r3, [r3, #8]
 80149e0:	4413      	add	r3, r2
 80149e2:	b29a      	uxth	r2, r3
 80149e4:	68fb      	ldr	r3, [r7, #12]
 80149e6:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 80149e8:	68fb      	ldr	r3, [r7, #12]
 80149ea:	681b      	ldr	r3, [r3, #0]
 80149ec:	60fb      	str	r3, [r7, #12]
 80149ee:	68fb      	ldr	r3, [r7, #12]
 80149f0:	681b      	ldr	r3, [r3, #0]
 80149f2:	2b00      	cmp	r3, #0
 80149f4:	d1f0      	bne.n	80149d8 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80149f6:	68fb      	ldr	r3, [r7, #12]
 80149f8:	891a      	ldrh	r2, [r3, #8]
 80149fa:	68fb      	ldr	r3, [r7, #12]
 80149fc:	895b      	ldrh	r3, [r3, #10]
 80149fe:	429a      	cmp	r2, r3
 8014a00:	d006      	beq.n	8014a10 <pbuf_cat+0x64>
 8014a02:	4b10      	ldr	r3, [pc, #64]	; (8014a44 <pbuf_cat+0x98>)
 8014a04:	f240 3262 	movw	r2, #866	; 0x362
 8014a08:	4911      	ldr	r1, [pc, #68]	; (8014a50 <pbuf_cat+0xa4>)
 8014a0a:	4810      	ldr	r0, [pc, #64]	; (8014a4c <pbuf_cat+0xa0>)
 8014a0c:	f00a fc0c 	bl	801f228 <printf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8014a10:	68fb      	ldr	r3, [r7, #12]
 8014a12:	681b      	ldr	r3, [r3, #0]
 8014a14:	2b00      	cmp	r3, #0
 8014a16:	d006      	beq.n	8014a26 <pbuf_cat+0x7a>
 8014a18:	4b0a      	ldr	r3, [pc, #40]	; (8014a44 <pbuf_cat+0x98>)
 8014a1a:	f240 3263 	movw	r2, #867	; 0x363
 8014a1e:	490d      	ldr	r1, [pc, #52]	; (8014a54 <pbuf_cat+0xa8>)
 8014a20:	480a      	ldr	r0, [pc, #40]	; (8014a4c <pbuf_cat+0xa0>)
 8014a22:	f00a fc01 	bl	801f228 <printf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8014a26:	68fb      	ldr	r3, [r7, #12]
 8014a28:	891a      	ldrh	r2, [r3, #8]
 8014a2a:	683b      	ldr	r3, [r7, #0]
 8014a2c:	891b      	ldrh	r3, [r3, #8]
 8014a2e:	4413      	add	r3, r2
 8014a30:	b29a      	uxth	r2, r3
 8014a32:	68fb      	ldr	r3, [r7, #12]
 8014a34:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8014a36:	68fb      	ldr	r3, [r7, #12]
 8014a38:	683a      	ldr	r2, [r7, #0]
 8014a3a:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8014a3c:	3710      	adds	r7, #16
 8014a3e:	46bd      	mov	sp, r7
 8014a40:	bd80      	pop	{r7, pc}
 8014a42:	bf00      	nop
 8014a44:	08025c60 	.word	0x08025c60
 8014a48:	08025e54 	.word	0x08025e54
 8014a4c:	08025cc0 	.word	0x08025cc0
 8014a50:	08025e8c 	.word	0x08025e8c
 8014a54:	08025ebc 	.word	0x08025ebc

08014a58 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8014a58:	b580      	push	{r7, lr}
 8014a5a:	b082      	sub	sp, #8
 8014a5c:	af00      	add	r7, sp, #0
 8014a5e:	6078      	str	r0, [r7, #4]
 8014a60:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8014a62:	6839      	ldr	r1, [r7, #0]
 8014a64:	6878      	ldr	r0, [r7, #4]
 8014a66:	f7ff ffa1 	bl	80149ac <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8014a6a:	6838      	ldr	r0, [r7, #0]
 8014a6c:	f7ff ff76 	bl	801495c <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8014a70:	bf00      	nop
 8014a72:	3708      	adds	r7, #8
 8014a74:	46bd      	mov	sp, r7
 8014a76:	bd80      	pop	{r7, pc}

08014a78 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8014a78:	b580      	push	{r7, lr}
 8014a7a:	b086      	sub	sp, #24
 8014a7c:	af00      	add	r7, sp, #0
 8014a7e:	6078      	str	r0, [r7, #4]
 8014a80:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8014a82:	2300      	movs	r3, #0
 8014a84:	617b      	str	r3, [r7, #20]
 8014a86:	2300      	movs	r3, #0
 8014a88:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8014a8a:	687b      	ldr	r3, [r7, #4]
 8014a8c:	2b00      	cmp	r3, #0
 8014a8e:	d008      	beq.n	8014aa2 <pbuf_copy+0x2a>
 8014a90:	683b      	ldr	r3, [r7, #0]
 8014a92:	2b00      	cmp	r3, #0
 8014a94:	d005      	beq.n	8014aa2 <pbuf_copy+0x2a>
 8014a96:	687b      	ldr	r3, [r7, #4]
 8014a98:	891a      	ldrh	r2, [r3, #8]
 8014a9a:	683b      	ldr	r3, [r7, #0]
 8014a9c:	891b      	ldrh	r3, [r3, #8]
 8014a9e:	429a      	cmp	r2, r3
 8014aa0:	d209      	bcs.n	8014ab6 <pbuf_copy+0x3e>
 8014aa2:	4b57      	ldr	r3, [pc, #348]	; (8014c00 <pbuf_copy+0x188>)
 8014aa4:	f240 32c9 	movw	r2, #969	; 0x3c9
 8014aa8:	4956      	ldr	r1, [pc, #344]	; (8014c04 <pbuf_copy+0x18c>)
 8014aaa:	4857      	ldr	r0, [pc, #348]	; (8014c08 <pbuf_copy+0x190>)
 8014aac:	f00a fbbc 	bl	801f228 <printf>
 8014ab0:	f06f 030f 	mvn.w	r3, #15
 8014ab4:	e09f      	b.n	8014bf6 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8014ab6:	687b      	ldr	r3, [r7, #4]
 8014ab8:	895b      	ldrh	r3, [r3, #10]
 8014aba:	461a      	mov	r2, r3
 8014abc:	697b      	ldr	r3, [r7, #20]
 8014abe:	1ad2      	subs	r2, r2, r3
 8014ac0:	683b      	ldr	r3, [r7, #0]
 8014ac2:	895b      	ldrh	r3, [r3, #10]
 8014ac4:	4619      	mov	r1, r3
 8014ac6:	693b      	ldr	r3, [r7, #16]
 8014ac8:	1acb      	subs	r3, r1, r3
 8014aca:	429a      	cmp	r2, r3
 8014acc:	d306      	bcc.n	8014adc <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8014ace:	683b      	ldr	r3, [r7, #0]
 8014ad0:	895b      	ldrh	r3, [r3, #10]
 8014ad2:	461a      	mov	r2, r3
 8014ad4:	693b      	ldr	r3, [r7, #16]
 8014ad6:	1ad3      	subs	r3, r2, r3
 8014ad8:	60fb      	str	r3, [r7, #12]
 8014ada:	e005      	b.n	8014ae8 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8014adc:	687b      	ldr	r3, [r7, #4]
 8014ade:	895b      	ldrh	r3, [r3, #10]
 8014ae0:	461a      	mov	r2, r3
 8014ae2:	697b      	ldr	r3, [r7, #20]
 8014ae4:	1ad3      	subs	r3, r2, r3
 8014ae6:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8014ae8:	687b      	ldr	r3, [r7, #4]
 8014aea:	685a      	ldr	r2, [r3, #4]
 8014aec:	697b      	ldr	r3, [r7, #20]
 8014aee:	18d0      	adds	r0, r2, r3
 8014af0:	683b      	ldr	r3, [r7, #0]
 8014af2:	685a      	ldr	r2, [r3, #4]
 8014af4:	693b      	ldr	r3, [r7, #16]
 8014af6:	4413      	add	r3, r2
 8014af8:	68fa      	ldr	r2, [r7, #12]
 8014afa:	4619      	mov	r1, r3
 8014afc:	f00a fb64 	bl	801f1c8 <memcpy>
    offset_to += len;
 8014b00:	697a      	ldr	r2, [r7, #20]
 8014b02:	68fb      	ldr	r3, [r7, #12]
 8014b04:	4413      	add	r3, r2
 8014b06:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8014b08:	693a      	ldr	r2, [r7, #16]
 8014b0a:	68fb      	ldr	r3, [r7, #12]
 8014b0c:	4413      	add	r3, r2
 8014b0e:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8014b10:	687b      	ldr	r3, [r7, #4]
 8014b12:	895b      	ldrh	r3, [r3, #10]
 8014b14:	461a      	mov	r2, r3
 8014b16:	697b      	ldr	r3, [r7, #20]
 8014b18:	4293      	cmp	r3, r2
 8014b1a:	d906      	bls.n	8014b2a <pbuf_copy+0xb2>
 8014b1c:	4b38      	ldr	r3, [pc, #224]	; (8014c00 <pbuf_copy+0x188>)
 8014b1e:	f240 32d9 	movw	r2, #985	; 0x3d9
 8014b22:	493a      	ldr	r1, [pc, #232]	; (8014c0c <pbuf_copy+0x194>)
 8014b24:	4838      	ldr	r0, [pc, #224]	; (8014c08 <pbuf_copy+0x190>)
 8014b26:	f00a fb7f 	bl	801f228 <printf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8014b2a:	683b      	ldr	r3, [r7, #0]
 8014b2c:	895b      	ldrh	r3, [r3, #10]
 8014b2e:	461a      	mov	r2, r3
 8014b30:	693b      	ldr	r3, [r7, #16]
 8014b32:	4293      	cmp	r3, r2
 8014b34:	d906      	bls.n	8014b44 <pbuf_copy+0xcc>
 8014b36:	4b32      	ldr	r3, [pc, #200]	; (8014c00 <pbuf_copy+0x188>)
 8014b38:	f240 32da 	movw	r2, #986	; 0x3da
 8014b3c:	4934      	ldr	r1, [pc, #208]	; (8014c10 <pbuf_copy+0x198>)
 8014b3e:	4832      	ldr	r0, [pc, #200]	; (8014c08 <pbuf_copy+0x190>)
 8014b40:	f00a fb72 	bl	801f228 <printf>
    if (offset_from >= p_from->len) {
 8014b44:	683b      	ldr	r3, [r7, #0]
 8014b46:	895b      	ldrh	r3, [r3, #10]
 8014b48:	461a      	mov	r2, r3
 8014b4a:	693b      	ldr	r3, [r7, #16]
 8014b4c:	4293      	cmp	r3, r2
 8014b4e:	d304      	bcc.n	8014b5a <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8014b50:	2300      	movs	r3, #0
 8014b52:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8014b54:	683b      	ldr	r3, [r7, #0]
 8014b56:	681b      	ldr	r3, [r3, #0]
 8014b58:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8014b5a:	687b      	ldr	r3, [r7, #4]
 8014b5c:	895b      	ldrh	r3, [r3, #10]
 8014b5e:	461a      	mov	r2, r3
 8014b60:	697b      	ldr	r3, [r7, #20]
 8014b62:	4293      	cmp	r3, r2
 8014b64:	d114      	bne.n	8014b90 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8014b66:	2300      	movs	r3, #0
 8014b68:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8014b6a:	687b      	ldr	r3, [r7, #4]
 8014b6c:	681b      	ldr	r3, [r3, #0]
 8014b6e:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8014b70:	687b      	ldr	r3, [r7, #4]
 8014b72:	2b00      	cmp	r3, #0
 8014b74:	d10c      	bne.n	8014b90 <pbuf_copy+0x118>
 8014b76:	683b      	ldr	r3, [r7, #0]
 8014b78:	2b00      	cmp	r3, #0
 8014b7a:	d009      	beq.n	8014b90 <pbuf_copy+0x118>
 8014b7c:	4b20      	ldr	r3, [pc, #128]	; (8014c00 <pbuf_copy+0x188>)
 8014b7e:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8014b82:	4924      	ldr	r1, [pc, #144]	; (8014c14 <pbuf_copy+0x19c>)
 8014b84:	4820      	ldr	r0, [pc, #128]	; (8014c08 <pbuf_copy+0x190>)
 8014b86:	f00a fb4f 	bl	801f228 <printf>
 8014b8a:	f06f 030f 	mvn.w	r3, #15
 8014b8e:	e032      	b.n	8014bf6 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8014b90:	683b      	ldr	r3, [r7, #0]
 8014b92:	2b00      	cmp	r3, #0
 8014b94:	d013      	beq.n	8014bbe <pbuf_copy+0x146>
 8014b96:	683b      	ldr	r3, [r7, #0]
 8014b98:	895a      	ldrh	r2, [r3, #10]
 8014b9a:	683b      	ldr	r3, [r7, #0]
 8014b9c:	891b      	ldrh	r3, [r3, #8]
 8014b9e:	429a      	cmp	r2, r3
 8014ba0:	d10d      	bne.n	8014bbe <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8014ba2:	683b      	ldr	r3, [r7, #0]
 8014ba4:	681b      	ldr	r3, [r3, #0]
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	d009      	beq.n	8014bbe <pbuf_copy+0x146>
 8014baa:	4b15      	ldr	r3, [pc, #84]	; (8014c00 <pbuf_copy+0x188>)
 8014bac:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8014bb0:	4919      	ldr	r1, [pc, #100]	; (8014c18 <pbuf_copy+0x1a0>)
 8014bb2:	4815      	ldr	r0, [pc, #84]	; (8014c08 <pbuf_copy+0x190>)
 8014bb4:	f00a fb38 	bl	801f228 <printf>
 8014bb8:	f06f 0305 	mvn.w	r3, #5
 8014bbc:	e01b      	b.n	8014bf6 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8014bbe:	687b      	ldr	r3, [r7, #4]
 8014bc0:	2b00      	cmp	r3, #0
 8014bc2:	d013      	beq.n	8014bec <pbuf_copy+0x174>
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	895a      	ldrh	r2, [r3, #10]
 8014bc8:	687b      	ldr	r3, [r7, #4]
 8014bca:	891b      	ldrh	r3, [r3, #8]
 8014bcc:	429a      	cmp	r2, r3
 8014bce:	d10d      	bne.n	8014bec <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8014bd0:	687b      	ldr	r3, [r7, #4]
 8014bd2:	681b      	ldr	r3, [r3, #0]
 8014bd4:	2b00      	cmp	r3, #0
 8014bd6:	d009      	beq.n	8014bec <pbuf_copy+0x174>
 8014bd8:	4b09      	ldr	r3, [pc, #36]	; (8014c00 <pbuf_copy+0x188>)
 8014bda:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8014bde:	490e      	ldr	r1, [pc, #56]	; (8014c18 <pbuf_copy+0x1a0>)
 8014be0:	4809      	ldr	r0, [pc, #36]	; (8014c08 <pbuf_copy+0x190>)
 8014be2:	f00a fb21 	bl	801f228 <printf>
 8014be6:	f06f 0305 	mvn.w	r3, #5
 8014bea:	e004      	b.n	8014bf6 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8014bec:	683b      	ldr	r3, [r7, #0]
 8014bee:	2b00      	cmp	r3, #0
 8014bf0:	f47f af61 	bne.w	8014ab6 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8014bf4:	2300      	movs	r3, #0
}
 8014bf6:	4618      	mov	r0, r3
 8014bf8:	3718      	adds	r7, #24
 8014bfa:	46bd      	mov	sp, r7
 8014bfc:	bd80      	pop	{r7, pc}
 8014bfe:	bf00      	nop
 8014c00:	08025c60 	.word	0x08025c60
 8014c04:	08025f08 	.word	0x08025f08
 8014c08:	08025cc0 	.word	0x08025cc0
 8014c0c:	08025f38 	.word	0x08025f38
 8014c10:	08025f50 	.word	0x08025f50
 8014c14:	08025f6c 	.word	0x08025f6c
 8014c18:	08025f7c 	.word	0x08025f7c

08014c1c <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8014c1c:	b580      	push	{r7, lr}
 8014c1e:	b088      	sub	sp, #32
 8014c20:	af00      	add	r7, sp, #0
 8014c22:	60f8      	str	r0, [r7, #12]
 8014c24:	60b9      	str	r1, [r7, #8]
 8014c26:	4611      	mov	r1, r2
 8014c28:	461a      	mov	r2, r3
 8014c2a:	460b      	mov	r3, r1
 8014c2c:	80fb      	strh	r3, [r7, #6]
 8014c2e:	4613      	mov	r3, r2
 8014c30:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8014c32:	2300      	movs	r3, #0
 8014c34:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8014c36:	2300      	movs	r3, #0
 8014c38:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8014c3a:	68fb      	ldr	r3, [r7, #12]
 8014c3c:	2b00      	cmp	r3, #0
 8014c3e:	d108      	bne.n	8014c52 <pbuf_copy_partial+0x36>
 8014c40:	4b2b      	ldr	r3, [pc, #172]	; (8014cf0 <pbuf_copy_partial+0xd4>)
 8014c42:	f240 420a 	movw	r2, #1034	; 0x40a
 8014c46:	492b      	ldr	r1, [pc, #172]	; (8014cf4 <pbuf_copy_partial+0xd8>)
 8014c48:	482b      	ldr	r0, [pc, #172]	; (8014cf8 <pbuf_copy_partial+0xdc>)
 8014c4a:	f00a faed 	bl	801f228 <printf>
 8014c4e:	2300      	movs	r3, #0
 8014c50:	e04a      	b.n	8014ce8 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8014c52:	68bb      	ldr	r3, [r7, #8]
 8014c54:	2b00      	cmp	r3, #0
 8014c56:	d108      	bne.n	8014c6a <pbuf_copy_partial+0x4e>
 8014c58:	4b25      	ldr	r3, [pc, #148]	; (8014cf0 <pbuf_copy_partial+0xd4>)
 8014c5a:	f240 420b 	movw	r2, #1035	; 0x40b
 8014c5e:	4927      	ldr	r1, [pc, #156]	; (8014cfc <pbuf_copy_partial+0xe0>)
 8014c60:	4825      	ldr	r0, [pc, #148]	; (8014cf8 <pbuf_copy_partial+0xdc>)
 8014c62:	f00a fae1 	bl	801f228 <printf>
 8014c66:	2300      	movs	r3, #0
 8014c68:	e03e      	b.n	8014ce8 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8014c6a:	68fb      	ldr	r3, [r7, #12]
 8014c6c:	61fb      	str	r3, [r7, #28]
 8014c6e:	e034      	b.n	8014cda <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8014c70:	88bb      	ldrh	r3, [r7, #4]
 8014c72:	2b00      	cmp	r3, #0
 8014c74:	d00a      	beq.n	8014c8c <pbuf_copy_partial+0x70>
 8014c76:	69fb      	ldr	r3, [r7, #28]
 8014c78:	895b      	ldrh	r3, [r3, #10]
 8014c7a:	88ba      	ldrh	r2, [r7, #4]
 8014c7c:	429a      	cmp	r2, r3
 8014c7e:	d305      	bcc.n	8014c8c <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8014c80:	69fb      	ldr	r3, [r7, #28]
 8014c82:	895b      	ldrh	r3, [r3, #10]
 8014c84:	88ba      	ldrh	r2, [r7, #4]
 8014c86:	1ad3      	subs	r3, r2, r3
 8014c88:	80bb      	strh	r3, [r7, #4]
 8014c8a:	e023      	b.n	8014cd4 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8014c8c:	69fb      	ldr	r3, [r7, #28]
 8014c8e:	895a      	ldrh	r2, [r3, #10]
 8014c90:	88bb      	ldrh	r3, [r7, #4]
 8014c92:	1ad3      	subs	r3, r2, r3
 8014c94:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8014c96:	8b3a      	ldrh	r2, [r7, #24]
 8014c98:	88fb      	ldrh	r3, [r7, #6]
 8014c9a:	429a      	cmp	r2, r3
 8014c9c:	d901      	bls.n	8014ca2 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8014c9e:	88fb      	ldrh	r3, [r7, #6]
 8014ca0:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8014ca2:	8b7b      	ldrh	r3, [r7, #26]
 8014ca4:	68ba      	ldr	r2, [r7, #8]
 8014ca6:	18d0      	adds	r0, r2, r3
 8014ca8:	69fb      	ldr	r3, [r7, #28]
 8014caa:	685a      	ldr	r2, [r3, #4]
 8014cac:	88bb      	ldrh	r3, [r7, #4]
 8014cae:	4413      	add	r3, r2
 8014cb0:	8b3a      	ldrh	r2, [r7, #24]
 8014cb2:	4619      	mov	r1, r3
 8014cb4:	f00a fa88 	bl	801f1c8 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8014cb8:	8afa      	ldrh	r2, [r7, #22]
 8014cba:	8b3b      	ldrh	r3, [r7, #24]
 8014cbc:	4413      	add	r3, r2
 8014cbe:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8014cc0:	8b7a      	ldrh	r2, [r7, #26]
 8014cc2:	8b3b      	ldrh	r3, [r7, #24]
 8014cc4:	4413      	add	r3, r2
 8014cc6:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8014cc8:	88fa      	ldrh	r2, [r7, #6]
 8014cca:	8b3b      	ldrh	r3, [r7, #24]
 8014ccc:	1ad3      	subs	r3, r2, r3
 8014cce:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8014cd0:	2300      	movs	r3, #0
 8014cd2:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8014cd4:	69fb      	ldr	r3, [r7, #28]
 8014cd6:	681b      	ldr	r3, [r3, #0]
 8014cd8:	61fb      	str	r3, [r7, #28]
 8014cda:	88fb      	ldrh	r3, [r7, #6]
 8014cdc:	2b00      	cmp	r3, #0
 8014cde:	d002      	beq.n	8014ce6 <pbuf_copy_partial+0xca>
 8014ce0:	69fb      	ldr	r3, [r7, #28]
 8014ce2:	2b00      	cmp	r3, #0
 8014ce4:	d1c4      	bne.n	8014c70 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8014ce6:	8afb      	ldrh	r3, [r7, #22]
}
 8014ce8:	4618      	mov	r0, r3
 8014cea:	3720      	adds	r7, #32
 8014cec:	46bd      	mov	sp, r7
 8014cee:	bd80      	pop	{r7, pc}
 8014cf0:	08025c60 	.word	0x08025c60
 8014cf4:	08025fa8 	.word	0x08025fa8
 8014cf8:	08025cc0 	.word	0x08025cc0
 8014cfc:	08025fc8 	.word	0x08025fc8

08014d00 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8014d00:	b580      	push	{r7, lr}
 8014d02:	b084      	sub	sp, #16
 8014d04:	af00      	add	r7, sp, #0
 8014d06:	4603      	mov	r3, r0
 8014d08:	603a      	str	r2, [r7, #0]
 8014d0a:	71fb      	strb	r3, [r7, #7]
 8014d0c:	460b      	mov	r3, r1
 8014d0e:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8014d10:	683b      	ldr	r3, [r7, #0]
 8014d12:	8919      	ldrh	r1, [r3, #8]
 8014d14:	88ba      	ldrh	r2, [r7, #4]
 8014d16:	79fb      	ldrb	r3, [r7, #7]
 8014d18:	4618      	mov	r0, r3
 8014d1a:	f7ff fa95 	bl	8014248 <pbuf_alloc>
 8014d1e:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8014d20:	68fb      	ldr	r3, [r7, #12]
 8014d22:	2b00      	cmp	r3, #0
 8014d24:	d101      	bne.n	8014d2a <pbuf_clone+0x2a>
    return NULL;
 8014d26:	2300      	movs	r3, #0
 8014d28:	e011      	b.n	8014d4e <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8014d2a:	6839      	ldr	r1, [r7, #0]
 8014d2c:	68f8      	ldr	r0, [r7, #12]
 8014d2e:	f7ff fea3 	bl	8014a78 <pbuf_copy>
 8014d32:	4603      	mov	r3, r0
 8014d34:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8014d36:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8014d3a:	2b00      	cmp	r3, #0
 8014d3c:	d006      	beq.n	8014d4c <pbuf_clone+0x4c>
 8014d3e:	4b06      	ldr	r3, [pc, #24]	; (8014d58 <pbuf_clone+0x58>)
 8014d40:	f240 5224 	movw	r2, #1316	; 0x524
 8014d44:	4905      	ldr	r1, [pc, #20]	; (8014d5c <pbuf_clone+0x5c>)
 8014d46:	4806      	ldr	r0, [pc, #24]	; (8014d60 <pbuf_clone+0x60>)
 8014d48:	f00a fa6e 	bl	801f228 <printf>
  return q;
 8014d4c:	68fb      	ldr	r3, [r7, #12]
}
 8014d4e:	4618      	mov	r0, r3
 8014d50:	3710      	adds	r7, #16
 8014d52:	46bd      	mov	sp, r7
 8014d54:	bd80      	pop	{r7, pc}
 8014d56:	bf00      	nop
 8014d58:	08025c60 	.word	0x08025c60
 8014d5c:	080260d4 	.word	0x080260d4
 8014d60:	08025cc0 	.word	0x08025cc0

08014d64 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8014d64:	b580      	push	{r7, lr}
 8014d66:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8014d68:	f00a fabe 	bl	801f2e8 <rand>
 8014d6c:	4603      	mov	r3, r0
 8014d6e:	b29b      	uxth	r3, r3
 8014d70:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8014d74:	b29b      	uxth	r3, r3
 8014d76:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8014d7a:	b29a      	uxth	r2, r3
 8014d7c:	4b01      	ldr	r3, [pc, #4]	; (8014d84 <tcp_init+0x20>)
 8014d7e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8014d80:	bf00      	nop
 8014d82:	bd80      	pop	{r7, pc}
 8014d84:	20000010 	.word	0x20000010

08014d88 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8014d88:	b580      	push	{r7, lr}
 8014d8a:	b082      	sub	sp, #8
 8014d8c:	af00      	add	r7, sp, #0
 8014d8e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	7d1b      	ldrb	r3, [r3, #20]
 8014d94:	2b01      	cmp	r3, #1
 8014d96:	d105      	bne.n	8014da4 <tcp_free+0x1c>
 8014d98:	4b06      	ldr	r3, [pc, #24]	; (8014db4 <tcp_free+0x2c>)
 8014d9a:	22d4      	movs	r2, #212	; 0xd4
 8014d9c:	4906      	ldr	r1, [pc, #24]	; (8014db8 <tcp_free+0x30>)
 8014d9e:	4807      	ldr	r0, [pc, #28]	; (8014dbc <tcp_free+0x34>)
 8014da0:	f00a fa42 	bl	801f228 <printf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8014da4:	6879      	ldr	r1, [r7, #4]
 8014da6:	2001      	movs	r0, #1
 8014da8:	f7fe fe82 	bl	8013ab0 <memp_free>
}
 8014dac:	bf00      	nop
 8014dae:	3708      	adds	r7, #8
 8014db0:	46bd      	mov	sp, r7
 8014db2:	bd80      	pop	{r7, pc}
 8014db4:	08026160 	.word	0x08026160
 8014db8:	08026190 	.word	0x08026190
 8014dbc:	080261a4 	.word	0x080261a4

08014dc0 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8014dc0:	b580      	push	{r7, lr}
 8014dc2:	b082      	sub	sp, #8
 8014dc4:	af00      	add	r7, sp, #0
 8014dc6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8014dc8:	687b      	ldr	r3, [r7, #4]
 8014dca:	7d1b      	ldrb	r3, [r3, #20]
 8014dcc:	2b01      	cmp	r3, #1
 8014dce:	d105      	bne.n	8014ddc <tcp_free_listen+0x1c>
 8014dd0:	4b06      	ldr	r3, [pc, #24]	; (8014dec <tcp_free_listen+0x2c>)
 8014dd2:	22df      	movs	r2, #223	; 0xdf
 8014dd4:	4906      	ldr	r1, [pc, #24]	; (8014df0 <tcp_free_listen+0x30>)
 8014dd6:	4807      	ldr	r0, [pc, #28]	; (8014df4 <tcp_free_listen+0x34>)
 8014dd8:	f00a fa26 	bl	801f228 <printf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8014ddc:	6879      	ldr	r1, [r7, #4]
 8014dde:	2002      	movs	r0, #2
 8014de0:	f7fe fe66 	bl	8013ab0 <memp_free>
}
 8014de4:	bf00      	nop
 8014de6:	3708      	adds	r7, #8
 8014de8:	46bd      	mov	sp, r7
 8014dea:	bd80      	pop	{r7, pc}
 8014dec:	08026160 	.word	0x08026160
 8014df0:	080261cc 	.word	0x080261cc
 8014df4:	080261a4 	.word	0x080261a4

08014df8 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8014df8:	b580      	push	{r7, lr}
 8014dfa:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8014dfc:	f000 fea2 	bl	8015b44 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8014e00:	4b07      	ldr	r3, [pc, #28]	; (8014e20 <tcp_tmr+0x28>)
 8014e02:	781b      	ldrb	r3, [r3, #0]
 8014e04:	3301      	adds	r3, #1
 8014e06:	b2da      	uxtb	r2, r3
 8014e08:	4b05      	ldr	r3, [pc, #20]	; (8014e20 <tcp_tmr+0x28>)
 8014e0a:	701a      	strb	r2, [r3, #0]
 8014e0c:	4b04      	ldr	r3, [pc, #16]	; (8014e20 <tcp_tmr+0x28>)
 8014e0e:	781b      	ldrb	r3, [r3, #0]
 8014e10:	f003 0301 	and.w	r3, r3, #1
 8014e14:	2b00      	cmp	r3, #0
 8014e16:	d001      	beq.n	8014e1c <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8014e18:	f000 fb54 	bl	80154c4 <tcp_slowtmr>
  }
}
 8014e1c:	bf00      	nop
 8014e1e:	bd80      	pop	{r7, pc}
 8014e20:	2000c229 	.word	0x2000c229

08014e24 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8014e24:	b580      	push	{r7, lr}
 8014e26:	b084      	sub	sp, #16
 8014e28:	af00      	add	r7, sp, #0
 8014e2a:	6078      	str	r0, [r7, #4]
 8014e2c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8014e2e:	683b      	ldr	r3, [r7, #0]
 8014e30:	2b00      	cmp	r3, #0
 8014e32:	d105      	bne.n	8014e40 <tcp_remove_listener+0x1c>
 8014e34:	4b0d      	ldr	r3, [pc, #52]	; (8014e6c <tcp_remove_listener+0x48>)
 8014e36:	22ff      	movs	r2, #255	; 0xff
 8014e38:	490d      	ldr	r1, [pc, #52]	; (8014e70 <tcp_remove_listener+0x4c>)
 8014e3a:	480e      	ldr	r0, [pc, #56]	; (8014e74 <tcp_remove_listener+0x50>)
 8014e3c:	f00a f9f4 	bl	801f228 <printf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8014e40:	687b      	ldr	r3, [r7, #4]
 8014e42:	60fb      	str	r3, [r7, #12]
 8014e44:	e00a      	b.n	8014e5c <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8014e46:	68fb      	ldr	r3, [r7, #12]
 8014e48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014e4a:	683a      	ldr	r2, [r7, #0]
 8014e4c:	429a      	cmp	r2, r3
 8014e4e:	d102      	bne.n	8014e56 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8014e50:	68fb      	ldr	r3, [r7, #12]
 8014e52:	2200      	movs	r2, #0
 8014e54:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8014e56:	68fb      	ldr	r3, [r7, #12]
 8014e58:	68db      	ldr	r3, [r3, #12]
 8014e5a:	60fb      	str	r3, [r7, #12]
 8014e5c:	68fb      	ldr	r3, [r7, #12]
 8014e5e:	2b00      	cmp	r3, #0
 8014e60:	d1f1      	bne.n	8014e46 <tcp_remove_listener+0x22>
    }
  }
}
 8014e62:	bf00      	nop
 8014e64:	bf00      	nop
 8014e66:	3710      	adds	r7, #16
 8014e68:	46bd      	mov	sp, r7
 8014e6a:	bd80      	pop	{r7, pc}
 8014e6c:	08026160 	.word	0x08026160
 8014e70:	080261e8 	.word	0x080261e8
 8014e74:	080261a4 	.word	0x080261a4

08014e78 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8014e78:	b580      	push	{r7, lr}
 8014e7a:	b084      	sub	sp, #16
 8014e7c:	af00      	add	r7, sp, #0
 8014e7e:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8014e80:	687b      	ldr	r3, [r7, #4]
 8014e82:	2b00      	cmp	r3, #0
 8014e84:	d106      	bne.n	8014e94 <tcp_listen_closed+0x1c>
 8014e86:	4b14      	ldr	r3, [pc, #80]	; (8014ed8 <tcp_listen_closed+0x60>)
 8014e88:	f240 1211 	movw	r2, #273	; 0x111
 8014e8c:	4913      	ldr	r1, [pc, #76]	; (8014edc <tcp_listen_closed+0x64>)
 8014e8e:	4814      	ldr	r0, [pc, #80]	; (8014ee0 <tcp_listen_closed+0x68>)
 8014e90:	f00a f9ca 	bl	801f228 <printf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8014e94:	687b      	ldr	r3, [r7, #4]
 8014e96:	7d1b      	ldrb	r3, [r3, #20]
 8014e98:	2b01      	cmp	r3, #1
 8014e9a:	d006      	beq.n	8014eaa <tcp_listen_closed+0x32>
 8014e9c:	4b0e      	ldr	r3, [pc, #56]	; (8014ed8 <tcp_listen_closed+0x60>)
 8014e9e:	f44f 7289 	mov.w	r2, #274	; 0x112
 8014ea2:	4910      	ldr	r1, [pc, #64]	; (8014ee4 <tcp_listen_closed+0x6c>)
 8014ea4:	480e      	ldr	r0, [pc, #56]	; (8014ee0 <tcp_listen_closed+0x68>)
 8014ea6:	f00a f9bf 	bl	801f228 <printf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8014eaa:	2301      	movs	r3, #1
 8014eac:	60fb      	str	r3, [r7, #12]
 8014eae:	e00b      	b.n	8014ec8 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8014eb0:	4a0d      	ldr	r2, [pc, #52]	; (8014ee8 <tcp_listen_closed+0x70>)
 8014eb2:	68fb      	ldr	r3, [r7, #12]
 8014eb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014eb8:	681b      	ldr	r3, [r3, #0]
 8014eba:	6879      	ldr	r1, [r7, #4]
 8014ebc:	4618      	mov	r0, r3
 8014ebe:	f7ff ffb1 	bl	8014e24 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8014ec2:	68fb      	ldr	r3, [r7, #12]
 8014ec4:	3301      	adds	r3, #1
 8014ec6:	60fb      	str	r3, [r7, #12]
 8014ec8:	68fb      	ldr	r3, [r7, #12]
 8014eca:	2b03      	cmp	r3, #3
 8014ecc:	d9f0      	bls.n	8014eb0 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8014ece:	bf00      	nop
 8014ed0:	bf00      	nop
 8014ed2:	3710      	adds	r7, #16
 8014ed4:	46bd      	mov	sp, r7
 8014ed6:	bd80      	pop	{r7, pc}
 8014ed8:	08026160 	.word	0x08026160
 8014edc:	08026210 	.word	0x08026210
 8014ee0:	080261a4 	.word	0x080261a4
 8014ee4:	0802621c 	.word	0x0802621c
 8014ee8:	08070668 	.word	0x08070668

08014eec <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8014eec:	b5b0      	push	{r4, r5, r7, lr}
 8014eee:	b088      	sub	sp, #32
 8014ef0:	af04      	add	r7, sp, #16
 8014ef2:	6078      	str	r0, [r7, #4]
 8014ef4:	460b      	mov	r3, r1
 8014ef6:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8014ef8:	687b      	ldr	r3, [r7, #4]
 8014efa:	2b00      	cmp	r3, #0
 8014efc:	d106      	bne.n	8014f0c <tcp_close_shutdown+0x20>
 8014efe:	4b63      	ldr	r3, [pc, #396]	; (801508c <tcp_close_shutdown+0x1a0>)
 8014f00:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8014f04:	4962      	ldr	r1, [pc, #392]	; (8015090 <tcp_close_shutdown+0x1a4>)
 8014f06:	4863      	ldr	r0, [pc, #396]	; (8015094 <tcp_close_shutdown+0x1a8>)
 8014f08:	f00a f98e 	bl	801f228 <printf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8014f0c:	78fb      	ldrb	r3, [r7, #3]
 8014f0e:	2b00      	cmp	r3, #0
 8014f10:	d066      	beq.n	8014fe0 <tcp_close_shutdown+0xf4>
 8014f12:	687b      	ldr	r3, [r7, #4]
 8014f14:	7d1b      	ldrb	r3, [r3, #20]
 8014f16:	2b04      	cmp	r3, #4
 8014f18:	d003      	beq.n	8014f22 <tcp_close_shutdown+0x36>
 8014f1a:	687b      	ldr	r3, [r7, #4]
 8014f1c:	7d1b      	ldrb	r3, [r3, #20]
 8014f1e:	2b07      	cmp	r3, #7
 8014f20:	d15e      	bne.n	8014fe0 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8014f22:	687b      	ldr	r3, [r7, #4]
 8014f24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014f26:	2b00      	cmp	r3, #0
 8014f28:	d104      	bne.n	8014f34 <tcp_close_shutdown+0x48>
 8014f2a:	687b      	ldr	r3, [r7, #4]
 8014f2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014f2e:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8014f32:	d055      	beq.n	8014fe0 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8014f34:	687b      	ldr	r3, [r7, #4]
 8014f36:	8b5b      	ldrh	r3, [r3, #26]
 8014f38:	f003 0310 	and.w	r3, r3, #16
 8014f3c:	2b00      	cmp	r3, #0
 8014f3e:	d106      	bne.n	8014f4e <tcp_close_shutdown+0x62>
 8014f40:	4b52      	ldr	r3, [pc, #328]	; (801508c <tcp_close_shutdown+0x1a0>)
 8014f42:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8014f46:	4954      	ldr	r1, [pc, #336]	; (8015098 <tcp_close_shutdown+0x1ac>)
 8014f48:	4852      	ldr	r0, [pc, #328]	; (8015094 <tcp_close_shutdown+0x1a8>)
 8014f4a:	f00a f96d 	bl	801f228 <printf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8014f4e:	687b      	ldr	r3, [r7, #4]
 8014f50:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8014f52:	687b      	ldr	r3, [r7, #4]
 8014f54:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8014f56:	687d      	ldr	r5, [r7, #4]
 8014f58:	687b      	ldr	r3, [r7, #4]
 8014f5a:	3304      	adds	r3, #4
 8014f5c:	687a      	ldr	r2, [r7, #4]
 8014f5e:	8ad2      	ldrh	r2, [r2, #22]
 8014f60:	6879      	ldr	r1, [r7, #4]
 8014f62:	8b09      	ldrh	r1, [r1, #24]
 8014f64:	9102      	str	r1, [sp, #8]
 8014f66:	9201      	str	r2, [sp, #4]
 8014f68:	9300      	str	r3, [sp, #0]
 8014f6a:	462b      	mov	r3, r5
 8014f6c:	4622      	mov	r2, r4
 8014f6e:	4601      	mov	r1, r0
 8014f70:	6878      	ldr	r0, [r7, #4]
 8014f72:	f004 fe91 	bl	8019c98 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8014f76:	6878      	ldr	r0, [r7, #4]
 8014f78:	f001 f8c6 	bl	8016108 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8014f7c:	4b47      	ldr	r3, [pc, #284]	; (801509c <tcp_close_shutdown+0x1b0>)
 8014f7e:	681b      	ldr	r3, [r3, #0]
 8014f80:	687a      	ldr	r2, [r7, #4]
 8014f82:	429a      	cmp	r2, r3
 8014f84:	d105      	bne.n	8014f92 <tcp_close_shutdown+0xa6>
 8014f86:	4b45      	ldr	r3, [pc, #276]	; (801509c <tcp_close_shutdown+0x1b0>)
 8014f88:	681b      	ldr	r3, [r3, #0]
 8014f8a:	68db      	ldr	r3, [r3, #12]
 8014f8c:	4a43      	ldr	r2, [pc, #268]	; (801509c <tcp_close_shutdown+0x1b0>)
 8014f8e:	6013      	str	r3, [r2, #0]
 8014f90:	e013      	b.n	8014fba <tcp_close_shutdown+0xce>
 8014f92:	4b42      	ldr	r3, [pc, #264]	; (801509c <tcp_close_shutdown+0x1b0>)
 8014f94:	681b      	ldr	r3, [r3, #0]
 8014f96:	60fb      	str	r3, [r7, #12]
 8014f98:	e00c      	b.n	8014fb4 <tcp_close_shutdown+0xc8>
 8014f9a:	68fb      	ldr	r3, [r7, #12]
 8014f9c:	68db      	ldr	r3, [r3, #12]
 8014f9e:	687a      	ldr	r2, [r7, #4]
 8014fa0:	429a      	cmp	r2, r3
 8014fa2:	d104      	bne.n	8014fae <tcp_close_shutdown+0xc2>
 8014fa4:	687b      	ldr	r3, [r7, #4]
 8014fa6:	68da      	ldr	r2, [r3, #12]
 8014fa8:	68fb      	ldr	r3, [r7, #12]
 8014faa:	60da      	str	r2, [r3, #12]
 8014fac:	e005      	b.n	8014fba <tcp_close_shutdown+0xce>
 8014fae:	68fb      	ldr	r3, [r7, #12]
 8014fb0:	68db      	ldr	r3, [r3, #12]
 8014fb2:	60fb      	str	r3, [r7, #12]
 8014fb4:	68fb      	ldr	r3, [r7, #12]
 8014fb6:	2b00      	cmp	r3, #0
 8014fb8:	d1ef      	bne.n	8014f9a <tcp_close_shutdown+0xae>
 8014fba:	687b      	ldr	r3, [r7, #4]
 8014fbc:	2200      	movs	r2, #0
 8014fbe:	60da      	str	r2, [r3, #12]
 8014fc0:	4b37      	ldr	r3, [pc, #220]	; (80150a0 <tcp_close_shutdown+0x1b4>)
 8014fc2:	2201      	movs	r2, #1
 8014fc4:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8014fc6:	4b37      	ldr	r3, [pc, #220]	; (80150a4 <tcp_close_shutdown+0x1b8>)
 8014fc8:	681b      	ldr	r3, [r3, #0]
 8014fca:	687a      	ldr	r2, [r7, #4]
 8014fcc:	429a      	cmp	r2, r3
 8014fce:	d102      	bne.n	8014fd6 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8014fd0:	f003 fd5e 	bl	8018a90 <tcp_trigger_input_pcb_close>
 8014fd4:	e002      	b.n	8014fdc <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8014fd6:	6878      	ldr	r0, [r7, #4]
 8014fd8:	f7ff fed6 	bl	8014d88 <tcp_free>
      }
      return ERR_OK;
 8014fdc:	2300      	movs	r3, #0
 8014fde:	e050      	b.n	8015082 <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8014fe0:	687b      	ldr	r3, [r7, #4]
 8014fe2:	7d1b      	ldrb	r3, [r3, #20]
 8014fe4:	2b02      	cmp	r3, #2
 8014fe6:	d03b      	beq.n	8015060 <tcp_close_shutdown+0x174>
 8014fe8:	2b02      	cmp	r3, #2
 8014fea:	dc44      	bgt.n	8015076 <tcp_close_shutdown+0x18a>
 8014fec:	2b00      	cmp	r3, #0
 8014fee:	d002      	beq.n	8014ff6 <tcp_close_shutdown+0x10a>
 8014ff0:	2b01      	cmp	r3, #1
 8014ff2:	d02a      	beq.n	801504a <tcp_close_shutdown+0x15e>
 8014ff4:	e03f      	b.n	8015076 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8014ff6:	687b      	ldr	r3, [r7, #4]
 8014ff8:	8adb      	ldrh	r3, [r3, #22]
 8014ffa:	2b00      	cmp	r3, #0
 8014ffc:	d021      	beq.n	8015042 <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8014ffe:	4b2a      	ldr	r3, [pc, #168]	; (80150a8 <tcp_close_shutdown+0x1bc>)
 8015000:	681b      	ldr	r3, [r3, #0]
 8015002:	687a      	ldr	r2, [r7, #4]
 8015004:	429a      	cmp	r2, r3
 8015006:	d105      	bne.n	8015014 <tcp_close_shutdown+0x128>
 8015008:	4b27      	ldr	r3, [pc, #156]	; (80150a8 <tcp_close_shutdown+0x1bc>)
 801500a:	681b      	ldr	r3, [r3, #0]
 801500c:	68db      	ldr	r3, [r3, #12]
 801500e:	4a26      	ldr	r2, [pc, #152]	; (80150a8 <tcp_close_shutdown+0x1bc>)
 8015010:	6013      	str	r3, [r2, #0]
 8015012:	e013      	b.n	801503c <tcp_close_shutdown+0x150>
 8015014:	4b24      	ldr	r3, [pc, #144]	; (80150a8 <tcp_close_shutdown+0x1bc>)
 8015016:	681b      	ldr	r3, [r3, #0]
 8015018:	60bb      	str	r3, [r7, #8]
 801501a:	e00c      	b.n	8015036 <tcp_close_shutdown+0x14a>
 801501c:	68bb      	ldr	r3, [r7, #8]
 801501e:	68db      	ldr	r3, [r3, #12]
 8015020:	687a      	ldr	r2, [r7, #4]
 8015022:	429a      	cmp	r2, r3
 8015024:	d104      	bne.n	8015030 <tcp_close_shutdown+0x144>
 8015026:	687b      	ldr	r3, [r7, #4]
 8015028:	68da      	ldr	r2, [r3, #12]
 801502a:	68bb      	ldr	r3, [r7, #8]
 801502c:	60da      	str	r2, [r3, #12]
 801502e:	e005      	b.n	801503c <tcp_close_shutdown+0x150>
 8015030:	68bb      	ldr	r3, [r7, #8]
 8015032:	68db      	ldr	r3, [r3, #12]
 8015034:	60bb      	str	r3, [r7, #8]
 8015036:	68bb      	ldr	r3, [r7, #8]
 8015038:	2b00      	cmp	r3, #0
 801503a:	d1ef      	bne.n	801501c <tcp_close_shutdown+0x130>
 801503c:	687b      	ldr	r3, [r7, #4]
 801503e:	2200      	movs	r2, #0
 8015040:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8015042:	6878      	ldr	r0, [r7, #4]
 8015044:	f7ff fea0 	bl	8014d88 <tcp_free>
      break;
 8015048:	e01a      	b.n	8015080 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 801504a:	6878      	ldr	r0, [r7, #4]
 801504c:	f7ff ff14 	bl	8014e78 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8015050:	6879      	ldr	r1, [r7, #4]
 8015052:	4816      	ldr	r0, [pc, #88]	; (80150ac <tcp_close_shutdown+0x1c0>)
 8015054:	f001 f8a8 	bl	80161a8 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8015058:	6878      	ldr	r0, [r7, #4]
 801505a:	f7ff feb1 	bl	8014dc0 <tcp_free_listen>
      break;
 801505e:	e00f      	b.n	8015080 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8015060:	6879      	ldr	r1, [r7, #4]
 8015062:	480e      	ldr	r0, [pc, #56]	; (801509c <tcp_close_shutdown+0x1b0>)
 8015064:	f001 f8a0 	bl	80161a8 <tcp_pcb_remove>
 8015068:	4b0d      	ldr	r3, [pc, #52]	; (80150a0 <tcp_close_shutdown+0x1b4>)
 801506a:	2201      	movs	r2, #1
 801506c:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 801506e:	6878      	ldr	r0, [r7, #4]
 8015070:	f7ff fe8a 	bl	8014d88 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8015074:	e004      	b.n	8015080 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 8015076:	6878      	ldr	r0, [r7, #4]
 8015078:	f000 f81a 	bl	80150b0 <tcp_close_shutdown_fin>
 801507c:	4603      	mov	r3, r0
 801507e:	e000      	b.n	8015082 <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 8015080:	2300      	movs	r3, #0
}
 8015082:	4618      	mov	r0, r3
 8015084:	3710      	adds	r7, #16
 8015086:	46bd      	mov	sp, r7
 8015088:	bdb0      	pop	{r4, r5, r7, pc}
 801508a:	bf00      	nop
 801508c:	08026160 	.word	0x08026160
 8015090:	08026234 	.word	0x08026234
 8015094:	080261a4 	.word	0x080261a4
 8015098:	08026254 	.word	0x08026254
 801509c:	2000c220 	.word	0x2000c220
 80150a0:	2000c228 	.word	0x2000c228
 80150a4:	2000c260 	.word	0x2000c260
 80150a8:	2000c218 	.word	0x2000c218
 80150ac:	2000c21c 	.word	0x2000c21c

080150b0 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 80150b0:	b580      	push	{r7, lr}
 80150b2:	b084      	sub	sp, #16
 80150b4:	af00      	add	r7, sp, #0
 80150b6:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80150b8:	687b      	ldr	r3, [r7, #4]
 80150ba:	2b00      	cmp	r3, #0
 80150bc:	d106      	bne.n	80150cc <tcp_close_shutdown_fin+0x1c>
 80150be:	4b2e      	ldr	r3, [pc, #184]	; (8015178 <tcp_close_shutdown_fin+0xc8>)
 80150c0:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 80150c4:	492d      	ldr	r1, [pc, #180]	; (801517c <tcp_close_shutdown_fin+0xcc>)
 80150c6:	482e      	ldr	r0, [pc, #184]	; (8015180 <tcp_close_shutdown_fin+0xd0>)
 80150c8:	f00a f8ae 	bl	801f228 <printf>

  switch (pcb->state) {
 80150cc:	687b      	ldr	r3, [r7, #4]
 80150ce:	7d1b      	ldrb	r3, [r3, #20]
 80150d0:	2b07      	cmp	r3, #7
 80150d2:	d020      	beq.n	8015116 <tcp_close_shutdown_fin+0x66>
 80150d4:	2b07      	cmp	r3, #7
 80150d6:	dc2b      	bgt.n	8015130 <tcp_close_shutdown_fin+0x80>
 80150d8:	2b03      	cmp	r3, #3
 80150da:	d002      	beq.n	80150e2 <tcp_close_shutdown_fin+0x32>
 80150dc:	2b04      	cmp	r3, #4
 80150de:	d00d      	beq.n	80150fc <tcp_close_shutdown_fin+0x4c>
 80150e0:	e026      	b.n	8015130 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 80150e2:	6878      	ldr	r0, [r7, #4]
 80150e4:	f003 fee6 	bl	8018eb4 <tcp_send_fin>
 80150e8:	4603      	mov	r3, r0
 80150ea:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80150ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80150f0:	2b00      	cmp	r3, #0
 80150f2:	d11f      	bne.n	8015134 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 80150f4:	687b      	ldr	r3, [r7, #4]
 80150f6:	2205      	movs	r2, #5
 80150f8:	751a      	strb	r2, [r3, #20]
      }
      break;
 80150fa:	e01b      	b.n	8015134 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 80150fc:	6878      	ldr	r0, [r7, #4]
 80150fe:	f003 fed9 	bl	8018eb4 <tcp_send_fin>
 8015102:	4603      	mov	r3, r0
 8015104:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8015106:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801510a:	2b00      	cmp	r3, #0
 801510c:	d114      	bne.n	8015138 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 801510e:	687b      	ldr	r3, [r7, #4]
 8015110:	2205      	movs	r2, #5
 8015112:	751a      	strb	r2, [r3, #20]
      }
      break;
 8015114:	e010      	b.n	8015138 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8015116:	6878      	ldr	r0, [r7, #4]
 8015118:	f003 fecc 	bl	8018eb4 <tcp_send_fin>
 801511c:	4603      	mov	r3, r0
 801511e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8015120:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015124:	2b00      	cmp	r3, #0
 8015126:	d109      	bne.n	801513c <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8015128:	687b      	ldr	r3, [r7, #4]
 801512a:	2209      	movs	r2, #9
 801512c:	751a      	strb	r2, [r3, #20]
      }
      break;
 801512e:	e005      	b.n	801513c <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8015130:	2300      	movs	r3, #0
 8015132:	e01c      	b.n	801516e <tcp_close_shutdown_fin+0xbe>
      break;
 8015134:	bf00      	nop
 8015136:	e002      	b.n	801513e <tcp_close_shutdown_fin+0x8e>
      break;
 8015138:	bf00      	nop
 801513a:	e000      	b.n	801513e <tcp_close_shutdown_fin+0x8e>
      break;
 801513c:	bf00      	nop
  }

  if (err == ERR_OK) {
 801513e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015142:	2b00      	cmp	r3, #0
 8015144:	d103      	bne.n	801514e <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8015146:	6878      	ldr	r0, [r7, #4]
 8015148:	f003 fff2 	bl	8019130 <tcp_output>
 801514c:	e00d      	b.n	801516a <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 801514e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015152:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015156:	d108      	bne.n	801516a <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8015158:	687b      	ldr	r3, [r7, #4]
 801515a:	8b5b      	ldrh	r3, [r3, #26]
 801515c:	f043 0308 	orr.w	r3, r3, #8
 8015160:	b29a      	uxth	r2, r3
 8015162:	687b      	ldr	r3, [r7, #4]
 8015164:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8015166:	2300      	movs	r3, #0
 8015168:	e001      	b.n	801516e <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 801516a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801516e:	4618      	mov	r0, r3
 8015170:	3710      	adds	r7, #16
 8015172:	46bd      	mov	sp, r7
 8015174:	bd80      	pop	{r7, pc}
 8015176:	bf00      	nop
 8015178:	08026160 	.word	0x08026160
 801517c:	08026210 	.word	0x08026210
 8015180:	080261a4 	.word	0x080261a4

08015184 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8015184:	b580      	push	{r7, lr}
 8015186:	b082      	sub	sp, #8
 8015188:	af00      	add	r7, sp, #0
 801518a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 801518c:	687b      	ldr	r3, [r7, #4]
 801518e:	2b00      	cmp	r3, #0
 8015190:	d109      	bne.n	80151a6 <tcp_close+0x22>
 8015192:	4b0f      	ldr	r3, [pc, #60]	; (80151d0 <tcp_close+0x4c>)
 8015194:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8015198:	490e      	ldr	r1, [pc, #56]	; (80151d4 <tcp_close+0x50>)
 801519a:	480f      	ldr	r0, [pc, #60]	; (80151d8 <tcp_close+0x54>)
 801519c:	f00a f844 	bl	801f228 <printf>
 80151a0:	f06f 030f 	mvn.w	r3, #15
 80151a4:	e00f      	b.n	80151c6 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 80151a6:	687b      	ldr	r3, [r7, #4]
 80151a8:	7d1b      	ldrb	r3, [r3, #20]
 80151aa:	2b01      	cmp	r3, #1
 80151ac:	d006      	beq.n	80151bc <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 80151ae:	687b      	ldr	r3, [r7, #4]
 80151b0:	8b5b      	ldrh	r3, [r3, #26]
 80151b2:	f043 0310 	orr.w	r3, r3, #16
 80151b6:	b29a      	uxth	r2, r3
 80151b8:	687b      	ldr	r3, [r7, #4]
 80151ba:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 80151bc:	2101      	movs	r1, #1
 80151be:	6878      	ldr	r0, [r7, #4]
 80151c0:	f7ff fe94 	bl	8014eec <tcp_close_shutdown>
 80151c4:	4603      	mov	r3, r0
}
 80151c6:	4618      	mov	r0, r3
 80151c8:	3708      	adds	r7, #8
 80151ca:	46bd      	mov	sp, r7
 80151cc:	bd80      	pop	{r7, pc}
 80151ce:	bf00      	nop
 80151d0:	08026160 	.word	0x08026160
 80151d4:	08026270 	.word	0x08026270
 80151d8:	080261a4 	.word	0x080261a4

080151dc <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 80151dc:	b580      	push	{r7, lr}
 80151de:	b08e      	sub	sp, #56	; 0x38
 80151e0:	af04      	add	r7, sp, #16
 80151e2:	6078      	str	r0, [r7, #4]
 80151e4:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 80151e6:	687b      	ldr	r3, [r7, #4]
 80151e8:	2b00      	cmp	r3, #0
 80151ea:	d107      	bne.n	80151fc <tcp_abandon+0x20>
 80151ec:	4b52      	ldr	r3, [pc, #328]	; (8015338 <tcp_abandon+0x15c>)
 80151ee:	f240 223d 	movw	r2, #573	; 0x23d
 80151f2:	4952      	ldr	r1, [pc, #328]	; (801533c <tcp_abandon+0x160>)
 80151f4:	4852      	ldr	r0, [pc, #328]	; (8015340 <tcp_abandon+0x164>)
 80151f6:	f00a f817 	bl	801f228 <printf>
 80151fa:	e099      	b.n	8015330 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 80151fc:	687b      	ldr	r3, [r7, #4]
 80151fe:	7d1b      	ldrb	r3, [r3, #20]
 8015200:	2b01      	cmp	r3, #1
 8015202:	d106      	bne.n	8015212 <tcp_abandon+0x36>
 8015204:	4b4c      	ldr	r3, [pc, #304]	; (8015338 <tcp_abandon+0x15c>)
 8015206:	f44f 7210 	mov.w	r2, #576	; 0x240
 801520a:	494e      	ldr	r1, [pc, #312]	; (8015344 <tcp_abandon+0x168>)
 801520c:	484c      	ldr	r0, [pc, #304]	; (8015340 <tcp_abandon+0x164>)
 801520e:	f00a f80b 	bl	801f228 <printf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8015212:	687b      	ldr	r3, [r7, #4]
 8015214:	7d1b      	ldrb	r3, [r3, #20]
 8015216:	2b0a      	cmp	r3, #10
 8015218:	d107      	bne.n	801522a <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 801521a:	6879      	ldr	r1, [r7, #4]
 801521c:	484a      	ldr	r0, [pc, #296]	; (8015348 <tcp_abandon+0x16c>)
 801521e:	f000 ffc3 	bl	80161a8 <tcp_pcb_remove>
    tcp_free(pcb);
 8015222:	6878      	ldr	r0, [r7, #4]
 8015224:	f7ff fdb0 	bl	8014d88 <tcp_free>
 8015228:	e082      	b.n	8015330 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 801522a:	2300      	movs	r3, #0
 801522c:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 801522e:	2300      	movs	r3, #0
 8015230:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8015232:	687b      	ldr	r3, [r7, #4]
 8015234:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8015236:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8015238:	687b      	ldr	r3, [r7, #4]
 801523a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801523c:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 801523e:	687b      	ldr	r3, [r7, #4]
 8015240:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015244:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8015246:	687b      	ldr	r3, [r7, #4]
 8015248:	691b      	ldr	r3, [r3, #16]
 801524a:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 801524c:	687b      	ldr	r3, [r7, #4]
 801524e:	7d1b      	ldrb	r3, [r3, #20]
 8015250:	2b00      	cmp	r3, #0
 8015252:	d126      	bne.n	80152a2 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8015254:	687b      	ldr	r3, [r7, #4]
 8015256:	8adb      	ldrh	r3, [r3, #22]
 8015258:	2b00      	cmp	r3, #0
 801525a:	d02e      	beq.n	80152ba <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801525c:	4b3b      	ldr	r3, [pc, #236]	; (801534c <tcp_abandon+0x170>)
 801525e:	681b      	ldr	r3, [r3, #0]
 8015260:	687a      	ldr	r2, [r7, #4]
 8015262:	429a      	cmp	r2, r3
 8015264:	d105      	bne.n	8015272 <tcp_abandon+0x96>
 8015266:	4b39      	ldr	r3, [pc, #228]	; (801534c <tcp_abandon+0x170>)
 8015268:	681b      	ldr	r3, [r3, #0]
 801526a:	68db      	ldr	r3, [r3, #12]
 801526c:	4a37      	ldr	r2, [pc, #220]	; (801534c <tcp_abandon+0x170>)
 801526e:	6013      	str	r3, [r2, #0]
 8015270:	e013      	b.n	801529a <tcp_abandon+0xbe>
 8015272:	4b36      	ldr	r3, [pc, #216]	; (801534c <tcp_abandon+0x170>)
 8015274:	681b      	ldr	r3, [r3, #0]
 8015276:	61fb      	str	r3, [r7, #28]
 8015278:	e00c      	b.n	8015294 <tcp_abandon+0xb8>
 801527a:	69fb      	ldr	r3, [r7, #28]
 801527c:	68db      	ldr	r3, [r3, #12]
 801527e:	687a      	ldr	r2, [r7, #4]
 8015280:	429a      	cmp	r2, r3
 8015282:	d104      	bne.n	801528e <tcp_abandon+0xb2>
 8015284:	687b      	ldr	r3, [r7, #4]
 8015286:	68da      	ldr	r2, [r3, #12]
 8015288:	69fb      	ldr	r3, [r7, #28]
 801528a:	60da      	str	r2, [r3, #12]
 801528c:	e005      	b.n	801529a <tcp_abandon+0xbe>
 801528e:	69fb      	ldr	r3, [r7, #28]
 8015290:	68db      	ldr	r3, [r3, #12]
 8015292:	61fb      	str	r3, [r7, #28]
 8015294:	69fb      	ldr	r3, [r7, #28]
 8015296:	2b00      	cmp	r3, #0
 8015298:	d1ef      	bne.n	801527a <tcp_abandon+0x9e>
 801529a:	687b      	ldr	r3, [r7, #4]
 801529c:	2200      	movs	r2, #0
 801529e:	60da      	str	r2, [r3, #12]
 80152a0:	e00b      	b.n	80152ba <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 80152a2:	683b      	ldr	r3, [r7, #0]
 80152a4:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	8adb      	ldrh	r3, [r3, #22]
 80152aa:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80152ac:	6879      	ldr	r1, [r7, #4]
 80152ae:	4828      	ldr	r0, [pc, #160]	; (8015350 <tcp_abandon+0x174>)
 80152b0:	f000 ff7a 	bl	80161a8 <tcp_pcb_remove>
 80152b4:	4b27      	ldr	r3, [pc, #156]	; (8015354 <tcp_abandon+0x178>)
 80152b6:	2201      	movs	r2, #1
 80152b8:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 80152ba:	687b      	ldr	r3, [r7, #4]
 80152bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80152be:	2b00      	cmp	r3, #0
 80152c0:	d004      	beq.n	80152cc <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 80152c2:	687b      	ldr	r3, [r7, #4]
 80152c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80152c6:	4618      	mov	r0, r3
 80152c8:	f000 fd1c 	bl	8015d04 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 80152cc:	687b      	ldr	r3, [r7, #4]
 80152ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80152d0:	2b00      	cmp	r3, #0
 80152d2:	d004      	beq.n	80152de <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 80152d4:	687b      	ldr	r3, [r7, #4]
 80152d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80152d8:	4618      	mov	r0, r3
 80152da:	f000 fd13 	bl	8015d04 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80152de:	687b      	ldr	r3, [r7, #4]
 80152e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80152e2:	2b00      	cmp	r3, #0
 80152e4:	d004      	beq.n	80152f0 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 80152e6:	687b      	ldr	r3, [r7, #4]
 80152e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80152ea:	4618      	mov	r0, r3
 80152ec:	f000 fd0a 	bl	8015d04 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 80152f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80152f2:	2b00      	cmp	r3, #0
 80152f4:	d00e      	beq.n	8015314 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 80152f6:	6879      	ldr	r1, [r7, #4]
 80152f8:	687b      	ldr	r3, [r7, #4]
 80152fa:	3304      	adds	r3, #4
 80152fc:	687a      	ldr	r2, [r7, #4]
 80152fe:	8b12      	ldrh	r2, [r2, #24]
 8015300:	9202      	str	r2, [sp, #8]
 8015302:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8015304:	9201      	str	r2, [sp, #4]
 8015306:	9300      	str	r3, [sp, #0]
 8015308:	460b      	mov	r3, r1
 801530a:	697a      	ldr	r2, [r7, #20]
 801530c:	69b9      	ldr	r1, [r7, #24]
 801530e:	6878      	ldr	r0, [r7, #4]
 8015310:	f004 fcc2 	bl	8019c98 <tcp_rst>
    }
    last_state = pcb->state;
 8015314:	687b      	ldr	r3, [r7, #4]
 8015316:	7d1b      	ldrb	r3, [r3, #20]
 8015318:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 801531a:	6878      	ldr	r0, [r7, #4]
 801531c:	f7ff fd34 	bl	8014d88 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8015320:	693b      	ldr	r3, [r7, #16]
 8015322:	2b00      	cmp	r3, #0
 8015324:	d004      	beq.n	8015330 <tcp_abandon+0x154>
 8015326:	693b      	ldr	r3, [r7, #16]
 8015328:	f06f 010c 	mvn.w	r1, #12
 801532c:	68f8      	ldr	r0, [r7, #12]
 801532e:	4798      	blx	r3
  }
}
 8015330:	3728      	adds	r7, #40	; 0x28
 8015332:	46bd      	mov	sp, r7
 8015334:	bd80      	pop	{r7, pc}
 8015336:	bf00      	nop
 8015338:	08026160 	.word	0x08026160
 801533c:	080262a4 	.word	0x080262a4
 8015340:	080261a4 	.word	0x080261a4
 8015344:	080262c0 	.word	0x080262c0
 8015348:	2000c224 	.word	0x2000c224
 801534c:	2000c218 	.word	0x2000c218
 8015350:	2000c220 	.word	0x2000c220
 8015354:	2000c228 	.word	0x2000c228

08015358 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8015358:	b580      	push	{r7, lr}
 801535a:	b082      	sub	sp, #8
 801535c:	af00      	add	r7, sp, #0
 801535e:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8015360:	2101      	movs	r1, #1
 8015362:	6878      	ldr	r0, [r7, #4]
 8015364:	f7ff ff3a 	bl	80151dc <tcp_abandon>
}
 8015368:	bf00      	nop
 801536a:	3708      	adds	r7, #8
 801536c:	46bd      	mov	sp, r7
 801536e:	bd80      	pop	{r7, pc}

08015370 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8015370:	b580      	push	{r7, lr}
 8015372:	b084      	sub	sp, #16
 8015374:	af00      	add	r7, sp, #0
 8015376:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8015378:	687b      	ldr	r3, [r7, #4]
 801537a:	2b00      	cmp	r3, #0
 801537c:	d106      	bne.n	801538c <tcp_update_rcv_ann_wnd+0x1c>
 801537e:	4b25      	ldr	r3, [pc, #148]	; (8015414 <tcp_update_rcv_ann_wnd+0xa4>)
 8015380:	f240 32a6 	movw	r2, #934	; 0x3a6
 8015384:	4924      	ldr	r1, [pc, #144]	; (8015418 <tcp_update_rcv_ann_wnd+0xa8>)
 8015386:	4825      	ldr	r0, [pc, #148]	; (801541c <tcp_update_rcv_ann_wnd+0xac>)
 8015388:	f009 ff4e 	bl	801f228 <printf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 801538c:	687b      	ldr	r3, [r7, #4]
 801538e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015390:	687a      	ldr	r2, [r7, #4]
 8015392:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8015394:	4413      	add	r3, r2
 8015396:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8015398:	687b      	ldr	r3, [r7, #4]
 801539a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801539c:	687a      	ldr	r2, [r7, #4]
 801539e:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 80153a0:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 80153a4:	bf28      	it	cs
 80153a6:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 80153aa:	b292      	uxth	r2, r2
 80153ac:	4413      	add	r3, r2
 80153ae:	68fa      	ldr	r2, [r7, #12]
 80153b0:	1ad3      	subs	r3, r2, r3
 80153b2:	2b00      	cmp	r3, #0
 80153b4:	db08      	blt.n	80153c8 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 80153b6:	687b      	ldr	r3, [r7, #4]
 80153b8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80153ba:	687b      	ldr	r3, [r7, #4]
 80153bc:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 80153be:	687b      	ldr	r3, [r7, #4]
 80153c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80153c2:	68fa      	ldr	r2, [r7, #12]
 80153c4:	1ad3      	subs	r3, r2, r3
 80153c6:	e020      	b.n	801540a <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 80153c8:	687b      	ldr	r3, [r7, #4]
 80153ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80153cc:	687b      	ldr	r3, [r7, #4]
 80153ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80153d0:	1ad3      	subs	r3, r2, r3
 80153d2:	2b00      	cmp	r3, #0
 80153d4:	dd03      	ble.n	80153de <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 80153d6:	687b      	ldr	r3, [r7, #4]
 80153d8:	2200      	movs	r2, #0
 80153da:	855a      	strh	r2, [r3, #42]	; 0x2a
 80153dc:	e014      	b.n	8015408 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 80153de:	687b      	ldr	r3, [r7, #4]
 80153e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80153e2:	687b      	ldr	r3, [r7, #4]
 80153e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80153e6:	1ad3      	subs	r3, r2, r3
 80153e8:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 80153ea:	68bb      	ldr	r3, [r7, #8]
 80153ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80153f0:	d306      	bcc.n	8015400 <tcp_update_rcv_ann_wnd+0x90>
 80153f2:	4b08      	ldr	r3, [pc, #32]	; (8015414 <tcp_update_rcv_ann_wnd+0xa4>)
 80153f4:	f240 32b6 	movw	r2, #950	; 0x3b6
 80153f8:	4909      	ldr	r1, [pc, #36]	; (8015420 <tcp_update_rcv_ann_wnd+0xb0>)
 80153fa:	4808      	ldr	r0, [pc, #32]	; (801541c <tcp_update_rcv_ann_wnd+0xac>)
 80153fc:	f009 ff14 	bl	801f228 <printf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8015400:	68bb      	ldr	r3, [r7, #8]
 8015402:	b29a      	uxth	r2, r3
 8015404:	687b      	ldr	r3, [r7, #4]
 8015406:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8015408:	2300      	movs	r3, #0
  }
}
 801540a:	4618      	mov	r0, r3
 801540c:	3710      	adds	r7, #16
 801540e:	46bd      	mov	sp, r7
 8015410:	bd80      	pop	{r7, pc}
 8015412:	bf00      	nop
 8015414:	08026160 	.word	0x08026160
 8015418:	080263bc 	.word	0x080263bc
 801541c:	080261a4 	.word	0x080261a4
 8015420:	080263e0 	.word	0x080263e0

08015424 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8015424:	b580      	push	{r7, lr}
 8015426:	b084      	sub	sp, #16
 8015428:	af00      	add	r7, sp, #0
 801542a:	6078      	str	r0, [r7, #4]
 801542c:	460b      	mov	r3, r1
 801542e:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8015430:	687b      	ldr	r3, [r7, #4]
 8015432:	2b00      	cmp	r3, #0
 8015434:	d107      	bne.n	8015446 <tcp_recved+0x22>
 8015436:	4b1f      	ldr	r3, [pc, #124]	; (80154b4 <tcp_recved+0x90>)
 8015438:	f240 32cf 	movw	r2, #975	; 0x3cf
 801543c:	491e      	ldr	r1, [pc, #120]	; (80154b8 <tcp_recved+0x94>)
 801543e:	481f      	ldr	r0, [pc, #124]	; (80154bc <tcp_recved+0x98>)
 8015440:	f009 fef2 	bl	801f228 <printf>
 8015444:	e032      	b.n	80154ac <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8015446:	687b      	ldr	r3, [r7, #4]
 8015448:	7d1b      	ldrb	r3, [r3, #20]
 801544a:	2b01      	cmp	r3, #1
 801544c:	d106      	bne.n	801545c <tcp_recved+0x38>
 801544e:	4b19      	ldr	r3, [pc, #100]	; (80154b4 <tcp_recved+0x90>)
 8015450:	f240 32d2 	movw	r2, #978	; 0x3d2
 8015454:	491a      	ldr	r1, [pc, #104]	; (80154c0 <tcp_recved+0x9c>)
 8015456:	4819      	ldr	r0, [pc, #100]	; (80154bc <tcp_recved+0x98>)
 8015458:	f009 fee6 	bl	801f228 <printf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 801545c:	687b      	ldr	r3, [r7, #4]
 801545e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8015460:	887b      	ldrh	r3, [r7, #2]
 8015462:	4413      	add	r3, r2
 8015464:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8015466:	89fb      	ldrh	r3, [r7, #14]
 8015468:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801546c:	d804      	bhi.n	8015478 <tcp_recved+0x54>
 801546e:	687b      	ldr	r3, [r7, #4]
 8015470:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015472:	89fa      	ldrh	r2, [r7, #14]
 8015474:	429a      	cmp	r2, r3
 8015476:	d204      	bcs.n	8015482 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8015478:	687b      	ldr	r3, [r7, #4]
 801547a:	f44f 6206 	mov.w	r2, #2144	; 0x860
 801547e:	851a      	strh	r2, [r3, #40]	; 0x28
 8015480:	e002      	b.n	8015488 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8015482:	687b      	ldr	r3, [r7, #4]
 8015484:	89fa      	ldrh	r2, [r7, #14]
 8015486:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8015488:	6878      	ldr	r0, [r7, #4]
 801548a:	f7ff ff71 	bl	8015370 <tcp_update_rcv_ann_wnd>
 801548e:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8015490:	68bb      	ldr	r3, [r7, #8]
 8015492:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8015496:	d309      	bcc.n	80154ac <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8015498:	687b      	ldr	r3, [r7, #4]
 801549a:	8b5b      	ldrh	r3, [r3, #26]
 801549c:	f043 0302 	orr.w	r3, r3, #2
 80154a0:	b29a      	uxth	r2, r3
 80154a2:	687b      	ldr	r3, [r7, #4]
 80154a4:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80154a6:	6878      	ldr	r0, [r7, #4]
 80154a8:	f003 fe42 	bl	8019130 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 80154ac:	3710      	adds	r7, #16
 80154ae:	46bd      	mov	sp, r7
 80154b0:	bd80      	pop	{r7, pc}
 80154b2:	bf00      	nop
 80154b4:	08026160 	.word	0x08026160
 80154b8:	080263fc 	.word	0x080263fc
 80154bc:	080261a4 	.word	0x080261a4
 80154c0:	08026414 	.word	0x08026414

080154c4 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 80154c4:	b5b0      	push	{r4, r5, r7, lr}
 80154c6:	b090      	sub	sp, #64	; 0x40
 80154c8:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 80154ca:	2300      	movs	r3, #0
 80154cc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 80154d0:	4b94      	ldr	r3, [pc, #592]	; (8015724 <tcp_slowtmr+0x260>)
 80154d2:	681b      	ldr	r3, [r3, #0]
 80154d4:	3301      	adds	r3, #1
 80154d6:	4a93      	ldr	r2, [pc, #588]	; (8015724 <tcp_slowtmr+0x260>)
 80154d8:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 80154da:	4b93      	ldr	r3, [pc, #588]	; (8015728 <tcp_slowtmr+0x264>)
 80154dc:	781b      	ldrb	r3, [r3, #0]
 80154de:	3301      	adds	r3, #1
 80154e0:	b2da      	uxtb	r2, r3
 80154e2:	4b91      	ldr	r3, [pc, #580]	; (8015728 <tcp_slowtmr+0x264>)
 80154e4:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 80154e6:	2300      	movs	r3, #0
 80154e8:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 80154ea:	4b90      	ldr	r3, [pc, #576]	; (801572c <tcp_slowtmr+0x268>)
 80154ec:	681b      	ldr	r3, [r3, #0]
 80154ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 80154f0:	e29f      	b.n	8015a32 <tcp_slowtmr+0x56e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80154f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80154f4:	7d1b      	ldrb	r3, [r3, #20]
 80154f6:	2b00      	cmp	r3, #0
 80154f8:	d106      	bne.n	8015508 <tcp_slowtmr+0x44>
 80154fa:	4b8d      	ldr	r3, [pc, #564]	; (8015730 <tcp_slowtmr+0x26c>)
 80154fc:	f240 42be 	movw	r2, #1214	; 0x4be
 8015500:	498c      	ldr	r1, [pc, #560]	; (8015734 <tcp_slowtmr+0x270>)
 8015502:	488d      	ldr	r0, [pc, #564]	; (8015738 <tcp_slowtmr+0x274>)
 8015504:	f009 fe90 	bl	801f228 <printf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8015508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801550a:	7d1b      	ldrb	r3, [r3, #20]
 801550c:	2b01      	cmp	r3, #1
 801550e:	d106      	bne.n	801551e <tcp_slowtmr+0x5a>
 8015510:	4b87      	ldr	r3, [pc, #540]	; (8015730 <tcp_slowtmr+0x26c>)
 8015512:	f240 42bf 	movw	r2, #1215	; 0x4bf
 8015516:	4989      	ldr	r1, [pc, #548]	; (801573c <tcp_slowtmr+0x278>)
 8015518:	4887      	ldr	r0, [pc, #540]	; (8015738 <tcp_slowtmr+0x274>)
 801551a:	f009 fe85 	bl	801f228 <printf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801551e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015520:	7d1b      	ldrb	r3, [r3, #20]
 8015522:	2b0a      	cmp	r3, #10
 8015524:	d106      	bne.n	8015534 <tcp_slowtmr+0x70>
 8015526:	4b82      	ldr	r3, [pc, #520]	; (8015730 <tcp_slowtmr+0x26c>)
 8015528:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 801552c:	4984      	ldr	r1, [pc, #528]	; (8015740 <tcp_slowtmr+0x27c>)
 801552e:	4882      	ldr	r0, [pc, #520]	; (8015738 <tcp_slowtmr+0x274>)
 8015530:	f009 fe7a 	bl	801f228 <printf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8015534:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015536:	7f9a      	ldrb	r2, [r3, #30]
 8015538:	4b7b      	ldr	r3, [pc, #492]	; (8015728 <tcp_slowtmr+0x264>)
 801553a:	781b      	ldrb	r3, [r3, #0]
 801553c:	429a      	cmp	r2, r3
 801553e:	d105      	bne.n	801554c <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 8015540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015542:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8015544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015546:	68db      	ldr	r3, [r3, #12]
 8015548:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 801554a:	e272      	b.n	8015a32 <tcp_slowtmr+0x56e>
    }
    pcb->last_timer = tcp_timer_ctr;
 801554c:	4b76      	ldr	r3, [pc, #472]	; (8015728 <tcp_slowtmr+0x264>)
 801554e:	781a      	ldrb	r2, [r3, #0]
 8015550:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015552:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8015554:	2300      	movs	r3, #0
 8015556:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 801555a:	2300      	movs	r3, #0
 801555c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8015560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015562:	7d1b      	ldrb	r3, [r3, #20]
 8015564:	2b02      	cmp	r3, #2
 8015566:	d10a      	bne.n	801557e <tcp_slowtmr+0xba>
 8015568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801556a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801556e:	2b05      	cmp	r3, #5
 8015570:	d905      	bls.n	801557e <tcp_slowtmr+0xba>
      ++pcb_remove;
 8015572:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015576:	3301      	adds	r3, #1
 8015578:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801557c:	e11e      	b.n	80157bc <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 801557e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015580:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015584:	2b0b      	cmp	r3, #11
 8015586:	d905      	bls.n	8015594 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8015588:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801558c:	3301      	adds	r3, #1
 801558e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8015592:	e113      	b.n	80157bc <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8015594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015596:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801559a:	2b00      	cmp	r3, #0
 801559c:	d075      	beq.n	801568a <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801559e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80155a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80155a2:	2b00      	cmp	r3, #0
 80155a4:	d006      	beq.n	80155b4 <tcp_slowtmr+0xf0>
 80155a6:	4b62      	ldr	r3, [pc, #392]	; (8015730 <tcp_slowtmr+0x26c>)
 80155a8:	f240 42d4 	movw	r2, #1236	; 0x4d4
 80155ac:	4965      	ldr	r1, [pc, #404]	; (8015744 <tcp_slowtmr+0x280>)
 80155ae:	4862      	ldr	r0, [pc, #392]	; (8015738 <tcp_slowtmr+0x274>)
 80155b0:	f009 fe3a 	bl	801f228 <printf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 80155b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80155b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80155b8:	2b00      	cmp	r3, #0
 80155ba:	d106      	bne.n	80155ca <tcp_slowtmr+0x106>
 80155bc:	4b5c      	ldr	r3, [pc, #368]	; (8015730 <tcp_slowtmr+0x26c>)
 80155be:	f240 42d5 	movw	r2, #1237	; 0x4d5
 80155c2:	4961      	ldr	r1, [pc, #388]	; (8015748 <tcp_slowtmr+0x284>)
 80155c4:	485c      	ldr	r0, [pc, #368]	; (8015738 <tcp_slowtmr+0x274>)
 80155c6:	f009 fe2f 	bl	801f228 <printf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 80155ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80155cc:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80155d0:	2b0b      	cmp	r3, #11
 80155d2:	d905      	bls.n	80155e0 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 80155d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80155d8:	3301      	adds	r3, #1
 80155da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80155de:	e0ed      	b.n	80157bc <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 80155e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80155e2:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80155e6:	3b01      	subs	r3, #1
 80155e8:	4a58      	ldr	r2, [pc, #352]	; (801574c <tcp_slowtmr+0x288>)
 80155ea:	5cd3      	ldrb	r3, [r2, r3]
 80155ec:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 80155ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80155f0:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80155f4:	7c7a      	ldrb	r2, [r7, #17]
 80155f6:	429a      	cmp	r2, r3
 80155f8:	d907      	bls.n	801560a <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 80155fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80155fc:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8015600:	3301      	adds	r3, #1
 8015602:	b2da      	uxtb	r2, r3
 8015604:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015606:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 801560a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801560c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8015610:	7c7a      	ldrb	r2, [r7, #17]
 8015612:	429a      	cmp	r2, r3
 8015614:	f200 80d2 	bhi.w	80157bc <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8015618:	2301      	movs	r3, #1
 801561a:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 801561c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801561e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015622:	2b00      	cmp	r3, #0
 8015624:	d108      	bne.n	8015638 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8015626:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8015628:	f004 fc2a 	bl	8019e80 <tcp_zero_window_probe>
 801562c:	4603      	mov	r3, r0
 801562e:	2b00      	cmp	r3, #0
 8015630:	d014      	beq.n	801565c <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 8015632:	2300      	movs	r3, #0
 8015634:	623b      	str	r3, [r7, #32]
 8015636:	e011      	b.n	801565c <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8015638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801563a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801563e:	4619      	mov	r1, r3
 8015640:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8015642:	f003 faef 	bl	8018c24 <tcp_split_unsent_seg>
 8015646:	4603      	mov	r3, r0
 8015648:	2b00      	cmp	r3, #0
 801564a:	d107      	bne.n	801565c <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 801564c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801564e:	f003 fd6f 	bl	8019130 <tcp_output>
 8015652:	4603      	mov	r3, r0
 8015654:	2b00      	cmp	r3, #0
 8015656:	d101      	bne.n	801565c <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8015658:	2300      	movs	r3, #0
 801565a:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 801565c:	6a3b      	ldr	r3, [r7, #32]
 801565e:	2b00      	cmp	r3, #0
 8015660:	f000 80ac 	beq.w	80157bc <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8015664:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015666:	2200      	movs	r2, #0
 8015668:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801566c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801566e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8015672:	2b06      	cmp	r3, #6
 8015674:	f200 80a2 	bhi.w	80157bc <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 8015678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801567a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801567e:	3301      	adds	r3, #1
 8015680:	b2da      	uxtb	r2, r3
 8015682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015684:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8015688:	e098      	b.n	80157bc <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 801568a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801568c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8015690:	2b00      	cmp	r3, #0
 8015692:	db0f      	blt.n	80156b4 <tcp_slowtmr+0x1f0>
 8015694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015696:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801569a:	f647 72ff 	movw	r2, #32767	; 0x7fff
 801569e:	4293      	cmp	r3, r2
 80156a0:	d008      	beq.n	80156b4 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 80156a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80156a4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80156a8:	b29b      	uxth	r3, r3
 80156aa:	3301      	adds	r3, #1
 80156ac:	b29b      	uxth	r3, r3
 80156ae:	b21a      	sxth	r2, r3
 80156b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80156b2:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 80156b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80156b6:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 80156ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80156bc:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 80156c0:	429a      	cmp	r2, r3
 80156c2:	db7b      	blt.n	80157bc <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 80156c4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80156c6:	f004 f825 	bl	8019714 <tcp_rexmit_rto_prepare>
 80156ca:	4603      	mov	r3, r0
 80156cc:	2b00      	cmp	r3, #0
 80156ce:	d007      	beq.n	80156e0 <tcp_slowtmr+0x21c>
 80156d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80156d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80156d4:	2b00      	cmp	r3, #0
 80156d6:	d171      	bne.n	80157bc <tcp_slowtmr+0x2f8>
 80156d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80156da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80156dc:	2b00      	cmp	r3, #0
 80156de:	d06d      	beq.n	80157bc <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 80156e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80156e2:	7d1b      	ldrb	r3, [r3, #20]
 80156e4:	2b02      	cmp	r3, #2
 80156e6:	d03a      	beq.n	801575e <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 80156e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80156ea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80156ee:	2b0c      	cmp	r3, #12
 80156f0:	bf28      	it	cs
 80156f2:	230c      	movcs	r3, #12
 80156f4:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80156f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80156f8:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80156fc:	10db      	asrs	r3, r3, #3
 80156fe:	b21b      	sxth	r3, r3
 8015700:	461a      	mov	r2, r3
 8015702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015704:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8015708:	4413      	add	r3, r2
 801570a:	7efa      	ldrb	r2, [r7, #27]
 801570c:	4910      	ldr	r1, [pc, #64]	; (8015750 <tcp_slowtmr+0x28c>)
 801570e:	5c8a      	ldrb	r2, [r1, r2]
 8015710:	4093      	lsls	r3, r2
 8015712:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8015714:	697b      	ldr	r3, [r7, #20]
 8015716:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 801571a:	4293      	cmp	r3, r2
 801571c:	dc1a      	bgt.n	8015754 <tcp_slowtmr+0x290>
 801571e:	697b      	ldr	r3, [r7, #20]
 8015720:	b21a      	sxth	r2, r3
 8015722:	e019      	b.n	8015758 <tcp_slowtmr+0x294>
 8015724:	2000c214 	.word	0x2000c214
 8015728:	2000c22a 	.word	0x2000c22a
 801572c:	2000c220 	.word	0x2000c220
 8015730:	08026160 	.word	0x08026160
 8015734:	080264a4 	.word	0x080264a4
 8015738:	080261a4 	.word	0x080261a4
 801573c:	080264d0 	.word	0x080264d0
 8015740:	080264fc 	.word	0x080264fc
 8015744:	0802652c 	.word	0x0802652c
 8015748:	08026560 	.word	0x08026560
 801574c:	08070660 	.word	0x08070660
 8015750:	08070650 	.word	0x08070650
 8015754:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8015758:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801575a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 801575e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015760:	2200      	movs	r2, #0
 8015762:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8015764:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015766:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801576a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801576c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015770:	4293      	cmp	r3, r2
 8015772:	bf28      	it	cs
 8015774:	4613      	movcs	r3, r2
 8015776:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8015778:	8a7b      	ldrh	r3, [r7, #18]
 801577a:	085b      	lsrs	r3, r3, #1
 801577c:	b29a      	uxth	r2, r3
 801577e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015780:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8015784:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015786:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801578a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801578c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801578e:	005b      	lsls	r3, r3, #1
 8015790:	b29b      	uxth	r3, r3
 8015792:	429a      	cmp	r2, r3
 8015794:	d206      	bcs.n	80157a4 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8015796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015798:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801579a:	005b      	lsls	r3, r3, #1
 801579c:	b29a      	uxth	r2, r3
 801579e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80157a0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 80157a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80157a6:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 80157a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80157aa:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 80157ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80157b0:	2200      	movs	r2, #0
 80157b2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 80157b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80157b8:	f004 f81c 	bl	80197f4 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 80157bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80157be:	7d1b      	ldrb	r3, [r3, #20]
 80157c0:	2b06      	cmp	r3, #6
 80157c2:	d111      	bne.n	80157e8 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 80157c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80157c6:	8b5b      	ldrh	r3, [r3, #26]
 80157c8:	f003 0310 	and.w	r3, r3, #16
 80157cc:	2b00      	cmp	r3, #0
 80157ce:	d00b      	beq.n	80157e8 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 80157d0:	4b9d      	ldr	r3, [pc, #628]	; (8015a48 <tcp_slowtmr+0x584>)
 80157d2:	681a      	ldr	r2, [r3, #0]
 80157d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80157d6:	6a1b      	ldr	r3, [r3, #32]
 80157d8:	1ad3      	subs	r3, r2, r3
 80157da:	2b28      	cmp	r3, #40	; 0x28
 80157dc:	d904      	bls.n	80157e8 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 80157de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80157e2:	3301      	adds	r3, #1
 80157e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80157e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80157ea:	7a5b      	ldrb	r3, [r3, #9]
 80157ec:	f003 0308 	and.w	r3, r3, #8
 80157f0:	2b00      	cmp	r3, #0
 80157f2:	d04c      	beq.n	801588e <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 80157f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80157f6:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80157f8:	2b04      	cmp	r3, #4
 80157fa:	d003      	beq.n	8015804 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 80157fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80157fe:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8015800:	2b07      	cmp	r3, #7
 8015802:	d144      	bne.n	801588e <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015804:	4b90      	ldr	r3, [pc, #576]	; (8015a48 <tcp_slowtmr+0x584>)
 8015806:	681a      	ldr	r2, [r3, #0]
 8015808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801580a:	6a1b      	ldr	r3, [r3, #32]
 801580c:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801580e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015810:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8015814:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 8015818:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 801581c:	498b      	ldr	r1, [pc, #556]	; (8015a4c <tcp_slowtmr+0x588>)
 801581e:	fba1 1303 	umull	r1, r3, r1, r3
 8015822:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015824:	429a      	cmp	r2, r3
 8015826:	d90a      	bls.n	801583e <tcp_slowtmr+0x37a>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8015828:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801582c:	3301      	adds	r3, #1
 801582e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 8015832:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8015836:	3301      	adds	r3, #1
 8015838:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801583c:	e027      	b.n	801588e <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801583e:	4b82      	ldr	r3, [pc, #520]	; (8015a48 <tcp_slowtmr+0x584>)
 8015840:	681a      	ldr	r2, [r3, #0]
 8015842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015844:	6a1b      	ldr	r3, [r3, #32]
 8015846:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8015848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801584a:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 801584e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015850:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8015854:	4618      	mov	r0, r3
 8015856:	4b7e      	ldr	r3, [pc, #504]	; (8015a50 <tcp_slowtmr+0x58c>)
 8015858:	fb00 f303 	mul.w	r3, r0, r3
 801585c:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 801585e:	497b      	ldr	r1, [pc, #492]	; (8015a4c <tcp_slowtmr+0x588>)
 8015860:	fba1 1303 	umull	r1, r3, r1, r3
 8015864:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015866:	429a      	cmp	r2, r3
 8015868:	d911      	bls.n	801588e <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 801586a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801586c:	f004 fac8 	bl	8019e00 <tcp_keepalive>
 8015870:	4603      	mov	r3, r0
 8015872:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 8015876:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 801587a:	2b00      	cmp	r3, #0
 801587c:	d107      	bne.n	801588e <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 801587e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015880:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8015884:	3301      	adds	r3, #1
 8015886:	b2da      	uxtb	r2, r3
 8015888:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801588a:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 801588e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015890:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015892:	2b00      	cmp	r3, #0
 8015894:	d011      	beq.n	80158ba <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8015896:	4b6c      	ldr	r3, [pc, #432]	; (8015a48 <tcp_slowtmr+0x584>)
 8015898:	681a      	ldr	r2, [r3, #0]
 801589a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801589c:	6a1b      	ldr	r3, [r3, #32]
 801589e:	1ad2      	subs	r2, r2, r3
 80158a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80158a2:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 80158a6:	4619      	mov	r1, r3
 80158a8:	460b      	mov	r3, r1
 80158aa:	005b      	lsls	r3, r3, #1
 80158ac:	440b      	add	r3, r1
 80158ae:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 80158b0:	429a      	cmp	r2, r3
 80158b2:	d302      	bcc.n	80158ba <tcp_slowtmr+0x3f6>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 80158b4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80158b6:	f000 fddb 	bl	8016470 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 80158ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80158bc:	7d1b      	ldrb	r3, [r3, #20]
 80158be:	2b03      	cmp	r3, #3
 80158c0:	d10b      	bne.n	80158da <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80158c2:	4b61      	ldr	r3, [pc, #388]	; (8015a48 <tcp_slowtmr+0x584>)
 80158c4:	681a      	ldr	r2, [r3, #0]
 80158c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80158c8:	6a1b      	ldr	r3, [r3, #32]
 80158ca:	1ad3      	subs	r3, r2, r3
 80158cc:	2b28      	cmp	r3, #40	; 0x28
 80158ce:	d904      	bls.n	80158da <tcp_slowtmr+0x416>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 80158d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80158d4:	3301      	adds	r3, #1
 80158d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 80158da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80158dc:	7d1b      	ldrb	r3, [r3, #20]
 80158de:	2b09      	cmp	r3, #9
 80158e0:	d10b      	bne.n	80158fa <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80158e2:	4b59      	ldr	r3, [pc, #356]	; (8015a48 <tcp_slowtmr+0x584>)
 80158e4:	681a      	ldr	r2, [r3, #0]
 80158e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80158e8:	6a1b      	ldr	r3, [r3, #32]
 80158ea:	1ad3      	subs	r3, r2, r3
 80158ec:	2bf0      	cmp	r3, #240	; 0xf0
 80158ee:	d904      	bls.n	80158fa <tcp_slowtmr+0x436>
        ++pcb_remove;
 80158f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80158f4:	3301      	adds	r3, #1
 80158f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80158fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80158fe:	2b00      	cmp	r3, #0
 8015900:	d060      	beq.n	80159c4 <tcp_slowtmr+0x500>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 8015902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015904:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015908:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 801590a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801590c:	f000 fbfc 	bl	8016108 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8015910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015912:	2b00      	cmp	r3, #0
 8015914:	d010      	beq.n	8015938 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8015916:	4b4f      	ldr	r3, [pc, #316]	; (8015a54 <tcp_slowtmr+0x590>)
 8015918:	681b      	ldr	r3, [r3, #0]
 801591a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801591c:	429a      	cmp	r2, r3
 801591e:	d106      	bne.n	801592e <tcp_slowtmr+0x46a>
 8015920:	4b4d      	ldr	r3, [pc, #308]	; (8015a58 <tcp_slowtmr+0x594>)
 8015922:	f240 526d 	movw	r2, #1389	; 0x56d
 8015926:	494d      	ldr	r1, [pc, #308]	; (8015a5c <tcp_slowtmr+0x598>)
 8015928:	484d      	ldr	r0, [pc, #308]	; (8015a60 <tcp_slowtmr+0x59c>)
 801592a:	f009 fc7d 	bl	801f228 <printf>
        prev->next = pcb->next;
 801592e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015930:	68da      	ldr	r2, [r3, #12]
 8015932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015934:	60da      	str	r2, [r3, #12]
 8015936:	e00f      	b.n	8015958 <tcp_slowtmr+0x494>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8015938:	4b46      	ldr	r3, [pc, #280]	; (8015a54 <tcp_slowtmr+0x590>)
 801593a:	681b      	ldr	r3, [r3, #0]
 801593c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801593e:	429a      	cmp	r2, r3
 8015940:	d006      	beq.n	8015950 <tcp_slowtmr+0x48c>
 8015942:	4b45      	ldr	r3, [pc, #276]	; (8015a58 <tcp_slowtmr+0x594>)
 8015944:	f240 5271 	movw	r2, #1393	; 0x571
 8015948:	4946      	ldr	r1, [pc, #280]	; (8015a64 <tcp_slowtmr+0x5a0>)
 801594a:	4845      	ldr	r0, [pc, #276]	; (8015a60 <tcp_slowtmr+0x59c>)
 801594c:	f009 fc6c 	bl	801f228 <printf>
        tcp_active_pcbs = pcb->next;
 8015950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015952:	68db      	ldr	r3, [r3, #12]
 8015954:	4a3f      	ldr	r2, [pc, #252]	; (8015a54 <tcp_slowtmr+0x590>)
 8015956:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8015958:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801595c:	2b00      	cmp	r3, #0
 801595e:	d013      	beq.n	8015988 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8015960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015962:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8015964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015966:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8015968:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 801596a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801596c:	3304      	adds	r3, #4
 801596e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015970:	8ad2      	ldrh	r2, [r2, #22]
 8015972:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8015974:	8b09      	ldrh	r1, [r1, #24]
 8015976:	9102      	str	r1, [sp, #8]
 8015978:	9201      	str	r2, [sp, #4]
 801597a:	9300      	str	r3, [sp, #0]
 801597c:	462b      	mov	r3, r5
 801597e:	4622      	mov	r2, r4
 8015980:	4601      	mov	r1, r0
 8015982:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8015984:	f004 f988 	bl	8019c98 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8015988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801598a:	691b      	ldr	r3, [r3, #16]
 801598c:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 801598e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015990:	7d1b      	ldrb	r3, [r3, #20]
 8015992:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8015994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015996:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8015998:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801599a:	68db      	ldr	r3, [r3, #12]
 801599c:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 801599e:	6838      	ldr	r0, [r7, #0]
 80159a0:	f7ff f9f2 	bl	8014d88 <tcp_free>

      tcp_active_pcbs_changed = 0;
 80159a4:	4b30      	ldr	r3, [pc, #192]	; (8015a68 <tcp_slowtmr+0x5a4>)
 80159a6:	2200      	movs	r2, #0
 80159a8:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 80159aa:	68fb      	ldr	r3, [r7, #12]
 80159ac:	2b00      	cmp	r3, #0
 80159ae:	d004      	beq.n	80159ba <tcp_slowtmr+0x4f6>
 80159b0:	68fb      	ldr	r3, [r7, #12]
 80159b2:	f06f 010c 	mvn.w	r1, #12
 80159b6:	68b8      	ldr	r0, [r7, #8]
 80159b8:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 80159ba:	4b2b      	ldr	r3, [pc, #172]	; (8015a68 <tcp_slowtmr+0x5a4>)
 80159bc:	781b      	ldrb	r3, [r3, #0]
 80159be:	2b00      	cmp	r3, #0
 80159c0:	d037      	beq.n	8015a32 <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 80159c2:	e590      	b.n	80154e6 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 80159c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80159c6:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80159c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80159ca:	68db      	ldr	r3, [r3, #12]
 80159cc:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 80159ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80159d0:	7f1b      	ldrb	r3, [r3, #28]
 80159d2:	3301      	adds	r3, #1
 80159d4:	b2da      	uxtb	r2, r3
 80159d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80159d8:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 80159da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80159dc:	7f1a      	ldrb	r2, [r3, #28]
 80159de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80159e0:	7f5b      	ldrb	r3, [r3, #29]
 80159e2:	429a      	cmp	r2, r3
 80159e4:	d325      	bcc.n	8015a32 <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 80159e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80159e8:	2200      	movs	r2, #0
 80159ea:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 80159ec:	4b1e      	ldr	r3, [pc, #120]	; (8015a68 <tcp_slowtmr+0x5a4>)
 80159ee:	2200      	movs	r2, #0
 80159f0:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80159f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80159f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80159f8:	2b00      	cmp	r3, #0
 80159fa:	d00b      	beq.n	8015a14 <tcp_slowtmr+0x550>
 80159fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80159fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015a02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015a04:	6912      	ldr	r2, [r2, #16]
 8015a06:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8015a08:	4610      	mov	r0, r2
 8015a0a:	4798      	blx	r3
 8015a0c:	4603      	mov	r3, r0
 8015a0e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8015a12:	e002      	b.n	8015a1a <tcp_slowtmr+0x556>
 8015a14:	2300      	movs	r3, #0
 8015a16:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 8015a1a:	4b13      	ldr	r3, [pc, #76]	; (8015a68 <tcp_slowtmr+0x5a4>)
 8015a1c:	781b      	ldrb	r3, [r3, #0]
 8015a1e:	2b00      	cmp	r3, #0
 8015a20:	d000      	beq.n	8015a24 <tcp_slowtmr+0x560>
          goto tcp_slowtmr_start;
 8015a22:	e560      	b.n	80154e6 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8015a24:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8015a28:	2b00      	cmp	r3, #0
 8015a2a:	d102      	bne.n	8015a32 <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8015a2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015a2e:	f003 fb7f 	bl	8019130 <tcp_output>
  while (pcb != NULL) {
 8015a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015a34:	2b00      	cmp	r3, #0
 8015a36:	f47f ad5c 	bne.w	80154f2 <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8015a3a:	2300      	movs	r3, #0
 8015a3c:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 8015a3e:	4b0b      	ldr	r3, [pc, #44]	; (8015a6c <tcp_slowtmr+0x5a8>)
 8015a40:	681b      	ldr	r3, [r3, #0]
 8015a42:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8015a44:	e067      	b.n	8015b16 <tcp_slowtmr+0x652>
 8015a46:	bf00      	nop
 8015a48:	2000c214 	.word	0x2000c214
 8015a4c:	10624dd3 	.word	0x10624dd3
 8015a50:	000124f8 	.word	0x000124f8
 8015a54:	2000c220 	.word	0x2000c220
 8015a58:	08026160 	.word	0x08026160
 8015a5c:	08026598 	.word	0x08026598
 8015a60:	080261a4 	.word	0x080261a4
 8015a64:	080265c4 	.word	0x080265c4
 8015a68:	2000c228 	.word	0x2000c228
 8015a6c:	2000c224 	.word	0x2000c224
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8015a70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015a72:	7d1b      	ldrb	r3, [r3, #20]
 8015a74:	2b0a      	cmp	r3, #10
 8015a76:	d006      	beq.n	8015a86 <tcp_slowtmr+0x5c2>
 8015a78:	4b2b      	ldr	r3, [pc, #172]	; (8015b28 <tcp_slowtmr+0x664>)
 8015a7a:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8015a7e:	492b      	ldr	r1, [pc, #172]	; (8015b2c <tcp_slowtmr+0x668>)
 8015a80:	482b      	ldr	r0, [pc, #172]	; (8015b30 <tcp_slowtmr+0x66c>)
 8015a82:	f009 fbd1 	bl	801f228 <printf>
    pcb_remove = 0;
 8015a86:	2300      	movs	r3, #0
 8015a88:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8015a8c:	4b29      	ldr	r3, [pc, #164]	; (8015b34 <tcp_slowtmr+0x670>)
 8015a8e:	681a      	ldr	r2, [r3, #0]
 8015a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015a92:	6a1b      	ldr	r3, [r3, #32]
 8015a94:	1ad3      	subs	r3, r2, r3
 8015a96:	2bf0      	cmp	r3, #240	; 0xf0
 8015a98:	d904      	bls.n	8015aa4 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8015a9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015a9e:	3301      	adds	r3, #1
 8015aa0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8015aa4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015aa8:	2b00      	cmp	r3, #0
 8015aaa:	d02f      	beq.n	8015b0c <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8015aac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8015aae:	f000 fb2b 	bl	8016108 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8015ab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015ab4:	2b00      	cmp	r3, #0
 8015ab6:	d010      	beq.n	8015ada <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8015ab8:	4b1f      	ldr	r3, [pc, #124]	; (8015b38 <tcp_slowtmr+0x674>)
 8015aba:	681b      	ldr	r3, [r3, #0]
 8015abc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015abe:	429a      	cmp	r2, r3
 8015ac0:	d106      	bne.n	8015ad0 <tcp_slowtmr+0x60c>
 8015ac2:	4b19      	ldr	r3, [pc, #100]	; (8015b28 <tcp_slowtmr+0x664>)
 8015ac4:	f240 52af 	movw	r2, #1455	; 0x5af
 8015ac8:	491c      	ldr	r1, [pc, #112]	; (8015b3c <tcp_slowtmr+0x678>)
 8015aca:	4819      	ldr	r0, [pc, #100]	; (8015b30 <tcp_slowtmr+0x66c>)
 8015acc:	f009 fbac 	bl	801f228 <printf>
        prev->next = pcb->next;
 8015ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015ad2:	68da      	ldr	r2, [r3, #12]
 8015ad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015ad6:	60da      	str	r2, [r3, #12]
 8015ad8:	e00f      	b.n	8015afa <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8015ada:	4b17      	ldr	r3, [pc, #92]	; (8015b38 <tcp_slowtmr+0x674>)
 8015adc:	681b      	ldr	r3, [r3, #0]
 8015ade:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015ae0:	429a      	cmp	r2, r3
 8015ae2:	d006      	beq.n	8015af2 <tcp_slowtmr+0x62e>
 8015ae4:	4b10      	ldr	r3, [pc, #64]	; (8015b28 <tcp_slowtmr+0x664>)
 8015ae6:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8015aea:	4915      	ldr	r1, [pc, #84]	; (8015b40 <tcp_slowtmr+0x67c>)
 8015aec:	4810      	ldr	r0, [pc, #64]	; (8015b30 <tcp_slowtmr+0x66c>)
 8015aee:	f009 fb9b 	bl	801f228 <printf>
        tcp_tw_pcbs = pcb->next;
 8015af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015af4:	68db      	ldr	r3, [r3, #12]
 8015af6:	4a10      	ldr	r2, [pc, #64]	; (8015b38 <tcp_slowtmr+0x674>)
 8015af8:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8015afa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015afc:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8015afe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015b00:	68db      	ldr	r3, [r3, #12]
 8015b02:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8015b04:	69f8      	ldr	r0, [r7, #28]
 8015b06:	f7ff f93f 	bl	8014d88 <tcp_free>
 8015b0a:	e004      	b.n	8015b16 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 8015b0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015b0e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8015b10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015b12:	68db      	ldr	r3, [r3, #12]
 8015b14:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8015b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015b18:	2b00      	cmp	r3, #0
 8015b1a:	d1a9      	bne.n	8015a70 <tcp_slowtmr+0x5ac>
    }
  }
}
 8015b1c:	bf00      	nop
 8015b1e:	bf00      	nop
 8015b20:	3730      	adds	r7, #48	; 0x30
 8015b22:	46bd      	mov	sp, r7
 8015b24:	bdb0      	pop	{r4, r5, r7, pc}
 8015b26:	bf00      	nop
 8015b28:	08026160 	.word	0x08026160
 8015b2c:	080265f0 	.word	0x080265f0
 8015b30:	080261a4 	.word	0x080261a4
 8015b34:	2000c214 	.word	0x2000c214
 8015b38:	2000c224 	.word	0x2000c224
 8015b3c:	08026620 	.word	0x08026620
 8015b40:	08026648 	.word	0x08026648

08015b44 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8015b44:	b580      	push	{r7, lr}
 8015b46:	b082      	sub	sp, #8
 8015b48:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8015b4a:	4b2d      	ldr	r3, [pc, #180]	; (8015c00 <tcp_fasttmr+0xbc>)
 8015b4c:	781b      	ldrb	r3, [r3, #0]
 8015b4e:	3301      	adds	r3, #1
 8015b50:	b2da      	uxtb	r2, r3
 8015b52:	4b2b      	ldr	r3, [pc, #172]	; (8015c00 <tcp_fasttmr+0xbc>)
 8015b54:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8015b56:	4b2b      	ldr	r3, [pc, #172]	; (8015c04 <tcp_fasttmr+0xc0>)
 8015b58:	681b      	ldr	r3, [r3, #0]
 8015b5a:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8015b5c:	e048      	b.n	8015bf0 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8015b5e:	687b      	ldr	r3, [r7, #4]
 8015b60:	7f9a      	ldrb	r2, [r3, #30]
 8015b62:	4b27      	ldr	r3, [pc, #156]	; (8015c00 <tcp_fasttmr+0xbc>)
 8015b64:	781b      	ldrb	r3, [r3, #0]
 8015b66:	429a      	cmp	r2, r3
 8015b68:	d03f      	beq.n	8015bea <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8015b6a:	4b25      	ldr	r3, [pc, #148]	; (8015c00 <tcp_fasttmr+0xbc>)
 8015b6c:	781a      	ldrb	r2, [r3, #0]
 8015b6e:	687b      	ldr	r3, [r7, #4]
 8015b70:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8015b72:	687b      	ldr	r3, [r7, #4]
 8015b74:	8b5b      	ldrh	r3, [r3, #26]
 8015b76:	f003 0301 	and.w	r3, r3, #1
 8015b7a:	2b00      	cmp	r3, #0
 8015b7c:	d010      	beq.n	8015ba0 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8015b7e:	687b      	ldr	r3, [r7, #4]
 8015b80:	8b5b      	ldrh	r3, [r3, #26]
 8015b82:	f043 0302 	orr.w	r3, r3, #2
 8015b86:	b29a      	uxth	r2, r3
 8015b88:	687b      	ldr	r3, [r7, #4]
 8015b8a:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8015b8c:	6878      	ldr	r0, [r7, #4]
 8015b8e:	f003 facf 	bl	8019130 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015b92:	687b      	ldr	r3, [r7, #4]
 8015b94:	8b5b      	ldrh	r3, [r3, #26]
 8015b96:	f023 0303 	bic.w	r3, r3, #3
 8015b9a:	b29a      	uxth	r2, r3
 8015b9c:	687b      	ldr	r3, [r7, #4]
 8015b9e:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8015ba0:	687b      	ldr	r3, [r7, #4]
 8015ba2:	8b5b      	ldrh	r3, [r3, #26]
 8015ba4:	f003 0308 	and.w	r3, r3, #8
 8015ba8:	2b00      	cmp	r3, #0
 8015baa:	d009      	beq.n	8015bc0 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8015bac:	687b      	ldr	r3, [r7, #4]
 8015bae:	8b5b      	ldrh	r3, [r3, #26]
 8015bb0:	f023 0308 	bic.w	r3, r3, #8
 8015bb4:	b29a      	uxth	r2, r3
 8015bb6:	687b      	ldr	r3, [r7, #4]
 8015bb8:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8015bba:	6878      	ldr	r0, [r7, #4]
 8015bbc:	f7ff fa78 	bl	80150b0 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8015bc0:	687b      	ldr	r3, [r7, #4]
 8015bc2:	68db      	ldr	r3, [r3, #12]
 8015bc4:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8015bc6:	687b      	ldr	r3, [r7, #4]
 8015bc8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015bca:	2b00      	cmp	r3, #0
 8015bcc:	d00a      	beq.n	8015be4 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8015bce:	4b0e      	ldr	r3, [pc, #56]	; (8015c08 <tcp_fasttmr+0xc4>)
 8015bd0:	2200      	movs	r2, #0
 8015bd2:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8015bd4:	6878      	ldr	r0, [r7, #4]
 8015bd6:	f000 f819 	bl	8015c0c <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8015bda:	4b0b      	ldr	r3, [pc, #44]	; (8015c08 <tcp_fasttmr+0xc4>)
 8015bdc:	781b      	ldrb	r3, [r3, #0]
 8015bde:	2b00      	cmp	r3, #0
 8015be0:	d000      	beq.n	8015be4 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8015be2:	e7b8      	b.n	8015b56 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8015be4:	683b      	ldr	r3, [r7, #0]
 8015be6:	607b      	str	r3, [r7, #4]
 8015be8:	e002      	b.n	8015bf0 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8015bea:	687b      	ldr	r3, [r7, #4]
 8015bec:	68db      	ldr	r3, [r3, #12]
 8015bee:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8015bf0:	687b      	ldr	r3, [r7, #4]
 8015bf2:	2b00      	cmp	r3, #0
 8015bf4:	d1b3      	bne.n	8015b5e <tcp_fasttmr+0x1a>
    }
  }
}
 8015bf6:	bf00      	nop
 8015bf8:	bf00      	nop
 8015bfa:	3708      	adds	r7, #8
 8015bfc:	46bd      	mov	sp, r7
 8015bfe:	bd80      	pop	{r7, pc}
 8015c00:	2000c22a 	.word	0x2000c22a
 8015c04:	2000c220 	.word	0x2000c220
 8015c08:	2000c228 	.word	0x2000c228

08015c0c <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8015c0c:	b590      	push	{r4, r7, lr}
 8015c0e:	b085      	sub	sp, #20
 8015c10:	af00      	add	r7, sp, #0
 8015c12:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8015c14:	687b      	ldr	r3, [r7, #4]
 8015c16:	2b00      	cmp	r3, #0
 8015c18:	d109      	bne.n	8015c2e <tcp_process_refused_data+0x22>
 8015c1a:	4b37      	ldr	r3, [pc, #220]	; (8015cf8 <tcp_process_refused_data+0xec>)
 8015c1c:	f240 6209 	movw	r2, #1545	; 0x609
 8015c20:	4936      	ldr	r1, [pc, #216]	; (8015cfc <tcp_process_refused_data+0xf0>)
 8015c22:	4837      	ldr	r0, [pc, #220]	; (8015d00 <tcp_process_refused_data+0xf4>)
 8015c24:	f009 fb00 	bl	801f228 <printf>
 8015c28:	f06f 030f 	mvn.w	r3, #15
 8015c2c:	e060      	b.n	8015cf0 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8015c2e:	687b      	ldr	r3, [r7, #4]
 8015c30:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015c32:	7b5b      	ldrb	r3, [r3, #13]
 8015c34:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8015c36:	687b      	ldr	r3, [r7, #4]
 8015c38:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015c3a:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8015c3c:	687b      	ldr	r3, [r7, #4]
 8015c3e:	2200      	movs	r2, #0
 8015c40:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8015c42:	687b      	ldr	r3, [r7, #4]
 8015c44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8015c48:	2b00      	cmp	r3, #0
 8015c4a:	d00b      	beq.n	8015c64 <tcp_process_refused_data+0x58>
 8015c4c:	687b      	ldr	r3, [r7, #4]
 8015c4e:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8015c52:	687b      	ldr	r3, [r7, #4]
 8015c54:	6918      	ldr	r0, [r3, #16]
 8015c56:	2300      	movs	r3, #0
 8015c58:	68ba      	ldr	r2, [r7, #8]
 8015c5a:	6879      	ldr	r1, [r7, #4]
 8015c5c:	47a0      	blx	r4
 8015c5e:	4603      	mov	r3, r0
 8015c60:	73fb      	strb	r3, [r7, #15]
 8015c62:	e007      	b.n	8015c74 <tcp_process_refused_data+0x68>
 8015c64:	2300      	movs	r3, #0
 8015c66:	68ba      	ldr	r2, [r7, #8]
 8015c68:	6879      	ldr	r1, [r7, #4]
 8015c6a:	2000      	movs	r0, #0
 8015c6c:	f000 f8a4 	bl	8015db8 <tcp_recv_null>
 8015c70:	4603      	mov	r3, r0
 8015c72:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8015c74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015c78:	2b00      	cmp	r3, #0
 8015c7a:	d12a      	bne.n	8015cd2 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8015c7c:	7bbb      	ldrb	r3, [r7, #14]
 8015c7e:	f003 0320 	and.w	r3, r3, #32
 8015c82:	2b00      	cmp	r3, #0
 8015c84:	d033      	beq.n	8015cee <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8015c86:	687b      	ldr	r3, [r7, #4]
 8015c88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015c8a:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8015c8e:	d005      	beq.n	8015c9c <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8015c90:	687b      	ldr	r3, [r7, #4]
 8015c92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015c94:	3301      	adds	r3, #1
 8015c96:	b29a      	uxth	r2, r3
 8015c98:	687b      	ldr	r3, [r7, #4]
 8015c9a:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8015c9c:	687b      	ldr	r3, [r7, #4]
 8015c9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8015ca2:	2b00      	cmp	r3, #0
 8015ca4:	d00b      	beq.n	8015cbe <tcp_process_refused_data+0xb2>
 8015ca6:	687b      	ldr	r3, [r7, #4]
 8015ca8:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8015cac:	687b      	ldr	r3, [r7, #4]
 8015cae:	6918      	ldr	r0, [r3, #16]
 8015cb0:	2300      	movs	r3, #0
 8015cb2:	2200      	movs	r2, #0
 8015cb4:	6879      	ldr	r1, [r7, #4]
 8015cb6:	47a0      	blx	r4
 8015cb8:	4603      	mov	r3, r0
 8015cba:	73fb      	strb	r3, [r7, #15]
 8015cbc:	e001      	b.n	8015cc2 <tcp_process_refused_data+0xb6>
 8015cbe:	2300      	movs	r3, #0
 8015cc0:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8015cc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015cc6:	f113 0f0d 	cmn.w	r3, #13
 8015cca:	d110      	bne.n	8015cee <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8015ccc:	f06f 030c 	mvn.w	r3, #12
 8015cd0:	e00e      	b.n	8015cf0 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8015cd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015cd6:	f113 0f0d 	cmn.w	r3, #13
 8015cda:	d102      	bne.n	8015ce2 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8015cdc:	f06f 030c 	mvn.w	r3, #12
 8015ce0:	e006      	b.n	8015cf0 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8015ce2:	687b      	ldr	r3, [r7, #4]
 8015ce4:	68ba      	ldr	r2, [r7, #8]
 8015ce6:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8015ce8:	f06f 0304 	mvn.w	r3, #4
 8015cec:	e000      	b.n	8015cf0 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8015cee:	2300      	movs	r3, #0
}
 8015cf0:	4618      	mov	r0, r3
 8015cf2:	3714      	adds	r7, #20
 8015cf4:	46bd      	mov	sp, r7
 8015cf6:	bd90      	pop	{r4, r7, pc}
 8015cf8:	08026160 	.word	0x08026160
 8015cfc:	08026670 	.word	0x08026670
 8015d00:	080261a4 	.word	0x080261a4

08015d04 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8015d04:	b580      	push	{r7, lr}
 8015d06:	b084      	sub	sp, #16
 8015d08:	af00      	add	r7, sp, #0
 8015d0a:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8015d0c:	e007      	b.n	8015d1e <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8015d0e:	687b      	ldr	r3, [r7, #4]
 8015d10:	681b      	ldr	r3, [r3, #0]
 8015d12:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8015d14:	6878      	ldr	r0, [r7, #4]
 8015d16:	f000 f80a 	bl	8015d2e <tcp_seg_free>
    seg = next;
 8015d1a:	68fb      	ldr	r3, [r7, #12]
 8015d1c:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8015d1e:	687b      	ldr	r3, [r7, #4]
 8015d20:	2b00      	cmp	r3, #0
 8015d22:	d1f4      	bne.n	8015d0e <tcp_segs_free+0xa>
  }
}
 8015d24:	bf00      	nop
 8015d26:	bf00      	nop
 8015d28:	3710      	adds	r7, #16
 8015d2a:	46bd      	mov	sp, r7
 8015d2c:	bd80      	pop	{r7, pc}

08015d2e <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8015d2e:	b580      	push	{r7, lr}
 8015d30:	b082      	sub	sp, #8
 8015d32:	af00      	add	r7, sp, #0
 8015d34:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8015d36:	687b      	ldr	r3, [r7, #4]
 8015d38:	2b00      	cmp	r3, #0
 8015d3a:	d00c      	beq.n	8015d56 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8015d3c:	687b      	ldr	r3, [r7, #4]
 8015d3e:	685b      	ldr	r3, [r3, #4]
 8015d40:	2b00      	cmp	r3, #0
 8015d42:	d004      	beq.n	8015d4e <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8015d44:	687b      	ldr	r3, [r7, #4]
 8015d46:	685b      	ldr	r3, [r3, #4]
 8015d48:	4618      	mov	r0, r3
 8015d4a:	f7fe fd61 	bl	8014810 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8015d4e:	6879      	ldr	r1, [r7, #4]
 8015d50:	2003      	movs	r0, #3
 8015d52:	f7fd fead 	bl	8013ab0 <memp_free>
  }
}
 8015d56:	bf00      	nop
 8015d58:	3708      	adds	r7, #8
 8015d5a:	46bd      	mov	sp, r7
 8015d5c:	bd80      	pop	{r7, pc}
	...

08015d60 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8015d60:	b580      	push	{r7, lr}
 8015d62:	b084      	sub	sp, #16
 8015d64:	af00      	add	r7, sp, #0
 8015d66:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8015d68:	687b      	ldr	r3, [r7, #4]
 8015d6a:	2b00      	cmp	r3, #0
 8015d6c:	d106      	bne.n	8015d7c <tcp_seg_copy+0x1c>
 8015d6e:	4b0f      	ldr	r3, [pc, #60]	; (8015dac <tcp_seg_copy+0x4c>)
 8015d70:	f240 6282 	movw	r2, #1666	; 0x682
 8015d74:	490e      	ldr	r1, [pc, #56]	; (8015db0 <tcp_seg_copy+0x50>)
 8015d76:	480f      	ldr	r0, [pc, #60]	; (8015db4 <tcp_seg_copy+0x54>)
 8015d78:	f009 fa56 	bl	801f228 <printf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8015d7c:	2003      	movs	r0, #3
 8015d7e:	f7fd fe45 	bl	8013a0c <memp_malloc>
 8015d82:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8015d84:	68fb      	ldr	r3, [r7, #12]
 8015d86:	2b00      	cmp	r3, #0
 8015d88:	d101      	bne.n	8015d8e <tcp_seg_copy+0x2e>
    return NULL;
 8015d8a:	2300      	movs	r3, #0
 8015d8c:	e00a      	b.n	8015da4 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8015d8e:	2210      	movs	r2, #16
 8015d90:	6879      	ldr	r1, [r7, #4]
 8015d92:	68f8      	ldr	r0, [r7, #12]
 8015d94:	f009 fa18 	bl	801f1c8 <memcpy>
  pbuf_ref(cseg->p);
 8015d98:	68fb      	ldr	r3, [r7, #12]
 8015d9a:	685b      	ldr	r3, [r3, #4]
 8015d9c:	4618      	mov	r0, r3
 8015d9e:	f7fe fddd 	bl	801495c <pbuf_ref>
  return cseg;
 8015da2:	68fb      	ldr	r3, [r7, #12]
}
 8015da4:	4618      	mov	r0, r3
 8015da6:	3710      	adds	r7, #16
 8015da8:	46bd      	mov	sp, r7
 8015daa:	bd80      	pop	{r7, pc}
 8015dac:	08026160 	.word	0x08026160
 8015db0:	080266b4 	.word	0x080266b4
 8015db4:	080261a4 	.word	0x080261a4

08015db8 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8015db8:	b580      	push	{r7, lr}
 8015dba:	b084      	sub	sp, #16
 8015dbc:	af00      	add	r7, sp, #0
 8015dbe:	60f8      	str	r0, [r7, #12]
 8015dc0:	60b9      	str	r1, [r7, #8]
 8015dc2:	607a      	str	r2, [r7, #4]
 8015dc4:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8015dc6:	68bb      	ldr	r3, [r7, #8]
 8015dc8:	2b00      	cmp	r3, #0
 8015dca:	d109      	bne.n	8015de0 <tcp_recv_null+0x28>
 8015dcc:	4b12      	ldr	r3, [pc, #72]	; (8015e18 <tcp_recv_null+0x60>)
 8015dce:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8015dd2:	4912      	ldr	r1, [pc, #72]	; (8015e1c <tcp_recv_null+0x64>)
 8015dd4:	4812      	ldr	r0, [pc, #72]	; (8015e20 <tcp_recv_null+0x68>)
 8015dd6:	f009 fa27 	bl	801f228 <printf>
 8015dda:	f06f 030f 	mvn.w	r3, #15
 8015dde:	e016      	b.n	8015e0e <tcp_recv_null+0x56>

  if (p != NULL) {
 8015de0:	687b      	ldr	r3, [r7, #4]
 8015de2:	2b00      	cmp	r3, #0
 8015de4:	d009      	beq.n	8015dfa <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8015de6:	687b      	ldr	r3, [r7, #4]
 8015de8:	891b      	ldrh	r3, [r3, #8]
 8015dea:	4619      	mov	r1, r3
 8015dec:	68b8      	ldr	r0, [r7, #8]
 8015dee:	f7ff fb19 	bl	8015424 <tcp_recved>
    pbuf_free(p);
 8015df2:	6878      	ldr	r0, [r7, #4]
 8015df4:	f7fe fd0c 	bl	8014810 <pbuf_free>
 8015df8:	e008      	b.n	8015e0c <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8015dfa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8015dfe:	2b00      	cmp	r3, #0
 8015e00:	d104      	bne.n	8015e0c <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8015e02:	68b8      	ldr	r0, [r7, #8]
 8015e04:	f7ff f9be 	bl	8015184 <tcp_close>
 8015e08:	4603      	mov	r3, r0
 8015e0a:	e000      	b.n	8015e0e <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8015e0c:	2300      	movs	r3, #0
}
 8015e0e:	4618      	mov	r0, r3
 8015e10:	3710      	adds	r7, #16
 8015e12:	46bd      	mov	sp, r7
 8015e14:	bd80      	pop	{r7, pc}
 8015e16:	bf00      	nop
 8015e18:	08026160 	.word	0x08026160
 8015e1c:	080266d0 	.word	0x080266d0
 8015e20:	080261a4 	.word	0x080261a4

08015e24 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8015e24:	b580      	push	{r7, lr}
 8015e26:	b086      	sub	sp, #24
 8015e28:	af00      	add	r7, sp, #0
 8015e2a:	4603      	mov	r3, r0
 8015e2c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8015e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015e32:	2b00      	cmp	r3, #0
 8015e34:	db01      	blt.n	8015e3a <tcp_kill_prio+0x16>
 8015e36:	79fb      	ldrb	r3, [r7, #7]
 8015e38:	e000      	b.n	8015e3c <tcp_kill_prio+0x18>
 8015e3a:	237f      	movs	r3, #127	; 0x7f
 8015e3c:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8015e3e:	7afb      	ldrb	r3, [r7, #11]
 8015e40:	2b00      	cmp	r3, #0
 8015e42:	d034      	beq.n	8015eae <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8015e44:	7afb      	ldrb	r3, [r7, #11]
 8015e46:	3b01      	subs	r3, #1
 8015e48:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8015e4a:	2300      	movs	r3, #0
 8015e4c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8015e4e:	2300      	movs	r3, #0
 8015e50:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015e52:	4b19      	ldr	r3, [pc, #100]	; (8015eb8 <tcp_kill_prio+0x94>)
 8015e54:	681b      	ldr	r3, [r3, #0]
 8015e56:	617b      	str	r3, [r7, #20]
 8015e58:	e01f      	b.n	8015e9a <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8015e5a:	697b      	ldr	r3, [r7, #20]
 8015e5c:	7d5b      	ldrb	r3, [r3, #21]
 8015e5e:	7afa      	ldrb	r2, [r7, #11]
 8015e60:	429a      	cmp	r2, r3
 8015e62:	d80c      	bhi.n	8015e7e <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8015e64:	697b      	ldr	r3, [r7, #20]
 8015e66:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8015e68:	7afa      	ldrb	r2, [r7, #11]
 8015e6a:	429a      	cmp	r2, r3
 8015e6c:	d112      	bne.n	8015e94 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8015e6e:	4b13      	ldr	r3, [pc, #76]	; (8015ebc <tcp_kill_prio+0x98>)
 8015e70:	681a      	ldr	r2, [r3, #0]
 8015e72:	697b      	ldr	r3, [r7, #20]
 8015e74:	6a1b      	ldr	r3, [r3, #32]
 8015e76:	1ad3      	subs	r3, r2, r3
 8015e78:	68fa      	ldr	r2, [r7, #12]
 8015e7a:	429a      	cmp	r2, r3
 8015e7c:	d80a      	bhi.n	8015e94 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8015e7e:	4b0f      	ldr	r3, [pc, #60]	; (8015ebc <tcp_kill_prio+0x98>)
 8015e80:	681a      	ldr	r2, [r3, #0]
 8015e82:	697b      	ldr	r3, [r7, #20]
 8015e84:	6a1b      	ldr	r3, [r3, #32]
 8015e86:	1ad3      	subs	r3, r2, r3
 8015e88:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8015e8a:	697b      	ldr	r3, [r7, #20]
 8015e8c:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8015e8e:	697b      	ldr	r3, [r7, #20]
 8015e90:	7d5b      	ldrb	r3, [r3, #21]
 8015e92:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015e94:	697b      	ldr	r3, [r7, #20]
 8015e96:	68db      	ldr	r3, [r3, #12]
 8015e98:	617b      	str	r3, [r7, #20]
 8015e9a:	697b      	ldr	r3, [r7, #20]
 8015e9c:	2b00      	cmp	r3, #0
 8015e9e:	d1dc      	bne.n	8015e5a <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8015ea0:	693b      	ldr	r3, [r7, #16]
 8015ea2:	2b00      	cmp	r3, #0
 8015ea4:	d004      	beq.n	8015eb0 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8015ea6:	6938      	ldr	r0, [r7, #16]
 8015ea8:	f7ff fa56 	bl	8015358 <tcp_abort>
 8015eac:	e000      	b.n	8015eb0 <tcp_kill_prio+0x8c>
    return;
 8015eae:	bf00      	nop
  }
}
 8015eb0:	3718      	adds	r7, #24
 8015eb2:	46bd      	mov	sp, r7
 8015eb4:	bd80      	pop	{r7, pc}
 8015eb6:	bf00      	nop
 8015eb8:	2000c220 	.word	0x2000c220
 8015ebc:	2000c214 	.word	0x2000c214

08015ec0 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8015ec0:	b580      	push	{r7, lr}
 8015ec2:	b086      	sub	sp, #24
 8015ec4:	af00      	add	r7, sp, #0
 8015ec6:	4603      	mov	r3, r0
 8015ec8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8015eca:	79fb      	ldrb	r3, [r7, #7]
 8015ecc:	2b08      	cmp	r3, #8
 8015ece:	d009      	beq.n	8015ee4 <tcp_kill_state+0x24>
 8015ed0:	79fb      	ldrb	r3, [r7, #7]
 8015ed2:	2b09      	cmp	r3, #9
 8015ed4:	d006      	beq.n	8015ee4 <tcp_kill_state+0x24>
 8015ed6:	4b1a      	ldr	r3, [pc, #104]	; (8015f40 <tcp_kill_state+0x80>)
 8015ed8:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8015edc:	4919      	ldr	r1, [pc, #100]	; (8015f44 <tcp_kill_state+0x84>)
 8015ede:	481a      	ldr	r0, [pc, #104]	; (8015f48 <tcp_kill_state+0x88>)
 8015ee0:	f009 f9a2 	bl	801f228 <printf>

  inactivity = 0;
 8015ee4:	2300      	movs	r3, #0
 8015ee6:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8015ee8:	2300      	movs	r3, #0
 8015eea:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015eec:	4b17      	ldr	r3, [pc, #92]	; (8015f4c <tcp_kill_state+0x8c>)
 8015eee:	681b      	ldr	r3, [r3, #0]
 8015ef0:	617b      	str	r3, [r7, #20]
 8015ef2:	e017      	b.n	8015f24 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8015ef4:	697b      	ldr	r3, [r7, #20]
 8015ef6:	7d1b      	ldrb	r3, [r3, #20]
 8015ef8:	79fa      	ldrb	r2, [r7, #7]
 8015efa:	429a      	cmp	r2, r3
 8015efc:	d10f      	bne.n	8015f1e <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8015efe:	4b14      	ldr	r3, [pc, #80]	; (8015f50 <tcp_kill_state+0x90>)
 8015f00:	681a      	ldr	r2, [r3, #0]
 8015f02:	697b      	ldr	r3, [r7, #20]
 8015f04:	6a1b      	ldr	r3, [r3, #32]
 8015f06:	1ad3      	subs	r3, r2, r3
 8015f08:	68fa      	ldr	r2, [r7, #12]
 8015f0a:	429a      	cmp	r2, r3
 8015f0c:	d807      	bhi.n	8015f1e <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8015f0e:	4b10      	ldr	r3, [pc, #64]	; (8015f50 <tcp_kill_state+0x90>)
 8015f10:	681a      	ldr	r2, [r3, #0]
 8015f12:	697b      	ldr	r3, [r7, #20]
 8015f14:	6a1b      	ldr	r3, [r3, #32]
 8015f16:	1ad3      	subs	r3, r2, r3
 8015f18:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8015f1a:	697b      	ldr	r3, [r7, #20]
 8015f1c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015f1e:	697b      	ldr	r3, [r7, #20]
 8015f20:	68db      	ldr	r3, [r3, #12]
 8015f22:	617b      	str	r3, [r7, #20]
 8015f24:	697b      	ldr	r3, [r7, #20]
 8015f26:	2b00      	cmp	r3, #0
 8015f28:	d1e4      	bne.n	8015ef4 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8015f2a:	693b      	ldr	r3, [r7, #16]
 8015f2c:	2b00      	cmp	r3, #0
 8015f2e:	d003      	beq.n	8015f38 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8015f30:	2100      	movs	r1, #0
 8015f32:	6938      	ldr	r0, [r7, #16]
 8015f34:	f7ff f952 	bl	80151dc <tcp_abandon>
  }
}
 8015f38:	bf00      	nop
 8015f3a:	3718      	adds	r7, #24
 8015f3c:	46bd      	mov	sp, r7
 8015f3e:	bd80      	pop	{r7, pc}
 8015f40:	08026160 	.word	0x08026160
 8015f44:	080266ec 	.word	0x080266ec
 8015f48:	080261a4 	.word	0x080261a4
 8015f4c:	2000c220 	.word	0x2000c220
 8015f50:	2000c214 	.word	0x2000c214

08015f54 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8015f54:	b580      	push	{r7, lr}
 8015f56:	b084      	sub	sp, #16
 8015f58:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8015f5a:	2300      	movs	r3, #0
 8015f5c:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8015f5e:	2300      	movs	r3, #0
 8015f60:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015f62:	4b12      	ldr	r3, [pc, #72]	; (8015fac <tcp_kill_timewait+0x58>)
 8015f64:	681b      	ldr	r3, [r3, #0]
 8015f66:	60fb      	str	r3, [r7, #12]
 8015f68:	e012      	b.n	8015f90 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8015f6a:	4b11      	ldr	r3, [pc, #68]	; (8015fb0 <tcp_kill_timewait+0x5c>)
 8015f6c:	681a      	ldr	r2, [r3, #0]
 8015f6e:	68fb      	ldr	r3, [r7, #12]
 8015f70:	6a1b      	ldr	r3, [r3, #32]
 8015f72:	1ad3      	subs	r3, r2, r3
 8015f74:	687a      	ldr	r2, [r7, #4]
 8015f76:	429a      	cmp	r2, r3
 8015f78:	d807      	bhi.n	8015f8a <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8015f7a:	4b0d      	ldr	r3, [pc, #52]	; (8015fb0 <tcp_kill_timewait+0x5c>)
 8015f7c:	681a      	ldr	r2, [r3, #0]
 8015f7e:	68fb      	ldr	r3, [r7, #12]
 8015f80:	6a1b      	ldr	r3, [r3, #32]
 8015f82:	1ad3      	subs	r3, r2, r3
 8015f84:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8015f86:	68fb      	ldr	r3, [r7, #12]
 8015f88:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015f8a:	68fb      	ldr	r3, [r7, #12]
 8015f8c:	68db      	ldr	r3, [r3, #12]
 8015f8e:	60fb      	str	r3, [r7, #12]
 8015f90:	68fb      	ldr	r3, [r7, #12]
 8015f92:	2b00      	cmp	r3, #0
 8015f94:	d1e9      	bne.n	8015f6a <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8015f96:	68bb      	ldr	r3, [r7, #8]
 8015f98:	2b00      	cmp	r3, #0
 8015f9a:	d002      	beq.n	8015fa2 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8015f9c:	68b8      	ldr	r0, [r7, #8]
 8015f9e:	f7ff f9db 	bl	8015358 <tcp_abort>
  }
}
 8015fa2:	bf00      	nop
 8015fa4:	3710      	adds	r7, #16
 8015fa6:	46bd      	mov	sp, r7
 8015fa8:	bd80      	pop	{r7, pc}
 8015faa:	bf00      	nop
 8015fac:	2000c224 	.word	0x2000c224
 8015fb0:	2000c214 	.word	0x2000c214

08015fb4 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8015fb4:	b580      	push	{r7, lr}
 8015fb6:	b082      	sub	sp, #8
 8015fb8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8015fba:	4b10      	ldr	r3, [pc, #64]	; (8015ffc <tcp_handle_closepend+0x48>)
 8015fbc:	681b      	ldr	r3, [r3, #0]
 8015fbe:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8015fc0:	e014      	b.n	8015fec <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8015fc2:	687b      	ldr	r3, [r7, #4]
 8015fc4:	68db      	ldr	r3, [r3, #12]
 8015fc6:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8015fc8:	687b      	ldr	r3, [r7, #4]
 8015fca:	8b5b      	ldrh	r3, [r3, #26]
 8015fcc:	f003 0308 	and.w	r3, r3, #8
 8015fd0:	2b00      	cmp	r3, #0
 8015fd2:	d009      	beq.n	8015fe8 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8015fd4:	687b      	ldr	r3, [r7, #4]
 8015fd6:	8b5b      	ldrh	r3, [r3, #26]
 8015fd8:	f023 0308 	bic.w	r3, r3, #8
 8015fdc:	b29a      	uxth	r2, r3
 8015fde:	687b      	ldr	r3, [r7, #4]
 8015fe0:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8015fe2:	6878      	ldr	r0, [r7, #4]
 8015fe4:	f7ff f864 	bl	80150b0 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8015fe8:	683b      	ldr	r3, [r7, #0]
 8015fea:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8015fec:	687b      	ldr	r3, [r7, #4]
 8015fee:	2b00      	cmp	r3, #0
 8015ff0:	d1e7      	bne.n	8015fc2 <tcp_handle_closepend+0xe>
  }
}
 8015ff2:	bf00      	nop
 8015ff4:	bf00      	nop
 8015ff6:	3708      	adds	r7, #8
 8015ff8:	46bd      	mov	sp, r7
 8015ffa:	bd80      	pop	{r7, pc}
 8015ffc:	2000c220 	.word	0x2000c220

08016000 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8016000:	b580      	push	{r7, lr}
 8016002:	b084      	sub	sp, #16
 8016004:	af00      	add	r7, sp, #0
 8016006:	4603      	mov	r3, r0
 8016008:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801600a:	2001      	movs	r0, #1
 801600c:	f7fd fcfe 	bl	8013a0c <memp_malloc>
 8016010:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8016012:	68fb      	ldr	r3, [r7, #12]
 8016014:	2b00      	cmp	r3, #0
 8016016:	d126      	bne.n	8016066 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8016018:	f7ff ffcc 	bl	8015fb4 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 801601c:	f7ff ff9a 	bl	8015f54 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016020:	2001      	movs	r0, #1
 8016022:	f7fd fcf3 	bl	8013a0c <memp_malloc>
 8016026:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8016028:	68fb      	ldr	r3, [r7, #12]
 801602a:	2b00      	cmp	r3, #0
 801602c:	d11b      	bne.n	8016066 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 801602e:	2009      	movs	r0, #9
 8016030:	f7ff ff46 	bl	8015ec0 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016034:	2001      	movs	r0, #1
 8016036:	f7fd fce9 	bl	8013a0c <memp_malloc>
 801603a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 801603c:	68fb      	ldr	r3, [r7, #12]
 801603e:	2b00      	cmp	r3, #0
 8016040:	d111      	bne.n	8016066 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8016042:	2008      	movs	r0, #8
 8016044:	f7ff ff3c 	bl	8015ec0 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016048:	2001      	movs	r0, #1
 801604a:	f7fd fcdf 	bl	8013a0c <memp_malloc>
 801604e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8016050:	68fb      	ldr	r3, [r7, #12]
 8016052:	2b00      	cmp	r3, #0
 8016054:	d107      	bne.n	8016066 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8016056:	79fb      	ldrb	r3, [r7, #7]
 8016058:	4618      	mov	r0, r3
 801605a:	f7ff fee3 	bl	8015e24 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801605e:	2001      	movs	r0, #1
 8016060:	f7fd fcd4 	bl	8013a0c <memp_malloc>
 8016064:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8016066:	68fb      	ldr	r3, [r7, #12]
 8016068:	2b00      	cmp	r3, #0
 801606a:	d03f      	beq.n	80160ec <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 801606c:	229c      	movs	r2, #156	; 0x9c
 801606e:	2100      	movs	r1, #0
 8016070:	68f8      	ldr	r0, [r7, #12]
 8016072:	f009 f8d1 	bl	801f218 <memset>
    pcb->prio = prio;
 8016076:	68fb      	ldr	r3, [r7, #12]
 8016078:	79fa      	ldrb	r2, [r7, #7]
 801607a:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 801607c:	68fb      	ldr	r3, [r7, #12]
 801607e:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8016082:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8016086:	68fb      	ldr	r3, [r7, #12]
 8016088:	f44f 6206 	mov.w	r2, #2144	; 0x860
 801608c:	855a      	strh	r2, [r3, #42]	; 0x2a
 801608e:	68fb      	ldr	r3, [r7, #12]
 8016090:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8016092:	68fb      	ldr	r3, [r7, #12]
 8016094:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8016096:	68fb      	ldr	r3, [r7, #12]
 8016098:	22ff      	movs	r2, #255	; 0xff
 801609a:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 801609c:	68fb      	ldr	r3, [r7, #12]
 801609e:	f44f 7206 	mov.w	r2, #536	; 0x218
 80160a2:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 80160a4:	68fb      	ldr	r3, [r7, #12]
 80160a6:	2206      	movs	r2, #6
 80160a8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 80160ac:	68fb      	ldr	r3, [r7, #12]
 80160ae:	2206      	movs	r2, #6
 80160b0:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 80160b2:	68fb      	ldr	r3, [r7, #12]
 80160b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80160b8:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 80160ba:	68fb      	ldr	r3, [r7, #12]
 80160bc:	2201      	movs	r2, #1
 80160be:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 80160c2:	4b0d      	ldr	r3, [pc, #52]	; (80160f8 <tcp_alloc+0xf8>)
 80160c4:	681a      	ldr	r2, [r3, #0]
 80160c6:	68fb      	ldr	r3, [r7, #12]
 80160c8:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 80160ca:	4b0c      	ldr	r3, [pc, #48]	; (80160fc <tcp_alloc+0xfc>)
 80160cc:	781a      	ldrb	r2, [r3, #0]
 80160ce:	68fb      	ldr	r3, [r7, #12]
 80160d0:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 80160d2:	68fb      	ldr	r3, [r7, #12]
 80160d4:	f44f 6286 	mov.w	r2, #1072	; 0x430
 80160d8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 80160dc:	68fb      	ldr	r3, [r7, #12]
 80160de:	4a08      	ldr	r2, [pc, #32]	; (8016100 <tcp_alloc+0x100>)
 80160e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 80160e4:	68fb      	ldr	r3, [r7, #12]
 80160e6:	4a07      	ldr	r2, [pc, #28]	; (8016104 <tcp_alloc+0x104>)
 80160e8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 80160ec:	68fb      	ldr	r3, [r7, #12]
}
 80160ee:	4618      	mov	r0, r3
 80160f0:	3710      	adds	r7, #16
 80160f2:	46bd      	mov	sp, r7
 80160f4:	bd80      	pop	{r7, pc}
 80160f6:	bf00      	nop
 80160f8:	2000c214 	.word	0x2000c214
 80160fc:	2000c22a 	.word	0x2000c22a
 8016100:	08015db9 	.word	0x08015db9
 8016104:	006ddd00 	.word	0x006ddd00

08016108 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8016108:	b580      	push	{r7, lr}
 801610a:	b082      	sub	sp, #8
 801610c:	af00      	add	r7, sp, #0
 801610e:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8016110:	687b      	ldr	r3, [r7, #4]
 8016112:	2b00      	cmp	r3, #0
 8016114:	d107      	bne.n	8016126 <tcp_pcb_purge+0x1e>
 8016116:	4b21      	ldr	r3, [pc, #132]	; (801619c <tcp_pcb_purge+0x94>)
 8016118:	f640 0251 	movw	r2, #2129	; 0x851
 801611c:	4920      	ldr	r1, [pc, #128]	; (80161a0 <tcp_pcb_purge+0x98>)
 801611e:	4821      	ldr	r0, [pc, #132]	; (80161a4 <tcp_pcb_purge+0x9c>)
 8016120:	f009 f882 	bl	801f228 <printf>
 8016124:	e037      	b.n	8016196 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8016126:	687b      	ldr	r3, [r7, #4]
 8016128:	7d1b      	ldrb	r3, [r3, #20]
 801612a:	2b00      	cmp	r3, #0
 801612c:	d033      	beq.n	8016196 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 801612e:	687b      	ldr	r3, [r7, #4]
 8016130:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8016132:	2b0a      	cmp	r3, #10
 8016134:	d02f      	beq.n	8016196 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8016136:	687b      	ldr	r3, [r7, #4]
 8016138:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 801613a:	2b01      	cmp	r3, #1
 801613c:	d02b      	beq.n	8016196 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 801613e:	687b      	ldr	r3, [r7, #4]
 8016140:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8016142:	2b00      	cmp	r3, #0
 8016144:	d007      	beq.n	8016156 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8016146:	687b      	ldr	r3, [r7, #4]
 8016148:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801614a:	4618      	mov	r0, r3
 801614c:	f7fe fb60 	bl	8014810 <pbuf_free>
      pcb->refused_data = NULL;
 8016150:	687b      	ldr	r3, [r7, #4]
 8016152:	2200      	movs	r2, #0
 8016154:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8016156:	687b      	ldr	r3, [r7, #4]
 8016158:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801615a:	2b00      	cmp	r3, #0
 801615c:	d002      	beq.n	8016164 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 801615e:	6878      	ldr	r0, [r7, #4]
 8016160:	f000 f986 	bl	8016470 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8016164:	687b      	ldr	r3, [r7, #4]
 8016166:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801616a:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 801616c:	687b      	ldr	r3, [r7, #4]
 801616e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016170:	4618      	mov	r0, r3
 8016172:	f7ff fdc7 	bl	8015d04 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8016176:	687b      	ldr	r3, [r7, #4]
 8016178:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801617a:	4618      	mov	r0, r3
 801617c:	f7ff fdc2 	bl	8015d04 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8016180:	687b      	ldr	r3, [r7, #4]
 8016182:	2200      	movs	r2, #0
 8016184:	66da      	str	r2, [r3, #108]	; 0x6c
 8016186:	687b      	ldr	r3, [r7, #4]
 8016188:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801618a:	687b      	ldr	r3, [r7, #4]
 801618c:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 801618e:	687b      	ldr	r3, [r7, #4]
 8016190:	2200      	movs	r2, #0
 8016192:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8016196:	3708      	adds	r7, #8
 8016198:	46bd      	mov	sp, r7
 801619a:	bd80      	pop	{r7, pc}
 801619c:	08026160 	.word	0x08026160
 80161a0:	080267ac 	.word	0x080267ac
 80161a4:	080261a4 	.word	0x080261a4

080161a8 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 80161a8:	b580      	push	{r7, lr}
 80161aa:	b084      	sub	sp, #16
 80161ac:	af00      	add	r7, sp, #0
 80161ae:	6078      	str	r0, [r7, #4]
 80161b0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 80161b2:	683b      	ldr	r3, [r7, #0]
 80161b4:	2b00      	cmp	r3, #0
 80161b6:	d106      	bne.n	80161c6 <tcp_pcb_remove+0x1e>
 80161b8:	4b3e      	ldr	r3, [pc, #248]	; (80162b4 <tcp_pcb_remove+0x10c>)
 80161ba:	f640 0283 	movw	r2, #2179	; 0x883
 80161be:	493e      	ldr	r1, [pc, #248]	; (80162b8 <tcp_pcb_remove+0x110>)
 80161c0:	483e      	ldr	r0, [pc, #248]	; (80162bc <tcp_pcb_remove+0x114>)
 80161c2:	f009 f831 	bl	801f228 <printf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 80161c6:	687b      	ldr	r3, [r7, #4]
 80161c8:	2b00      	cmp	r3, #0
 80161ca:	d106      	bne.n	80161da <tcp_pcb_remove+0x32>
 80161cc:	4b39      	ldr	r3, [pc, #228]	; (80162b4 <tcp_pcb_remove+0x10c>)
 80161ce:	f640 0284 	movw	r2, #2180	; 0x884
 80161d2:	493b      	ldr	r1, [pc, #236]	; (80162c0 <tcp_pcb_remove+0x118>)
 80161d4:	4839      	ldr	r0, [pc, #228]	; (80162bc <tcp_pcb_remove+0x114>)
 80161d6:	f009 f827 	bl	801f228 <printf>

  TCP_RMV(pcblist, pcb);
 80161da:	687b      	ldr	r3, [r7, #4]
 80161dc:	681b      	ldr	r3, [r3, #0]
 80161de:	683a      	ldr	r2, [r7, #0]
 80161e0:	429a      	cmp	r2, r3
 80161e2:	d105      	bne.n	80161f0 <tcp_pcb_remove+0x48>
 80161e4:	687b      	ldr	r3, [r7, #4]
 80161e6:	681b      	ldr	r3, [r3, #0]
 80161e8:	68da      	ldr	r2, [r3, #12]
 80161ea:	687b      	ldr	r3, [r7, #4]
 80161ec:	601a      	str	r2, [r3, #0]
 80161ee:	e013      	b.n	8016218 <tcp_pcb_remove+0x70>
 80161f0:	687b      	ldr	r3, [r7, #4]
 80161f2:	681b      	ldr	r3, [r3, #0]
 80161f4:	60fb      	str	r3, [r7, #12]
 80161f6:	e00c      	b.n	8016212 <tcp_pcb_remove+0x6a>
 80161f8:	68fb      	ldr	r3, [r7, #12]
 80161fa:	68db      	ldr	r3, [r3, #12]
 80161fc:	683a      	ldr	r2, [r7, #0]
 80161fe:	429a      	cmp	r2, r3
 8016200:	d104      	bne.n	801620c <tcp_pcb_remove+0x64>
 8016202:	683b      	ldr	r3, [r7, #0]
 8016204:	68da      	ldr	r2, [r3, #12]
 8016206:	68fb      	ldr	r3, [r7, #12]
 8016208:	60da      	str	r2, [r3, #12]
 801620a:	e005      	b.n	8016218 <tcp_pcb_remove+0x70>
 801620c:	68fb      	ldr	r3, [r7, #12]
 801620e:	68db      	ldr	r3, [r3, #12]
 8016210:	60fb      	str	r3, [r7, #12]
 8016212:	68fb      	ldr	r3, [r7, #12]
 8016214:	2b00      	cmp	r3, #0
 8016216:	d1ef      	bne.n	80161f8 <tcp_pcb_remove+0x50>
 8016218:	683b      	ldr	r3, [r7, #0]
 801621a:	2200      	movs	r2, #0
 801621c:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 801621e:	6838      	ldr	r0, [r7, #0]
 8016220:	f7ff ff72 	bl	8016108 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8016224:	683b      	ldr	r3, [r7, #0]
 8016226:	7d1b      	ldrb	r3, [r3, #20]
 8016228:	2b0a      	cmp	r3, #10
 801622a:	d013      	beq.n	8016254 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 801622c:	683b      	ldr	r3, [r7, #0]
 801622e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8016230:	2b01      	cmp	r3, #1
 8016232:	d00f      	beq.n	8016254 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8016234:	683b      	ldr	r3, [r7, #0]
 8016236:	8b5b      	ldrh	r3, [r3, #26]
 8016238:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 801623c:	2b00      	cmp	r3, #0
 801623e:	d009      	beq.n	8016254 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8016240:	683b      	ldr	r3, [r7, #0]
 8016242:	8b5b      	ldrh	r3, [r3, #26]
 8016244:	f043 0302 	orr.w	r3, r3, #2
 8016248:	b29a      	uxth	r2, r3
 801624a:	683b      	ldr	r3, [r7, #0]
 801624c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801624e:	6838      	ldr	r0, [r7, #0]
 8016250:	f002 ff6e 	bl	8019130 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8016254:	683b      	ldr	r3, [r7, #0]
 8016256:	7d1b      	ldrb	r3, [r3, #20]
 8016258:	2b01      	cmp	r3, #1
 801625a:	d020      	beq.n	801629e <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 801625c:	683b      	ldr	r3, [r7, #0]
 801625e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016260:	2b00      	cmp	r3, #0
 8016262:	d006      	beq.n	8016272 <tcp_pcb_remove+0xca>
 8016264:	4b13      	ldr	r3, [pc, #76]	; (80162b4 <tcp_pcb_remove+0x10c>)
 8016266:	f640 0293 	movw	r2, #2195	; 0x893
 801626a:	4916      	ldr	r1, [pc, #88]	; (80162c4 <tcp_pcb_remove+0x11c>)
 801626c:	4813      	ldr	r0, [pc, #76]	; (80162bc <tcp_pcb_remove+0x114>)
 801626e:	f008 ffdb 	bl	801f228 <printf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8016272:	683b      	ldr	r3, [r7, #0]
 8016274:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016276:	2b00      	cmp	r3, #0
 8016278:	d006      	beq.n	8016288 <tcp_pcb_remove+0xe0>
 801627a:	4b0e      	ldr	r3, [pc, #56]	; (80162b4 <tcp_pcb_remove+0x10c>)
 801627c:	f640 0294 	movw	r2, #2196	; 0x894
 8016280:	4911      	ldr	r1, [pc, #68]	; (80162c8 <tcp_pcb_remove+0x120>)
 8016282:	480e      	ldr	r0, [pc, #56]	; (80162bc <tcp_pcb_remove+0x114>)
 8016284:	f008 ffd0 	bl	801f228 <printf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8016288:	683b      	ldr	r3, [r7, #0]
 801628a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801628c:	2b00      	cmp	r3, #0
 801628e:	d006      	beq.n	801629e <tcp_pcb_remove+0xf6>
 8016290:	4b08      	ldr	r3, [pc, #32]	; (80162b4 <tcp_pcb_remove+0x10c>)
 8016292:	f640 0296 	movw	r2, #2198	; 0x896
 8016296:	490d      	ldr	r1, [pc, #52]	; (80162cc <tcp_pcb_remove+0x124>)
 8016298:	4808      	ldr	r0, [pc, #32]	; (80162bc <tcp_pcb_remove+0x114>)
 801629a:	f008 ffc5 	bl	801f228 <printf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 801629e:	683b      	ldr	r3, [r7, #0]
 80162a0:	2200      	movs	r2, #0
 80162a2:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 80162a4:	683b      	ldr	r3, [r7, #0]
 80162a6:	2200      	movs	r2, #0
 80162a8:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 80162aa:	bf00      	nop
 80162ac:	3710      	adds	r7, #16
 80162ae:	46bd      	mov	sp, r7
 80162b0:	bd80      	pop	{r7, pc}
 80162b2:	bf00      	nop
 80162b4:	08026160 	.word	0x08026160
 80162b8:	080267c8 	.word	0x080267c8
 80162bc:	080261a4 	.word	0x080261a4
 80162c0:	080267e4 	.word	0x080267e4
 80162c4:	08026804 	.word	0x08026804
 80162c8:	0802681c 	.word	0x0802681c
 80162cc:	08026838 	.word	0x08026838

080162d0 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 80162d0:	b580      	push	{r7, lr}
 80162d2:	b082      	sub	sp, #8
 80162d4:	af00      	add	r7, sp, #0
 80162d6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 80162d8:	687b      	ldr	r3, [r7, #4]
 80162da:	2b00      	cmp	r3, #0
 80162dc:	d106      	bne.n	80162ec <tcp_next_iss+0x1c>
 80162de:	4b0a      	ldr	r3, [pc, #40]	; (8016308 <tcp_next_iss+0x38>)
 80162e0:	f640 02af 	movw	r2, #2223	; 0x8af
 80162e4:	4909      	ldr	r1, [pc, #36]	; (801630c <tcp_next_iss+0x3c>)
 80162e6:	480a      	ldr	r0, [pc, #40]	; (8016310 <tcp_next_iss+0x40>)
 80162e8:	f008 ff9e 	bl	801f228 <printf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 80162ec:	4b09      	ldr	r3, [pc, #36]	; (8016314 <tcp_next_iss+0x44>)
 80162ee:	681a      	ldr	r2, [r3, #0]
 80162f0:	4b09      	ldr	r3, [pc, #36]	; (8016318 <tcp_next_iss+0x48>)
 80162f2:	681b      	ldr	r3, [r3, #0]
 80162f4:	4413      	add	r3, r2
 80162f6:	4a07      	ldr	r2, [pc, #28]	; (8016314 <tcp_next_iss+0x44>)
 80162f8:	6013      	str	r3, [r2, #0]
  return iss;
 80162fa:	4b06      	ldr	r3, [pc, #24]	; (8016314 <tcp_next_iss+0x44>)
 80162fc:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80162fe:	4618      	mov	r0, r3
 8016300:	3708      	adds	r7, #8
 8016302:	46bd      	mov	sp, r7
 8016304:	bd80      	pop	{r7, pc}
 8016306:	bf00      	nop
 8016308:	08026160 	.word	0x08026160
 801630c:	08026850 	.word	0x08026850
 8016310:	080261a4 	.word	0x080261a4
 8016314:	20000014 	.word	0x20000014
 8016318:	2000c214 	.word	0x2000c214

0801631c <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 801631c:	b580      	push	{r7, lr}
 801631e:	b086      	sub	sp, #24
 8016320:	af00      	add	r7, sp, #0
 8016322:	4603      	mov	r3, r0
 8016324:	60b9      	str	r1, [r7, #8]
 8016326:	607a      	str	r2, [r7, #4]
 8016328:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801632a:	687b      	ldr	r3, [r7, #4]
 801632c:	2b00      	cmp	r3, #0
 801632e:	d106      	bne.n	801633e <tcp_eff_send_mss_netif+0x22>
 8016330:	4b14      	ldr	r3, [pc, #80]	; (8016384 <tcp_eff_send_mss_netif+0x68>)
 8016332:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8016336:	4914      	ldr	r1, [pc, #80]	; (8016388 <tcp_eff_send_mss_netif+0x6c>)
 8016338:	4814      	ldr	r0, [pc, #80]	; (801638c <tcp_eff_send_mss_netif+0x70>)
 801633a:	f008 ff75 	bl	801f228 <printf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 801633e:	68bb      	ldr	r3, [r7, #8]
 8016340:	2b00      	cmp	r3, #0
 8016342:	d101      	bne.n	8016348 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8016344:	89fb      	ldrh	r3, [r7, #14]
 8016346:	e019      	b.n	801637c <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8016348:	68bb      	ldr	r3, [r7, #8]
 801634a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801634c:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 801634e:	8afb      	ldrh	r3, [r7, #22]
 8016350:	2b00      	cmp	r3, #0
 8016352:	d012      	beq.n	801637a <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8016354:	2328      	movs	r3, #40	; 0x28
 8016356:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8016358:	8afa      	ldrh	r2, [r7, #22]
 801635a:	8abb      	ldrh	r3, [r7, #20]
 801635c:	429a      	cmp	r2, r3
 801635e:	d904      	bls.n	801636a <tcp_eff_send_mss_netif+0x4e>
 8016360:	8afa      	ldrh	r2, [r7, #22]
 8016362:	8abb      	ldrh	r3, [r7, #20]
 8016364:	1ad3      	subs	r3, r2, r3
 8016366:	b29b      	uxth	r3, r3
 8016368:	e000      	b.n	801636c <tcp_eff_send_mss_netif+0x50>
 801636a:	2300      	movs	r3, #0
 801636c:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 801636e:	8a7a      	ldrh	r2, [r7, #18]
 8016370:	89fb      	ldrh	r3, [r7, #14]
 8016372:	4293      	cmp	r3, r2
 8016374:	bf28      	it	cs
 8016376:	4613      	movcs	r3, r2
 8016378:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 801637a:	89fb      	ldrh	r3, [r7, #14]
}
 801637c:	4618      	mov	r0, r3
 801637e:	3718      	adds	r7, #24
 8016380:	46bd      	mov	sp, r7
 8016382:	bd80      	pop	{r7, pc}
 8016384:	08026160 	.word	0x08026160
 8016388:	0802686c 	.word	0x0802686c
 801638c:	080261a4 	.word	0x080261a4

08016390 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8016390:	b580      	push	{r7, lr}
 8016392:	b084      	sub	sp, #16
 8016394:	af00      	add	r7, sp, #0
 8016396:	6078      	str	r0, [r7, #4]
 8016398:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801639a:	683b      	ldr	r3, [r7, #0]
 801639c:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801639e:	687b      	ldr	r3, [r7, #4]
 80163a0:	2b00      	cmp	r3, #0
 80163a2:	d119      	bne.n	80163d8 <tcp_netif_ip_addr_changed_pcblist+0x48>
 80163a4:	4b10      	ldr	r3, [pc, #64]	; (80163e8 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 80163a6:	f44f 6210 	mov.w	r2, #2304	; 0x900
 80163aa:	4910      	ldr	r1, [pc, #64]	; (80163ec <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 80163ac:	4810      	ldr	r0, [pc, #64]	; (80163f0 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 80163ae:	f008 ff3b 	bl	801f228 <printf>

  while (pcb != NULL) {
 80163b2:	e011      	b.n	80163d8 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 80163b4:	68fb      	ldr	r3, [r7, #12]
 80163b6:	681a      	ldr	r2, [r3, #0]
 80163b8:	687b      	ldr	r3, [r7, #4]
 80163ba:	681b      	ldr	r3, [r3, #0]
 80163bc:	429a      	cmp	r2, r3
 80163be:	d108      	bne.n	80163d2 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 80163c0:	68fb      	ldr	r3, [r7, #12]
 80163c2:	68db      	ldr	r3, [r3, #12]
 80163c4:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 80163c6:	68f8      	ldr	r0, [r7, #12]
 80163c8:	f7fe ffc6 	bl	8015358 <tcp_abort>
      pcb = next;
 80163cc:	68bb      	ldr	r3, [r7, #8]
 80163ce:	60fb      	str	r3, [r7, #12]
 80163d0:	e002      	b.n	80163d8 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 80163d2:	68fb      	ldr	r3, [r7, #12]
 80163d4:	68db      	ldr	r3, [r3, #12]
 80163d6:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 80163d8:	68fb      	ldr	r3, [r7, #12]
 80163da:	2b00      	cmp	r3, #0
 80163dc:	d1ea      	bne.n	80163b4 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 80163de:	bf00      	nop
 80163e0:	bf00      	nop
 80163e2:	3710      	adds	r7, #16
 80163e4:	46bd      	mov	sp, r7
 80163e6:	bd80      	pop	{r7, pc}
 80163e8:	08026160 	.word	0x08026160
 80163ec:	08026894 	.word	0x08026894
 80163f0:	080261a4 	.word	0x080261a4

080163f4 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80163f4:	b580      	push	{r7, lr}
 80163f6:	b084      	sub	sp, #16
 80163f8:	af00      	add	r7, sp, #0
 80163fa:	6078      	str	r0, [r7, #4]
 80163fc:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80163fe:	687b      	ldr	r3, [r7, #4]
 8016400:	2b00      	cmp	r3, #0
 8016402:	d02a      	beq.n	801645a <tcp_netif_ip_addr_changed+0x66>
 8016404:	687b      	ldr	r3, [r7, #4]
 8016406:	681b      	ldr	r3, [r3, #0]
 8016408:	2b00      	cmp	r3, #0
 801640a:	d026      	beq.n	801645a <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 801640c:	4b15      	ldr	r3, [pc, #84]	; (8016464 <tcp_netif_ip_addr_changed+0x70>)
 801640e:	681b      	ldr	r3, [r3, #0]
 8016410:	4619      	mov	r1, r3
 8016412:	6878      	ldr	r0, [r7, #4]
 8016414:	f7ff ffbc 	bl	8016390 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8016418:	4b13      	ldr	r3, [pc, #76]	; (8016468 <tcp_netif_ip_addr_changed+0x74>)
 801641a:	681b      	ldr	r3, [r3, #0]
 801641c:	4619      	mov	r1, r3
 801641e:	6878      	ldr	r0, [r7, #4]
 8016420:	f7ff ffb6 	bl	8016390 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8016424:	683b      	ldr	r3, [r7, #0]
 8016426:	2b00      	cmp	r3, #0
 8016428:	d017      	beq.n	801645a <tcp_netif_ip_addr_changed+0x66>
 801642a:	683b      	ldr	r3, [r7, #0]
 801642c:	681b      	ldr	r3, [r3, #0]
 801642e:	2b00      	cmp	r3, #0
 8016430:	d013      	beq.n	801645a <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8016432:	4b0e      	ldr	r3, [pc, #56]	; (801646c <tcp_netif_ip_addr_changed+0x78>)
 8016434:	681b      	ldr	r3, [r3, #0]
 8016436:	60fb      	str	r3, [r7, #12]
 8016438:	e00c      	b.n	8016454 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801643a:	68fb      	ldr	r3, [r7, #12]
 801643c:	681a      	ldr	r2, [r3, #0]
 801643e:	687b      	ldr	r3, [r7, #4]
 8016440:	681b      	ldr	r3, [r3, #0]
 8016442:	429a      	cmp	r2, r3
 8016444:	d103      	bne.n	801644e <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8016446:	683b      	ldr	r3, [r7, #0]
 8016448:	681a      	ldr	r2, [r3, #0]
 801644a:	68fb      	ldr	r3, [r7, #12]
 801644c:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801644e:	68fb      	ldr	r3, [r7, #12]
 8016450:	68db      	ldr	r3, [r3, #12]
 8016452:	60fb      	str	r3, [r7, #12]
 8016454:	68fb      	ldr	r3, [r7, #12]
 8016456:	2b00      	cmp	r3, #0
 8016458:	d1ef      	bne.n	801643a <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 801645a:	bf00      	nop
 801645c:	3710      	adds	r7, #16
 801645e:	46bd      	mov	sp, r7
 8016460:	bd80      	pop	{r7, pc}
 8016462:	bf00      	nop
 8016464:	2000c220 	.word	0x2000c220
 8016468:	2000c218 	.word	0x2000c218
 801646c:	2000c21c 	.word	0x2000c21c

08016470 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8016470:	b580      	push	{r7, lr}
 8016472:	b082      	sub	sp, #8
 8016474:	af00      	add	r7, sp, #0
 8016476:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8016478:	687b      	ldr	r3, [r7, #4]
 801647a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801647c:	2b00      	cmp	r3, #0
 801647e:	d007      	beq.n	8016490 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8016480:	687b      	ldr	r3, [r7, #4]
 8016482:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016484:	4618      	mov	r0, r3
 8016486:	f7ff fc3d 	bl	8015d04 <tcp_segs_free>
    pcb->ooseq = NULL;
 801648a:	687b      	ldr	r3, [r7, #4]
 801648c:	2200      	movs	r2, #0
 801648e:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8016490:	bf00      	nop
 8016492:	3708      	adds	r7, #8
 8016494:	46bd      	mov	sp, r7
 8016496:	bd80      	pop	{r7, pc}

08016498 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8016498:	b590      	push	{r4, r7, lr}
 801649a:	b08d      	sub	sp, #52	; 0x34
 801649c:	af04      	add	r7, sp, #16
 801649e:	6078      	str	r0, [r7, #4]
 80164a0:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 80164a2:	687b      	ldr	r3, [r7, #4]
 80164a4:	2b00      	cmp	r3, #0
 80164a6:	d105      	bne.n	80164b4 <tcp_input+0x1c>
 80164a8:	4b9b      	ldr	r3, [pc, #620]	; (8016718 <tcp_input+0x280>)
 80164aa:	2283      	movs	r2, #131	; 0x83
 80164ac:	499b      	ldr	r1, [pc, #620]	; (801671c <tcp_input+0x284>)
 80164ae:	489c      	ldr	r0, [pc, #624]	; (8016720 <tcp_input+0x288>)
 80164b0:	f008 feba 	bl	801f228 <printf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 80164b4:	687b      	ldr	r3, [r7, #4]
 80164b6:	685b      	ldr	r3, [r3, #4]
 80164b8:	4a9a      	ldr	r2, [pc, #616]	; (8016724 <tcp_input+0x28c>)
 80164ba:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 80164bc:	687b      	ldr	r3, [r7, #4]
 80164be:	895b      	ldrh	r3, [r3, #10]
 80164c0:	2b13      	cmp	r3, #19
 80164c2:	f240 83d1 	bls.w	8016c68 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80164c6:	4b98      	ldr	r3, [pc, #608]	; (8016728 <tcp_input+0x290>)
 80164c8:	695b      	ldr	r3, [r3, #20]
 80164ca:	4a97      	ldr	r2, [pc, #604]	; (8016728 <tcp_input+0x290>)
 80164cc:	6812      	ldr	r2, [r2, #0]
 80164ce:	4611      	mov	r1, r2
 80164d0:	4618      	mov	r0, r3
 80164d2:	f007 fdfd 	bl	801e0d0 <ip4_addr_isbroadcast_u32>
 80164d6:	4603      	mov	r3, r0
 80164d8:	2b00      	cmp	r3, #0
 80164da:	f040 83c7 	bne.w	8016c6c <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80164de:	4b92      	ldr	r3, [pc, #584]	; (8016728 <tcp_input+0x290>)
 80164e0:	695b      	ldr	r3, [r3, #20]
 80164e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80164e6:	2be0      	cmp	r3, #224	; 0xe0
 80164e8:	f000 83c0 	beq.w	8016c6c <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80164ec:	4b8d      	ldr	r3, [pc, #564]	; (8016724 <tcp_input+0x28c>)
 80164ee:	681b      	ldr	r3, [r3, #0]
 80164f0:	899b      	ldrh	r3, [r3, #12]
 80164f2:	b29b      	uxth	r3, r3
 80164f4:	4618      	mov	r0, r3
 80164f6:	f7fc fdd3 	bl	80130a0 <lwip_htons>
 80164fa:	4603      	mov	r3, r0
 80164fc:	0b1b      	lsrs	r3, r3, #12
 80164fe:	b29b      	uxth	r3, r3
 8016500:	b2db      	uxtb	r3, r3
 8016502:	009b      	lsls	r3, r3, #2
 8016504:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8016506:	7cbb      	ldrb	r3, [r7, #18]
 8016508:	2b13      	cmp	r3, #19
 801650a:	f240 83b1 	bls.w	8016c70 <tcp_input+0x7d8>
 801650e:	7cbb      	ldrb	r3, [r7, #18]
 8016510:	b29a      	uxth	r2, r3
 8016512:	687b      	ldr	r3, [r7, #4]
 8016514:	891b      	ldrh	r3, [r3, #8]
 8016516:	429a      	cmp	r2, r3
 8016518:	f200 83aa 	bhi.w	8016c70 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801651c:	7cbb      	ldrb	r3, [r7, #18]
 801651e:	b29b      	uxth	r3, r3
 8016520:	3b14      	subs	r3, #20
 8016522:	b29a      	uxth	r2, r3
 8016524:	4b81      	ldr	r3, [pc, #516]	; (801672c <tcp_input+0x294>)
 8016526:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8016528:	4b81      	ldr	r3, [pc, #516]	; (8016730 <tcp_input+0x298>)
 801652a:	2200      	movs	r2, #0
 801652c:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 801652e:	687b      	ldr	r3, [r7, #4]
 8016530:	895a      	ldrh	r2, [r3, #10]
 8016532:	7cbb      	ldrb	r3, [r7, #18]
 8016534:	b29b      	uxth	r3, r3
 8016536:	429a      	cmp	r2, r3
 8016538:	d309      	bcc.n	801654e <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801653a:	4b7c      	ldr	r3, [pc, #496]	; (801672c <tcp_input+0x294>)
 801653c:	881a      	ldrh	r2, [r3, #0]
 801653e:	4b7d      	ldr	r3, [pc, #500]	; (8016734 <tcp_input+0x29c>)
 8016540:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8016542:	7cbb      	ldrb	r3, [r7, #18]
 8016544:	4619      	mov	r1, r3
 8016546:	6878      	ldr	r0, [r7, #4]
 8016548:	f7fe f8dc 	bl	8014704 <pbuf_remove_header>
 801654c:	e04e      	b.n	80165ec <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801654e:	687b      	ldr	r3, [r7, #4]
 8016550:	681b      	ldr	r3, [r3, #0]
 8016552:	2b00      	cmp	r3, #0
 8016554:	d105      	bne.n	8016562 <tcp_input+0xca>
 8016556:	4b70      	ldr	r3, [pc, #448]	; (8016718 <tcp_input+0x280>)
 8016558:	22c2      	movs	r2, #194	; 0xc2
 801655a:	4977      	ldr	r1, [pc, #476]	; (8016738 <tcp_input+0x2a0>)
 801655c:	4870      	ldr	r0, [pc, #448]	; (8016720 <tcp_input+0x288>)
 801655e:	f008 fe63 	bl	801f228 <printf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8016562:	2114      	movs	r1, #20
 8016564:	6878      	ldr	r0, [r7, #4]
 8016566:	f7fe f8cd 	bl	8014704 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801656a:	687b      	ldr	r3, [r7, #4]
 801656c:	895a      	ldrh	r2, [r3, #10]
 801656e:	4b71      	ldr	r3, [pc, #452]	; (8016734 <tcp_input+0x29c>)
 8016570:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8016572:	4b6e      	ldr	r3, [pc, #440]	; (801672c <tcp_input+0x294>)
 8016574:	881a      	ldrh	r2, [r3, #0]
 8016576:	4b6f      	ldr	r3, [pc, #444]	; (8016734 <tcp_input+0x29c>)
 8016578:	881b      	ldrh	r3, [r3, #0]
 801657a:	1ad3      	subs	r3, r2, r3
 801657c:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 801657e:	4b6d      	ldr	r3, [pc, #436]	; (8016734 <tcp_input+0x29c>)
 8016580:	881b      	ldrh	r3, [r3, #0]
 8016582:	4619      	mov	r1, r3
 8016584:	6878      	ldr	r0, [r7, #4]
 8016586:	f7fe f8bd 	bl	8014704 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801658a:	687b      	ldr	r3, [r7, #4]
 801658c:	681b      	ldr	r3, [r3, #0]
 801658e:	895b      	ldrh	r3, [r3, #10]
 8016590:	8a3a      	ldrh	r2, [r7, #16]
 8016592:	429a      	cmp	r2, r3
 8016594:	f200 836e 	bhi.w	8016c74 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8016598:	687b      	ldr	r3, [r7, #4]
 801659a:	681b      	ldr	r3, [r3, #0]
 801659c:	685b      	ldr	r3, [r3, #4]
 801659e:	4a64      	ldr	r2, [pc, #400]	; (8016730 <tcp_input+0x298>)
 80165a0:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 80165a2:	687b      	ldr	r3, [r7, #4]
 80165a4:	681b      	ldr	r3, [r3, #0]
 80165a6:	8a3a      	ldrh	r2, [r7, #16]
 80165a8:	4611      	mov	r1, r2
 80165aa:	4618      	mov	r0, r3
 80165ac:	f7fe f8aa 	bl	8014704 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 80165b0:	687b      	ldr	r3, [r7, #4]
 80165b2:	891a      	ldrh	r2, [r3, #8]
 80165b4:	8a3b      	ldrh	r3, [r7, #16]
 80165b6:	1ad3      	subs	r3, r2, r3
 80165b8:	b29a      	uxth	r2, r3
 80165ba:	687b      	ldr	r3, [r7, #4]
 80165bc:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 80165be:	687b      	ldr	r3, [r7, #4]
 80165c0:	895b      	ldrh	r3, [r3, #10]
 80165c2:	2b00      	cmp	r3, #0
 80165c4:	d005      	beq.n	80165d2 <tcp_input+0x13a>
 80165c6:	4b54      	ldr	r3, [pc, #336]	; (8016718 <tcp_input+0x280>)
 80165c8:	22df      	movs	r2, #223	; 0xdf
 80165ca:	495c      	ldr	r1, [pc, #368]	; (801673c <tcp_input+0x2a4>)
 80165cc:	4854      	ldr	r0, [pc, #336]	; (8016720 <tcp_input+0x288>)
 80165ce:	f008 fe2b 	bl	801f228 <printf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80165d2:	687b      	ldr	r3, [r7, #4]
 80165d4:	891a      	ldrh	r2, [r3, #8]
 80165d6:	687b      	ldr	r3, [r7, #4]
 80165d8:	681b      	ldr	r3, [r3, #0]
 80165da:	891b      	ldrh	r3, [r3, #8]
 80165dc:	429a      	cmp	r2, r3
 80165de:	d005      	beq.n	80165ec <tcp_input+0x154>
 80165e0:	4b4d      	ldr	r3, [pc, #308]	; (8016718 <tcp_input+0x280>)
 80165e2:	22e0      	movs	r2, #224	; 0xe0
 80165e4:	4956      	ldr	r1, [pc, #344]	; (8016740 <tcp_input+0x2a8>)
 80165e6:	484e      	ldr	r0, [pc, #312]	; (8016720 <tcp_input+0x288>)
 80165e8:	f008 fe1e 	bl	801f228 <printf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80165ec:	4b4d      	ldr	r3, [pc, #308]	; (8016724 <tcp_input+0x28c>)
 80165ee:	681b      	ldr	r3, [r3, #0]
 80165f0:	881b      	ldrh	r3, [r3, #0]
 80165f2:	b29b      	uxth	r3, r3
 80165f4:	4a4b      	ldr	r2, [pc, #300]	; (8016724 <tcp_input+0x28c>)
 80165f6:	6814      	ldr	r4, [r2, #0]
 80165f8:	4618      	mov	r0, r3
 80165fa:	f7fc fd51 	bl	80130a0 <lwip_htons>
 80165fe:	4603      	mov	r3, r0
 8016600:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8016602:	4b48      	ldr	r3, [pc, #288]	; (8016724 <tcp_input+0x28c>)
 8016604:	681b      	ldr	r3, [r3, #0]
 8016606:	885b      	ldrh	r3, [r3, #2]
 8016608:	b29b      	uxth	r3, r3
 801660a:	4a46      	ldr	r2, [pc, #280]	; (8016724 <tcp_input+0x28c>)
 801660c:	6814      	ldr	r4, [r2, #0]
 801660e:	4618      	mov	r0, r3
 8016610:	f7fc fd46 	bl	80130a0 <lwip_htons>
 8016614:	4603      	mov	r3, r0
 8016616:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8016618:	4b42      	ldr	r3, [pc, #264]	; (8016724 <tcp_input+0x28c>)
 801661a:	681b      	ldr	r3, [r3, #0]
 801661c:	685b      	ldr	r3, [r3, #4]
 801661e:	4a41      	ldr	r2, [pc, #260]	; (8016724 <tcp_input+0x28c>)
 8016620:	6814      	ldr	r4, [r2, #0]
 8016622:	4618      	mov	r0, r3
 8016624:	f7fc fd51 	bl	80130ca <lwip_htonl>
 8016628:	4603      	mov	r3, r0
 801662a:	6063      	str	r3, [r4, #4]
 801662c:	6863      	ldr	r3, [r4, #4]
 801662e:	4a45      	ldr	r2, [pc, #276]	; (8016744 <tcp_input+0x2ac>)
 8016630:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8016632:	4b3c      	ldr	r3, [pc, #240]	; (8016724 <tcp_input+0x28c>)
 8016634:	681b      	ldr	r3, [r3, #0]
 8016636:	689b      	ldr	r3, [r3, #8]
 8016638:	4a3a      	ldr	r2, [pc, #232]	; (8016724 <tcp_input+0x28c>)
 801663a:	6814      	ldr	r4, [r2, #0]
 801663c:	4618      	mov	r0, r3
 801663e:	f7fc fd44 	bl	80130ca <lwip_htonl>
 8016642:	4603      	mov	r3, r0
 8016644:	60a3      	str	r3, [r4, #8]
 8016646:	68a3      	ldr	r3, [r4, #8]
 8016648:	4a3f      	ldr	r2, [pc, #252]	; (8016748 <tcp_input+0x2b0>)
 801664a:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801664c:	4b35      	ldr	r3, [pc, #212]	; (8016724 <tcp_input+0x28c>)
 801664e:	681b      	ldr	r3, [r3, #0]
 8016650:	89db      	ldrh	r3, [r3, #14]
 8016652:	b29b      	uxth	r3, r3
 8016654:	4a33      	ldr	r2, [pc, #204]	; (8016724 <tcp_input+0x28c>)
 8016656:	6814      	ldr	r4, [r2, #0]
 8016658:	4618      	mov	r0, r3
 801665a:	f7fc fd21 	bl	80130a0 <lwip_htons>
 801665e:	4603      	mov	r3, r0
 8016660:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8016662:	4b30      	ldr	r3, [pc, #192]	; (8016724 <tcp_input+0x28c>)
 8016664:	681b      	ldr	r3, [r3, #0]
 8016666:	899b      	ldrh	r3, [r3, #12]
 8016668:	b29b      	uxth	r3, r3
 801666a:	4618      	mov	r0, r3
 801666c:	f7fc fd18 	bl	80130a0 <lwip_htons>
 8016670:	4603      	mov	r3, r0
 8016672:	b2db      	uxtb	r3, r3
 8016674:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8016678:	b2da      	uxtb	r2, r3
 801667a:	4b34      	ldr	r3, [pc, #208]	; (801674c <tcp_input+0x2b4>)
 801667c:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 801667e:	687b      	ldr	r3, [r7, #4]
 8016680:	891a      	ldrh	r2, [r3, #8]
 8016682:	4b33      	ldr	r3, [pc, #204]	; (8016750 <tcp_input+0x2b8>)
 8016684:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8016686:	4b31      	ldr	r3, [pc, #196]	; (801674c <tcp_input+0x2b4>)
 8016688:	781b      	ldrb	r3, [r3, #0]
 801668a:	f003 0303 	and.w	r3, r3, #3
 801668e:	2b00      	cmp	r3, #0
 8016690:	d00c      	beq.n	80166ac <tcp_input+0x214>
    tcplen++;
 8016692:	4b2f      	ldr	r3, [pc, #188]	; (8016750 <tcp_input+0x2b8>)
 8016694:	881b      	ldrh	r3, [r3, #0]
 8016696:	3301      	adds	r3, #1
 8016698:	b29a      	uxth	r2, r3
 801669a:	4b2d      	ldr	r3, [pc, #180]	; (8016750 <tcp_input+0x2b8>)
 801669c:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 801669e:	687b      	ldr	r3, [r7, #4]
 80166a0:	891a      	ldrh	r2, [r3, #8]
 80166a2:	4b2b      	ldr	r3, [pc, #172]	; (8016750 <tcp_input+0x2b8>)
 80166a4:	881b      	ldrh	r3, [r3, #0]
 80166a6:	429a      	cmp	r2, r3
 80166a8:	f200 82e6 	bhi.w	8016c78 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 80166ac:	2300      	movs	r3, #0
 80166ae:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80166b0:	4b28      	ldr	r3, [pc, #160]	; (8016754 <tcp_input+0x2bc>)
 80166b2:	681b      	ldr	r3, [r3, #0]
 80166b4:	61fb      	str	r3, [r7, #28]
 80166b6:	e09d      	b.n	80167f4 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 80166b8:	69fb      	ldr	r3, [r7, #28]
 80166ba:	7d1b      	ldrb	r3, [r3, #20]
 80166bc:	2b00      	cmp	r3, #0
 80166be:	d105      	bne.n	80166cc <tcp_input+0x234>
 80166c0:	4b15      	ldr	r3, [pc, #84]	; (8016718 <tcp_input+0x280>)
 80166c2:	22fb      	movs	r2, #251	; 0xfb
 80166c4:	4924      	ldr	r1, [pc, #144]	; (8016758 <tcp_input+0x2c0>)
 80166c6:	4816      	ldr	r0, [pc, #88]	; (8016720 <tcp_input+0x288>)
 80166c8:	f008 fdae 	bl	801f228 <printf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 80166cc:	69fb      	ldr	r3, [r7, #28]
 80166ce:	7d1b      	ldrb	r3, [r3, #20]
 80166d0:	2b0a      	cmp	r3, #10
 80166d2:	d105      	bne.n	80166e0 <tcp_input+0x248>
 80166d4:	4b10      	ldr	r3, [pc, #64]	; (8016718 <tcp_input+0x280>)
 80166d6:	22fc      	movs	r2, #252	; 0xfc
 80166d8:	4920      	ldr	r1, [pc, #128]	; (801675c <tcp_input+0x2c4>)
 80166da:	4811      	ldr	r0, [pc, #68]	; (8016720 <tcp_input+0x288>)
 80166dc:	f008 fda4 	bl	801f228 <printf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80166e0:	69fb      	ldr	r3, [r7, #28]
 80166e2:	7d1b      	ldrb	r3, [r3, #20]
 80166e4:	2b01      	cmp	r3, #1
 80166e6:	d105      	bne.n	80166f4 <tcp_input+0x25c>
 80166e8:	4b0b      	ldr	r3, [pc, #44]	; (8016718 <tcp_input+0x280>)
 80166ea:	22fd      	movs	r2, #253	; 0xfd
 80166ec:	491c      	ldr	r1, [pc, #112]	; (8016760 <tcp_input+0x2c8>)
 80166ee:	480c      	ldr	r0, [pc, #48]	; (8016720 <tcp_input+0x288>)
 80166f0:	f008 fd9a 	bl	801f228 <printf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80166f4:	69fb      	ldr	r3, [r7, #28]
 80166f6:	7a1b      	ldrb	r3, [r3, #8]
 80166f8:	2b00      	cmp	r3, #0
 80166fa:	d033      	beq.n	8016764 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80166fc:	69fb      	ldr	r3, [r7, #28]
 80166fe:	7a1a      	ldrb	r2, [r3, #8]
 8016700:	4b09      	ldr	r3, [pc, #36]	; (8016728 <tcp_input+0x290>)
 8016702:	685b      	ldr	r3, [r3, #4]
 8016704:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8016708:	3301      	adds	r3, #1
 801670a:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801670c:	429a      	cmp	r2, r3
 801670e:	d029      	beq.n	8016764 <tcp_input+0x2cc>
      prev = pcb;
 8016710:	69fb      	ldr	r3, [r7, #28]
 8016712:	61bb      	str	r3, [r7, #24]
      continue;
 8016714:	e06b      	b.n	80167ee <tcp_input+0x356>
 8016716:	bf00      	nop
 8016718:	080268c8 	.word	0x080268c8
 801671c:	080268fc 	.word	0x080268fc
 8016720:	08026914 	.word	0x08026914
 8016724:	2000c23c 	.word	0x2000c23c
 8016728:	20008aa0 	.word	0x20008aa0
 801672c:	2000c240 	.word	0x2000c240
 8016730:	2000c244 	.word	0x2000c244
 8016734:	2000c242 	.word	0x2000c242
 8016738:	0802693c 	.word	0x0802693c
 801673c:	0802694c 	.word	0x0802694c
 8016740:	08026958 	.word	0x08026958
 8016744:	2000c24c 	.word	0x2000c24c
 8016748:	2000c250 	.word	0x2000c250
 801674c:	2000c258 	.word	0x2000c258
 8016750:	2000c256 	.word	0x2000c256
 8016754:	2000c220 	.word	0x2000c220
 8016758:	08026978 	.word	0x08026978
 801675c:	080269a0 	.word	0x080269a0
 8016760:	080269cc 	.word	0x080269cc
    }

    if (pcb->remote_port == tcphdr->src &&
 8016764:	69fb      	ldr	r3, [r7, #28]
 8016766:	8b1a      	ldrh	r2, [r3, #24]
 8016768:	4b72      	ldr	r3, [pc, #456]	; (8016934 <tcp_input+0x49c>)
 801676a:	681b      	ldr	r3, [r3, #0]
 801676c:	881b      	ldrh	r3, [r3, #0]
 801676e:	b29b      	uxth	r3, r3
 8016770:	429a      	cmp	r2, r3
 8016772:	d13a      	bne.n	80167ea <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8016774:	69fb      	ldr	r3, [r7, #28]
 8016776:	8ada      	ldrh	r2, [r3, #22]
 8016778:	4b6e      	ldr	r3, [pc, #440]	; (8016934 <tcp_input+0x49c>)
 801677a:	681b      	ldr	r3, [r3, #0]
 801677c:	885b      	ldrh	r3, [r3, #2]
 801677e:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8016780:	429a      	cmp	r2, r3
 8016782:	d132      	bne.n	80167ea <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016784:	69fb      	ldr	r3, [r7, #28]
 8016786:	685a      	ldr	r2, [r3, #4]
 8016788:	4b6b      	ldr	r3, [pc, #428]	; (8016938 <tcp_input+0x4a0>)
 801678a:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 801678c:	429a      	cmp	r2, r3
 801678e:	d12c      	bne.n	80167ea <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8016790:	69fb      	ldr	r3, [r7, #28]
 8016792:	681a      	ldr	r2, [r3, #0]
 8016794:	4b68      	ldr	r3, [pc, #416]	; (8016938 <tcp_input+0x4a0>)
 8016796:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016798:	429a      	cmp	r2, r3
 801679a:	d126      	bne.n	80167ea <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 801679c:	69fb      	ldr	r3, [r7, #28]
 801679e:	68db      	ldr	r3, [r3, #12]
 80167a0:	69fa      	ldr	r2, [r7, #28]
 80167a2:	429a      	cmp	r2, r3
 80167a4:	d106      	bne.n	80167b4 <tcp_input+0x31c>
 80167a6:	4b65      	ldr	r3, [pc, #404]	; (801693c <tcp_input+0x4a4>)
 80167a8:	f240 120d 	movw	r2, #269	; 0x10d
 80167ac:	4964      	ldr	r1, [pc, #400]	; (8016940 <tcp_input+0x4a8>)
 80167ae:	4865      	ldr	r0, [pc, #404]	; (8016944 <tcp_input+0x4ac>)
 80167b0:	f008 fd3a 	bl	801f228 <printf>
      if (prev != NULL) {
 80167b4:	69bb      	ldr	r3, [r7, #24]
 80167b6:	2b00      	cmp	r3, #0
 80167b8:	d00a      	beq.n	80167d0 <tcp_input+0x338>
        prev->next = pcb->next;
 80167ba:	69fb      	ldr	r3, [r7, #28]
 80167bc:	68da      	ldr	r2, [r3, #12]
 80167be:	69bb      	ldr	r3, [r7, #24]
 80167c0:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 80167c2:	4b61      	ldr	r3, [pc, #388]	; (8016948 <tcp_input+0x4b0>)
 80167c4:	681a      	ldr	r2, [r3, #0]
 80167c6:	69fb      	ldr	r3, [r7, #28]
 80167c8:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 80167ca:	4a5f      	ldr	r2, [pc, #380]	; (8016948 <tcp_input+0x4b0>)
 80167cc:	69fb      	ldr	r3, [r7, #28]
 80167ce:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80167d0:	69fb      	ldr	r3, [r7, #28]
 80167d2:	68db      	ldr	r3, [r3, #12]
 80167d4:	69fa      	ldr	r2, [r7, #28]
 80167d6:	429a      	cmp	r2, r3
 80167d8:	d111      	bne.n	80167fe <tcp_input+0x366>
 80167da:	4b58      	ldr	r3, [pc, #352]	; (801693c <tcp_input+0x4a4>)
 80167dc:	f240 1215 	movw	r2, #277	; 0x115
 80167e0:	495a      	ldr	r1, [pc, #360]	; (801694c <tcp_input+0x4b4>)
 80167e2:	4858      	ldr	r0, [pc, #352]	; (8016944 <tcp_input+0x4ac>)
 80167e4:	f008 fd20 	bl	801f228 <printf>
      break;
 80167e8:	e009      	b.n	80167fe <tcp_input+0x366>
    }
    prev = pcb;
 80167ea:	69fb      	ldr	r3, [r7, #28]
 80167ec:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80167ee:	69fb      	ldr	r3, [r7, #28]
 80167f0:	68db      	ldr	r3, [r3, #12]
 80167f2:	61fb      	str	r3, [r7, #28]
 80167f4:	69fb      	ldr	r3, [r7, #28]
 80167f6:	2b00      	cmp	r3, #0
 80167f8:	f47f af5e 	bne.w	80166b8 <tcp_input+0x220>
 80167fc:	e000      	b.n	8016800 <tcp_input+0x368>
      break;
 80167fe:	bf00      	nop
  }

  if (pcb == NULL) {
 8016800:	69fb      	ldr	r3, [r7, #28]
 8016802:	2b00      	cmp	r3, #0
 8016804:	f040 80aa 	bne.w	801695c <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8016808:	4b51      	ldr	r3, [pc, #324]	; (8016950 <tcp_input+0x4b8>)
 801680a:	681b      	ldr	r3, [r3, #0]
 801680c:	61fb      	str	r3, [r7, #28]
 801680e:	e03f      	b.n	8016890 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8016810:	69fb      	ldr	r3, [r7, #28]
 8016812:	7d1b      	ldrb	r3, [r3, #20]
 8016814:	2b0a      	cmp	r3, #10
 8016816:	d006      	beq.n	8016826 <tcp_input+0x38e>
 8016818:	4b48      	ldr	r3, [pc, #288]	; (801693c <tcp_input+0x4a4>)
 801681a:	f240 121f 	movw	r2, #287	; 0x11f
 801681e:	494d      	ldr	r1, [pc, #308]	; (8016954 <tcp_input+0x4bc>)
 8016820:	4848      	ldr	r0, [pc, #288]	; (8016944 <tcp_input+0x4ac>)
 8016822:	f008 fd01 	bl	801f228 <printf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016826:	69fb      	ldr	r3, [r7, #28]
 8016828:	7a1b      	ldrb	r3, [r3, #8]
 801682a:	2b00      	cmp	r3, #0
 801682c:	d009      	beq.n	8016842 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801682e:	69fb      	ldr	r3, [r7, #28]
 8016830:	7a1a      	ldrb	r2, [r3, #8]
 8016832:	4b41      	ldr	r3, [pc, #260]	; (8016938 <tcp_input+0x4a0>)
 8016834:	685b      	ldr	r3, [r3, #4]
 8016836:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801683a:	3301      	adds	r3, #1
 801683c:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801683e:	429a      	cmp	r2, r3
 8016840:	d122      	bne.n	8016888 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8016842:	69fb      	ldr	r3, [r7, #28]
 8016844:	8b1a      	ldrh	r2, [r3, #24]
 8016846:	4b3b      	ldr	r3, [pc, #236]	; (8016934 <tcp_input+0x49c>)
 8016848:	681b      	ldr	r3, [r3, #0]
 801684a:	881b      	ldrh	r3, [r3, #0]
 801684c:	b29b      	uxth	r3, r3
 801684e:	429a      	cmp	r2, r3
 8016850:	d11b      	bne.n	801688a <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8016852:	69fb      	ldr	r3, [r7, #28]
 8016854:	8ada      	ldrh	r2, [r3, #22]
 8016856:	4b37      	ldr	r3, [pc, #220]	; (8016934 <tcp_input+0x49c>)
 8016858:	681b      	ldr	r3, [r3, #0]
 801685a:	885b      	ldrh	r3, [r3, #2]
 801685c:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 801685e:	429a      	cmp	r2, r3
 8016860:	d113      	bne.n	801688a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016862:	69fb      	ldr	r3, [r7, #28]
 8016864:	685a      	ldr	r2, [r3, #4]
 8016866:	4b34      	ldr	r3, [pc, #208]	; (8016938 <tcp_input+0x4a0>)
 8016868:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 801686a:	429a      	cmp	r2, r3
 801686c:	d10d      	bne.n	801688a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801686e:	69fb      	ldr	r3, [r7, #28]
 8016870:	681a      	ldr	r2, [r3, #0]
 8016872:	4b31      	ldr	r3, [pc, #196]	; (8016938 <tcp_input+0x4a0>)
 8016874:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016876:	429a      	cmp	r2, r3
 8016878:	d107      	bne.n	801688a <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 801687a:	69f8      	ldr	r0, [r7, #28]
 801687c:	f000 fb56 	bl	8016f2c <tcp_timewait_input>
        }
        pbuf_free(p);
 8016880:	6878      	ldr	r0, [r7, #4]
 8016882:	f7fd ffc5 	bl	8014810 <pbuf_free>
        return;
 8016886:	e1fd      	b.n	8016c84 <tcp_input+0x7ec>
        continue;
 8016888:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801688a:	69fb      	ldr	r3, [r7, #28]
 801688c:	68db      	ldr	r3, [r3, #12]
 801688e:	61fb      	str	r3, [r7, #28]
 8016890:	69fb      	ldr	r3, [r7, #28]
 8016892:	2b00      	cmp	r3, #0
 8016894:	d1bc      	bne.n	8016810 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8016896:	2300      	movs	r3, #0
 8016898:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801689a:	4b2f      	ldr	r3, [pc, #188]	; (8016958 <tcp_input+0x4c0>)
 801689c:	681b      	ldr	r3, [r3, #0]
 801689e:	617b      	str	r3, [r7, #20]
 80168a0:	e02a      	b.n	80168f8 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80168a2:	697b      	ldr	r3, [r7, #20]
 80168a4:	7a1b      	ldrb	r3, [r3, #8]
 80168a6:	2b00      	cmp	r3, #0
 80168a8:	d00c      	beq.n	80168c4 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80168aa:	697b      	ldr	r3, [r7, #20]
 80168ac:	7a1a      	ldrb	r2, [r3, #8]
 80168ae:	4b22      	ldr	r3, [pc, #136]	; (8016938 <tcp_input+0x4a0>)
 80168b0:	685b      	ldr	r3, [r3, #4]
 80168b2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80168b6:	3301      	adds	r3, #1
 80168b8:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80168ba:	429a      	cmp	r2, r3
 80168bc:	d002      	beq.n	80168c4 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 80168be:	697b      	ldr	r3, [r7, #20]
 80168c0:	61bb      	str	r3, [r7, #24]
        continue;
 80168c2:	e016      	b.n	80168f2 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 80168c4:	697b      	ldr	r3, [r7, #20]
 80168c6:	8ada      	ldrh	r2, [r3, #22]
 80168c8:	4b1a      	ldr	r3, [pc, #104]	; (8016934 <tcp_input+0x49c>)
 80168ca:	681b      	ldr	r3, [r3, #0]
 80168cc:	885b      	ldrh	r3, [r3, #2]
 80168ce:	b29b      	uxth	r3, r3
 80168d0:	429a      	cmp	r2, r3
 80168d2:	d10c      	bne.n	80168ee <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 80168d4:	697b      	ldr	r3, [r7, #20]
 80168d6:	681a      	ldr	r2, [r3, #0]
 80168d8:	4b17      	ldr	r3, [pc, #92]	; (8016938 <tcp_input+0x4a0>)
 80168da:	695b      	ldr	r3, [r3, #20]
 80168dc:	429a      	cmp	r2, r3
 80168de:	d00f      	beq.n	8016900 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80168e0:	697b      	ldr	r3, [r7, #20]
 80168e2:	2b00      	cmp	r3, #0
 80168e4:	d00d      	beq.n	8016902 <tcp_input+0x46a>
 80168e6:	697b      	ldr	r3, [r7, #20]
 80168e8:	681b      	ldr	r3, [r3, #0]
 80168ea:	2b00      	cmp	r3, #0
 80168ec:	d009      	beq.n	8016902 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80168ee:	697b      	ldr	r3, [r7, #20]
 80168f0:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80168f2:	697b      	ldr	r3, [r7, #20]
 80168f4:	68db      	ldr	r3, [r3, #12]
 80168f6:	617b      	str	r3, [r7, #20]
 80168f8:	697b      	ldr	r3, [r7, #20]
 80168fa:	2b00      	cmp	r3, #0
 80168fc:	d1d1      	bne.n	80168a2 <tcp_input+0x40a>
 80168fe:	e000      	b.n	8016902 <tcp_input+0x46a>
            break;
 8016900:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8016902:	697b      	ldr	r3, [r7, #20]
 8016904:	2b00      	cmp	r3, #0
 8016906:	d029      	beq.n	801695c <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8016908:	69bb      	ldr	r3, [r7, #24]
 801690a:	2b00      	cmp	r3, #0
 801690c:	d00a      	beq.n	8016924 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801690e:	697b      	ldr	r3, [r7, #20]
 8016910:	68da      	ldr	r2, [r3, #12]
 8016912:	69bb      	ldr	r3, [r7, #24]
 8016914:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8016916:	4b10      	ldr	r3, [pc, #64]	; (8016958 <tcp_input+0x4c0>)
 8016918:	681a      	ldr	r2, [r3, #0]
 801691a:	697b      	ldr	r3, [r7, #20]
 801691c:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801691e:	4a0e      	ldr	r2, [pc, #56]	; (8016958 <tcp_input+0x4c0>)
 8016920:	697b      	ldr	r3, [r7, #20]
 8016922:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8016924:	6978      	ldr	r0, [r7, #20]
 8016926:	f000 fa03 	bl	8016d30 <tcp_listen_input>
      }
      pbuf_free(p);
 801692a:	6878      	ldr	r0, [r7, #4]
 801692c:	f7fd ff70 	bl	8014810 <pbuf_free>
      return;
 8016930:	e1a8      	b.n	8016c84 <tcp_input+0x7ec>
 8016932:	bf00      	nop
 8016934:	2000c23c 	.word	0x2000c23c
 8016938:	20008aa0 	.word	0x20008aa0
 801693c:	080268c8 	.word	0x080268c8
 8016940:	080269f4 	.word	0x080269f4
 8016944:	08026914 	.word	0x08026914
 8016948:	2000c220 	.word	0x2000c220
 801694c:	08026a20 	.word	0x08026a20
 8016950:	2000c224 	.word	0x2000c224
 8016954:	08026a4c 	.word	0x08026a4c
 8016958:	2000c21c 	.word	0x2000c21c
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 801695c:	69fb      	ldr	r3, [r7, #28]
 801695e:	2b00      	cmp	r3, #0
 8016960:	f000 8158 	beq.w	8016c14 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8016964:	4b95      	ldr	r3, [pc, #596]	; (8016bbc <tcp_input+0x724>)
 8016966:	2200      	movs	r2, #0
 8016968:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 801696a:	687b      	ldr	r3, [r7, #4]
 801696c:	891a      	ldrh	r2, [r3, #8]
 801696e:	4b93      	ldr	r3, [pc, #588]	; (8016bbc <tcp_input+0x724>)
 8016970:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8016972:	4a92      	ldr	r2, [pc, #584]	; (8016bbc <tcp_input+0x724>)
 8016974:	687b      	ldr	r3, [r7, #4]
 8016976:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8016978:	4b91      	ldr	r3, [pc, #580]	; (8016bc0 <tcp_input+0x728>)
 801697a:	681b      	ldr	r3, [r3, #0]
 801697c:	4a8f      	ldr	r2, [pc, #572]	; (8016bbc <tcp_input+0x724>)
 801697e:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8016980:	4b90      	ldr	r3, [pc, #576]	; (8016bc4 <tcp_input+0x72c>)
 8016982:	2200      	movs	r2, #0
 8016984:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8016986:	4b90      	ldr	r3, [pc, #576]	; (8016bc8 <tcp_input+0x730>)
 8016988:	2200      	movs	r2, #0
 801698a:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 801698c:	4b8f      	ldr	r3, [pc, #572]	; (8016bcc <tcp_input+0x734>)
 801698e:	2200      	movs	r2, #0
 8016990:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8016992:	4b8f      	ldr	r3, [pc, #572]	; (8016bd0 <tcp_input+0x738>)
 8016994:	781b      	ldrb	r3, [r3, #0]
 8016996:	f003 0308 	and.w	r3, r3, #8
 801699a:	2b00      	cmp	r3, #0
 801699c:	d006      	beq.n	80169ac <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 801699e:	687b      	ldr	r3, [r7, #4]
 80169a0:	7b5b      	ldrb	r3, [r3, #13]
 80169a2:	f043 0301 	orr.w	r3, r3, #1
 80169a6:	b2da      	uxtb	r2, r3
 80169a8:	687b      	ldr	r3, [r7, #4]
 80169aa:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 80169ac:	69fb      	ldr	r3, [r7, #28]
 80169ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80169b0:	2b00      	cmp	r3, #0
 80169b2:	d017      	beq.n	80169e4 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80169b4:	69f8      	ldr	r0, [r7, #28]
 80169b6:	f7ff f929 	bl	8015c0c <tcp_process_refused_data>
 80169ba:	4603      	mov	r3, r0
 80169bc:	f113 0f0d 	cmn.w	r3, #13
 80169c0:	d007      	beq.n	80169d2 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80169c2:	69fb      	ldr	r3, [r7, #28]
 80169c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80169c6:	2b00      	cmp	r3, #0
 80169c8:	d00c      	beq.n	80169e4 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80169ca:	4b82      	ldr	r3, [pc, #520]	; (8016bd4 <tcp_input+0x73c>)
 80169cc:	881b      	ldrh	r3, [r3, #0]
 80169ce:	2b00      	cmp	r3, #0
 80169d0:	d008      	beq.n	80169e4 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 80169d2:	69fb      	ldr	r3, [r7, #28]
 80169d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80169d6:	2b00      	cmp	r3, #0
 80169d8:	f040 80e3 	bne.w	8016ba2 <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 80169dc:	69f8      	ldr	r0, [r7, #28]
 80169de:	f003 f9ad 	bl	8019d3c <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 80169e2:	e0de      	b.n	8016ba2 <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 80169e4:	4a7c      	ldr	r2, [pc, #496]	; (8016bd8 <tcp_input+0x740>)
 80169e6:	69fb      	ldr	r3, [r7, #28]
 80169e8:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 80169ea:	69f8      	ldr	r0, [r7, #28]
 80169ec:	f000 fb18 	bl	8017020 <tcp_process>
 80169f0:	4603      	mov	r3, r0
 80169f2:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 80169f4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80169f8:	f113 0f0d 	cmn.w	r3, #13
 80169fc:	f000 80d3 	beq.w	8016ba6 <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 8016a00:	4b71      	ldr	r3, [pc, #452]	; (8016bc8 <tcp_input+0x730>)
 8016a02:	781b      	ldrb	r3, [r3, #0]
 8016a04:	f003 0308 	and.w	r3, r3, #8
 8016a08:	2b00      	cmp	r3, #0
 8016a0a:	d015      	beq.n	8016a38 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8016a0c:	69fb      	ldr	r3, [r7, #28]
 8016a0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8016a12:	2b00      	cmp	r3, #0
 8016a14:	d008      	beq.n	8016a28 <tcp_input+0x590>
 8016a16:	69fb      	ldr	r3, [r7, #28]
 8016a18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8016a1c:	69fa      	ldr	r2, [r7, #28]
 8016a1e:	6912      	ldr	r2, [r2, #16]
 8016a20:	f06f 010d 	mvn.w	r1, #13
 8016a24:	4610      	mov	r0, r2
 8016a26:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8016a28:	69f9      	ldr	r1, [r7, #28]
 8016a2a:	486c      	ldr	r0, [pc, #432]	; (8016bdc <tcp_input+0x744>)
 8016a2c:	f7ff fbbc 	bl	80161a8 <tcp_pcb_remove>
        tcp_free(pcb);
 8016a30:	69f8      	ldr	r0, [r7, #28]
 8016a32:	f7fe f9a9 	bl	8014d88 <tcp_free>
 8016a36:	e0da      	b.n	8016bee <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8016a38:	2300      	movs	r3, #0
 8016a3a:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8016a3c:	4b63      	ldr	r3, [pc, #396]	; (8016bcc <tcp_input+0x734>)
 8016a3e:	881b      	ldrh	r3, [r3, #0]
 8016a40:	2b00      	cmp	r3, #0
 8016a42:	d01d      	beq.n	8016a80 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8016a44:	4b61      	ldr	r3, [pc, #388]	; (8016bcc <tcp_input+0x734>)
 8016a46:	881b      	ldrh	r3, [r3, #0]
 8016a48:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8016a4a:	69fb      	ldr	r3, [r7, #28]
 8016a4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8016a50:	2b00      	cmp	r3, #0
 8016a52:	d00a      	beq.n	8016a6a <tcp_input+0x5d2>
 8016a54:	69fb      	ldr	r3, [r7, #28]
 8016a56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8016a5a:	69fa      	ldr	r2, [r7, #28]
 8016a5c:	6910      	ldr	r0, [r2, #16]
 8016a5e:	89fa      	ldrh	r2, [r7, #14]
 8016a60:	69f9      	ldr	r1, [r7, #28]
 8016a62:	4798      	blx	r3
 8016a64:	4603      	mov	r3, r0
 8016a66:	74fb      	strb	r3, [r7, #19]
 8016a68:	e001      	b.n	8016a6e <tcp_input+0x5d6>
 8016a6a:	2300      	movs	r3, #0
 8016a6c:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8016a6e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016a72:	f113 0f0d 	cmn.w	r3, #13
 8016a76:	f000 8098 	beq.w	8016baa <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 8016a7a:	4b54      	ldr	r3, [pc, #336]	; (8016bcc <tcp_input+0x734>)
 8016a7c:	2200      	movs	r2, #0
 8016a7e:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8016a80:	69f8      	ldr	r0, [r7, #28]
 8016a82:	f000 f915 	bl	8016cb0 <tcp_input_delayed_close>
 8016a86:	4603      	mov	r3, r0
 8016a88:	2b00      	cmp	r3, #0
 8016a8a:	f040 8090 	bne.w	8016bae <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8016a8e:	4b4d      	ldr	r3, [pc, #308]	; (8016bc4 <tcp_input+0x72c>)
 8016a90:	681b      	ldr	r3, [r3, #0]
 8016a92:	2b00      	cmp	r3, #0
 8016a94:	d041      	beq.n	8016b1a <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8016a96:	69fb      	ldr	r3, [r7, #28]
 8016a98:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8016a9a:	2b00      	cmp	r3, #0
 8016a9c:	d006      	beq.n	8016aac <tcp_input+0x614>
 8016a9e:	4b50      	ldr	r3, [pc, #320]	; (8016be0 <tcp_input+0x748>)
 8016aa0:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8016aa4:	494f      	ldr	r1, [pc, #316]	; (8016be4 <tcp_input+0x74c>)
 8016aa6:	4850      	ldr	r0, [pc, #320]	; (8016be8 <tcp_input+0x750>)
 8016aa8:	f008 fbbe 	bl	801f228 <printf>
          if (pcb->flags & TF_RXCLOSED) {
 8016aac:	69fb      	ldr	r3, [r7, #28]
 8016aae:	8b5b      	ldrh	r3, [r3, #26]
 8016ab0:	f003 0310 	and.w	r3, r3, #16
 8016ab4:	2b00      	cmp	r3, #0
 8016ab6:	d008      	beq.n	8016aca <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8016ab8:	4b42      	ldr	r3, [pc, #264]	; (8016bc4 <tcp_input+0x72c>)
 8016aba:	681b      	ldr	r3, [r3, #0]
 8016abc:	4618      	mov	r0, r3
 8016abe:	f7fd fea7 	bl	8014810 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8016ac2:	69f8      	ldr	r0, [r7, #28]
 8016ac4:	f7fe fc48 	bl	8015358 <tcp_abort>
            goto aborted;
 8016ac8:	e091      	b.n	8016bee <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8016aca:	69fb      	ldr	r3, [r7, #28]
 8016acc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8016ad0:	2b00      	cmp	r3, #0
 8016ad2:	d00c      	beq.n	8016aee <tcp_input+0x656>
 8016ad4:	69fb      	ldr	r3, [r7, #28]
 8016ad6:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8016ada:	69fb      	ldr	r3, [r7, #28]
 8016adc:	6918      	ldr	r0, [r3, #16]
 8016ade:	4b39      	ldr	r3, [pc, #228]	; (8016bc4 <tcp_input+0x72c>)
 8016ae0:	681a      	ldr	r2, [r3, #0]
 8016ae2:	2300      	movs	r3, #0
 8016ae4:	69f9      	ldr	r1, [r7, #28]
 8016ae6:	47a0      	blx	r4
 8016ae8:	4603      	mov	r3, r0
 8016aea:	74fb      	strb	r3, [r7, #19]
 8016aec:	e008      	b.n	8016b00 <tcp_input+0x668>
 8016aee:	4b35      	ldr	r3, [pc, #212]	; (8016bc4 <tcp_input+0x72c>)
 8016af0:	681a      	ldr	r2, [r3, #0]
 8016af2:	2300      	movs	r3, #0
 8016af4:	69f9      	ldr	r1, [r7, #28]
 8016af6:	2000      	movs	r0, #0
 8016af8:	f7ff f95e 	bl	8015db8 <tcp_recv_null>
 8016afc:	4603      	mov	r3, r0
 8016afe:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8016b00:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016b04:	f113 0f0d 	cmn.w	r3, #13
 8016b08:	d053      	beq.n	8016bb2 <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8016b0a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016b0e:	2b00      	cmp	r3, #0
 8016b10:	d003      	beq.n	8016b1a <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8016b12:	4b2c      	ldr	r3, [pc, #176]	; (8016bc4 <tcp_input+0x72c>)
 8016b14:	681a      	ldr	r2, [r3, #0]
 8016b16:	69fb      	ldr	r3, [r7, #28]
 8016b18:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8016b1a:	4b2b      	ldr	r3, [pc, #172]	; (8016bc8 <tcp_input+0x730>)
 8016b1c:	781b      	ldrb	r3, [r3, #0]
 8016b1e:	f003 0320 	and.w	r3, r3, #32
 8016b22:	2b00      	cmp	r3, #0
 8016b24:	d030      	beq.n	8016b88 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 8016b26:	69fb      	ldr	r3, [r7, #28]
 8016b28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8016b2a:	2b00      	cmp	r3, #0
 8016b2c:	d009      	beq.n	8016b42 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8016b2e:	69fb      	ldr	r3, [r7, #28]
 8016b30:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8016b32:	7b5a      	ldrb	r2, [r3, #13]
 8016b34:	69fb      	ldr	r3, [r7, #28]
 8016b36:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8016b38:	f042 0220 	orr.w	r2, r2, #32
 8016b3c:	b2d2      	uxtb	r2, r2
 8016b3e:	735a      	strb	r2, [r3, #13]
 8016b40:	e022      	b.n	8016b88 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8016b42:	69fb      	ldr	r3, [r7, #28]
 8016b44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016b46:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8016b4a:	d005      	beq.n	8016b58 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8016b4c:	69fb      	ldr	r3, [r7, #28]
 8016b4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016b50:	3301      	adds	r3, #1
 8016b52:	b29a      	uxth	r2, r3
 8016b54:	69fb      	ldr	r3, [r7, #28]
 8016b56:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8016b58:	69fb      	ldr	r3, [r7, #28]
 8016b5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8016b5e:	2b00      	cmp	r3, #0
 8016b60:	d00b      	beq.n	8016b7a <tcp_input+0x6e2>
 8016b62:	69fb      	ldr	r3, [r7, #28]
 8016b64:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8016b68:	69fb      	ldr	r3, [r7, #28]
 8016b6a:	6918      	ldr	r0, [r3, #16]
 8016b6c:	2300      	movs	r3, #0
 8016b6e:	2200      	movs	r2, #0
 8016b70:	69f9      	ldr	r1, [r7, #28]
 8016b72:	47a0      	blx	r4
 8016b74:	4603      	mov	r3, r0
 8016b76:	74fb      	strb	r3, [r7, #19]
 8016b78:	e001      	b.n	8016b7e <tcp_input+0x6e6>
 8016b7a:	2300      	movs	r3, #0
 8016b7c:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8016b7e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016b82:	f113 0f0d 	cmn.w	r3, #13
 8016b86:	d016      	beq.n	8016bb6 <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8016b88:	4b13      	ldr	r3, [pc, #76]	; (8016bd8 <tcp_input+0x740>)
 8016b8a:	2200      	movs	r2, #0
 8016b8c:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8016b8e:	69f8      	ldr	r0, [r7, #28]
 8016b90:	f000 f88e 	bl	8016cb0 <tcp_input_delayed_close>
 8016b94:	4603      	mov	r3, r0
 8016b96:	2b00      	cmp	r3, #0
 8016b98:	d128      	bne.n	8016bec <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8016b9a:	69f8      	ldr	r0, [r7, #28]
 8016b9c:	f002 fac8 	bl	8019130 <tcp_output>
 8016ba0:	e025      	b.n	8016bee <tcp_input+0x756>
        goto aborted;
 8016ba2:	bf00      	nop
 8016ba4:	e023      	b.n	8016bee <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8016ba6:	bf00      	nop
 8016ba8:	e021      	b.n	8016bee <tcp_input+0x756>
              goto aborted;
 8016baa:	bf00      	nop
 8016bac:	e01f      	b.n	8016bee <tcp_input+0x756>
          goto aborted;
 8016bae:	bf00      	nop
 8016bb0:	e01d      	b.n	8016bee <tcp_input+0x756>
            goto aborted;
 8016bb2:	bf00      	nop
 8016bb4:	e01b      	b.n	8016bee <tcp_input+0x756>
              goto aborted;
 8016bb6:	bf00      	nop
 8016bb8:	e019      	b.n	8016bee <tcp_input+0x756>
 8016bba:	bf00      	nop
 8016bbc:	2000c22c 	.word	0x2000c22c
 8016bc0:	2000c23c 	.word	0x2000c23c
 8016bc4:	2000c25c 	.word	0x2000c25c
 8016bc8:	2000c259 	.word	0x2000c259
 8016bcc:	2000c254 	.word	0x2000c254
 8016bd0:	2000c258 	.word	0x2000c258
 8016bd4:	2000c256 	.word	0x2000c256
 8016bd8:	2000c260 	.word	0x2000c260
 8016bdc:	2000c220 	.word	0x2000c220
 8016be0:	080268c8 	.word	0x080268c8
 8016be4:	08026a7c 	.word	0x08026a7c
 8016be8:	08026914 	.word	0x08026914
          goto aborted;
 8016bec:	bf00      	nop
    tcp_input_pcb = NULL;
 8016bee:	4b27      	ldr	r3, [pc, #156]	; (8016c8c <tcp_input+0x7f4>)
 8016bf0:	2200      	movs	r2, #0
 8016bf2:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8016bf4:	4b26      	ldr	r3, [pc, #152]	; (8016c90 <tcp_input+0x7f8>)
 8016bf6:	2200      	movs	r2, #0
 8016bf8:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8016bfa:	4b26      	ldr	r3, [pc, #152]	; (8016c94 <tcp_input+0x7fc>)
 8016bfc:	685b      	ldr	r3, [r3, #4]
 8016bfe:	2b00      	cmp	r3, #0
 8016c00:	d03f      	beq.n	8016c82 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 8016c02:	4b24      	ldr	r3, [pc, #144]	; (8016c94 <tcp_input+0x7fc>)
 8016c04:	685b      	ldr	r3, [r3, #4]
 8016c06:	4618      	mov	r0, r3
 8016c08:	f7fd fe02 	bl	8014810 <pbuf_free>
      inseg.p = NULL;
 8016c0c:	4b21      	ldr	r3, [pc, #132]	; (8016c94 <tcp_input+0x7fc>)
 8016c0e:	2200      	movs	r2, #0
 8016c10:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8016c12:	e036      	b.n	8016c82 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8016c14:	4b20      	ldr	r3, [pc, #128]	; (8016c98 <tcp_input+0x800>)
 8016c16:	681b      	ldr	r3, [r3, #0]
 8016c18:	899b      	ldrh	r3, [r3, #12]
 8016c1a:	b29b      	uxth	r3, r3
 8016c1c:	4618      	mov	r0, r3
 8016c1e:	f7fc fa3f 	bl	80130a0 <lwip_htons>
 8016c22:	4603      	mov	r3, r0
 8016c24:	b2db      	uxtb	r3, r3
 8016c26:	f003 0304 	and.w	r3, r3, #4
 8016c2a:	2b00      	cmp	r3, #0
 8016c2c:	d118      	bne.n	8016c60 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016c2e:	4b1b      	ldr	r3, [pc, #108]	; (8016c9c <tcp_input+0x804>)
 8016c30:	6819      	ldr	r1, [r3, #0]
 8016c32:	4b1b      	ldr	r3, [pc, #108]	; (8016ca0 <tcp_input+0x808>)
 8016c34:	881b      	ldrh	r3, [r3, #0]
 8016c36:	461a      	mov	r2, r3
 8016c38:	4b1a      	ldr	r3, [pc, #104]	; (8016ca4 <tcp_input+0x80c>)
 8016c3a:	681b      	ldr	r3, [r3, #0]
 8016c3c:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016c3e:	4b16      	ldr	r3, [pc, #88]	; (8016c98 <tcp_input+0x800>)
 8016c40:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016c42:	885b      	ldrh	r3, [r3, #2]
 8016c44:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016c46:	4a14      	ldr	r2, [pc, #80]	; (8016c98 <tcp_input+0x800>)
 8016c48:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016c4a:	8812      	ldrh	r2, [r2, #0]
 8016c4c:	b292      	uxth	r2, r2
 8016c4e:	9202      	str	r2, [sp, #8]
 8016c50:	9301      	str	r3, [sp, #4]
 8016c52:	4b15      	ldr	r3, [pc, #84]	; (8016ca8 <tcp_input+0x810>)
 8016c54:	9300      	str	r3, [sp, #0]
 8016c56:	4b15      	ldr	r3, [pc, #84]	; (8016cac <tcp_input+0x814>)
 8016c58:	4602      	mov	r2, r0
 8016c5a:	2000      	movs	r0, #0
 8016c5c:	f003 f81c 	bl	8019c98 <tcp_rst>
    pbuf_free(p);
 8016c60:	6878      	ldr	r0, [r7, #4]
 8016c62:	f7fd fdd5 	bl	8014810 <pbuf_free>
  return;
 8016c66:	e00c      	b.n	8016c82 <tcp_input+0x7ea>
    goto dropped;
 8016c68:	bf00      	nop
 8016c6a:	e006      	b.n	8016c7a <tcp_input+0x7e2>
    goto dropped;
 8016c6c:	bf00      	nop
 8016c6e:	e004      	b.n	8016c7a <tcp_input+0x7e2>
    goto dropped;
 8016c70:	bf00      	nop
 8016c72:	e002      	b.n	8016c7a <tcp_input+0x7e2>
      goto dropped;
 8016c74:	bf00      	nop
 8016c76:	e000      	b.n	8016c7a <tcp_input+0x7e2>
      goto dropped;
 8016c78:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8016c7a:	6878      	ldr	r0, [r7, #4]
 8016c7c:	f7fd fdc8 	bl	8014810 <pbuf_free>
 8016c80:	e000      	b.n	8016c84 <tcp_input+0x7ec>
  return;
 8016c82:	bf00      	nop
}
 8016c84:	3724      	adds	r7, #36	; 0x24
 8016c86:	46bd      	mov	sp, r7
 8016c88:	bd90      	pop	{r4, r7, pc}
 8016c8a:	bf00      	nop
 8016c8c:	2000c260 	.word	0x2000c260
 8016c90:	2000c25c 	.word	0x2000c25c
 8016c94:	2000c22c 	.word	0x2000c22c
 8016c98:	2000c23c 	.word	0x2000c23c
 8016c9c:	2000c250 	.word	0x2000c250
 8016ca0:	2000c256 	.word	0x2000c256
 8016ca4:	2000c24c 	.word	0x2000c24c
 8016ca8:	20008ab0 	.word	0x20008ab0
 8016cac:	20008ab4 	.word	0x20008ab4

08016cb0 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8016cb0:	b580      	push	{r7, lr}
 8016cb2:	b082      	sub	sp, #8
 8016cb4:	af00      	add	r7, sp, #0
 8016cb6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8016cb8:	687b      	ldr	r3, [r7, #4]
 8016cba:	2b00      	cmp	r3, #0
 8016cbc:	d106      	bne.n	8016ccc <tcp_input_delayed_close+0x1c>
 8016cbe:	4b17      	ldr	r3, [pc, #92]	; (8016d1c <tcp_input_delayed_close+0x6c>)
 8016cc0:	f240 225a 	movw	r2, #602	; 0x25a
 8016cc4:	4916      	ldr	r1, [pc, #88]	; (8016d20 <tcp_input_delayed_close+0x70>)
 8016cc6:	4817      	ldr	r0, [pc, #92]	; (8016d24 <tcp_input_delayed_close+0x74>)
 8016cc8:	f008 faae 	bl	801f228 <printf>

  if (recv_flags & TF_CLOSED) {
 8016ccc:	4b16      	ldr	r3, [pc, #88]	; (8016d28 <tcp_input_delayed_close+0x78>)
 8016cce:	781b      	ldrb	r3, [r3, #0]
 8016cd0:	f003 0310 	and.w	r3, r3, #16
 8016cd4:	2b00      	cmp	r3, #0
 8016cd6:	d01c      	beq.n	8016d12 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8016cd8:	687b      	ldr	r3, [r7, #4]
 8016cda:	8b5b      	ldrh	r3, [r3, #26]
 8016cdc:	f003 0310 	and.w	r3, r3, #16
 8016ce0:	2b00      	cmp	r3, #0
 8016ce2:	d10d      	bne.n	8016d00 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8016ce4:	687b      	ldr	r3, [r7, #4]
 8016ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8016cea:	2b00      	cmp	r3, #0
 8016cec:	d008      	beq.n	8016d00 <tcp_input_delayed_close+0x50>
 8016cee:	687b      	ldr	r3, [r7, #4]
 8016cf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8016cf4:	687a      	ldr	r2, [r7, #4]
 8016cf6:	6912      	ldr	r2, [r2, #16]
 8016cf8:	f06f 010e 	mvn.w	r1, #14
 8016cfc:	4610      	mov	r0, r2
 8016cfe:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8016d00:	6879      	ldr	r1, [r7, #4]
 8016d02:	480a      	ldr	r0, [pc, #40]	; (8016d2c <tcp_input_delayed_close+0x7c>)
 8016d04:	f7ff fa50 	bl	80161a8 <tcp_pcb_remove>
    tcp_free(pcb);
 8016d08:	6878      	ldr	r0, [r7, #4]
 8016d0a:	f7fe f83d 	bl	8014d88 <tcp_free>
    return 1;
 8016d0e:	2301      	movs	r3, #1
 8016d10:	e000      	b.n	8016d14 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8016d12:	2300      	movs	r3, #0
}
 8016d14:	4618      	mov	r0, r3
 8016d16:	3708      	adds	r7, #8
 8016d18:	46bd      	mov	sp, r7
 8016d1a:	bd80      	pop	{r7, pc}
 8016d1c:	080268c8 	.word	0x080268c8
 8016d20:	08026a98 	.word	0x08026a98
 8016d24:	08026914 	.word	0x08026914
 8016d28:	2000c259 	.word	0x2000c259
 8016d2c:	2000c220 	.word	0x2000c220

08016d30 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8016d30:	b590      	push	{r4, r7, lr}
 8016d32:	b08b      	sub	sp, #44	; 0x2c
 8016d34:	af04      	add	r7, sp, #16
 8016d36:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8016d38:	4b6f      	ldr	r3, [pc, #444]	; (8016ef8 <tcp_listen_input+0x1c8>)
 8016d3a:	781b      	ldrb	r3, [r3, #0]
 8016d3c:	f003 0304 	and.w	r3, r3, #4
 8016d40:	2b00      	cmp	r3, #0
 8016d42:	f040 80d2 	bne.w	8016eea <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8016d46:	687b      	ldr	r3, [r7, #4]
 8016d48:	2b00      	cmp	r3, #0
 8016d4a:	d106      	bne.n	8016d5a <tcp_listen_input+0x2a>
 8016d4c:	4b6b      	ldr	r3, [pc, #428]	; (8016efc <tcp_listen_input+0x1cc>)
 8016d4e:	f240 2281 	movw	r2, #641	; 0x281
 8016d52:	496b      	ldr	r1, [pc, #428]	; (8016f00 <tcp_listen_input+0x1d0>)
 8016d54:	486b      	ldr	r0, [pc, #428]	; (8016f04 <tcp_listen_input+0x1d4>)
 8016d56:	f008 fa67 	bl	801f228 <printf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8016d5a:	4b67      	ldr	r3, [pc, #412]	; (8016ef8 <tcp_listen_input+0x1c8>)
 8016d5c:	781b      	ldrb	r3, [r3, #0]
 8016d5e:	f003 0310 	and.w	r3, r3, #16
 8016d62:	2b00      	cmp	r3, #0
 8016d64:	d019      	beq.n	8016d9a <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016d66:	4b68      	ldr	r3, [pc, #416]	; (8016f08 <tcp_listen_input+0x1d8>)
 8016d68:	6819      	ldr	r1, [r3, #0]
 8016d6a:	4b68      	ldr	r3, [pc, #416]	; (8016f0c <tcp_listen_input+0x1dc>)
 8016d6c:	881b      	ldrh	r3, [r3, #0]
 8016d6e:	461a      	mov	r2, r3
 8016d70:	4b67      	ldr	r3, [pc, #412]	; (8016f10 <tcp_listen_input+0x1e0>)
 8016d72:	681b      	ldr	r3, [r3, #0]
 8016d74:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016d76:	4b67      	ldr	r3, [pc, #412]	; (8016f14 <tcp_listen_input+0x1e4>)
 8016d78:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016d7a:	885b      	ldrh	r3, [r3, #2]
 8016d7c:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016d7e:	4a65      	ldr	r2, [pc, #404]	; (8016f14 <tcp_listen_input+0x1e4>)
 8016d80:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016d82:	8812      	ldrh	r2, [r2, #0]
 8016d84:	b292      	uxth	r2, r2
 8016d86:	9202      	str	r2, [sp, #8]
 8016d88:	9301      	str	r3, [sp, #4]
 8016d8a:	4b63      	ldr	r3, [pc, #396]	; (8016f18 <tcp_listen_input+0x1e8>)
 8016d8c:	9300      	str	r3, [sp, #0]
 8016d8e:	4b63      	ldr	r3, [pc, #396]	; (8016f1c <tcp_listen_input+0x1ec>)
 8016d90:	4602      	mov	r2, r0
 8016d92:	6878      	ldr	r0, [r7, #4]
 8016d94:	f002 ff80 	bl	8019c98 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8016d98:	e0a9      	b.n	8016eee <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8016d9a:	4b57      	ldr	r3, [pc, #348]	; (8016ef8 <tcp_listen_input+0x1c8>)
 8016d9c:	781b      	ldrb	r3, [r3, #0]
 8016d9e:	f003 0302 	and.w	r3, r3, #2
 8016da2:	2b00      	cmp	r3, #0
 8016da4:	f000 80a3 	beq.w	8016eee <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8016da8:	687b      	ldr	r3, [r7, #4]
 8016daa:	7d5b      	ldrb	r3, [r3, #21]
 8016dac:	4618      	mov	r0, r3
 8016dae:	f7ff f927 	bl	8016000 <tcp_alloc>
 8016db2:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8016db4:	697b      	ldr	r3, [r7, #20]
 8016db6:	2b00      	cmp	r3, #0
 8016db8:	d111      	bne.n	8016dde <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8016dba:	687b      	ldr	r3, [r7, #4]
 8016dbc:	699b      	ldr	r3, [r3, #24]
 8016dbe:	2b00      	cmp	r3, #0
 8016dc0:	d00a      	beq.n	8016dd8 <tcp_listen_input+0xa8>
 8016dc2:	687b      	ldr	r3, [r7, #4]
 8016dc4:	699b      	ldr	r3, [r3, #24]
 8016dc6:	687a      	ldr	r2, [r7, #4]
 8016dc8:	6910      	ldr	r0, [r2, #16]
 8016dca:	f04f 32ff 	mov.w	r2, #4294967295
 8016dce:	2100      	movs	r1, #0
 8016dd0:	4798      	blx	r3
 8016dd2:	4603      	mov	r3, r0
 8016dd4:	73bb      	strb	r3, [r7, #14]
      return;
 8016dd6:	e08b      	b.n	8016ef0 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8016dd8:	23f0      	movs	r3, #240	; 0xf0
 8016dda:	73bb      	strb	r3, [r7, #14]
      return;
 8016ddc:	e088      	b.n	8016ef0 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8016dde:	4b50      	ldr	r3, [pc, #320]	; (8016f20 <tcp_listen_input+0x1f0>)
 8016de0:	695a      	ldr	r2, [r3, #20]
 8016de2:	697b      	ldr	r3, [r7, #20]
 8016de4:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8016de6:	4b4e      	ldr	r3, [pc, #312]	; (8016f20 <tcp_listen_input+0x1f0>)
 8016de8:	691a      	ldr	r2, [r3, #16]
 8016dea:	697b      	ldr	r3, [r7, #20]
 8016dec:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8016dee:	687b      	ldr	r3, [r7, #4]
 8016df0:	8ada      	ldrh	r2, [r3, #22]
 8016df2:	697b      	ldr	r3, [r7, #20]
 8016df4:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8016df6:	4b47      	ldr	r3, [pc, #284]	; (8016f14 <tcp_listen_input+0x1e4>)
 8016df8:	681b      	ldr	r3, [r3, #0]
 8016dfa:	881b      	ldrh	r3, [r3, #0]
 8016dfc:	b29a      	uxth	r2, r3
 8016dfe:	697b      	ldr	r3, [r7, #20]
 8016e00:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8016e02:	697b      	ldr	r3, [r7, #20]
 8016e04:	2203      	movs	r2, #3
 8016e06:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8016e08:	4b41      	ldr	r3, [pc, #260]	; (8016f10 <tcp_listen_input+0x1e0>)
 8016e0a:	681b      	ldr	r3, [r3, #0]
 8016e0c:	1c5a      	adds	r2, r3, #1
 8016e0e:	697b      	ldr	r3, [r7, #20]
 8016e10:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8016e12:	697b      	ldr	r3, [r7, #20]
 8016e14:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016e16:	697b      	ldr	r3, [r7, #20]
 8016e18:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8016e1a:	6978      	ldr	r0, [r7, #20]
 8016e1c:	f7ff fa58 	bl	80162d0 <tcp_next_iss>
 8016e20:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8016e22:	697b      	ldr	r3, [r7, #20]
 8016e24:	693a      	ldr	r2, [r7, #16]
 8016e26:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8016e28:	697b      	ldr	r3, [r7, #20]
 8016e2a:	693a      	ldr	r2, [r7, #16]
 8016e2c:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8016e2e:	697b      	ldr	r3, [r7, #20]
 8016e30:	693a      	ldr	r2, [r7, #16]
 8016e32:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8016e34:	697b      	ldr	r3, [r7, #20]
 8016e36:	693a      	ldr	r2, [r7, #16]
 8016e38:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8016e3a:	4b35      	ldr	r3, [pc, #212]	; (8016f10 <tcp_listen_input+0x1e0>)
 8016e3c:	681b      	ldr	r3, [r3, #0]
 8016e3e:	1e5a      	subs	r2, r3, #1
 8016e40:	697b      	ldr	r3, [r7, #20]
 8016e42:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8016e44:	687b      	ldr	r3, [r7, #4]
 8016e46:	691a      	ldr	r2, [r3, #16]
 8016e48:	697b      	ldr	r3, [r7, #20]
 8016e4a:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8016e4c:	697b      	ldr	r3, [r7, #20]
 8016e4e:	687a      	ldr	r2, [r7, #4]
 8016e50:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8016e52:	687b      	ldr	r3, [r7, #4]
 8016e54:	7a5b      	ldrb	r3, [r3, #9]
 8016e56:	f003 030c 	and.w	r3, r3, #12
 8016e5a:	b2da      	uxtb	r2, r3
 8016e5c:	697b      	ldr	r3, [r7, #20]
 8016e5e:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8016e60:	687b      	ldr	r3, [r7, #4]
 8016e62:	7a1a      	ldrb	r2, [r3, #8]
 8016e64:	697b      	ldr	r3, [r7, #20]
 8016e66:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8016e68:	4b2e      	ldr	r3, [pc, #184]	; (8016f24 <tcp_listen_input+0x1f4>)
 8016e6a:	681a      	ldr	r2, [r3, #0]
 8016e6c:	697b      	ldr	r3, [r7, #20]
 8016e6e:	60da      	str	r2, [r3, #12]
 8016e70:	4a2c      	ldr	r2, [pc, #176]	; (8016f24 <tcp_listen_input+0x1f4>)
 8016e72:	697b      	ldr	r3, [r7, #20]
 8016e74:	6013      	str	r3, [r2, #0]
 8016e76:	f003 f8d1 	bl	801a01c <tcp_timer_needed>
 8016e7a:	4b2b      	ldr	r3, [pc, #172]	; (8016f28 <tcp_listen_input+0x1f8>)
 8016e7c:	2201      	movs	r2, #1
 8016e7e:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8016e80:	6978      	ldr	r0, [r7, #20]
 8016e82:	f001 fd8f 	bl	80189a4 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8016e86:	4b23      	ldr	r3, [pc, #140]	; (8016f14 <tcp_listen_input+0x1e4>)
 8016e88:	681b      	ldr	r3, [r3, #0]
 8016e8a:	89db      	ldrh	r3, [r3, #14]
 8016e8c:	b29a      	uxth	r2, r3
 8016e8e:	697b      	ldr	r3, [r7, #20]
 8016e90:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8016e94:	697b      	ldr	r3, [r7, #20]
 8016e96:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8016e9a:	697b      	ldr	r3, [r7, #20]
 8016e9c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8016ea0:	697b      	ldr	r3, [r7, #20]
 8016ea2:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8016ea4:	697b      	ldr	r3, [r7, #20]
 8016ea6:	3304      	adds	r3, #4
 8016ea8:	4618      	mov	r0, r3
 8016eaa:	f006 fe5d 	bl	801db68 <ip4_route>
 8016eae:	4601      	mov	r1, r0
 8016eb0:	697b      	ldr	r3, [r7, #20]
 8016eb2:	3304      	adds	r3, #4
 8016eb4:	461a      	mov	r2, r3
 8016eb6:	4620      	mov	r0, r4
 8016eb8:	f7ff fa30 	bl	801631c <tcp_eff_send_mss_netif>
 8016ebc:	4603      	mov	r3, r0
 8016ebe:	461a      	mov	r2, r3
 8016ec0:	697b      	ldr	r3, [r7, #20]
 8016ec2:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8016ec4:	2112      	movs	r1, #18
 8016ec6:	6978      	ldr	r0, [r7, #20]
 8016ec8:	f002 f844 	bl	8018f54 <tcp_enqueue_flags>
 8016ecc:	4603      	mov	r3, r0
 8016ece:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8016ed0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016ed4:	2b00      	cmp	r3, #0
 8016ed6:	d004      	beq.n	8016ee2 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8016ed8:	2100      	movs	r1, #0
 8016eda:	6978      	ldr	r0, [r7, #20]
 8016edc:	f7fe f97e 	bl	80151dc <tcp_abandon>
      return;
 8016ee0:	e006      	b.n	8016ef0 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8016ee2:	6978      	ldr	r0, [r7, #20]
 8016ee4:	f002 f924 	bl	8019130 <tcp_output>
  return;
 8016ee8:	e001      	b.n	8016eee <tcp_listen_input+0x1be>
    return;
 8016eea:	bf00      	nop
 8016eec:	e000      	b.n	8016ef0 <tcp_listen_input+0x1c0>
  return;
 8016eee:	bf00      	nop
}
 8016ef0:	371c      	adds	r7, #28
 8016ef2:	46bd      	mov	sp, r7
 8016ef4:	bd90      	pop	{r4, r7, pc}
 8016ef6:	bf00      	nop
 8016ef8:	2000c258 	.word	0x2000c258
 8016efc:	080268c8 	.word	0x080268c8
 8016f00:	08026ac0 	.word	0x08026ac0
 8016f04:	08026914 	.word	0x08026914
 8016f08:	2000c250 	.word	0x2000c250
 8016f0c:	2000c256 	.word	0x2000c256
 8016f10:	2000c24c 	.word	0x2000c24c
 8016f14:	2000c23c 	.word	0x2000c23c
 8016f18:	20008ab0 	.word	0x20008ab0
 8016f1c:	20008ab4 	.word	0x20008ab4
 8016f20:	20008aa0 	.word	0x20008aa0
 8016f24:	2000c220 	.word	0x2000c220
 8016f28:	2000c228 	.word	0x2000c228

08016f2c <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8016f2c:	b580      	push	{r7, lr}
 8016f2e:	b086      	sub	sp, #24
 8016f30:	af04      	add	r7, sp, #16
 8016f32:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8016f34:	4b2f      	ldr	r3, [pc, #188]	; (8016ff4 <tcp_timewait_input+0xc8>)
 8016f36:	781b      	ldrb	r3, [r3, #0]
 8016f38:	f003 0304 	and.w	r3, r3, #4
 8016f3c:	2b00      	cmp	r3, #0
 8016f3e:	d153      	bne.n	8016fe8 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8016f40:	687b      	ldr	r3, [r7, #4]
 8016f42:	2b00      	cmp	r3, #0
 8016f44:	d106      	bne.n	8016f54 <tcp_timewait_input+0x28>
 8016f46:	4b2c      	ldr	r3, [pc, #176]	; (8016ff8 <tcp_timewait_input+0xcc>)
 8016f48:	f240 22ee 	movw	r2, #750	; 0x2ee
 8016f4c:	492b      	ldr	r1, [pc, #172]	; (8016ffc <tcp_timewait_input+0xd0>)
 8016f4e:	482c      	ldr	r0, [pc, #176]	; (8017000 <tcp_timewait_input+0xd4>)
 8016f50:	f008 f96a 	bl	801f228 <printf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8016f54:	4b27      	ldr	r3, [pc, #156]	; (8016ff4 <tcp_timewait_input+0xc8>)
 8016f56:	781b      	ldrb	r3, [r3, #0]
 8016f58:	f003 0302 	and.w	r3, r3, #2
 8016f5c:	2b00      	cmp	r3, #0
 8016f5e:	d02a      	beq.n	8016fb6 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8016f60:	4b28      	ldr	r3, [pc, #160]	; (8017004 <tcp_timewait_input+0xd8>)
 8016f62:	681a      	ldr	r2, [r3, #0]
 8016f64:	687b      	ldr	r3, [r7, #4]
 8016f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016f68:	1ad3      	subs	r3, r2, r3
 8016f6a:	2b00      	cmp	r3, #0
 8016f6c:	db2d      	blt.n	8016fca <tcp_timewait_input+0x9e>
 8016f6e:	4b25      	ldr	r3, [pc, #148]	; (8017004 <tcp_timewait_input+0xd8>)
 8016f70:	681a      	ldr	r2, [r3, #0]
 8016f72:	687b      	ldr	r3, [r7, #4]
 8016f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016f76:	6879      	ldr	r1, [r7, #4]
 8016f78:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8016f7a:	440b      	add	r3, r1
 8016f7c:	1ad3      	subs	r3, r2, r3
 8016f7e:	2b00      	cmp	r3, #0
 8016f80:	dc23      	bgt.n	8016fca <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016f82:	4b21      	ldr	r3, [pc, #132]	; (8017008 <tcp_timewait_input+0xdc>)
 8016f84:	6819      	ldr	r1, [r3, #0]
 8016f86:	4b21      	ldr	r3, [pc, #132]	; (801700c <tcp_timewait_input+0xe0>)
 8016f88:	881b      	ldrh	r3, [r3, #0]
 8016f8a:	461a      	mov	r2, r3
 8016f8c:	4b1d      	ldr	r3, [pc, #116]	; (8017004 <tcp_timewait_input+0xd8>)
 8016f8e:	681b      	ldr	r3, [r3, #0]
 8016f90:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016f92:	4b1f      	ldr	r3, [pc, #124]	; (8017010 <tcp_timewait_input+0xe4>)
 8016f94:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016f96:	885b      	ldrh	r3, [r3, #2]
 8016f98:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016f9a:	4a1d      	ldr	r2, [pc, #116]	; (8017010 <tcp_timewait_input+0xe4>)
 8016f9c:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016f9e:	8812      	ldrh	r2, [r2, #0]
 8016fa0:	b292      	uxth	r2, r2
 8016fa2:	9202      	str	r2, [sp, #8]
 8016fa4:	9301      	str	r3, [sp, #4]
 8016fa6:	4b1b      	ldr	r3, [pc, #108]	; (8017014 <tcp_timewait_input+0xe8>)
 8016fa8:	9300      	str	r3, [sp, #0]
 8016faa:	4b1b      	ldr	r3, [pc, #108]	; (8017018 <tcp_timewait_input+0xec>)
 8016fac:	4602      	mov	r2, r0
 8016fae:	6878      	ldr	r0, [r7, #4]
 8016fb0:	f002 fe72 	bl	8019c98 <tcp_rst>
      return;
 8016fb4:	e01b      	b.n	8016fee <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8016fb6:	4b0f      	ldr	r3, [pc, #60]	; (8016ff4 <tcp_timewait_input+0xc8>)
 8016fb8:	781b      	ldrb	r3, [r3, #0]
 8016fba:	f003 0301 	and.w	r3, r3, #1
 8016fbe:	2b00      	cmp	r3, #0
 8016fc0:	d003      	beq.n	8016fca <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8016fc2:	4b16      	ldr	r3, [pc, #88]	; (801701c <tcp_timewait_input+0xf0>)
 8016fc4:	681a      	ldr	r2, [r3, #0]
 8016fc6:	687b      	ldr	r3, [r7, #4]
 8016fc8:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8016fca:	4b10      	ldr	r3, [pc, #64]	; (801700c <tcp_timewait_input+0xe0>)
 8016fcc:	881b      	ldrh	r3, [r3, #0]
 8016fce:	2b00      	cmp	r3, #0
 8016fd0:	d00c      	beq.n	8016fec <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8016fd2:	687b      	ldr	r3, [r7, #4]
 8016fd4:	8b5b      	ldrh	r3, [r3, #26]
 8016fd6:	f043 0302 	orr.w	r3, r3, #2
 8016fda:	b29a      	uxth	r2, r3
 8016fdc:	687b      	ldr	r3, [r7, #4]
 8016fde:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8016fe0:	6878      	ldr	r0, [r7, #4]
 8016fe2:	f002 f8a5 	bl	8019130 <tcp_output>
  }
  return;
 8016fe6:	e001      	b.n	8016fec <tcp_timewait_input+0xc0>
    return;
 8016fe8:	bf00      	nop
 8016fea:	e000      	b.n	8016fee <tcp_timewait_input+0xc2>
  return;
 8016fec:	bf00      	nop
}
 8016fee:	3708      	adds	r7, #8
 8016ff0:	46bd      	mov	sp, r7
 8016ff2:	bd80      	pop	{r7, pc}
 8016ff4:	2000c258 	.word	0x2000c258
 8016ff8:	080268c8 	.word	0x080268c8
 8016ffc:	08026ae0 	.word	0x08026ae0
 8017000:	08026914 	.word	0x08026914
 8017004:	2000c24c 	.word	0x2000c24c
 8017008:	2000c250 	.word	0x2000c250
 801700c:	2000c256 	.word	0x2000c256
 8017010:	2000c23c 	.word	0x2000c23c
 8017014:	20008ab0 	.word	0x20008ab0
 8017018:	20008ab4 	.word	0x20008ab4
 801701c:	2000c214 	.word	0x2000c214

08017020 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8017020:	b590      	push	{r4, r7, lr}
 8017022:	b08d      	sub	sp, #52	; 0x34
 8017024:	af04      	add	r7, sp, #16
 8017026:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8017028:	2300      	movs	r3, #0
 801702a:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 801702c:	2300      	movs	r3, #0
 801702e:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8017030:	687b      	ldr	r3, [r7, #4]
 8017032:	2b00      	cmp	r3, #0
 8017034:	d106      	bne.n	8017044 <tcp_process+0x24>
 8017036:	4b9d      	ldr	r3, [pc, #628]	; (80172ac <tcp_process+0x28c>)
 8017038:	f44f 7247 	mov.w	r2, #796	; 0x31c
 801703c:	499c      	ldr	r1, [pc, #624]	; (80172b0 <tcp_process+0x290>)
 801703e:	489d      	ldr	r0, [pc, #628]	; (80172b4 <tcp_process+0x294>)
 8017040:	f008 f8f2 	bl	801f228 <printf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8017044:	4b9c      	ldr	r3, [pc, #624]	; (80172b8 <tcp_process+0x298>)
 8017046:	781b      	ldrb	r3, [r3, #0]
 8017048:	f003 0304 	and.w	r3, r3, #4
 801704c:	2b00      	cmp	r3, #0
 801704e:	d04e      	beq.n	80170ee <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8017050:	687b      	ldr	r3, [r7, #4]
 8017052:	7d1b      	ldrb	r3, [r3, #20]
 8017054:	2b02      	cmp	r3, #2
 8017056:	d108      	bne.n	801706a <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8017058:	687b      	ldr	r3, [r7, #4]
 801705a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801705c:	4b97      	ldr	r3, [pc, #604]	; (80172bc <tcp_process+0x29c>)
 801705e:	681b      	ldr	r3, [r3, #0]
 8017060:	429a      	cmp	r2, r3
 8017062:	d123      	bne.n	80170ac <tcp_process+0x8c>
        acceptable = 1;
 8017064:	2301      	movs	r3, #1
 8017066:	76fb      	strb	r3, [r7, #27]
 8017068:	e020      	b.n	80170ac <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 801706a:	687b      	ldr	r3, [r7, #4]
 801706c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801706e:	4b94      	ldr	r3, [pc, #592]	; (80172c0 <tcp_process+0x2a0>)
 8017070:	681b      	ldr	r3, [r3, #0]
 8017072:	429a      	cmp	r2, r3
 8017074:	d102      	bne.n	801707c <tcp_process+0x5c>
        acceptable = 1;
 8017076:	2301      	movs	r3, #1
 8017078:	76fb      	strb	r3, [r7, #27]
 801707a:	e017      	b.n	80170ac <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801707c:	4b90      	ldr	r3, [pc, #576]	; (80172c0 <tcp_process+0x2a0>)
 801707e:	681a      	ldr	r2, [r3, #0]
 8017080:	687b      	ldr	r3, [r7, #4]
 8017082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017084:	1ad3      	subs	r3, r2, r3
 8017086:	2b00      	cmp	r3, #0
 8017088:	db10      	blt.n	80170ac <tcp_process+0x8c>
 801708a:	4b8d      	ldr	r3, [pc, #564]	; (80172c0 <tcp_process+0x2a0>)
 801708c:	681a      	ldr	r2, [r3, #0]
 801708e:	687b      	ldr	r3, [r7, #4]
 8017090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017092:	6879      	ldr	r1, [r7, #4]
 8017094:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8017096:	440b      	add	r3, r1
 8017098:	1ad3      	subs	r3, r2, r3
 801709a:	2b00      	cmp	r3, #0
 801709c:	dc06      	bgt.n	80170ac <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 801709e:	687b      	ldr	r3, [r7, #4]
 80170a0:	8b5b      	ldrh	r3, [r3, #26]
 80170a2:	f043 0302 	orr.w	r3, r3, #2
 80170a6:	b29a      	uxth	r2, r3
 80170a8:	687b      	ldr	r3, [r7, #4]
 80170aa:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 80170ac:	7efb      	ldrb	r3, [r7, #27]
 80170ae:	2b00      	cmp	r3, #0
 80170b0:	d01b      	beq.n	80170ea <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 80170b2:	687b      	ldr	r3, [r7, #4]
 80170b4:	7d1b      	ldrb	r3, [r3, #20]
 80170b6:	2b00      	cmp	r3, #0
 80170b8:	d106      	bne.n	80170c8 <tcp_process+0xa8>
 80170ba:	4b7c      	ldr	r3, [pc, #496]	; (80172ac <tcp_process+0x28c>)
 80170bc:	f44f 724e 	mov.w	r2, #824	; 0x338
 80170c0:	4980      	ldr	r1, [pc, #512]	; (80172c4 <tcp_process+0x2a4>)
 80170c2:	487c      	ldr	r0, [pc, #496]	; (80172b4 <tcp_process+0x294>)
 80170c4:	f008 f8b0 	bl	801f228 <printf>
      recv_flags |= TF_RESET;
 80170c8:	4b7f      	ldr	r3, [pc, #508]	; (80172c8 <tcp_process+0x2a8>)
 80170ca:	781b      	ldrb	r3, [r3, #0]
 80170cc:	f043 0308 	orr.w	r3, r3, #8
 80170d0:	b2da      	uxtb	r2, r3
 80170d2:	4b7d      	ldr	r3, [pc, #500]	; (80172c8 <tcp_process+0x2a8>)
 80170d4:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 80170d6:	687b      	ldr	r3, [r7, #4]
 80170d8:	8b5b      	ldrh	r3, [r3, #26]
 80170da:	f023 0301 	bic.w	r3, r3, #1
 80170de:	b29a      	uxth	r2, r3
 80170e0:	687b      	ldr	r3, [r7, #4]
 80170e2:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 80170e4:	f06f 030d 	mvn.w	r3, #13
 80170e8:	e37a      	b.n	80177e0 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 80170ea:	2300      	movs	r3, #0
 80170ec:	e378      	b.n	80177e0 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 80170ee:	4b72      	ldr	r3, [pc, #456]	; (80172b8 <tcp_process+0x298>)
 80170f0:	781b      	ldrb	r3, [r3, #0]
 80170f2:	f003 0302 	and.w	r3, r3, #2
 80170f6:	2b00      	cmp	r3, #0
 80170f8:	d010      	beq.n	801711c <tcp_process+0xfc>
 80170fa:	687b      	ldr	r3, [r7, #4]
 80170fc:	7d1b      	ldrb	r3, [r3, #20]
 80170fe:	2b02      	cmp	r3, #2
 8017100:	d00c      	beq.n	801711c <tcp_process+0xfc>
 8017102:	687b      	ldr	r3, [r7, #4]
 8017104:	7d1b      	ldrb	r3, [r3, #20]
 8017106:	2b03      	cmp	r3, #3
 8017108:	d008      	beq.n	801711c <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 801710a:	687b      	ldr	r3, [r7, #4]
 801710c:	8b5b      	ldrh	r3, [r3, #26]
 801710e:	f043 0302 	orr.w	r3, r3, #2
 8017112:	b29a      	uxth	r2, r3
 8017114:	687b      	ldr	r3, [r7, #4]
 8017116:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8017118:	2300      	movs	r3, #0
 801711a:	e361      	b.n	80177e0 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 801711c:	687b      	ldr	r3, [r7, #4]
 801711e:	8b5b      	ldrh	r3, [r3, #26]
 8017120:	f003 0310 	and.w	r3, r3, #16
 8017124:	2b00      	cmp	r3, #0
 8017126:	d103      	bne.n	8017130 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8017128:	4b68      	ldr	r3, [pc, #416]	; (80172cc <tcp_process+0x2ac>)
 801712a:	681a      	ldr	r2, [r3, #0]
 801712c:	687b      	ldr	r3, [r7, #4]
 801712e:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8017130:	687b      	ldr	r3, [r7, #4]
 8017132:	2200      	movs	r2, #0
 8017134:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8017138:	687b      	ldr	r3, [r7, #4]
 801713a:	2200      	movs	r2, #0
 801713c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8017140:	6878      	ldr	r0, [r7, #4]
 8017142:	f001 fc2f 	bl	80189a4 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8017146:	687b      	ldr	r3, [r7, #4]
 8017148:	7d1b      	ldrb	r3, [r3, #20]
 801714a:	3b02      	subs	r3, #2
 801714c:	2b07      	cmp	r3, #7
 801714e:	f200 8337 	bhi.w	80177c0 <tcp_process+0x7a0>
 8017152:	a201      	add	r2, pc, #4	; (adr r2, 8017158 <tcp_process+0x138>)
 8017154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017158:	08017179 	.word	0x08017179
 801715c:	080173a9 	.word	0x080173a9
 8017160:	08017521 	.word	0x08017521
 8017164:	0801754b 	.word	0x0801754b
 8017168:	0801766f 	.word	0x0801766f
 801716c:	08017521 	.word	0x08017521
 8017170:	080176fb 	.word	0x080176fb
 8017174:	0801778b 	.word	0x0801778b
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8017178:	4b4f      	ldr	r3, [pc, #316]	; (80172b8 <tcp_process+0x298>)
 801717a:	781b      	ldrb	r3, [r3, #0]
 801717c:	f003 0310 	and.w	r3, r3, #16
 8017180:	2b00      	cmp	r3, #0
 8017182:	f000 80e4 	beq.w	801734e <tcp_process+0x32e>
 8017186:	4b4c      	ldr	r3, [pc, #304]	; (80172b8 <tcp_process+0x298>)
 8017188:	781b      	ldrb	r3, [r3, #0]
 801718a:	f003 0302 	and.w	r3, r3, #2
 801718e:	2b00      	cmp	r3, #0
 8017190:	f000 80dd 	beq.w	801734e <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8017194:	687b      	ldr	r3, [r7, #4]
 8017196:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017198:	1c5a      	adds	r2, r3, #1
 801719a:	4b48      	ldr	r3, [pc, #288]	; (80172bc <tcp_process+0x29c>)
 801719c:	681b      	ldr	r3, [r3, #0]
 801719e:	429a      	cmp	r2, r3
 80171a0:	f040 80d5 	bne.w	801734e <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 80171a4:	4b46      	ldr	r3, [pc, #280]	; (80172c0 <tcp_process+0x2a0>)
 80171a6:	681b      	ldr	r3, [r3, #0]
 80171a8:	1c5a      	adds	r2, r3, #1
 80171aa:	687b      	ldr	r3, [r7, #4]
 80171ac:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 80171ae:	687b      	ldr	r3, [r7, #4]
 80171b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80171b2:	687b      	ldr	r3, [r7, #4]
 80171b4:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 80171b6:	4b41      	ldr	r3, [pc, #260]	; (80172bc <tcp_process+0x29c>)
 80171b8:	681a      	ldr	r2, [r3, #0]
 80171ba:	687b      	ldr	r3, [r7, #4]
 80171bc:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 80171be:	4b44      	ldr	r3, [pc, #272]	; (80172d0 <tcp_process+0x2b0>)
 80171c0:	681b      	ldr	r3, [r3, #0]
 80171c2:	89db      	ldrh	r3, [r3, #14]
 80171c4:	b29a      	uxth	r2, r3
 80171c6:	687b      	ldr	r3, [r7, #4]
 80171c8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 80171cc:	687b      	ldr	r3, [r7, #4]
 80171ce:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80171d2:	687b      	ldr	r3, [r7, #4]
 80171d4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 80171d8:	4b39      	ldr	r3, [pc, #228]	; (80172c0 <tcp_process+0x2a0>)
 80171da:	681b      	ldr	r3, [r3, #0]
 80171dc:	1e5a      	subs	r2, r3, #1
 80171de:	687b      	ldr	r3, [r7, #4]
 80171e0:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 80171e2:	687b      	ldr	r3, [r7, #4]
 80171e4:	2204      	movs	r2, #4
 80171e6:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 80171e8:	687b      	ldr	r3, [r7, #4]
 80171ea:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 80171ec:	687b      	ldr	r3, [r7, #4]
 80171ee:	3304      	adds	r3, #4
 80171f0:	4618      	mov	r0, r3
 80171f2:	f006 fcb9 	bl	801db68 <ip4_route>
 80171f6:	4601      	mov	r1, r0
 80171f8:	687b      	ldr	r3, [r7, #4]
 80171fa:	3304      	adds	r3, #4
 80171fc:	461a      	mov	r2, r3
 80171fe:	4620      	mov	r0, r4
 8017200:	f7ff f88c 	bl	801631c <tcp_eff_send_mss_netif>
 8017204:	4603      	mov	r3, r0
 8017206:	461a      	mov	r2, r3
 8017208:	687b      	ldr	r3, [r7, #4]
 801720a:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801720c:	687b      	ldr	r3, [r7, #4]
 801720e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017210:	009a      	lsls	r2, r3, #2
 8017212:	687b      	ldr	r3, [r7, #4]
 8017214:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017216:	005b      	lsls	r3, r3, #1
 8017218:	f241 111c 	movw	r1, #4380	; 0x111c
 801721c:	428b      	cmp	r3, r1
 801721e:	bf38      	it	cc
 8017220:	460b      	movcc	r3, r1
 8017222:	429a      	cmp	r2, r3
 8017224:	d204      	bcs.n	8017230 <tcp_process+0x210>
 8017226:	687b      	ldr	r3, [r7, #4]
 8017228:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801722a:	009b      	lsls	r3, r3, #2
 801722c:	b29b      	uxth	r3, r3
 801722e:	e00d      	b.n	801724c <tcp_process+0x22c>
 8017230:	687b      	ldr	r3, [r7, #4]
 8017232:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017234:	005b      	lsls	r3, r3, #1
 8017236:	f241 121c 	movw	r2, #4380	; 0x111c
 801723a:	4293      	cmp	r3, r2
 801723c:	d904      	bls.n	8017248 <tcp_process+0x228>
 801723e:	687b      	ldr	r3, [r7, #4]
 8017240:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017242:	005b      	lsls	r3, r3, #1
 8017244:	b29b      	uxth	r3, r3
 8017246:	e001      	b.n	801724c <tcp_process+0x22c>
 8017248:	f241 131c 	movw	r3, #4380	; 0x111c
 801724c:	687a      	ldr	r2, [r7, #4]
 801724e:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8017252:	687b      	ldr	r3, [r7, #4]
 8017254:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017258:	2b00      	cmp	r3, #0
 801725a:	d106      	bne.n	801726a <tcp_process+0x24a>
 801725c:	4b13      	ldr	r3, [pc, #76]	; (80172ac <tcp_process+0x28c>)
 801725e:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8017262:	491c      	ldr	r1, [pc, #112]	; (80172d4 <tcp_process+0x2b4>)
 8017264:	4813      	ldr	r0, [pc, #76]	; (80172b4 <tcp_process+0x294>)
 8017266:	f007 ffdf 	bl	801f228 <printf>
        --pcb->snd_queuelen;
 801726a:	687b      	ldr	r3, [r7, #4]
 801726c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017270:	3b01      	subs	r3, #1
 8017272:	b29a      	uxth	r2, r3
 8017274:	687b      	ldr	r3, [r7, #4]
 8017276:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 801727a:	687b      	ldr	r3, [r7, #4]
 801727c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801727e:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8017280:	69fb      	ldr	r3, [r7, #28]
 8017282:	2b00      	cmp	r3, #0
 8017284:	d12a      	bne.n	80172dc <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8017286:	687b      	ldr	r3, [r7, #4]
 8017288:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801728a:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 801728c:	69fb      	ldr	r3, [r7, #28]
 801728e:	2b00      	cmp	r3, #0
 8017290:	d106      	bne.n	80172a0 <tcp_process+0x280>
 8017292:	4b06      	ldr	r3, [pc, #24]	; (80172ac <tcp_process+0x28c>)
 8017294:	f44f 725d 	mov.w	r2, #884	; 0x374
 8017298:	490f      	ldr	r1, [pc, #60]	; (80172d8 <tcp_process+0x2b8>)
 801729a:	4806      	ldr	r0, [pc, #24]	; (80172b4 <tcp_process+0x294>)
 801729c:	f007 ffc4 	bl	801f228 <printf>
          pcb->unsent = rseg->next;
 80172a0:	69fb      	ldr	r3, [r7, #28]
 80172a2:	681a      	ldr	r2, [r3, #0]
 80172a4:	687b      	ldr	r3, [r7, #4]
 80172a6:	66da      	str	r2, [r3, #108]	; 0x6c
 80172a8:	e01c      	b.n	80172e4 <tcp_process+0x2c4>
 80172aa:	bf00      	nop
 80172ac:	080268c8 	.word	0x080268c8
 80172b0:	08026b00 	.word	0x08026b00
 80172b4:	08026914 	.word	0x08026914
 80172b8:	2000c258 	.word	0x2000c258
 80172bc:	2000c250 	.word	0x2000c250
 80172c0:	2000c24c 	.word	0x2000c24c
 80172c4:	08026b1c 	.word	0x08026b1c
 80172c8:	2000c259 	.word	0x2000c259
 80172cc:	2000c214 	.word	0x2000c214
 80172d0:	2000c23c 	.word	0x2000c23c
 80172d4:	08026b3c 	.word	0x08026b3c
 80172d8:	08026b54 	.word	0x08026b54
        } else {
          pcb->unacked = rseg->next;
 80172dc:	69fb      	ldr	r3, [r7, #28]
 80172de:	681a      	ldr	r2, [r3, #0]
 80172e0:	687b      	ldr	r3, [r7, #4]
 80172e2:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 80172e4:	69f8      	ldr	r0, [r7, #28]
 80172e6:	f7fe fd22 	bl	8015d2e <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 80172ea:	687b      	ldr	r3, [r7, #4]
 80172ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80172ee:	2b00      	cmp	r3, #0
 80172f0:	d104      	bne.n	80172fc <tcp_process+0x2dc>
          pcb->rtime = -1;
 80172f2:	687b      	ldr	r3, [r7, #4]
 80172f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80172f8:	861a      	strh	r2, [r3, #48]	; 0x30
 80172fa:	e006      	b.n	801730a <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 80172fc:	687b      	ldr	r3, [r7, #4]
 80172fe:	2200      	movs	r2, #0
 8017300:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 8017302:	687b      	ldr	r3, [r7, #4]
 8017304:	2200      	movs	r2, #0
 8017306:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 801730a:	687b      	ldr	r3, [r7, #4]
 801730c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8017310:	2b00      	cmp	r3, #0
 8017312:	d00a      	beq.n	801732a <tcp_process+0x30a>
 8017314:	687b      	ldr	r3, [r7, #4]
 8017316:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801731a:	687a      	ldr	r2, [r7, #4]
 801731c:	6910      	ldr	r0, [r2, #16]
 801731e:	2200      	movs	r2, #0
 8017320:	6879      	ldr	r1, [r7, #4]
 8017322:	4798      	blx	r3
 8017324:	4603      	mov	r3, r0
 8017326:	76bb      	strb	r3, [r7, #26]
 8017328:	e001      	b.n	801732e <tcp_process+0x30e>
 801732a:	2300      	movs	r3, #0
 801732c:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 801732e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017332:	f113 0f0d 	cmn.w	r3, #13
 8017336:	d102      	bne.n	801733e <tcp_process+0x31e>
          return ERR_ABRT;
 8017338:	f06f 030c 	mvn.w	r3, #12
 801733c:	e250      	b.n	80177e0 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 801733e:	687b      	ldr	r3, [r7, #4]
 8017340:	8b5b      	ldrh	r3, [r3, #26]
 8017342:	f043 0302 	orr.w	r3, r3, #2
 8017346:	b29a      	uxth	r2, r3
 8017348:	687b      	ldr	r3, [r7, #4]
 801734a:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 801734c:	e23a      	b.n	80177c4 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 801734e:	4b98      	ldr	r3, [pc, #608]	; (80175b0 <tcp_process+0x590>)
 8017350:	781b      	ldrb	r3, [r3, #0]
 8017352:	f003 0310 	and.w	r3, r3, #16
 8017356:	2b00      	cmp	r3, #0
 8017358:	f000 8234 	beq.w	80177c4 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801735c:	4b95      	ldr	r3, [pc, #596]	; (80175b4 <tcp_process+0x594>)
 801735e:	6819      	ldr	r1, [r3, #0]
 8017360:	4b95      	ldr	r3, [pc, #596]	; (80175b8 <tcp_process+0x598>)
 8017362:	881b      	ldrh	r3, [r3, #0]
 8017364:	461a      	mov	r2, r3
 8017366:	4b95      	ldr	r3, [pc, #596]	; (80175bc <tcp_process+0x59c>)
 8017368:	681b      	ldr	r3, [r3, #0]
 801736a:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801736c:	4b94      	ldr	r3, [pc, #592]	; (80175c0 <tcp_process+0x5a0>)
 801736e:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017370:	885b      	ldrh	r3, [r3, #2]
 8017372:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017374:	4a92      	ldr	r2, [pc, #584]	; (80175c0 <tcp_process+0x5a0>)
 8017376:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017378:	8812      	ldrh	r2, [r2, #0]
 801737a:	b292      	uxth	r2, r2
 801737c:	9202      	str	r2, [sp, #8]
 801737e:	9301      	str	r3, [sp, #4]
 8017380:	4b90      	ldr	r3, [pc, #576]	; (80175c4 <tcp_process+0x5a4>)
 8017382:	9300      	str	r3, [sp, #0]
 8017384:	4b90      	ldr	r3, [pc, #576]	; (80175c8 <tcp_process+0x5a8>)
 8017386:	4602      	mov	r2, r0
 8017388:	6878      	ldr	r0, [r7, #4]
 801738a:	f002 fc85 	bl	8019c98 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801738e:	687b      	ldr	r3, [r7, #4]
 8017390:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8017394:	2b05      	cmp	r3, #5
 8017396:	f200 8215 	bhi.w	80177c4 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801739a:	687b      	ldr	r3, [r7, #4]
 801739c:	2200      	movs	r2, #0
 801739e:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 80173a0:	6878      	ldr	r0, [r7, #4]
 80173a2:	f002 fa4f 	bl	8019844 <tcp_rexmit_rto>
      break;
 80173a6:	e20d      	b.n	80177c4 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 80173a8:	4b81      	ldr	r3, [pc, #516]	; (80175b0 <tcp_process+0x590>)
 80173aa:	781b      	ldrb	r3, [r3, #0]
 80173ac:	f003 0310 	and.w	r3, r3, #16
 80173b0:	2b00      	cmp	r3, #0
 80173b2:	f000 80a1 	beq.w	80174f8 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80173b6:	4b7f      	ldr	r3, [pc, #508]	; (80175b4 <tcp_process+0x594>)
 80173b8:	681a      	ldr	r2, [r3, #0]
 80173ba:	687b      	ldr	r3, [r7, #4]
 80173bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80173be:	1ad3      	subs	r3, r2, r3
 80173c0:	3b01      	subs	r3, #1
 80173c2:	2b00      	cmp	r3, #0
 80173c4:	db7e      	blt.n	80174c4 <tcp_process+0x4a4>
 80173c6:	4b7b      	ldr	r3, [pc, #492]	; (80175b4 <tcp_process+0x594>)
 80173c8:	681a      	ldr	r2, [r3, #0]
 80173ca:	687b      	ldr	r3, [r7, #4]
 80173cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80173ce:	1ad3      	subs	r3, r2, r3
 80173d0:	2b00      	cmp	r3, #0
 80173d2:	dc77      	bgt.n	80174c4 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 80173d4:	687b      	ldr	r3, [r7, #4]
 80173d6:	2204      	movs	r2, #4
 80173d8:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 80173da:	687b      	ldr	r3, [r7, #4]
 80173dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80173de:	2b00      	cmp	r3, #0
 80173e0:	d102      	bne.n	80173e8 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80173e2:	23fa      	movs	r3, #250	; 0xfa
 80173e4:	76bb      	strb	r3, [r7, #26]
 80173e6:	e01d      	b.n	8017424 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80173e8:	687b      	ldr	r3, [r7, #4]
 80173ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80173ec:	699b      	ldr	r3, [r3, #24]
 80173ee:	2b00      	cmp	r3, #0
 80173f0:	d106      	bne.n	8017400 <tcp_process+0x3e0>
 80173f2:	4b76      	ldr	r3, [pc, #472]	; (80175cc <tcp_process+0x5ac>)
 80173f4:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 80173f8:	4975      	ldr	r1, [pc, #468]	; (80175d0 <tcp_process+0x5b0>)
 80173fa:	4876      	ldr	r0, [pc, #472]	; (80175d4 <tcp_process+0x5b4>)
 80173fc:	f007 ff14 	bl	801f228 <printf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8017400:	687b      	ldr	r3, [r7, #4]
 8017402:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8017404:	699b      	ldr	r3, [r3, #24]
 8017406:	2b00      	cmp	r3, #0
 8017408:	d00a      	beq.n	8017420 <tcp_process+0x400>
 801740a:	687b      	ldr	r3, [r7, #4]
 801740c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801740e:	699b      	ldr	r3, [r3, #24]
 8017410:	687a      	ldr	r2, [r7, #4]
 8017412:	6910      	ldr	r0, [r2, #16]
 8017414:	2200      	movs	r2, #0
 8017416:	6879      	ldr	r1, [r7, #4]
 8017418:	4798      	blx	r3
 801741a:	4603      	mov	r3, r0
 801741c:	76bb      	strb	r3, [r7, #26]
 801741e:	e001      	b.n	8017424 <tcp_process+0x404>
 8017420:	23f0      	movs	r3, #240	; 0xf0
 8017422:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8017424:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017428:	2b00      	cmp	r3, #0
 801742a:	d00a      	beq.n	8017442 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 801742c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017430:	f113 0f0d 	cmn.w	r3, #13
 8017434:	d002      	beq.n	801743c <tcp_process+0x41c>
              tcp_abort(pcb);
 8017436:	6878      	ldr	r0, [r7, #4]
 8017438:	f7fd ff8e 	bl	8015358 <tcp_abort>
            }
            return ERR_ABRT;
 801743c:	f06f 030c 	mvn.w	r3, #12
 8017440:	e1ce      	b.n	80177e0 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8017442:	6878      	ldr	r0, [r7, #4]
 8017444:	f000 fae0 	bl	8017a08 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8017448:	4b63      	ldr	r3, [pc, #396]	; (80175d8 <tcp_process+0x5b8>)
 801744a:	881b      	ldrh	r3, [r3, #0]
 801744c:	2b00      	cmp	r3, #0
 801744e:	d005      	beq.n	801745c <tcp_process+0x43c>
            recv_acked--;
 8017450:	4b61      	ldr	r3, [pc, #388]	; (80175d8 <tcp_process+0x5b8>)
 8017452:	881b      	ldrh	r3, [r3, #0]
 8017454:	3b01      	subs	r3, #1
 8017456:	b29a      	uxth	r2, r3
 8017458:	4b5f      	ldr	r3, [pc, #380]	; (80175d8 <tcp_process+0x5b8>)
 801745a:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801745c:	687b      	ldr	r3, [r7, #4]
 801745e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017460:	009a      	lsls	r2, r3, #2
 8017462:	687b      	ldr	r3, [r7, #4]
 8017464:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017466:	005b      	lsls	r3, r3, #1
 8017468:	f241 111c 	movw	r1, #4380	; 0x111c
 801746c:	428b      	cmp	r3, r1
 801746e:	bf38      	it	cc
 8017470:	460b      	movcc	r3, r1
 8017472:	429a      	cmp	r2, r3
 8017474:	d204      	bcs.n	8017480 <tcp_process+0x460>
 8017476:	687b      	ldr	r3, [r7, #4]
 8017478:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801747a:	009b      	lsls	r3, r3, #2
 801747c:	b29b      	uxth	r3, r3
 801747e:	e00d      	b.n	801749c <tcp_process+0x47c>
 8017480:	687b      	ldr	r3, [r7, #4]
 8017482:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017484:	005b      	lsls	r3, r3, #1
 8017486:	f241 121c 	movw	r2, #4380	; 0x111c
 801748a:	4293      	cmp	r3, r2
 801748c:	d904      	bls.n	8017498 <tcp_process+0x478>
 801748e:	687b      	ldr	r3, [r7, #4]
 8017490:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017492:	005b      	lsls	r3, r3, #1
 8017494:	b29b      	uxth	r3, r3
 8017496:	e001      	b.n	801749c <tcp_process+0x47c>
 8017498:	f241 131c 	movw	r3, #4380	; 0x111c
 801749c:	687a      	ldr	r2, [r7, #4]
 801749e:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 80174a2:	4b4e      	ldr	r3, [pc, #312]	; (80175dc <tcp_process+0x5bc>)
 80174a4:	781b      	ldrb	r3, [r3, #0]
 80174a6:	f003 0320 	and.w	r3, r3, #32
 80174aa:	2b00      	cmp	r3, #0
 80174ac:	d037      	beq.n	801751e <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 80174ae:	687b      	ldr	r3, [r7, #4]
 80174b0:	8b5b      	ldrh	r3, [r3, #26]
 80174b2:	f043 0302 	orr.w	r3, r3, #2
 80174b6:	b29a      	uxth	r2, r3
 80174b8:	687b      	ldr	r3, [r7, #4]
 80174ba:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 80174bc:	687b      	ldr	r3, [r7, #4]
 80174be:	2207      	movs	r2, #7
 80174c0:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 80174c2:	e02c      	b.n	801751e <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80174c4:	4b3b      	ldr	r3, [pc, #236]	; (80175b4 <tcp_process+0x594>)
 80174c6:	6819      	ldr	r1, [r3, #0]
 80174c8:	4b3b      	ldr	r3, [pc, #236]	; (80175b8 <tcp_process+0x598>)
 80174ca:	881b      	ldrh	r3, [r3, #0]
 80174cc:	461a      	mov	r2, r3
 80174ce:	4b3b      	ldr	r3, [pc, #236]	; (80175bc <tcp_process+0x59c>)
 80174d0:	681b      	ldr	r3, [r3, #0]
 80174d2:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80174d4:	4b3a      	ldr	r3, [pc, #232]	; (80175c0 <tcp_process+0x5a0>)
 80174d6:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80174d8:	885b      	ldrh	r3, [r3, #2]
 80174da:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80174dc:	4a38      	ldr	r2, [pc, #224]	; (80175c0 <tcp_process+0x5a0>)
 80174de:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80174e0:	8812      	ldrh	r2, [r2, #0]
 80174e2:	b292      	uxth	r2, r2
 80174e4:	9202      	str	r2, [sp, #8]
 80174e6:	9301      	str	r3, [sp, #4]
 80174e8:	4b36      	ldr	r3, [pc, #216]	; (80175c4 <tcp_process+0x5a4>)
 80174ea:	9300      	str	r3, [sp, #0]
 80174ec:	4b36      	ldr	r3, [pc, #216]	; (80175c8 <tcp_process+0x5a8>)
 80174ee:	4602      	mov	r2, r0
 80174f0:	6878      	ldr	r0, [r7, #4]
 80174f2:	f002 fbd1 	bl	8019c98 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80174f6:	e167      	b.n	80177c8 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80174f8:	4b2d      	ldr	r3, [pc, #180]	; (80175b0 <tcp_process+0x590>)
 80174fa:	781b      	ldrb	r3, [r3, #0]
 80174fc:	f003 0302 	and.w	r3, r3, #2
 8017500:	2b00      	cmp	r3, #0
 8017502:	f000 8161 	beq.w	80177c8 <tcp_process+0x7a8>
 8017506:	687b      	ldr	r3, [r7, #4]
 8017508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801750a:	1e5a      	subs	r2, r3, #1
 801750c:	4b2b      	ldr	r3, [pc, #172]	; (80175bc <tcp_process+0x59c>)
 801750e:	681b      	ldr	r3, [r3, #0]
 8017510:	429a      	cmp	r2, r3
 8017512:	f040 8159 	bne.w	80177c8 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8017516:	6878      	ldr	r0, [r7, #4]
 8017518:	f002 f9b6 	bl	8019888 <tcp_rexmit>
      break;
 801751c:	e154      	b.n	80177c8 <tcp_process+0x7a8>
 801751e:	e153      	b.n	80177c8 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8017520:	6878      	ldr	r0, [r7, #4]
 8017522:	f000 fa71 	bl	8017a08 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8017526:	4b2d      	ldr	r3, [pc, #180]	; (80175dc <tcp_process+0x5bc>)
 8017528:	781b      	ldrb	r3, [r3, #0]
 801752a:	f003 0320 	and.w	r3, r3, #32
 801752e:	2b00      	cmp	r3, #0
 8017530:	f000 814c 	beq.w	80177cc <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8017534:	687b      	ldr	r3, [r7, #4]
 8017536:	8b5b      	ldrh	r3, [r3, #26]
 8017538:	f043 0302 	orr.w	r3, r3, #2
 801753c:	b29a      	uxth	r2, r3
 801753e:	687b      	ldr	r3, [r7, #4]
 8017540:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8017542:	687b      	ldr	r3, [r7, #4]
 8017544:	2207      	movs	r2, #7
 8017546:	751a      	strb	r2, [r3, #20]
      }
      break;
 8017548:	e140      	b.n	80177cc <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 801754a:	6878      	ldr	r0, [r7, #4]
 801754c:	f000 fa5c 	bl	8017a08 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8017550:	4b22      	ldr	r3, [pc, #136]	; (80175dc <tcp_process+0x5bc>)
 8017552:	781b      	ldrb	r3, [r3, #0]
 8017554:	f003 0320 	and.w	r3, r3, #32
 8017558:	2b00      	cmp	r3, #0
 801755a:	d071      	beq.n	8017640 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801755c:	4b14      	ldr	r3, [pc, #80]	; (80175b0 <tcp_process+0x590>)
 801755e:	781b      	ldrb	r3, [r3, #0]
 8017560:	f003 0310 	and.w	r3, r3, #16
 8017564:	2b00      	cmp	r3, #0
 8017566:	d060      	beq.n	801762a <tcp_process+0x60a>
 8017568:	687b      	ldr	r3, [r7, #4]
 801756a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801756c:	4b11      	ldr	r3, [pc, #68]	; (80175b4 <tcp_process+0x594>)
 801756e:	681b      	ldr	r3, [r3, #0]
 8017570:	429a      	cmp	r2, r3
 8017572:	d15a      	bne.n	801762a <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8017574:	687b      	ldr	r3, [r7, #4]
 8017576:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017578:	2b00      	cmp	r3, #0
 801757a:	d156      	bne.n	801762a <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 801757c:	687b      	ldr	r3, [r7, #4]
 801757e:	8b5b      	ldrh	r3, [r3, #26]
 8017580:	f043 0302 	orr.w	r3, r3, #2
 8017584:	b29a      	uxth	r2, r3
 8017586:	687b      	ldr	r3, [r7, #4]
 8017588:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801758a:	6878      	ldr	r0, [r7, #4]
 801758c:	f7fe fdbc 	bl	8016108 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8017590:	4b13      	ldr	r3, [pc, #76]	; (80175e0 <tcp_process+0x5c0>)
 8017592:	681b      	ldr	r3, [r3, #0]
 8017594:	687a      	ldr	r2, [r7, #4]
 8017596:	429a      	cmp	r2, r3
 8017598:	d105      	bne.n	80175a6 <tcp_process+0x586>
 801759a:	4b11      	ldr	r3, [pc, #68]	; (80175e0 <tcp_process+0x5c0>)
 801759c:	681b      	ldr	r3, [r3, #0]
 801759e:	68db      	ldr	r3, [r3, #12]
 80175a0:	4a0f      	ldr	r2, [pc, #60]	; (80175e0 <tcp_process+0x5c0>)
 80175a2:	6013      	str	r3, [r2, #0]
 80175a4:	e02e      	b.n	8017604 <tcp_process+0x5e4>
 80175a6:	4b0e      	ldr	r3, [pc, #56]	; (80175e0 <tcp_process+0x5c0>)
 80175a8:	681b      	ldr	r3, [r3, #0]
 80175aa:	617b      	str	r3, [r7, #20]
 80175ac:	e027      	b.n	80175fe <tcp_process+0x5de>
 80175ae:	bf00      	nop
 80175b0:	2000c258 	.word	0x2000c258
 80175b4:	2000c250 	.word	0x2000c250
 80175b8:	2000c256 	.word	0x2000c256
 80175bc:	2000c24c 	.word	0x2000c24c
 80175c0:	2000c23c 	.word	0x2000c23c
 80175c4:	20008ab0 	.word	0x20008ab0
 80175c8:	20008ab4 	.word	0x20008ab4
 80175cc:	080268c8 	.word	0x080268c8
 80175d0:	08026b68 	.word	0x08026b68
 80175d4:	08026914 	.word	0x08026914
 80175d8:	2000c254 	.word	0x2000c254
 80175dc:	2000c259 	.word	0x2000c259
 80175e0:	2000c220 	.word	0x2000c220
 80175e4:	697b      	ldr	r3, [r7, #20]
 80175e6:	68db      	ldr	r3, [r3, #12]
 80175e8:	687a      	ldr	r2, [r7, #4]
 80175ea:	429a      	cmp	r2, r3
 80175ec:	d104      	bne.n	80175f8 <tcp_process+0x5d8>
 80175ee:	687b      	ldr	r3, [r7, #4]
 80175f0:	68da      	ldr	r2, [r3, #12]
 80175f2:	697b      	ldr	r3, [r7, #20]
 80175f4:	60da      	str	r2, [r3, #12]
 80175f6:	e005      	b.n	8017604 <tcp_process+0x5e4>
 80175f8:	697b      	ldr	r3, [r7, #20]
 80175fa:	68db      	ldr	r3, [r3, #12]
 80175fc:	617b      	str	r3, [r7, #20]
 80175fe:	697b      	ldr	r3, [r7, #20]
 8017600:	2b00      	cmp	r3, #0
 8017602:	d1ef      	bne.n	80175e4 <tcp_process+0x5c4>
 8017604:	687b      	ldr	r3, [r7, #4]
 8017606:	2200      	movs	r2, #0
 8017608:	60da      	str	r2, [r3, #12]
 801760a:	4b77      	ldr	r3, [pc, #476]	; (80177e8 <tcp_process+0x7c8>)
 801760c:	2201      	movs	r2, #1
 801760e:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8017610:	687b      	ldr	r3, [r7, #4]
 8017612:	220a      	movs	r2, #10
 8017614:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8017616:	4b75      	ldr	r3, [pc, #468]	; (80177ec <tcp_process+0x7cc>)
 8017618:	681a      	ldr	r2, [r3, #0]
 801761a:	687b      	ldr	r3, [r7, #4]
 801761c:	60da      	str	r2, [r3, #12]
 801761e:	4a73      	ldr	r2, [pc, #460]	; (80177ec <tcp_process+0x7cc>)
 8017620:	687b      	ldr	r3, [r7, #4]
 8017622:	6013      	str	r3, [r2, #0]
 8017624:	f002 fcfa 	bl	801a01c <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8017628:	e0d2      	b.n	80177d0 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 801762a:	687b      	ldr	r3, [r7, #4]
 801762c:	8b5b      	ldrh	r3, [r3, #26]
 801762e:	f043 0302 	orr.w	r3, r3, #2
 8017632:	b29a      	uxth	r2, r3
 8017634:	687b      	ldr	r3, [r7, #4]
 8017636:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8017638:	687b      	ldr	r3, [r7, #4]
 801763a:	2208      	movs	r2, #8
 801763c:	751a      	strb	r2, [r3, #20]
      break;
 801763e:	e0c7      	b.n	80177d0 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017640:	4b6b      	ldr	r3, [pc, #428]	; (80177f0 <tcp_process+0x7d0>)
 8017642:	781b      	ldrb	r3, [r3, #0]
 8017644:	f003 0310 	and.w	r3, r3, #16
 8017648:	2b00      	cmp	r3, #0
 801764a:	f000 80c1 	beq.w	80177d0 <tcp_process+0x7b0>
 801764e:	687b      	ldr	r3, [r7, #4]
 8017650:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8017652:	4b68      	ldr	r3, [pc, #416]	; (80177f4 <tcp_process+0x7d4>)
 8017654:	681b      	ldr	r3, [r3, #0]
 8017656:	429a      	cmp	r2, r3
 8017658:	f040 80ba 	bne.w	80177d0 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 801765c:	687b      	ldr	r3, [r7, #4]
 801765e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017660:	2b00      	cmp	r3, #0
 8017662:	f040 80b5 	bne.w	80177d0 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8017666:	687b      	ldr	r3, [r7, #4]
 8017668:	2206      	movs	r2, #6
 801766a:	751a      	strb	r2, [r3, #20]
      break;
 801766c:	e0b0      	b.n	80177d0 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 801766e:	6878      	ldr	r0, [r7, #4]
 8017670:	f000 f9ca 	bl	8017a08 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8017674:	4b60      	ldr	r3, [pc, #384]	; (80177f8 <tcp_process+0x7d8>)
 8017676:	781b      	ldrb	r3, [r3, #0]
 8017678:	f003 0320 	and.w	r3, r3, #32
 801767c:	2b00      	cmp	r3, #0
 801767e:	f000 80a9 	beq.w	80177d4 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8017682:	687b      	ldr	r3, [r7, #4]
 8017684:	8b5b      	ldrh	r3, [r3, #26]
 8017686:	f043 0302 	orr.w	r3, r3, #2
 801768a:	b29a      	uxth	r2, r3
 801768c:	687b      	ldr	r3, [r7, #4]
 801768e:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8017690:	6878      	ldr	r0, [r7, #4]
 8017692:	f7fe fd39 	bl	8016108 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8017696:	4b59      	ldr	r3, [pc, #356]	; (80177fc <tcp_process+0x7dc>)
 8017698:	681b      	ldr	r3, [r3, #0]
 801769a:	687a      	ldr	r2, [r7, #4]
 801769c:	429a      	cmp	r2, r3
 801769e:	d105      	bne.n	80176ac <tcp_process+0x68c>
 80176a0:	4b56      	ldr	r3, [pc, #344]	; (80177fc <tcp_process+0x7dc>)
 80176a2:	681b      	ldr	r3, [r3, #0]
 80176a4:	68db      	ldr	r3, [r3, #12]
 80176a6:	4a55      	ldr	r2, [pc, #340]	; (80177fc <tcp_process+0x7dc>)
 80176a8:	6013      	str	r3, [r2, #0]
 80176aa:	e013      	b.n	80176d4 <tcp_process+0x6b4>
 80176ac:	4b53      	ldr	r3, [pc, #332]	; (80177fc <tcp_process+0x7dc>)
 80176ae:	681b      	ldr	r3, [r3, #0]
 80176b0:	613b      	str	r3, [r7, #16]
 80176b2:	e00c      	b.n	80176ce <tcp_process+0x6ae>
 80176b4:	693b      	ldr	r3, [r7, #16]
 80176b6:	68db      	ldr	r3, [r3, #12]
 80176b8:	687a      	ldr	r2, [r7, #4]
 80176ba:	429a      	cmp	r2, r3
 80176bc:	d104      	bne.n	80176c8 <tcp_process+0x6a8>
 80176be:	687b      	ldr	r3, [r7, #4]
 80176c0:	68da      	ldr	r2, [r3, #12]
 80176c2:	693b      	ldr	r3, [r7, #16]
 80176c4:	60da      	str	r2, [r3, #12]
 80176c6:	e005      	b.n	80176d4 <tcp_process+0x6b4>
 80176c8:	693b      	ldr	r3, [r7, #16]
 80176ca:	68db      	ldr	r3, [r3, #12]
 80176cc:	613b      	str	r3, [r7, #16]
 80176ce:	693b      	ldr	r3, [r7, #16]
 80176d0:	2b00      	cmp	r3, #0
 80176d2:	d1ef      	bne.n	80176b4 <tcp_process+0x694>
 80176d4:	687b      	ldr	r3, [r7, #4]
 80176d6:	2200      	movs	r2, #0
 80176d8:	60da      	str	r2, [r3, #12]
 80176da:	4b43      	ldr	r3, [pc, #268]	; (80177e8 <tcp_process+0x7c8>)
 80176dc:	2201      	movs	r2, #1
 80176de:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80176e0:	687b      	ldr	r3, [r7, #4]
 80176e2:	220a      	movs	r2, #10
 80176e4:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80176e6:	4b41      	ldr	r3, [pc, #260]	; (80177ec <tcp_process+0x7cc>)
 80176e8:	681a      	ldr	r2, [r3, #0]
 80176ea:	687b      	ldr	r3, [r7, #4]
 80176ec:	60da      	str	r2, [r3, #12]
 80176ee:	4a3f      	ldr	r2, [pc, #252]	; (80177ec <tcp_process+0x7cc>)
 80176f0:	687b      	ldr	r3, [r7, #4]
 80176f2:	6013      	str	r3, [r2, #0]
 80176f4:	f002 fc92 	bl	801a01c <tcp_timer_needed>
      }
      break;
 80176f8:	e06c      	b.n	80177d4 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 80176fa:	6878      	ldr	r0, [r7, #4]
 80176fc:	f000 f984 	bl	8017a08 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8017700:	4b3b      	ldr	r3, [pc, #236]	; (80177f0 <tcp_process+0x7d0>)
 8017702:	781b      	ldrb	r3, [r3, #0]
 8017704:	f003 0310 	and.w	r3, r3, #16
 8017708:	2b00      	cmp	r3, #0
 801770a:	d065      	beq.n	80177d8 <tcp_process+0x7b8>
 801770c:	687b      	ldr	r3, [r7, #4]
 801770e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8017710:	4b38      	ldr	r3, [pc, #224]	; (80177f4 <tcp_process+0x7d4>)
 8017712:	681b      	ldr	r3, [r3, #0]
 8017714:	429a      	cmp	r2, r3
 8017716:	d15f      	bne.n	80177d8 <tcp_process+0x7b8>
 8017718:	687b      	ldr	r3, [r7, #4]
 801771a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801771c:	2b00      	cmp	r3, #0
 801771e:	d15b      	bne.n	80177d8 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8017720:	6878      	ldr	r0, [r7, #4]
 8017722:	f7fe fcf1 	bl	8016108 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8017726:	4b35      	ldr	r3, [pc, #212]	; (80177fc <tcp_process+0x7dc>)
 8017728:	681b      	ldr	r3, [r3, #0]
 801772a:	687a      	ldr	r2, [r7, #4]
 801772c:	429a      	cmp	r2, r3
 801772e:	d105      	bne.n	801773c <tcp_process+0x71c>
 8017730:	4b32      	ldr	r3, [pc, #200]	; (80177fc <tcp_process+0x7dc>)
 8017732:	681b      	ldr	r3, [r3, #0]
 8017734:	68db      	ldr	r3, [r3, #12]
 8017736:	4a31      	ldr	r2, [pc, #196]	; (80177fc <tcp_process+0x7dc>)
 8017738:	6013      	str	r3, [r2, #0]
 801773a:	e013      	b.n	8017764 <tcp_process+0x744>
 801773c:	4b2f      	ldr	r3, [pc, #188]	; (80177fc <tcp_process+0x7dc>)
 801773e:	681b      	ldr	r3, [r3, #0]
 8017740:	60fb      	str	r3, [r7, #12]
 8017742:	e00c      	b.n	801775e <tcp_process+0x73e>
 8017744:	68fb      	ldr	r3, [r7, #12]
 8017746:	68db      	ldr	r3, [r3, #12]
 8017748:	687a      	ldr	r2, [r7, #4]
 801774a:	429a      	cmp	r2, r3
 801774c:	d104      	bne.n	8017758 <tcp_process+0x738>
 801774e:	687b      	ldr	r3, [r7, #4]
 8017750:	68da      	ldr	r2, [r3, #12]
 8017752:	68fb      	ldr	r3, [r7, #12]
 8017754:	60da      	str	r2, [r3, #12]
 8017756:	e005      	b.n	8017764 <tcp_process+0x744>
 8017758:	68fb      	ldr	r3, [r7, #12]
 801775a:	68db      	ldr	r3, [r3, #12]
 801775c:	60fb      	str	r3, [r7, #12]
 801775e:	68fb      	ldr	r3, [r7, #12]
 8017760:	2b00      	cmp	r3, #0
 8017762:	d1ef      	bne.n	8017744 <tcp_process+0x724>
 8017764:	687b      	ldr	r3, [r7, #4]
 8017766:	2200      	movs	r2, #0
 8017768:	60da      	str	r2, [r3, #12]
 801776a:	4b1f      	ldr	r3, [pc, #124]	; (80177e8 <tcp_process+0x7c8>)
 801776c:	2201      	movs	r2, #1
 801776e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8017770:	687b      	ldr	r3, [r7, #4]
 8017772:	220a      	movs	r2, #10
 8017774:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8017776:	4b1d      	ldr	r3, [pc, #116]	; (80177ec <tcp_process+0x7cc>)
 8017778:	681a      	ldr	r2, [r3, #0]
 801777a:	687b      	ldr	r3, [r7, #4]
 801777c:	60da      	str	r2, [r3, #12]
 801777e:	4a1b      	ldr	r2, [pc, #108]	; (80177ec <tcp_process+0x7cc>)
 8017780:	687b      	ldr	r3, [r7, #4]
 8017782:	6013      	str	r3, [r2, #0]
 8017784:	f002 fc4a 	bl	801a01c <tcp_timer_needed>
      }
      break;
 8017788:	e026      	b.n	80177d8 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801778a:	6878      	ldr	r0, [r7, #4]
 801778c:	f000 f93c 	bl	8017a08 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8017790:	4b17      	ldr	r3, [pc, #92]	; (80177f0 <tcp_process+0x7d0>)
 8017792:	781b      	ldrb	r3, [r3, #0]
 8017794:	f003 0310 	and.w	r3, r3, #16
 8017798:	2b00      	cmp	r3, #0
 801779a:	d01f      	beq.n	80177dc <tcp_process+0x7bc>
 801779c:	687b      	ldr	r3, [r7, #4]
 801779e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80177a0:	4b14      	ldr	r3, [pc, #80]	; (80177f4 <tcp_process+0x7d4>)
 80177a2:	681b      	ldr	r3, [r3, #0]
 80177a4:	429a      	cmp	r2, r3
 80177a6:	d119      	bne.n	80177dc <tcp_process+0x7bc>
 80177a8:	687b      	ldr	r3, [r7, #4]
 80177aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80177ac:	2b00      	cmp	r3, #0
 80177ae:	d115      	bne.n	80177dc <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 80177b0:	4b11      	ldr	r3, [pc, #68]	; (80177f8 <tcp_process+0x7d8>)
 80177b2:	781b      	ldrb	r3, [r3, #0]
 80177b4:	f043 0310 	orr.w	r3, r3, #16
 80177b8:	b2da      	uxtb	r2, r3
 80177ba:	4b0f      	ldr	r3, [pc, #60]	; (80177f8 <tcp_process+0x7d8>)
 80177bc:	701a      	strb	r2, [r3, #0]
      }
      break;
 80177be:	e00d      	b.n	80177dc <tcp_process+0x7bc>
    default:
      break;
 80177c0:	bf00      	nop
 80177c2:	e00c      	b.n	80177de <tcp_process+0x7be>
      break;
 80177c4:	bf00      	nop
 80177c6:	e00a      	b.n	80177de <tcp_process+0x7be>
      break;
 80177c8:	bf00      	nop
 80177ca:	e008      	b.n	80177de <tcp_process+0x7be>
      break;
 80177cc:	bf00      	nop
 80177ce:	e006      	b.n	80177de <tcp_process+0x7be>
      break;
 80177d0:	bf00      	nop
 80177d2:	e004      	b.n	80177de <tcp_process+0x7be>
      break;
 80177d4:	bf00      	nop
 80177d6:	e002      	b.n	80177de <tcp_process+0x7be>
      break;
 80177d8:	bf00      	nop
 80177da:	e000      	b.n	80177de <tcp_process+0x7be>
      break;
 80177dc:	bf00      	nop
  }
  return ERR_OK;
 80177de:	2300      	movs	r3, #0
}
 80177e0:	4618      	mov	r0, r3
 80177e2:	3724      	adds	r7, #36	; 0x24
 80177e4:	46bd      	mov	sp, r7
 80177e6:	bd90      	pop	{r4, r7, pc}
 80177e8:	2000c228 	.word	0x2000c228
 80177ec:	2000c224 	.word	0x2000c224
 80177f0:	2000c258 	.word	0x2000c258
 80177f4:	2000c250 	.word	0x2000c250
 80177f8:	2000c259 	.word	0x2000c259
 80177fc:	2000c220 	.word	0x2000c220

08017800 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8017800:	b590      	push	{r4, r7, lr}
 8017802:	b085      	sub	sp, #20
 8017804:	af00      	add	r7, sp, #0
 8017806:	6078      	str	r0, [r7, #4]
 8017808:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801780a:	687b      	ldr	r3, [r7, #4]
 801780c:	2b00      	cmp	r3, #0
 801780e:	d106      	bne.n	801781e <tcp_oos_insert_segment+0x1e>
 8017810:	4b3b      	ldr	r3, [pc, #236]	; (8017900 <tcp_oos_insert_segment+0x100>)
 8017812:	f240 421f 	movw	r2, #1055	; 0x41f
 8017816:	493b      	ldr	r1, [pc, #236]	; (8017904 <tcp_oos_insert_segment+0x104>)
 8017818:	483b      	ldr	r0, [pc, #236]	; (8017908 <tcp_oos_insert_segment+0x108>)
 801781a:	f007 fd05 	bl	801f228 <printf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801781e:	687b      	ldr	r3, [r7, #4]
 8017820:	68db      	ldr	r3, [r3, #12]
 8017822:	899b      	ldrh	r3, [r3, #12]
 8017824:	b29b      	uxth	r3, r3
 8017826:	4618      	mov	r0, r3
 8017828:	f7fb fc3a 	bl	80130a0 <lwip_htons>
 801782c:	4603      	mov	r3, r0
 801782e:	b2db      	uxtb	r3, r3
 8017830:	f003 0301 	and.w	r3, r3, #1
 8017834:	2b00      	cmp	r3, #0
 8017836:	d028      	beq.n	801788a <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8017838:	6838      	ldr	r0, [r7, #0]
 801783a:	f7fe fa63 	bl	8015d04 <tcp_segs_free>
    next = NULL;
 801783e:	2300      	movs	r3, #0
 8017840:	603b      	str	r3, [r7, #0]
 8017842:	e056      	b.n	80178f2 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8017844:	683b      	ldr	r3, [r7, #0]
 8017846:	68db      	ldr	r3, [r3, #12]
 8017848:	899b      	ldrh	r3, [r3, #12]
 801784a:	b29b      	uxth	r3, r3
 801784c:	4618      	mov	r0, r3
 801784e:	f7fb fc27 	bl	80130a0 <lwip_htons>
 8017852:	4603      	mov	r3, r0
 8017854:	b2db      	uxtb	r3, r3
 8017856:	f003 0301 	and.w	r3, r3, #1
 801785a:	2b00      	cmp	r3, #0
 801785c:	d00d      	beq.n	801787a <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801785e:	687b      	ldr	r3, [r7, #4]
 8017860:	68db      	ldr	r3, [r3, #12]
 8017862:	899b      	ldrh	r3, [r3, #12]
 8017864:	b29c      	uxth	r4, r3
 8017866:	2001      	movs	r0, #1
 8017868:	f7fb fc1a 	bl	80130a0 <lwip_htons>
 801786c:	4603      	mov	r3, r0
 801786e:	461a      	mov	r2, r3
 8017870:	687b      	ldr	r3, [r7, #4]
 8017872:	68db      	ldr	r3, [r3, #12]
 8017874:	4322      	orrs	r2, r4
 8017876:	b292      	uxth	r2, r2
 8017878:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 801787a:	683b      	ldr	r3, [r7, #0]
 801787c:	60fb      	str	r3, [r7, #12]
      next = next->next;
 801787e:	683b      	ldr	r3, [r7, #0]
 8017880:	681b      	ldr	r3, [r3, #0]
 8017882:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8017884:	68f8      	ldr	r0, [r7, #12]
 8017886:	f7fe fa52 	bl	8015d2e <tcp_seg_free>
    while (next &&
 801788a:	683b      	ldr	r3, [r7, #0]
 801788c:	2b00      	cmp	r3, #0
 801788e:	d00e      	beq.n	80178ae <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8017890:	687b      	ldr	r3, [r7, #4]
 8017892:	891b      	ldrh	r3, [r3, #8]
 8017894:	461a      	mov	r2, r3
 8017896:	4b1d      	ldr	r3, [pc, #116]	; (801790c <tcp_oos_insert_segment+0x10c>)
 8017898:	681b      	ldr	r3, [r3, #0]
 801789a:	441a      	add	r2, r3
 801789c:	683b      	ldr	r3, [r7, #0]
 801789e:	68db      	ldr	r3, [r3, #12]
 80178a0:	685b      	ldr	r3, [r3, #4]
 80178a2:	6839      	ldr	r1, [r7, #0]
 80178a4:	8909      	ldrh	r1, [r1, #8]
 80178a6:	440b      	add	r3, r1
 80178a8:	1ad3      	subs	r3, r2, r3
    while (next &&
 80178aa:	2b00      	cmp	r3, #0
 80178ac:	daca      	bge.n	8017844 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 80178ae:	683b      	ldr	r3, [r7, #0]
 80178b0:	2b00      	cmp	r3, #0
 80178b2:	d01e      	beq.n	80178f2 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 80178b4:	687b      	ldr	r3, [r7, #4]
 80178b6:	891b      	ldrh	r3, [r3, #8]
 80178b8:	461a      	mov	r2, r3
 80178ba:	4b14      	ldr	r3, [pc, #80]	; (801790c <tcp_oos_insert_segment+0x10c>)
 80178bc:	681b      	ldr	r3, [r3, #0]
 80178be:	441a      	add	r2, r3
 80178c0:	683b      	ldr	r3, [r7, #0]
 80178c2:	68db      	ldr	r3, [r3, #12]
 80178c4:	685b      	ldr	r3, [r3, #4]
 80178c6:	1ad3      	subs	r3, r2, r3
    if (next &&
 80178c8:	2b00      	cmp	r3, #0
 80178ca:	dd12      	ble.n	80178f2 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80178cc:	683b      	ldr	r3, [r7, #0]
 80178ce:	68db      	ldr	r3, [r3, #12]
 80178d0:	685b      	ldr	r3, [r3, #4]
 80178d2:	b29a      	uxth	r2, r3
 80178d4:	4b0d      	ldr	r3, [pc, #52]	; (801790c <tcp_oos_insert_segment+0x10c>)
 80178d6:	681b      	ldr	r3, [r3, #0]
 80178d8:	b29b      	uxth	r3, r3
 80178da:	1ad3      	subs	r3, r2, r3
 80178dc:	b29a      	uxth	r2, r3
 80178de:	687b      	ldr	r3, [r7, #4]
 80178e0:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80178e2:	687b      	ldr	r3, [r7, #4]
 80178e4:	685a      	ldr	r2, [r3, #4]
 80178e6:	687b      	ldr	r3, [r7, #4]
 80178e8:	891b      	ldrh	r3, [r3, #8]
 80178ea:	4619      	mov	r1, r3
 80178ec:	4610      	mov	r0, r2
 80178ee:	f7fc fe09 	bl	8014504 <pbuf_realloc>
    }
  }
  cseg->next = next;
 80178f2:	687b      	ldr	r3, [r7, #4]
 80178f4:	683a      	ldr	r2, [r7, #0]
 80178f6:	601a      	str	r2, [r3, #0]
}
 80178f8:	bf00      	nop
 80178fa:	3714      	adds	r7, #20
 80178fc:	46bd      	mov	sp, r7
 80178fe:	bd90      	pop	{r4, r7, pc}
 8017900:	080268c8 	.word	0x080268c8
 8017904:	08026b88 	.word	0x08026b88
 8017908:	08026914 	.word	0x08026914
 801790c:	2000c24c 	.word	0x2000c24c

08017910 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8017910:	b5b0      	push	{r4, r5, r7, lr}
 8017912:	b086      	sub	sp, #24
 8017914:	af00      	add	r7, sp, #0
 8017916:	60f8      	str	r0, [r7, #12]
 8017918:	60b9      	str	r1, [r7, #8]
 801791a:	607a      	str	r2, [r7, #4]
 801791c:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801791e:	e03e      	b.n	801799e <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8017920:	68bb      	ldr	r3, [r7, #8]
 8017922:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8017924:	68bb      	ldr	r3, [r7, #8]
 8017926:	681b      	ldr	r3, [r3, #0]
 8017928:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 801792a:	697b      	ldr	r3, [r7, #20]
 801792c:	685b      	ldr	r3, [r3, #4]
 801792e:	4618      	mov	r0, r3
 8017930:	f7fc fffc 	bl	801492c <pbuf_clen>
 8017934:	4603      	mov	r3, r0
 8017936:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8017938:	68fb      	ldr	r3, [r7, #12]
 801793a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801793e:	8a7a      	ldrh	r2, [r7, #18]
 8017940:	429a      	cmp	r2, r3
 8017942:	d906      	bls.n	8017952 <tcp_free_acked_segments+0x42>
 8017944:	4b2a      	ldr	r3, [pc, #168]	; (80179f0 <tcp_free_acked_segments+0xe0>)
 8017946:	f240 4257 	movw	r2, #1111	; 0x457
 801794a:	492a      	ldr	r1, [pc, #168]	; (80179f4 <tcp_free_acked_segments+0xe4>)
 801794c:	482a      	ldr	r0, [pc, #168]	; (80179f8 <tcp_free_acked_segments+0xe8>)
 801794e:	f007 fc6b 	bl	801f228 <printf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8017952:	68fb      	ldr	r3, [r7, #12]
 8017954:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8017958:	8a7b      	ldrh	r3, [r7, #18]
 801795a:	1ad3      	subs	r3, r2, r3
 801795c:	b29a      	uxth	r2, r3
 801795e:	68fb      	ldr	r3, [r7, #12]
 8017960:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8017964:	697b      	ldr	r3, [r7, #20]
 8017966:	891a      	ldrh	r2, [r3, #8]
 8017968:	4b24      	ldr	r3, [pc, #144]	; (80179fc <tcp_free_acked_segments+0xec>)
 801796a:	881b      	ldrh	r3, [r3, #0]
 801796c:	4413      	add	r3, r2
 801796e:	b29a      	uxth	r2, r3
 8017970:	4b22      	ldr	r3, [pc, #136]	; (80179fc <tcp_free_acked_segments+0xec>)
 8017972:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8017974:	6978      	ldr	r0, [r7, #20]
 8017976:	f7fe f9da 	bl	8015d2e <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 801797a:	68fb      	ldr	r3, [r7, #12]
 801797c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017980:	2b00      	cmp	r3, #0
 8017982:	d00c      	beq.n	801799e <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8017984:	68bb      	ldr	r3, [r7, #8]
 8017986:	2b00      	cmp	r3, #0
 8017988:	d109      	bne.n	801799e <tcp_free_acked_segments+0x8e>
 801798a:	683b      	ldr	r3, [r7, #0]
 801798c:	2b00      	cmp	r3, #0
 801798e:	d106      	bne.n	801799e <tcp_free_acked_segments+0x8e>
 8017990:	4b17      	ldr	r3, [pc, #92]	; (80179f0 <tcp_free_acked_segments+0xe0>)
 8017992:	f240 4261 	movw	r2, #1121	; 0x461
 8017996:	491a      	ldr	r1, [pc, #104]	; (8017a00 <tcp_free_acked_segments+0xf0>)
 8017998:	4817      	ldr	r0, [pc, #92]	; (80179f8 <tcp_free_acked_segments+0xe8>)
 801799a:	f007 fc45 	bl	801f228 <printf>
  while (seg_list != NULL &&
 801799e:	68bb      	ldr	r3, [r7, #8]
 80179a0:	2b00      	cmp	r3, #0
 80179a2:	d020      	beq.n	80179e6 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 80179a4:	68bb      	ldr	r3, [r7, #8]
 80179a6:	68db      	ldr	r3, [r3, #12]
 80179a8:	685b      	ldr	r3, [r3, #4]
 80179aa:	4618      	mov	r0, r3
 80179ac:	f7fb fb8d 	bl	80130ca <lwip_htonl>
 80179b0:	4604      	mov	r4, r0
 80179b2:	68bb      	ldr	r3, [r7, #8]
 80179b4:	891b      	ldrh	r3, [r3, #8]
 80179b6:	461d      	mov	r5, r3
 80179b8:	68bb      	ldr	r3, [r7, #8]
 80179ba:	68db      	ldr	r3, [r3, #12]
 80179bc:	899b      	ldrh	r3, [r3, #12]
 80179be:	b29b      	uxth	r3, r3
 80179c0:	4618      	mov	r0, r3
 80179c2:	f7fb fb6d 	bl	80130a0 <lwip_htons>
 80179c6:	4603      	mov	r3, r0
 80179c8:	b2db      	uxtb	r3, r3
 80179ca:	f003 0303 	and.w	r3, r3, #3
 80179ce:	2b00      	cmp	r3, #0
 80179d0:	d001      	beq.n	80179d6 <tcp_free_acked_segments+0xc6>
 80179d2:	2301      	movs	r3, #1
 80179d4:	e000      	b.n	80179d8 <tcp_free_acked_segments+0xc8>
 80179d6:	2300      	movs	r3, #0
 80179d8:	442b      	add	r3, r5
 80179da:	18e2      	adds	r2, r4, r3
 80179dc:	4b09      	ldr	r3, [pc, #36]	; (8017a04 <tcp_free_acked_segments+0xf4>)
 80179de:	681b      	ldr	r3, [r3, #0]
 80179e0:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 80179e2:	2b00      	cmp	r3, #0
 80179e4:	dd9c      	ble.n	8017920 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 80179e6:	68bb      	ldr	r3, [r7, #8]
}
 80179e8:	4618      	mov	r0, r3
 80179ea:	3718      	adds	r7, #24
 80179ec:	46bd      	mov	sp, r7
 80179ee:	bdb0      	pop	{r4, r5, r7, pc}
 80179f0:	080268c8 	.word	0x080268c8
 80179f4:	08026bb0 	.word	0x08026bb0
 80179f8:	08026914 	.word	0x08026914
 80179fc:	2000c254 	.word	0x2000c254
 8017a00:	08026bd8 	.word	0x08026bd8
 8017a04:	2000c250 	.word	0x2000c250

08017a08 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8017a08:	b5b0      	push	{r4, r5, r7, lr}
 8017a0a:	b094      	sub	sp, #80	; 0x50
 8017a0c:	af00      	add	r7, sp, #0
 8017a0e:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8017a10:	2300      	movs	r3, #0
 8017a12:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8017a14:	687b      	ldr	r3, [r7, #4]
 8017a16:	2b00      	cmp	r3, #0
 8017a18:	d106      	bne.n	8017a28 <tcp_receive+0x20>
 8017a1a:	4b91      	ldr	r3, [pc, #580]	; (8017c60 <tcp_receive+0x258>)
 8017a1c:	f240 427b 	movw	r2, #1147	; 0x47b
 8017a20:	4990      	ldr	r1, [pc, #576]	; (8017c64 <tcp_receive+0x25c>)
 8017a22:	4891      	ldr	r0, [pc, #580]	; (8017c68 <tcp_receive+0x260>)
 8017a24:	f007 fc00 	bl	801f228 <printf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8017a28:	687b      	ldr	r3, [r7, #4]
 8017a2a:	7d1b      	ldrb	r3, [r3, #20]
 8017a2c:	2b03      	cmp	r3, #3
 8017a2e:	d806      	bhi.n	8017a3e <tcp_receive+0x36>
 8017a30:	4b8b      	ldr	r3, [pc, #556]	; (8017c60 <tcp_receive+0x258>)
 8017a32:	f240 427c 	movw	r2, #1148	; 0x47c
 8017a36:	498d      	ldr	r1, [pc, #564]	; (8017c6c <tcp_receive+0x264>)
 8017a38:	488b      	ldr	r0, [pc, #556]	; (8017c68 <tcp_receive+0x260>)
 8017a3a:	f007 fbf5 	bl	801f228 <printf>

  if (flags & TCP_ACK) {
 8017a3e:	4b8c      	ldr	r3, [pc, #560]	; (8017c70 <tcp_receive+0x268>)
 8017a40:	781b      	ldrb	r3, [r3, #0]
 8017a42:	f003 0310 	and.w	r3, r3, #16
 8017a46:	2b00      	cmp	r3, #0
 8017a48:	f000 8264 	beq.w	8017f14 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8017a4c:	687b      	ldr	r3, [r7, #4]
 8017a4e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8017a52:	461a      	mov	r2, r3
 8017a54:	687b      	ldr	r3, [r7, #4]
 8017a56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8017a58:	4413      	add	r3, r2
 8017a5a:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8017a5c:	687b      	ldr	r3, [r7, #4]
 8017a5e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8017a60:	4b84      	ldr	r3, [pc, #528]	; (8017c74 <tcp_receive+0x26c>)
 8017a62:	681b      	ldr	r3, [r3, #0]
 8017a64:	1ad3      	subs	r3, r2, r3
 8017a66:	2b00      	cmp	r3, #0
 8017a68:	db1b      	blt.n	8017aa2 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8017a6a:	687b      	ldr	r3, [r7, #4]
 8017a6c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8017a6e:	4b81      	ldr	r3, [pc, #516]	; (8017c74 <tcp_receive+0x26c>)
 8017a70:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8017a72:	429a      	cmp	r2, r3
 8017a74:	d106      	bne.n	8017a84 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8017a76:	687b      	ldr	r3, [r7, #4]
 8017a78:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8017a7a:	4b7f      	ldr	r3, [pc, #508]	; (8017c78 <tcp_receive+0x270>)
 8017a7c:	681b      	ldr	r3, [r3, #0]
 8017a7e:	1ad3      	subs	r3, r2, r3
 8017a80:	2b00      	cmp	r3, #0
 8017a82:	db0e      	blt.n	8017aa2 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8017a84:	687b      	ldr	r3, [r7, #4]
 8017a86:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8017a88:	4b7b      	ldr	r3, [pc, #492]	; (8017c78 <tcp_receive+0x270>)
 8017a8a:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8017a8c:	429a      	cmp	r2, r3
 8017a8e:	d125      	bne.n	8017adc <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8017a90:	4b7a      	ldr	r3, [pc, #488]	; (8017c7c <tcp_receive+0x274>)
 8017a92:	681b      	ldr	r3, [r3, #0]
 8017a94:	89db      	ldrh	r3, [r3, #14]
 8017a96:	b29a      	uxth	r2, r3
 8017a98:	687b      	ldr	r3, [r7, #4]
 8017a9a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8017a9e:	429a      	cmp	r2, r3
 8017aa0:	d91c      	bls.n	8017adc <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8017aa2:	4b76      	ldr	r3, [pc, #472]	; (8017c7c <tcp_receive+0x274>)
 8017aa4:	681b      	ldr	r3, [r3, #0]
 8017aa6:	89db      	ldrh	r3, [r3, #14]
 8017aa8:	b29a      	uxth	r2, r3
 8017aaa:	687b      	ldr	r3, [r7, #4]
 8017aac:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8017ab0:	687b      	ldr	r3, [r7, #4]
 8017ab2:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8017ab6:	687b      	ldr	r3, [r7, #4]
 8017ab8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8017abc:	429a      	cmp	r2, r3
 8017abe:	d205      	bcs.n	8017acc <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8017ac0:	687b      	ldr	r3, [r7, #4]
 8017ac2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8017ac6:	687b      	ldr	r3, [r7, #4]
 8017ac8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8017acc:	4b69      	ldr	r3, [pc, #420]	; (8017c74 <tcp_receive+0x26c>)
 8017ace:	681a      	ldr	r2, [r3, #0]
 8017ad0:	687b      	ldr	r3, [r7, #4]
 8017ad2:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8017ad4:	4b68      	ldr	r3, [pc, #416]	; (8017c78 <tcp_receive+0x270>)
 8017ad6:	681a      	ldr	r2, [r3, #0]
 8017ad8:	687b      	ldr	r3, [r7, #4]
 8017ada:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8017adc:	4b66      	ldr	r3, [pc, #408]	; (8017c78 <tcp_receive+0x270>)
 8017ade:	681a      	ldr	r2, [r3, #0]
 8017ae0:	687b      	ldr	r3, [r7, #4]
 8017ae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017ae4:	1ad3      	subs	r3, r2, r3
 8017ae6:	2b00      	cmp	r3, #0
 8017ae8:	dc58      	bgt.n	8017b9c <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8017aea:	4b65      	ldr	r3, [pc, #404]	; (8017c80 <tcp_receive+0x278>)
 8017aec:	881b      	ldrh	r3, [r3, #0]
 8017aee:	2b00      	cmp	r3, #0
 8017af0:	d14b      	bne.n	8017b8a <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8017af2:	687b      	ldr	r3, [r7, #4]
 8017af4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8017af6:	687a      	ldr	r2, [r7, #4]
 8017af8:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8017afc:	4413      	add	r3, r2
 8017afe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017b00:	429a      	cmp	r2, r3
 8017b02:	d142      	bne.n	8017b8a <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8017b04:	687b      	ldr	r3, [r7, #4]
 8017b06:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8017b0a:	2b00      	cmp	r3, #0
 8017b0c:	db3d      	blt.n	8017b8a <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8017b0e:	687b      	ldr	r3, [r7, #4]
 8017b10:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8017b12:	4b59      	ldr	r3, [pc, #356]	; (8017c78 <tcp_receive+0x270>)
 8017b14:	681b      	ldr	r3, [r3, #0]
 8017b16:	429a      	cmp	r2, r3
 8017b18:	d137      	bne.n	8017b8a <tcp_receive+0x182>
              found_dupack = 1;
 8017b1a:	2301      	movs	r3, #1
 8017b1c:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8017b1e:	687b      	ldr	r3, [r7, #4]
 8017b20:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8017b24:	2bff      	cmp	r3, #255	; 0xff
 8017b26:	d007      	beq.n	8017b38 <tcp_receive+0x130>
                ++pcb->dupacks;
 8017b28:	687b      	ldr	r3, [r7, #4]
 8017b2a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8017b2e:	3301      	adds	r3, #1
 8017b30:	b2da      	uxtb	r2, r3
 8017b32:	687b      	ldr	r3, [r7, #4]
 8017b34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8017b38:	687b      	ldr	r3, [r7, #4]
 8017b3a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8017b3e:	2b03      	cmp	r3, #3
 8017b40:	d91b      	bls.n	8017b7a <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8017b42:	687b      	ldr	r3, [r7, #4]
 8017b44:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8017b48:	687b      	ldr	r3, [r7, #4]
 8017b4a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017b4c:	4413      	add	r3, r2
 8017b4e:	b29a      	uxth	r2, r3
 8017b50:	687b      	ldr	r3, [r7, #4]
 8017b52:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8017b56:	429a      	cmp	r2, r3
 8017b58:	d30a      	bcc.n	8017b70 <tcp_receive+0x168>
 8017b5a:	687b      	ldr	r3, [r7, #4]
 8017b5c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8017b60:	687b      	ldr	r3, [r7, #4]
 8017b62:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017b64:	4413      	add	r3, r2
 8017b66:	b29a      	uxth	r2, r3
 8017b68:	687b      	ldr	r3, [r7, #4]
 8017b6a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8017b6e:	e004      	b.n	8017b7a <tcp_receive+0x172>
 8017b70:	687b      	ldr	r3, [r7, #4]
 8017b72:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017b76:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8017b7a:	687b      	ldr	r3, [r7, #4]
 8017b7c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8017b80:	2b02      	cmp	r3, #2
 8017b82:	d902      	bls.n	8017b8a <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8017b84:	6878      	ldr	r0, [r7, #4]
 8017b86:	f001 feeb 	bl	8019960 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8017b8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017b8c:	2b00      	cmp	r3, #0
 8017b8e:	f040 8161 	bne.w	8017e54 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8017b92:	687b      	ldr	r3, [r7, #4]
 8017b94:	2200      	movs	r2, #0
 8017b96:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8017b9a:	e15b      	b.n	8017e54 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017b9c:	4b36      	ldr	r3, [pc, #216]	; (8017c78 <tcp_receive+0x270>)
 8017b9e:	681a      	ldr	r2, [r3, #0]
 8017ba0:	687b      	ldr	r3, [r7, #4]
 8017ba2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017ba4:	1ad3      	subs	r3, r2, r3
 8017ba6:	3b01      	subs	r3, #1
 8017ba8:	2b00      	cmp	r3, #0
 8017baa:	f2c0 814e 	blt.w	8017e4a <tcp_receive+0x442>
 8017bae:	4b32      	ldr	r3, [pc, #200]	; (8017c78 <tcp_receive+0x270>)
 8017bb0:	681a      	ldr	r2, [r3, #0]
 8017bb2:	687b      	ldr	r3, [r7, #4]
 8017bb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8017bb6:	1ad3      	subs	r3, r2, r3
 8017bb8:	2b00      	cmp	r3, #0
 8017bba:	f300 8146 	bgt.w	8017e4a <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8017bbe:	687b      	ldr	r3, [r7, #4]
 8017bc0:	8b5b      	ldrh	r3, [r3, #26]
 8017bc2:	f003 0304 	and.w	r3, r3, #4
 8017bc6:	2b00      	cmp	r3, #0
 8017bc8:	d010      	beq.n	8017bec <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8017bca:	687b      	ldr	r3, [r7, #4]
 8017bcc:	8b5b      	ldrh	r3, [r3, #26]
 8017bce:	f023 0304 	bic.w	r3, r3, #4
 8017bd2:	b29a      	uxth	r2, r3
 8017bd4:	687b      	ldr	r3, [r7, #4]
 8017bd6:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8017bd8:	687b      	ldr	r3, [r7, #4]
 8017bda:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8017bde:	687b      	ldr	r3, [r7, #4]
 8017be0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8017be4:	687b      	ldr	r3, [r7, #4]
 8017be6:	2200      	movs	r2, #0
 8017be8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8017bec:	687b      	ldr	r3, [r7, #4]
 8017bee:	2200      	movs	r2, #0
 8017bf0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8017bf4:	687b      	ldr	r3, [r7, #4]
 8017bf6:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8017bfa:	10db      	asrs	r3, r3, #3
 8017bfc:	b21b      	sxth	r3, r3
 8017bfe:	b29a      	uxth	r2, r3
 8017c00:	687b      	ldr	r3, [r7, #4]
 8017c02:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8017c06:	b29b      	uxth	r3, r3
 8017c08:	4413      	add	r3, r2
 8017c0a:	b29b      	uxth	r3, r3
 8017c0c:	b21a      	sxth	r2, r3
 8017c0e:	687b      	ldr	r3, [r7, #4]
 8017c10:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8017c14:	4b18      	ldr	r3, [pc, #96]	; (8017c78 <tcp_receive+0x270>)
 8017c16:	681b      	ldr	r3, [r3, #0]
 8017c18:	b29a      	uxth	r2, r3
 8017c1a:	687b      	ldr	r3, [r7, #4]
 8017c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017c1e:	b29b      	uxth	r3, r3
 8017c20:	1ad3      	subs	r3, r2, r3
 8017c22:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8017c24:	687b      	ldr	r3, [r7, #4]
 8017c26:	2200      	movs	r2, #0
 8017c28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8017c2c:	4b12      	ldr	r3, [pc, #72]	; (8017c78 <tcp_receive+0x270>)
 8017c2e:	681a      	ldr	r2, [r3, #0]
 8017c30:	687b      	ldr	r3, [r7, #4]
 8017c32:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8017c34:	687b      	ldr	r3, [r7, #4]
 8017c36:	7d1b      	ldrb	r3, [r3, #20]
 8017c38:	2b03      	cmp	r3, #3
 8017c3a:	f240 8097 	bls.w	8017d6c <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8017c3e:	687b      	ldr	r3, [r7, #4]
 8017c40:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8017c44:	687b      	ldr	r3, [r7, #4]
 8017c46:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8017c4a:	429a      	cmp	r2, r3
 8017c4c:	d245      	bcs.n	8017cda <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8017c4e:	687b      	ldr	r3, [r7, #4]
 8017c50:	8b5b      	ldrh	r3, [r3, #26]
 8017c52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8017c56:	2b00      	cmp	r3, #0
 8017c58:	d014      	beq.n	8017c84 <tcp_receive+0x27c>
 8017c5a:	2301      	movs	r3, #1
 8017c5c:	e013      	b.n	8017c86 <tcp_receive+0x27e>
 8017c5e:	bf00      	nop
 8017c60:	080268c8 	.word	0x080268c8
 8017c64:	08026bf8 	.word	0x08026bf8
 8017c68:	08026914 	.word	0x08026914
 8017c6c:	08026c14 	.word	0x08026c14
 8017c70:	2000c258 	.word	0x2000c258
 8017c74:	2000c24c 	.word	0x2000c24c
 8017c78:	2000c250 	.word	0x2000c250
 8017c7c:	2000c23c 	.word	0x2000c23c
 8017c80:	2000c256 	.word	0x2000c256
 8017c84:	2302      	movs	r3, #2
 8017c86:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8017c8a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8017c8e:	b29a      	uxth	r2, r3
 8017c90:	687b      	ldr	r3, [r7, #4]
 8017c92:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017c94:	fb12 f303 	smulbb	r3, r2, r3
 8017c98:	b29b      	uxth	r3, r3
 8017c9a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8017c9c:	4293      	cmp	r3, r2
 8017c9e:	bf28      	it	cs
 8017ca0:	4613      	movcs	r3, r2
 8017ca2:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8017ca4:	687b      	ldr	r3, [r7, #4]
 8017ca6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8017caa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8017cac:	4413      	add	r3, r2
 8017cae:	b29a      	uxth	r2, r3
 8017cb0:	687b      	ldr	r3, [r7, #4]
 8017cb2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8017cb6:	429a      	cmp	r2, r3
 8017cb8:	d309      	bcc.n	8017cce <tcp_receive+0x2c6>
 8017cba:	687b      	ldr	r3, [r7, #4]
 8017cbc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8017cc0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8017cc2:	4413      	add	r3, r2
 8017cc4:	b29a      	uxth	r2, r3
 8017cc6:	687b      	ldr	r3, [r7, #4]
 8017cc8:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8017ccc:	e04e      	b.n	8017d6c <tcp_receive+0x364>
 8017cce:	687b      	ldr	r3, [r7, #4]
 8017cd0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017cd4:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8017cd8:	e048      	b.n	8017d6c <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8017cda:	687b      	ldr	r3, [r7, #4]
 8017cdc:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8017ce0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8017ce2:	4413      	add	r3, r2
 8017ce4:	b29a      	uxth	r2, r3
 8017ce6:	687b      	ldr	r3, [r7, #4]
 8017ce8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8017cec:	429a      	cmp	r2, r3
 8017cee:	d309      	bcc.n	8017d04 <tcp_receive+0x2fc>
 8017cf0:	687b      	ldr	r3, [r7, #4]
 8017cf2:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8017cf6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8017cf8:	4413      	add	r3, r2
 8017cfa:	b29a      	uxth	r2, r3
 8017cfc:	687b      	ldr	r3, [r7, #4]
 8017cfe:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8017d02:	e004      	b.n	8017d0e <tcp_receive+0x306>
 8017d04:	687b      	ldr	r3, [r7, #4]
 8017d06:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017d0a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8017d0e:	687b      	ldr	r3, [r7, #4]
 8017d10:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8017d14:	687b      	ldr	r3, [r7, #4]
 8017d16:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8017d1a:	429a      	cmp	r2, r3
 8017d1c:	d326      	bcc.n	8017d6c <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8017d1e:	687b      	ldr	r3, [r7, #4]
 8017d20:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8017d24:	687b      	ldr	r3, [r7, #4]
 8017d26:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8017d2a:	1ad3      	subs	r3, r2, r3
 8017d2c:	b29a      	uxth	r2, r3
 8017d2e:	687b      	ldr	r3, [r7, #4]
 8017d30:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8017d34:	687b      	ldr	r3, [r7, #4]
 8017d36:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8017d3a:	687b      	ldr	r3, [r7, #4]
 8017d3c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017d3e:	4413      	add	r3, r2
 8017d40:	b29a      	uxth	r2, r3
 8017d42:	687b      	ldr	r3, [r7, #4]
 8017d44:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8017d48:	429a      	cmp	r2, r3
 8017d4a:	d30a      	bcc.n	8017d62 <tcp_receive+0x35a>
 8017d4c:	687b      	ldr	r3, [r7, #4]
 8017d4e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8017d52:	687b      	ldr	r3, [r7, #4]
 8017d54:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017d56:	4413      	add	r3, r2
 8017d58:	b29a      	uxth	r2, r3
 8017d5a:	687b      	ldr	r3, [r7, #4]
 8017d5c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8017d60:	e004      	b.n	8017d6c <tcp_receive+0x364>
 8017d62:	687b      	ldr	r3, [r7, #4]
 8017d64:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017d68:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8017d6c:	687b      	ldr	r3, [r7, #4]
 8017d6e:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8017d70:	687b      	ldr	r3, [r7, #4]
 8017d72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017d74:	4a98      	ldr	r2, [pc, #608]	; (8017fd8 <tcp_receive+0x5d0>)
 8017d76:	6878      	ldr	r0, [r7, #4]
 8017d78:	f7ff fdca 	bl	8017910 <tcp_free_acked_segments>
 8017d7c:	4602      	mov	r2, r0
 8017d7e:	687b      	ldr	r3, [r7, #4]
 8017d80:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8017d82:	687b      	ldr	r3, [r7, #4]
 8017d84:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8017d86:	687b      	ldr	r3, [r7, #4]
 8017d88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017d8a:	4a94      	ldr	r2, [pc, #592]	; (8017fdc <tcp_receive+0x5d4>)
 8017d8c:	6878      	ldr	r0, [r7, #4]
 8017d8e:	f7ff fdbf 	bl	8017910 <tcp_free_acked_segments>
 8017d92:	4602      	mov	r2, r0
 8017d94:	687b      	ldr	r3, [r7, #4]
 8017d96:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8017d98:	687b      	ldr	r3, [r7, #4]
 8017d9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017d9c:	2b00      	cmp	r3, #0
 8017d9e:	d104      	bne.n	8017daa <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8017da0:	687b      	ldr	r3, [r7, #4]
 8017da2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017da6:	861a      	strh	r2, [r3, #48]	; 0x30
 8017da8:	e002      	b.n	8017db0 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8017daa:	687b      	ldr	r3, [r7, #4]
 8017dac:	2200      	movs	r2, #0
 8017dae:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8017db0:	687b      	ldr	r3, [r7, #4]
 8017db2:	2200      	movs	r2, #0
 8017db4:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8017db6:	687b      	ldr	r3, [r7, #4]
 8017db8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017dba:	2b00      	cmp	r3, #0
 8017dbc:	d103      	bne.n	8017dc6 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8017dbe:	687b      	ldr	r3, [r7, #4]
 8017dc0:	2200      	movs	r2, #0
 8017dc2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8017dc6:	687b      	ldr	r3, [r7, #4]
 8017dc8:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8017dcc:	4b84      	ldr	r3, [pc, #528]	; (8017fe0 <tcp_receive+0x5d8>)
 8017dce:	881b      	ldrh	r3, [r3, #0]
 8017dd0:	4413      	add	r3, r2
 8017dd2:	b29a      	uxth	r2, r3
 8017dd4:	687b      	ldr	r3, [r7, #4]
 8017dd6:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8017dda:	687b      	ldr	r3, [r7, #4]
 8017ddc:	8b5b      	ldrh	r3, [r3, #26]
 8017dde:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8017de2:	2b00      	cmp	r3, #0
 8017de4:	d035      	beq.n	8017e52 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8017de6:	687b      	ldr	r3, [r7, #4]
 8017de8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017dea:	2b00      	cmp	r3, #0
 8017dec:	d118      	bne.n	8017e20 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8017dee:	687b      	ldr	r3, [r7, #4]
 8017df0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017df2:	2b00      	cmp	r3, #0
 8017df4:	d00c      	beq.n	8017e10 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8017df6:	687b      	ldr	r3, [r7, #4]
 8017df8:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8017dfa:	687b      	ldr	r3, [r7, #4]
 8017dfc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017dfe:	68db      	ldr	r3, [r3, #12]
 8017e00:	685b      	ldr	r3, [r3, #4]
 8017e02:	4618      	mov	r0, r3
 8017e04:	f7fb f961 	bl	80130ca <lwip_htonl>
 8017e08:	4603      	mov	r3, r0
 8017e0a:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8017e0c:	2b00      	cmp	r3, #0
 8017e0e:	dc20      	bgt.n	8017e52 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8017e10:	687b      	ldr	r3, [r7, #4]
 8017e12:	8b5b      	ldrh	r3, [r3, #26]
 8017e14:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8017e18:	b29a      	uxth	r2, r3
 8017e1a:	687b      	ldr	r3, [r7, #4]
 8017e1c:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017e1e:	e018      	b.n	8017e52 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8017e20:	687b      	ldr	r3, [r7, #4]
 8017e22:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8017e24:	687b      	ldr	r3, [r7, #4]
 8017e26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017e28:	68db      	ldr	r3, [r3, #12]
 8017e2a:	685b      	ldr	r3, [r3, #4]
 8017e2c:	4618      	mov	r0, r3
 8017e2e:	f7fb f94c 	bl	80130ca <lwip_htonl>
 8017e32:	4603      	mov	r3, r0
 8017e34:	1ae3      	subs	r3, r4, r3
 8017e36:	2b00      	cmp	r3, #0
 8017e38:	dc0b      	bgt.n	8017e52 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8017e3a:	687b      	ldr	r3, [r7, #4]
 8017e3c:	8b5b      	ldrh	r3, [r3, #26]
 8017e3e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8017e42:	b29a      	uxth	r2, r3
 8017e44:	687b      	ldr	r3, [r7, #4]
 8017e46:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017e48:	e003      	b.n	8017e52 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8017e4a:	6878      	ldr	r0, [r7, #4]
 8017e4c:	f001 ff76 	bl	8019d3c <tcp_send_empty_ack>
 8017e50:	e000      	b.n	8017e54 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017e52:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8017e54:	687b      	ldr	r3, [r7, #4]
 8017e56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8017e58:	2b00      	cmp	r3, #0
 8017e5a:	d05b      	beq.n	8017f14 <tcp_receive+0x50c>
 8017e5c:	687b      	ldr	r3, [r7, #4]
 8017e5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8017e60:	4b60      	ldr	r3, [pc, #384]	; (8017fe4 <tcp_receive+0x5dc>)
 8017e62:	681b      	ldr	r3, [r3, #0]
 8017e64:	1ad3      	subs	r3, r2, r3
 8017e66:	2b00      	cmp	r3, #0
 8017e68:	da54      	bge.n	8017f14 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8017e6a:	4b5f      	ldr	r3, [pc, #380]	; (8017fe8 <tcp_receive+0x5e0>)
 8017e6c:	681b      	ldr	r3, [r3, #0]
 8017e6e:	b29a      	uxth	r2, r3
 8017e70:	687b      	ldr	r3, [r7, #4]
 8017e72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8017e74:	b29b      	uxth	r3, r3
 8017e76:	1ad3      	subs	r3, r2, r3
 8017e78:	b29b      	uxth	r3, r3
 8017e7a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8017e7e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8017e82:	687b      	ldr	r3, [r7, #4]
 8017e84:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8017e88:	10db      	asrs	r3, r3, #3
 8017e8a:	b21b      	sxth	r3, r3
 8017e8c:	b29b      	uxth	r3, r3
 8017e8e:	1ad3      	subs	r3, r2, r3
 8017e90:	b29b      	uxth	r3, r3
 8017e92:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8017e96:	687b      	ldr	r3, [r7, #4]
 8017e98:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8017e9c:	b29a      	uxth	r2, r3
 8017e9e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8017ea2:	4413      	add	r3, r2
 8017ea4:	b29b      	uxth	r3, r3
 8017ea6:	b21a      	sxth	r2, r3
 8017ea8:	687b      	ldr	r3, [r7, #4]
 8017eaa:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8017eac:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8017eb0:	2b00      	cmp	r3, #0
 8017eb2:	da05      	bge.n	8017ec0 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8017eb4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8017eb8:	425b      	negs	r3, r3
 8017eba:	b29b      	uxth	r3, r3
 8017ebc:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8017ec0:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8017ec4:	687b      	ldr	r3, [r7, #4]
 8017ec6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8017eca:	109b      	asrs	r3, r3, #2
 8017ecc:	b21b      	sxth	r3, r3
 8017ece:	b29b      	uxth	r3, r3
 8017ed0:	1ad3      	subs	r3, r2, r3
 8017ed2:	b29b      	uxth	r3, r3
 8017ed4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8017ed8:	687b      	ldr	r3, [r7, #4]
 8017eda:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8017ede:	b29a      	uxth	r2, r3
 8017ee0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8017ee4:	4413      	add	r3, r2
 8017ee6:	b29b      	uxth	r3, r3
 8017ee8:	b21a      	sxth	r2, r3
 8017eea:	687b      	ldr	r3, [r7, #4]
 8017eec:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8017eee:	687b      	ldr	r3, [r7, #4]
 8017ef0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8017ef4:	10db      	asrs	r3, r3, #3
 8017ef6:	b21b      	sxth	r3, r3
 8017ef8:	b29a      	uxth	r2, r3
 8017efa:	687b      	ldr	r3, [r7, #4]
 8017efc:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8017f00:	b29b      	uxth	r3, r3
 8017f02:	4413      	add	r3, r2
 8017f04:	b29b      	uxth	r3, r3
 8017f06:	b21a      	sxth	r2, r3
 8017f08:	687b      	ldr	r3, [r7, #4]
 8017f0a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8017f0e:	687b      	ldr	r3, [r7, #4]
 8017f10:	2200      	movs	r2, #0
 8017f12:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8017f14:	4b35      	ldr	r3, [pc, #212]	; (8017fec <tcp_receive+0x5e4>)
 8017f16:	881b      	ldrh	r3, [r3, #0]
 8017f18:	2b00      	cmp	r3, #0
 8017f1a:	f000 84e2 	beq.w	80188e2 <tcp_receive+0xeda>
 8017f1e:	687b      	ldr	r3, [r7, #4]
 8017f20:	7d1b      	ldrb	r3, [r3, #20]
 8017f22:	2b06      	cmp	r3, #6
 8017f24:	f200 84dd 	bhi.w	80188e2 <tcp_receive+0xeda>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8017f28:	687b      	ldr	r3, [r7, #4]
 8017f2a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8017f2c:	4b30      	ldr	r3, [pc, #192]	; (8017ff0 <tcp_receive+0x5e8>)
 8017f2e:	681b      	ldr	r3, [r3, #0]
 8017f30:	1ad3      	subs	r3, r2, r3
 8017f32:	3b01      	subs	r3, #1
 8017f34:	2b00      	cmp	r3, #0
 8017f36:	f2c0 808f 	blt.w	8018058 <tcp_receive+0x650>
 8017f3a:	687b      	ldr	r3, [r7, #4]
 8017f3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8017f3e:	4b2b      	ldr	r3, [pc, #172]	; (8017fec <tcp_receive+0x5e4>)
 8017f40:	881b      	ldrh	r3, [r3, #0]
 8017f42:	4619      	mov	r1, r3
 8017f44:	4b2a      	ldr	r3, [pc, #168]	; (8017ff0 <tcp_receive+0x5e8>)
 8017f46:	681b      	ldr	r3, [r3, #0]
 8017f48:	440b      	add	r3, r1
 8017f4a:	1ad3      	subs	r3, r2, r3
 8017f4c:	3301      	adds	r3, #1
 8017f4e:	2b00      	cmp	r3, #0
 8017f50:	f300 8082 	bgt.w	8018058 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8017f54:	4b27      	ldr	r3, [pc, #156]	; (8017ff4 <tcp_receive+0x5ec>)
 8017f56:	685b      	ldr	r3, [r3, #4]
 8017f58:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8017f5a:	687b      	ldr	r3, [r7, #4]
 8017f5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8017f5e:	4b24      	ldr	r3, [pc, #144]	; (8017ff0 <tcp_receive+0x5e8>)
 8017f60:	681b      	ldr	r3, [r3, #0]
 8017f62:	1ad3      	subs	r3, r2, r3
 8017f64:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8017f66:	4b23      	ldr	r3, [pc, #140]	; (8017ff4 <tcp_receive+0x5ec>)
 8017f68:	685b      	ldr	r3, [r3, #4]
 8017f6a:	2b00      	cmp	r3, #0
 8017f6c:	d106      	bne.n	8017f7c <tcp_receive+0x574>
 8017f6e:	4b22      	ldr	r3, [pc, #136]	; (8017ff8 <tcp_receive+0x5f0>)
 8017f70:	f240 5294 	movw	r2, #1428	; 0x594
 8017f74:	4921      	ldr	r1, [pc, #132]	; (8017ffc <tcp_receive+0x5f4>)
 8017f76:	4822      	ldr	r0, [pc, #136]	; (8018000 <tcp_receive+0x5f8>)
 8017f78:	f007 f956 	bl	801f228 <printf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8017f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f7e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8017f82:	4293      	cmp	r3, r2
 8017f84:	d906      	bls.n	8017f94 <tcp_receive+0x58c>
 8017f86:	4b1c      	ldr	r3, [pc, #112]	; (8017ff8 <tcp_receive+0x5f0>)
 8017f88:	f240 5295 	movw	r2, #1429	; 0x595
 8017f8c:	491d      	ldr	r1, [pc, #116]	; (8018004 <tcp_receive+0x5fc>)
 8017f8e:	481c      	ldr	r0, [pc, #112]	; (8018000 <tcp_receive+0x5f8>)
 8017f90:	f007 f94a 	bl	801f228 <printf>
      off = (u16_t)off32;
 8017f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f96:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8017f9a:	4b16      	ldr	r3, [pc, #88]	; (8017ff4 <tcp_receive+0x5ec>)
 8017f9c:	685b      	ldr	r3, [r3, #4]
 8017f9e:	891b      	ldrh	r3, [r3, #8]
 8017fa0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8017fa4:	429a      	cmp	r2, r3
 8017fa6:	d906      	bls.n	8017fb6 <tcp_receive+0x5ae>
 8017fa8:	4b13      	ldr	r3, [pc, #76]	; (8017ff8 <tcp_receive+0x5f0>)
 8017faa:	f240 5297 	movw	r2, #1431	; 0x597
 8017fae:	4916      	ldr	r1, [pc, #88]	; (8018008 <tcp_receive+0x600>)
 8017fb0:	4813      	ldr	r0, [pc, #76]	; (8018000 <tcp_receive+0x5f8>)
 8017fb2:	f007 f939 	bl	801f228 <printf>
      inseg.len -= off;
 8017fb6:	4b0f      	ldr	r3, [pc, #60]	; (8017ff4 <tcp_receive+0x5ec>)
 8017fb8:	891a      	ldrh	r2, [r3, #8]
 8017fba:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017fbe:	1ad3      	subs	r3, r2, r3
 8017fc0:	b29a      	uxth	r2, r3
 8017fc2:	4b0c      	ldr	r3, [pc, #48]	; (8017ff4 <tcp_receive+0x5ec>)
 8017fc4:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8017fc6:	4b0b      	ldr	r3, [pc, #44]	; (8017ff4 <tcp_receive+0x5ec>)
 8017fc8:	685b      	ldr	r3, [r3, #4]
 8017fca:	891a      	ldrh	r2, [r3, #8]
 8017fcc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017fd0:	1ad3      	subs	r3, r2, r3
 8017fd2:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8017fd4:	e02a      	b.n	801802c <tcp_receive+0x624>
 8017fd6:	bf00      	nop
 8017fd8:	08026c30 	.word	0x08026c30
 8017fdc:	08026c38 	.word	0x08026c38
 8017fe0:	2000c254 	.word	0x2000c254
 8017fe4:	2000c250 	.word	0x2000c250
 8017fe8:	2000c214 	.word	0x2000c214
 8017fec:	2000c256 	.word	0x2000c256
 8017ff0:	2000c24c 	.word	0x2000c24c
 8017ff4:	2000c22c 	.word	0x2000c22c
 8017ff8:	080268c8 	.word	0x080268c8
 8017ffc:	08026c40 	.word	0x08026c40
 8018000:	08026914 	.word	0x08026914
 8018004:	08026c50 	.word	0x08026c50
 8018008:	08026c60 	.word	0x08026c60
        off -= p->len;
 801800c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801800e:	895b      	ldrh	r3, [r3, #10]
 8018010:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8018014:	1ad3      	subs	r3, r2, r3
 8018016:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 801801a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801801c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801801e:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8018020:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8018022:	2200      	movs	r2, #0
 8018024:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8018026:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8018028:	681b      	ldr	r3, [r3, #0]
 801802a:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 801802c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801802e:	895b      	ldrh	r3, [r3, #10]
 8018030:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8018034:	429a      	cmp	r2, r3
 8018036:	d8e9      	bhi.n	801800c <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8018038:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801803c:	4619      	mov	r1, r3
 801803e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8018040:	f7fc fb60 	bl	8014704 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8018044:	687b      	ldr	r3, [r7, #4]
 8018046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018048:	4a91      	ldr	r2, [pc, #580]	; (8018290 <tcp_receive+0x888>)
 801804a:	6013      	str	r3, [r2, #0]
 801804c:	4b91      	ldr	r3, [pc, #580]	; (8018294 <tcp_receive+0x88c>)
 801804e:	68db      	ldr	r3, [r3, #12]
 8018050:	4a8f      	ldr	r2, [pc, #572]	; (8018290 <tcp_receive+0x888>)
 8018052:	6812      	ldr	r2, [r2, #0]
 8018054:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8018056:	e00d      	b.n	8018074 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8018058:	4b8d      	ldr	r3, [pc, #564]	; (8018290 <tcp_receive+0x888>)
 801805a:	681a      	ldr	r2, [r3, #0]
 801805c:	687b      	ldr	r3, [r7, #4]
 801805e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018060:	1ad3      	subs	r3, r2, r3
 8018062:	2b00      	cmp	r3, #0
 8018064:	da06      	bge.n	8018074 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8018066:	687b      	ldr	r3, [r7, #4]
 8018068:	8b5b      	ldrh	r3, [r3, #26]
 801806a:	f043 0302 	orr.w	r3, r3, #2
 801806e:	b29a      	uxth	r2, r3
 8018070:	687b      	ldr	r3, [r7, #4]
 8018072:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8018074:	4b86      	ldr	r3, [pc, #536]	; (8018290 <tcp_receive+0x888>)
 8018076:	681a      	ldr	r2, [r3, #0]
 8018078:	687b      	ldr	r3, [r7, #4]
 801807a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801807c:	1ad3      	subs	r3, r2, r3
 801807e:	2b00      	cmp	r3, #0
 8018080:	f2c0 842a 	blt.w	80188d8 <tcp_receive+0xed0>
 8018084:	4b82      	ldr	r3, [pc, #520]	; (8018290 <tcp_receive+0x888>)
 8018086:	681a      	ldr	r2, [r3, #0]
 8018088:	687b      	ldr	r3, [r7, #4]
 801808a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801808c:	6879      	ldr	r1, [r7, #4]
 801808e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8018090:	440b      	add	r3, r1
 8018092:	1ad3      	subs	r3, r2, r3
 8018094:	3301      	adds	r3, #1
 8018096:	2b00      	cmp	r3, #0
 8018098:	f300 841e 	bgt.w	80188d8 <tcp_receive+0xed0>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 801809c:	687b      	ldr	r3, [r7, #4]
 801809e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80180a0:	4b7b      	ldr	r3, [pc, #492]	; (8018290 <tcp_receive+0x888>)
 80180a2:	681b      	ldr	r3, [r3, #0]
 80180a4:	429a      	cmp	r2, r3
 80180a6:	f040 829a 	bne.w	80185de <tcp_receive+0xbd6>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 80180aa:	4b7a      	ldr	r3, [pc, #488]	; (8018294 <tcp_receive+0x88c>)
 80180ac:	891c      	ldrh	r4, [r3, #8]
 80180ae:	4b79      	ldr	r3, [pc, #484]	; (8018294 <tcp_receive+0x88c>)
 80180b0:	68db      	ldr	r3, [r3, #12]
 80180b2:	899b      	ldrh	r3, [r3, #12]
 80180b4:	b29b      	uxth	r3, r3
 80180b6:	4618      	mov	r0, r3
 80180b8:	f7fa fff2 	bl	80130a0 <lwip_htons>
 80180bc:	4603      	mov	r3, r0
 80180be:	b2db      	uxtb	r3, r3
 80180c0:	f003 0303 	and.w	r3, r3, #3
 80180c4:	2b00      	cmp	r3, #0
 80180c6:	d001      	beq.n	80180cc <tcp_receive+0x6c4>
 80180c8:	2301      	movs	r3, #1
 80180ca:	e000      	b.n	80180ce <tcp_receive+0x6c6>
 80180cc:	2300      	movs	r3, #0
 80180ce:	4423      	add	r3, r4
 80180d0:	b29a      	uxth	r2, r3
 80180d2:	4b71      	ldr	r3, [pc, #452]	; (8018298 <tcp_receive+0x890>)
 80180d4:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 80180d6:	687b      	ldr	r3, [r7, #4]
 80180d8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80180da:	4b6f      	ldr	r3, [pc, #444]	; (8018298 <tcp_receive+0x890>)
 80180dc:	881b      	ldrh	r3, [r3, #0]
 80180de:	429a      	cmp	r2, r3
 80180e0:	d275      	bcs.n	80181ce <tcp_receive+0x7c6>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80180e2:	4b6c      	ldr	r3, [pc, #432]	; (8018294 <tcp_receive+0x88c>)
 80180e4:	68db      	ldr	r3, [r3, #12]
 80180e6:	899b      	ldrh	r3, [r3, #12]
 80180e8:	b29b      	uxth	r3, r3
 80180ea:	4618      	mov	r0, r3
 80180ec:	f7fa ffd8 	bl	80130a0 <lwip_htons>
 80180f0:	4603      	mov	r3, r0
 80180f2:	b2db      	uxtb	r3, r3
 80180f4:	f003 0301 	and.w	r3, r3, #1
 80180f8:	2b00      	cmp	r3, #0
 80180fa:	d01f      	beq.n	801813c <tcp_receive+0x734>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80180fc:	4b65      	ldr	r3, [pc, #404]	; (8018294 <tcp_receive+0x88c>)
 80180fe:	68db      	ldr	r3, [r3, #12]
 8018100:	899b      	ldrh	r3, [r3, #12]
 8018102:	b29b      	uxth	r3, r3
 8018104:	b21b      	sxth	r3, r3
 8018106:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801810a:	b21c      	sxth	r4, r3
 801810c:	4b61      	ldr	r3, [pc, #388]	; (8018294 <tcp_receive+0x88c>)
 801810e:	68db      	ldr	r3, [r3, #12]
 8018110:	899b      	ldrh	r3, [r3, #12]
 8018112:	b29b      	uxth	r3, r3
 8018114:	4618      	mov	r0, r3
 8018116:	f7fa ffc3 	bl	80130a0 <lwip_htons>
 801811a:	4603      	mov	r3, r0
 801811c:	b2db      	uxtb	r3, r3
 801811e:	b29b      	uxth	r3, r3
 8018120:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8018124:	b29b      	uxth	r3, r3
 8018126:	4618      	mov	r0, r3
 8018128:	f7fa ffba 	bl	80130a0 <lwip_htons>
 801812c:	4603      	mov	r3, r0
 801812e:	b21b      	sxth	r3, r3
 8018130:	4323      	orrs	r3, r4
 8018132:	b21a      	sxth	r2, r3
 8018134:	4b57      	ldr	r3, [pc, #348]	; (8018294 <tcp_receive+0x88c>)
 8018136:	68db      	ldr	r3, [r3, #12]
 8018138:	b292      	uxth	r2, r2
 801813a:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 801813c:	687b      	ldr	r3, [r7, #4]
 801813e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8018140:	4b54      	ldr	r3, [pc, #336]	; (8018294 <tcp_receive+0x88c>)
 8018142:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8018144:	4b53      	ldr	r3, [pc, #332]	; (8018294 <tcp_receive+0x88c>)
 8018146:	68db      	ldr	r3, [r3, #12]
 8018148:	899b      	ldrh	r3, [r3, #12]
 801814a:	b29b      	uxth	r3, r3
 801814c:	4618      	mov	r0, r3
 801814e:	f7fa ffa7 	bl	80130a0 <lwip_htons>
 8018152:	4603      	mov	r3, r0
 8018154:	b2db      	uxtb	r3, r3
 8018156:	f003 0302 	and.w	r3, r3, #2
 801815a:	2b00      	cmp	r3, #0
 801815c:	d005      	beq.n	801816a <tcp_receive+0x762>
            inseg.len -= 1;
 801815e:	4b4d      	ldr	r3, [pc, #308]	; (8018294 <tcp_receive+0x88c>)
 8018160:	891b      	ldrh	r3, [r3, #8]
 8018162:	3b01      	subs	r3, #1
 8018164:	b29a      	uxth	r2, r3
 8018166:	4b4b      	ldr	r3, [pc, #300]	; (8018294 <tcp_receive+0x88c>)
 8018168:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 801816a:	4b4a      	ldr	r3, [pc, #296]	; (8018294 <tcp_receive+0x88c>)
 801816c:	685b      	ldr	r3, [r3, #4]
 801816e:	4a49      	ldr	r2, [pc, #292]	; (8018294 <tcp_receive+0x88c>)
 8018170:	8912      	ldrh	r2, [r2, #8]
 8018172:	4611      	mov	r1, r2
 8018174:	4618      	mov	r0, r3
 8018176:	f7fc f9c5 	bl	8014504 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801817a:	4b46      	ldr	r3, [pc, #280]	; (8018294 <tcp_receive+0x88c>)
 801817c:	891c      	ldrh	r4, [r3, #8]
 801817e:	4b45      	ldr	r3, [pc, #276]	; (8018294 <tcp_receive+0x88c>)
 8018180:	68db      	ldr	r3, [r3, #12]
 8018182:	899b      	ldrh	r3, [r3, #12]
 8018184:	b29b      	uxth	r3, r3
 8018186:	4618      	mov	r0, r3
 8018188:	f7fa ff8a 	bl	80130a0 <lwip_htons>
 801818c:	4603      	mov	r3, r0
 801818e:	b2db      	uxtb	r3, r3
 8018190:	f003 0303 	and.w	r3, r3, #3
 8018194:	2b00      	cmp	r3, #0
 8018196:	d001      	beq.n	801819c <tcp_receive+0x794>
 8018198:	2301      	movs	r3, #1
 801819a:	e000      	b.n	801819e <tcp_receive+0x796>
 801819c:	2300      	movs	r3, #0
 801819e:	4423      	add	r3, r4
 80181a0:	b29a      	uxth	r2, r3
 80181a2:	4b3d      	ldr	r3, [pc, #244]	; (8018298 <tcp_receive+0x890>)
 80181a4:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80181a6:	4b3c      	ldr	r3, [pc, #240]	; (8018298 <tcp_receive+0x890>)
 80181a8:	881b      	ldrh	r3, [r3, #0]
 80181aa:	461a      	mov	r2, r3
 80181ac:	4b38      	ldr	r3, [pc, #224]	; (8018290 <tcp_receive+0x888>)
 80181ae:	681b      	ldr	r3, [r3, #0]
 80181b0:	441a      	add	r2, r3
 80181b2:	687b      	ldr	r3, [r7, #4]
 80181b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80181b6:	6879      	ldr	r1, [r7, #4]
 80181b8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80181ba:	440b      	add	r3, r1
 80181bc:	429a      	cmp	r2, r3
 80181be:	d006      	beq.n	80181ce <tcp_receive+0x7c6>
 80181c0:	4b36      	ldr	r3, [pc, #216]	; (801829c <tcp_receive+0x894>)
 80181c2:	f240 52cb 	movw	r2, #1483	; 0x5cb
 80181c6:	4936      	ldr	r1, [pc, #216]	; (80182a0 <tcp_receive+0x898>)
 80181c8:	4836      	ldr	r0, [pc, #216]	; (80182a4 <tcp_receive+0x89c>)
 80181ca:	f007 f82d 	bl	801f228 <printf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 80181ce:	687b      	ldr	r3, [r7, #4]
 80181d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80181d2:	2b00      	cmp	r3, #0
 80181d4:	f000 80e7 	beq.w	80183a6 <tcp_receive+0x99e>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80181d8:	4b2e      	ldr	r3, [pc, #184]	; (8018294 <tcp_receive+0x88c>)
 80181da:	68db      	ldr	r3, [r3, #12]
 80181dc:	899b      	ldrh	r3, [r3, #12]
 80181de:	b29b      	uxth	r3, r3
 80181e0:	4618      	mov	r0, r3
 80181e2:	f7fa ff5d 	bl	80130a0 <lwip_htons>
 80181e6:	4603      	mov	r3, r0
 80181e8:	b2db      	uxtb	r3, r3
 80181ea:	f003 0301 	and.w	r3, r3, #1
 80181ee:	2b00      	cmp	r3, #0
 80181f0:	d010      	beq.n	8018214 <tcp_receive+0x80c>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 80181f2:	e00a      	b.n	801820a <tcp_receive+0x802>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 80181f4:	687b      	ldr	r3, [r7, #4]
 80181f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80181f8:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 80181fa:	687b      	ldr	r3, [r7, #4]
 80181fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80181fe:	681a      	ldr	r2, [r3, #0]
 8018200:	687b      	ldr	r3, [r7, #4]
 8018202:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8018204:	68f8      	ldr	r0, [r7, #12]
 8018206:	f7fd fd92 	bl	8015d2e <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 801820a:	687b      	ldr	r3, [r7, #4]
 801820c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801820e:	2b00      	cmp	r3, #0
 8018210:	d1f0      	bne.n	80181f4 <tcp_receive+0x7ec>
 8018212:	e0c8      	b.n	80183a6 <tcp_receive+0x99e>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8018214:	687b      	ldr	r3, [r7, #4]
 8018216:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8018218:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 801821a:	e052      	b.n	80182c2 <tcp_receive+0x8ba>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801821c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801821e:	68db      	ldr	r3, [r3, #12]
 8018220:	899b      	ldrh	r3, [r3, #12]
 8018222:	b29b      	uxth	r3, r3
 8018224:	4618      	mov	r0, r3
 8018226:	f7fa ff3b 	bl	80130a0 <lwip_htons>
 801822a:	4603      	mov	r3, r0
 801822c:	b2db      	uxtb	r3, r3
 801822e:	f003 0301 	and.w	r3, r3, #1
 8018232:	2b00      	cmp	r3, #0
 8018234:	d03d      	beq.n	80182b2 <tcp_receive+0x8aa>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8018236:	4b17      	ldr	r3, [pc, #92]	; (8018294 <tcp_receive+0x88c>)
 8018238:	68db      	ldr	r3, [r3, #12]
 801823a:	899b      	ldrh	r3, [r3, #12]
 801823c:	b29b      	uxth	r3, r3
 801823e:	4618      	mov	r0, r3
 8018240:	f7fa ff2e 	bl	80130a0 <lwip_htons>
 8018244:	4603      	mov	r3, r0
 8018246:	b2db      	uxtb	r3, r3
 8018248:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801824c:	2b00      	cmp	r3, #0
 801824e:	d130      	bne.n	80182b2 <tcp_receive+0x8aa>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8018250:	4b10      	ldr	r3, [pc, #64]	; (8018294 <tcp_receive+0x88c>)
 8018252:	68db      	ldr	r3, [r3, #12]
 8018254:	899b      	ldrh	r3, [r3, #12]
 8018256:	b29c      	uxth	r4, r3
 8018258:	2001      	movs	r0, #1
 801825a:	f7fa ff21 	bl	80130a0 <lwip_htons>
 801825e:	4603      	mov	r3, r0
 8018260:	461a      	mov	r2, r3
 8018262:	4b0c      	ldr	r3, [pc, #48]	; (8018294 <tcp_receive+0x88c>)
 8018264:	68db      	ldr	r3, [r3, #12]
 8018266:	4322      	orrs	r2, r4
 8018268:	b292      	uxth	r2, r2
 801826a:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801826c:	4b09      	ldr	r3, [pc, #36]	; (8018294 <tcp_receive+0x88c>)
 801826e:	891c      	ldrh	r4, [r3, #8]
 8018270:	4b08      	ldr	r3, [pc, #32]	; (8018294 <tcp_receive+0x88c>)
 8018272:	68db      	ldr	r3, [r3, #12]
 8018274:	899b      	ldrh	r3, [r3, #12]
 8018276:	b29b      	uxth	r3, r3
 8018278:	4618      	mov	r0, r3
 801827a:	f7fa ff11 	bl	80130a0 <lwip_htons>
 801827e:	4603      	mov	r3, r0
 8018280:	b2db      	uxtb	r3, r3
 8018282:	f003 0303 	and.w	r3, r3, #3
 8018286:	2b00      	cmp	r3, #0
 8018288:	d00e      	beq.n	80182a8 <tcp_receive+0x8a0>
 801828a:	2301      	movs	r3, #1
 801828c:	e00d      	b.n	80182aa <tcp_receive+0x8a2>
 801828e:	bf00      	nop
 8018290:	2000c24c 	.word	0x2000c24c
 8018294:	2000c22c 	.word	0x2000c22c
 8018298:	2000c256 	.word	0x2000c256
 801829c:	080268c8 	.word	0x080268c8
 80182a0:	08026c70 	.word	0x08026c70
 80182a4:	08026914 	.word	0x08026914
 80182a8:	2300      	movs	r3, #0
 80182aa:	4423      	add	r3, r4
 80182ac:	b29a      	uxth	r2, r3
 80182ae:	4b98      	ldr	r3, [pc, #608]	; (8018510 <tcp_receive+0xb08>)
 80182b0:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 80182b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80182b4:	613b      	str	r3, [r7, #16]
              next = next->next;
 80182b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80182b8:	681b      	ldr	r3, [r3, #0]
 80182ba:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 80182bc:	6938      	ldr	r0, [r7, #16]
 80182be:	f7fd fd36 	bl	8015d2e <tcp_seg_free>
            while (next &&
 80182c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80182c4:	2b00      	cmp	r3, #0
 80182c6:	d00e      	beq.n	80182e6 <tcp_receive+0x8de>
                   TCP_SEQ_GEQ(seqno + tcplen,
 80182c8:	4b91      	ldr	r3, [pc, #580]	; (8018510 <tcp_receive+0xb08>)
 80182ca:	881b      	ldrh	r3, [r3, #0]
 80182cc:	461a      	mov	r2, r3
 80182ce:	4b91      	ldr	r3, [pc, #580]	; (8018514 <tcp_receive+0xb0c>)
 80182d0:	681b      	ldr	r3, [r3, #0]
 80182d2:	441a      	add	r2, r3
 80182d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80182d6:	68db      	ldr	r3, [r3, #12]
 80182d8:	685b      	ldr	r3, [r3, #4]
 80182da:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80182dc:	8909      	ldrh	r1, [r1, #8]
 80182de:	440b      	add	r3, r1
 80182e0:	1ad3      	subs	r3, r2, r3
            while (next &&
 80182e2:	2b00      	cmp	r3, #0
 80182e4:	da9a      	bge.n	801821c <tcp_receive+0x814>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80182e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80182e8:	2b00      	cmp	r3, #0
 80182ea:	d059      	beq.n	80183a0 <tcp_receive+0x998>
                TCP_SEQ_GT(seqno + tcplen,
 80182ec:	4b88      	ldr	r3, [pc, #544]	; (8018510 <tcp_receive+0xb08>)
 80182ee:	881b      	ldrh	r3, [r3, #0]
 80182f0:	461a      	mov	r2, r3
 80182f2:	4b88      	ldr	r3, [pc, #544]	; (8018514 <tcp_receive+0xb0c>)
 80182f4:	681b      	ldr	r3, [r3, #0]
 80182f6:	441a      	add	r2, r3
 80182f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80182fa:	68db      	ldr	r3, [r3, #12]
 80182fc:	685b      	ldr	r3, [r3, #4]
 80182fe:	1ad3      	subs	r3, r2, r3
            if (next &&
 8018300:	2b00      	cmp	r3, #0
 8018302:	dd4d      	ble.n	80183a0 <tcp_receive+0x998>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8018304:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8018306:	68db      	ldr	r3, [r3, #12]
 8018308:	685b      	ldr	r3, [r3, #4]
 801830a:	b29a      	uxth	r2, r3
 801830c:	4b81      	ldr	r3, [pc, #516]	; (8018514 <tcp_receive+0xb0c>)
 801830e:	681b      	ldr	r3, [r3, #0]
 8018310:	b29b      	uxth	r3, r3
 8018312:	1ad3      	subs	r3, r2, r3
 8018314:	b29a      	uxth	r2, r3
 8018316:	4b80      	ldr	r3, [pc, #512]	; (8018518 <tcp_receive+0xb10>)
 8018318:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801831a:	4b7f      	ldr	r3, [pc, #508]	; (8018518 <tcp_receive+0xb10>)
 801831c:	68db      	ldr	r3, [r3, #12]
 801831e:	899b      	ldrh	r3, [r3, #12]
 8018320:	b29b      	uxth	r3, r3
 8018322:	4618      	mov	r0, r3
 8018324:	f7fa febc 	bl	80130a0 <lwip_htons>
 8018328:	4603      	mov	r3, r0
 801832a:	b2db      	uxtb	r3, r3
 801832c:	f003 0302 	and.w	r3, r3, #2
 8018330:	2b00      	cmp	r3, #0
 8018332:	d005      	beq.n	8018340 <tcp_receive+0x938>
                inseg.len -= 1;
 8018334:	4b78      	ldr	r3, [pc, #480]	; (8018518 <tcp_receive+0xb10>)
 8018336:	891b      	ldrh	r3, [r3, #8]
 8018338:	3b01      	subs	r3, #1
 801833a:	b29a      	uxth	r2, r3
 801833c:	4b76      	ldr	r3, [pc, #472]	; (8018518 <tcp_receive+0xb10>)
 801833e:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8018340:	4b75      	ldr	r3, [pc, #468]	; (8018518 <tcp_receive+0xb10>)
 8018342:	685b      	ldr	r3, [r3, #4]
 8018344:	4a74      	ldr	r2, [pc, #464]	; (8018518 <tcp_receive+0xb10>)
 8018346:	8912      	ldrh	r2, [r2, #8]
 8018348:	4611      	mov	r1, r2
 801834a:	4618      	mov	r0, r3
 801834c:	f7fc f8da 	bl	8014504 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8018350:	4b71      	ldr	r3, [pc, #452]	; (8018518 <tcp_receive+0xb10>)
 8018352:	891c      	ldrh	r4, [r3, #8]
 8018354:	4b70      	ldr	r3, [pc, #448]	; (8018518 <tcp_receive+0xb10>)
 8018356:	68db      	ldr	r3, [r3, #12]
 8018358:	899b      	ldrh	r3, [r3, #12]
 801835a:	b29b      	uxth	r3, r3
 801835c:	4618      	mov	r0, r3
 801835e:	f7fa fe9f 	bl	80130a0 <lwip_htons>
 8018362:	4603      	mov	r3, r0
 8018364:	b2db      	uxtb	r3, r3
 8018366:	f003 0303 	and.w	r3, r3, #3
 801836a:	2b00      	cmp	r3, #0
 801836c:	d001      	beq.n	8018372 <tcp_receive+0x96a>
 801836e:	2301      	movs	r3, #1
 8018370:	e000      	b.n	8018374 <tcp_receive+0x96c>
 8018372:	2300      	movs	r3, #0
 8018374:	4423      	add	r3, r4
 8018376:	b29a      	uxth	r2, r3
 8018378:	4b65      	ldr	r3, [pc, #404]	; (8018510 <tcp_receive+0xb08>)
 801837a:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801837c:	4b64      	ldr	r3, [pc, #400]	; (8018510 <tcp_receive+0xb08>)
 801837e:	881b      	ldrh	r3, [r3, #0]
 8018380:	461a      	mov	r2, r3
 8018382:	4b64      	ldr	r3, [pc, #400]	; (8018514 <tcp_receive+0xb0c>)
 8018384:	681b      	ldr	r3, [r3, #0]
 8018386:	441a      	add	r2, r3
 8018388:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801838a:	68db      	ldr	r3, [r3, #12]
 801838c:	685b      	ldr	r3, [r3, #4]
 801838e:	429a      	cmp	r2, r3
 8018390:	d006      	beq.n	80183a0 <tcp_receive+0x998>
 8018392:	4b62      	ldr	r3, [pc, #392]	; (801851c <tcp_receive+0xb14>)
 8018394:	f240 52fc 	movw	r2, #1532	; 0x5fc
 8018398:	4961      	ldr	r1, [pc, #388]	; (8018520 <tcp_receive+0xb18>)
 801839a:	4862      	ldr	r0, [pc, #392]	; (8018524 <tcp_receive+0xb1c>)
 801839c:	f006 ff44 	bl	801f228 <printf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 80183a0:	687b      	ldr	r3, [r7, #4]
 80183a2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80183a4:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 80183a6:	4b5a      	ldr	r3, [pc, #360]	; (8018510 <tcp_receive+0xb08>)
 80183a8:	881b      	ldrh	r3, [r3, #0]
 80183aa:	461a      	mov	r2, r3
 80183ac:	4b59      	ldr	r3, [pc, #356]	; (8018514 <tcp_receive+0xb0c>)
 80183ae:	681b      	ldr	r3, [r3, #0]
 80183b0:	441a      	add	r2, r3
 80183b2:	687b      	ldr	r3, [r7, #4]
 80183b4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 80183b6:	687b      	ldr	r3, [r7, #4]
 80183b8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80183ba:	4b55      	ldr	r3, [pc, #340]	; (8018510 <tcp_receive+0xb08>)
 80183bc:	881b      	ldrh	r3, [r3, #0]
 80183be:	429a      	cmp	r2, r3
 80183c0:	d206      	bcs.n	80183d0 <tcp_receive+0x9c8>
 80183c2:	4b56      	ldr	r3, [pc, #344]	; (801851c <tcp_receive+0xb14>)
 80183c4:	f240 6207 	movw	r2, #1543	; 0x607
 80183c8:	4957      	ldr	r1, [pc, #348]	; (8018528 <tcp_receive+0xb20>)
 80183ca:	4856      	ldr	r0, [pc, #344]	; (8018524 <tcp_receive+0xb1c>)
 80183cc:	f006 ff2c 	bl	801f228 <printf>
        pcb->rcv_wnd -= tcplen;
 80183d0:	687b      	ldr	r3, [r7, #4]
 80183d2:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80183d4:	4b4e      	ldr	r3, [pc, #312]	; (8018510 <tcp_receive+0xb08>)
 80183d6:	881b      	ldrh	r3, [r3, #0]
 80183d8:	1ad3      	subs	r3, r2, r3
 80183da:	b29a      	uxth	r2, r3
 80183dc:	687b      	ldr	r3, [r7, #4]
 80183de:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80183e0:	6878      	ldr	r0, [r7, #4]
 80183e2:	f7fc ffc5 	bl	8015370 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80183e6:	4b4c      	ldr	r3, [pc, #304]	; (8018518 <tcp_receive+0xb10>)
 80183e8:	685b      	ldr	r3, [r3, #4]
 80183ea:	891b      	ldrh	r3, [r3, #8]
 80183ec:	2b00      	cmp	r3, #0
 80183ee:	d006      	beq.n	80183fe <tcp_receive+0x9f6>
          recv_data = inseg.p;
 80183f0:	4b49      	ldr	r3, [pc, #292]	; (8018518 <tcp_receive+0xb10>)
 80183f2:	685b      	ldr	r3, [r3, #4]
 80183f4:	4a4d      	ldr	r2, [pc, #308]	; (801852c <tcp_receive+0xb24>)
 80183f6:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80183f8:	4b47      	ldr	r3, [pc, #284]	; (8018518 <tcp_receive+0xb10>)
 80183fa:	2200      	movs	r2, #0
 80183fc:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80183fe:	4b46      	ldr	r3, [pc, #280]	; (8018518 <tcp_receive+0xb10>)
 8018400:	68db      	ldr	r3, [r3, #12]
 8018402:	899b      	ldrh	r3, [r3, #12]
 8018404:	b29b      	uxth	r3, r3
 8018406:	4618      	mov	r0, r3
 8018408:	f7fa fe4a 	bl	80130a0 <lwip_htons>
 801840c:	4603      	mov	r3, r0
 801840e:	b2db      	uxtb	r3, r3
 8018410:	f003 0301 	and.w	r3, r3, #1
 8018414:	2b00      	cmp	r3, #0
 8018416:	f000 80b8 	beq.w	801858a <tcp_receive+0xb82>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 801841a:	4b45      	ldr	r3, [pc, #276]	; (8018530 <tcp_receive+0xb28>)
 801841c:	781b      	ldrb	r3, [r3, #0]
 801841e:	f043 0320 	orr.w	r3, r3, #32
 8018422:	b2da      	uxtb	r2, r3
 8018424:	4b42      	ldr	r3, [pc, #264]	; (8018530 <tcp_receive+0xb28>)
 8018426:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8018428:	e0af      	b.n	801858a <tcp_receive+0xb82>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 801842a:	687b      	ldr	r3, [r7, #4]
 801842c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801842e:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8018430:	687b      	ldr	r3, [r7, #4]
 8018432:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8018434:	68db      	ldr	r3, [r3, #12]
 8018436:	685b      	ldr	r3, [r3, #4]
 8018438:	4a36      	ldr	r2, [pc, #216]	; (8018514 <tcp_receive+0xb0c>)
 801843a:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801843c:	68bb      	ldr	r3, [r7, #8]
 801843e:	891b      	ldrh	r3, [r3, #8]
 8018440:	461c      	mov	r4, r3
 8018442:	68bb      	ldr	r3, [r7, #8]
 8018444:	68db      	ldr	r3, [r3, #12]
 8018446:	899b      	ldrh	r3, [r3, #12]
 8018448:	b29b      	uxth	r3, r3
 801844a:	4618      	mov	r0, r3
 801844c:	f7fa fe28 	bl	80130a0 <lwip_htons>
 8018450:	4603      	mov	r3, r0
 8018452:	b2db      	uxtb	r3, r3
 8018454:	f003 0303 	and.w	r3, r3, #3
 8018458:	2b00      	cmp	r3, #0
 801845a:	d001      	beq.n	8018460 <tcp_receive+0xa58>
 801845c:	2301      	movs	r3, #1
 801845e:	e000      	b.n	8018462 <tcp_receive+0xa5a>
 8018460:	2300      	movs	r3, #0
 8018462:	191a      	adds	r2, r3, r4
 8018464:	687b      	ldr	r3, [r7, #4]
 8018466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018468:	441a      	add	r2, r3
 801846a:	687b      	ldr	r3, [r7, #4]
 801846c:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801846e:	687b      	ldr	r3, [r7, #4]
 8018470:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8018472:	461c      	mov	r4, r3
 8018474:	68bb      	ldr	r3, [r7, #8]
 8018476:	891b      	ldrh	r3, [r3, #8]
 8018478:	461d      	mov	r5, r3
 801847a:	68bb      	ldr	r3, [r7, #8]
 801847c:	68db      	ldr	r3, [r3, #12]
 801847e:	899b      	ldrh	r3, [r3, #12]
 8018480:	b29b      	uxth	r3, r3
 8018482:	4618      	mov	r0, r3
 8018484:	f7fa fe0c 	bl	80130a0 <lwip_htons>
 8018488:	4603      	mov	r3, r0
 801848a:	b2db      	uxtb	r3, r3
 801848c:	f003 0303 	and.w	r3, r3, #3
 8018490:	2b00      	cmp	r3, #0
 8018492:	d001      	beq.n	8018498 <tcp_receive+0xa90>
 8018494:	2301      	movs	r3, #1
 8018496:	e000      	b.n	801849a <tcp_receive+0xa92>
 8018498:	2300      	movs	r3, #0
 801849a:	442b      	add	r3, r5
 801849c:	429c      	cmp	r4, r3
 801849e:	d206      	bcs.n	80184ae <tcp_receive+0xaa6>
 80184a0:	4b1e      	ldr	r3, [pc, #120]	; (801851c <tcp_receive+0xb14>)
 80184a2:	f240 622b 	movw	r2, #1579	; 0x62b
 80184a6:	4923      	ldr	r1, [pc, #140]	; (8018534 <tcp_receive+0xb2c>)
 80184a8:	481e      	ldr	r0, [pc, #120]	; (8018524 <tcp_receive+0xb1c>)
 80184aa:	f006 febd 	bl	801f228 <printf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 80184ae:	68bb      	ldr	r3, [r7, #8]
 80184b0:	891b      	ldrh	r3, [r3, #8]
 80184b2:	461c      	mov	r4, r3
 80184b4:	68bb      	ldr	r3, [r7, #8]
 80184b6:	68db      	ldr	r3, [r3, #12]
 80184b8:	899b      	ldrh	r3, [r3, #12]
 80184ba:	b29b      	uxth	r3, r3
 80184bc:	4618      	mov	r0, r3
 80184be:	f7fa fdef 	bl	80130a0 <lwip_htons>
 80184c2:	4603      	mov	r3, r0
 80184c4:	b2db      	uxtb	r3, r3
 80184c6:	f003 0303 	and.w	r3, r3, #3
 80184ca:	2b00      	cmp	r3, #0
 80184cc:	d001      	beq.n	80184d2 <tcp_receive+0xaca>
 80184ce:	2301      	movs	r3, #1
 80184d0:	e000      	b.n	80184d4 <tcp_receive+0xacc>
 80184d2:	2300      	movs	r3, #0
 80184d4:	1919      	adds	r1, r3, r4
 80184d6:	687b      	ldr	r3, [r7, #4]
 80184d8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80184da:	b28b      	uxth	r3, r1
 80184dc:	1ad3      	subs	r3, r2, r3
 80184de:	b29a      	uxth	r2, r3
 80184e0:	687b      	ldr	r3, [r7, #4]
 80184e2:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80184e4:	6878      	ldr	r0, [r7, #4]
 80184e6:	f7fc ff43 	bl	8015370 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80184ea:	68bb      	ldr	r3, [r7, #8]
 80184ec:	685b      	ldr	r3, [r3, #4]
 80184ee:	891b      	ldrh	r3, [r3, #8]
 80184f0:	2b00      	cmp	r3, #0
 80184f2:	d028      	beq.n	8018546 <tcp_receive+0xb3e>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80184f4:	4b0d      	ldr	r3, [pc, #52]	; (801852c <tcp_receive+0xb24>)
 80184f6:	681b      	ldr	r3, [r3, #0]
 80184f8:	2b00      	cmp	r3, #0
 80184fa:	d01d      	beq.n	8018538 <tcp_receive+0xb30>
              pbuf_cat(recv_data, cseg->p);
 80184fc:	4b0b      	ldr	r3, [pc, #44]	; (801852c <tcp_receive+0xb24>)
 80184fe:	681a      	ldr	r2, [r3, #0]
 8018500:	68bb      	ldr	r3, [r7, #8]
 8018502:	685b      	ldr	r3, [r3, #4]
 8018504:	4619      	mov	r1, r3
 8018506:	4610      	mov	r0, r2
 8018508:	f7fc fa50 	bl	80149ac <pbuf_cat>
 801850c:	e018      	b.n	8018540 <tcp_receive+0xb38>
 801850e:	bf00      	nop
 8018510:	2000c256 	.word	0x2000c256
 8018514:	2000c24c 	.word	0x2000c24c
 8018518:	2000c22c 	.word	0x2000c22c
 801851c:	080268c8 	.word	0x080268c8
 8018520:	08026ca8 	.word	0x08026ca8
 8018524:	08026914 	.word	0x08026914
 8018528:	08026ce4 	.word	0x08026ce4
 801852c:	2000c25c 	.word	0x2000c25c
 8018530:	2000c259 	.word	0x2000c259
 8018534:	08026d04 	.word	0x08026d04
            } else {
              recv_data = cseg->p;
 8018538:	68bb      	ldr	r3, [r7, #8]
 801853a:	685b      	ldr	r3, [r3, #4]
 801853c:	4a70      	ldr	r2, [pc, #448]	; (8018700 <tcp_receive+0xcf8>)
 801853e:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8018540:	68bb      	ldr	r3, [r7, #8]
 8018542:	2200      	movs	r2, #0
 8018544:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8018546:	68bb      	ldr	r3, [r7, #8]
 8018548:	68db      	ldr	r3, [r3, #12]
 801854a:	899b      	ldrh	r3, [r3, #12]
 801854c:	b29b      	uxth	r3, r3
 801854e:	4618      	mov	r0, r3
 8018550:	f7fa fda6 	bl	80130a0 <lwip_htons>
 8018554:	4603      	mov	r3, r0
 8018556:	b2db      	uxtb	r3, r3
 8018558:	f003 0301 	and.w	r3, r3, #1
 801855c:	2b00      	cmp	r3, #0
 801855e:	d00d      	beq.n	801857c <tcp_receive+0xb74>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8018560:	4b68      	ldr	r3, [pc, #416]	; (8018704 <tcp_receive+0xcfc>)
 8018562:	781b      	ldrb	r3, [r3, #0]
 8018564:	f043 0320 	orr.w	r3, r3, #32
 8018568:	b2da      	uxtb	r2, r3
 801856a:	4b66      	ldr	r3, [pc, #408]	; (8018704 <tcp_receive+0xcfc>)
 801856c:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801856e:	687b      	ldr	r3, [r7, #4]
 8018570:	7d1b      	ldrb	r3, [r3, #20]
 8018572:	2b04      	cmp	r3, #4
 8018574:	d102      	bne.n	801857c <tcp_receive+0xb74>
              pcb->state = CLOSE_WAIT;
 8018576:	687b      	ldr	r3, [r7, #4]
 8018578:	2207      	movs	r2, #7
 801857a:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 801857c:	68bb      	ldr	r3, [r7, #8]
 801857e:	681a      	ldr	r2, [r3, #0]
 8018580:	687b      	ldr	r3, [r7, #4]
 8018582:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8018584:	68b8      	ldr	r0, [r7, #8]
 8018586:	f7fd fbd2 	bl	8015d2e <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801858a:	687b      	ldr	r3, [r7, #4]
 801858c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801858e:	2b00      	cmp	r3, #0
 8018590:	d008      	beq.n	80185a4 <tcp_receive+0xb9c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8018592:	687b      	ldr	r3, [r7, #4]
 8018594:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8018596:	68db      	ldr	r3, [r3, #12]
 8018598:	685a      	ldr	r2, [r3, #4]
 801859a:	687b      	ldr	r3, [r7, #4]
 801859c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 801859e:	429a      	cmp	r2, r3
 80185a0:	f43f af43 	beq.w	801842a <tcp_receive+0xa22>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 80185a4:	687b      	ldr	r3, [r7, #4]
 80185a6:	8b5b      	ldrh	r3, [r3, #26]
 80185a8:	f003 0301 	and.w	r3, r3, #1
 80185ac:	2b00      	cmp	r3, #0
 80185ae:	d00e      	beq.n	80185ce <tcp_receive+0xbc6>
 80185b0:	687b      	ldr	r3, [r7, #4]
 80185b2:	8b5b      	ldrh	r3, [r3, #26]
 80185b4:	f023 0301 	bic.w	r3, r3, #1
 80185b8:	b29a      	uxth	r2, r3
 80185ba:	687b      	ldr	r3, [r7, #4]
 80185bc:	835a      	strh	r2, [r3, #26]
 80185be:	687b      	ldr	r3, [r7, #4]
 80185c0:	8b5b      	ldrh	r3, [r3, #26]
 80185c2:	f043 0302 	orr.w	r3, r3, #2
 80185c6:	b29a      	uxth	r2, r3
 80185c8:	687b      	ldr	r3, [r7, #4]
 80185ca:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80185cc:	e188      	b.n	80188e0 <tcp_receive+0xed8>
        tcp_ack(pcb);
 80185ce:	687b      	ldr	r3, [r7, #4]
 80185d0:	8b5b      	ldrh	r3, [r3, #26]
 80185d2:	f043 0301 	orr.w	r3, r3, #1
 80185d6:	b29a      	uxth	r2, r3
 80185d8:	687b      	ldr	r3, [r7, #4]
 80185da:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80185dc:	e180      	b.n	80188e0 <tcp_receive+0xed8>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80185de:	687b      	ldr	r3, [r7, #4]
 80185e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80185e2:	2b00      	cmp	r3, #0
 80185e4:	d106      	bne.n	80185f4 <tcp_receive+0xbec>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80185e6:	4848      	ldr	r0, [pc, #288]	; (8018708 <tcp_receive+0xd00>)
 80185e8:	f7fd fbba 	bl	8015d60 <tcp_seg_copy>
 80185ec:	4602      	mov	r2, r0
 80185ee:	687b      	ldr	r3, [r7, #4]
 80185f0:	675a      	str	r2, [r3, #116]	; 0x74
 80185f2:	e16d      	b.n	80188d0 <tcp_receive+0xec8>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80185f4:	2300      	movs	r3, #0
 80185f6:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80185f8:	687b      	ldr	r3, [r7, #4]
 80185fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80185fc:	63bb      	str	r3, [r7, #56]	; 0x38
 80185fe:	e157      	b.n	80188b0 <tcp_receive+0xea8>
            if (seqno == next->tcphdr->seqno) {
 8018600:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018602:	68db      	ldr	r3, [r3, #12]
 8018604:	685a      	ldr	r2, [r3, #4]
 8018606:	4b41      	ldr	r3, [pc, #260]	; (801870c <tcp_receive+0xd04>)
 8018608:	681b      	ldr	r3, [r3, #0]
 801860a:	429a      	cmp	r2, r3
 801860c:	d11d      	bne.n	801864a <tcp_receive+0xc42>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 801860e:	4b3e      	ldr	r3, [pc, #248]	; (8018708 <tcp_receive+0xd00>)
 8018610:	891a      	ldrh	r2, [r3, #8]
 8018612:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018614:	891b      	ldrh	r3, [r3, #8]
 8018616:	429a      	cmp	r2, r3
 8018618:	f240 814f 	bls.w	80188ba <tcp_receive+0xeb2>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801861c:	483a      	ldr	r0, [pc, #232]	; (8018708 <tcp_receive+0xd00>)
 801861e:	f7fd fb9f 	bl	8015d60 <tcp_seg_copy>
 8018622:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8018624:	697b      	ldr	r3, [r7, #20]
 8018626:	2b00      	cmp	r3, #0
 8018628:	f000 8149 	beq.w	80188be <tcp_receive+0xeb6>
                  if (prev != NULL) {
 801862c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801862e:	2b00      	cmp	r3, #0
 8018630:	d003      	beq.n	801863a <tcp_receive+0xc32>
                    prev->next = cseg;
 8018632:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018634:	697a      	ldr	r2, [r7, #20]
 8018636:	601a      	str	r2, [r3, #0]
 8018638:	e002      	b.n	8018640 <tcp_receive+0xc38>
                  } else {
                    pcb->ooseq = cseg;
 801863a:	687b      	ldr	r3, [r7, #4]
 801863c:	697a      	ldr	r2, [r7, #20]
 801863e:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8018640:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8018642:	6978      	ldr	r0, [r7, #20]
 8018644:	f7ff f8dc 	bl	8017800 <tcp_oos_insert_segment>
                }
                break;
 8018648:	e139      	b.n	80188be <tcp_receive+0xeb6>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 801864a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801864c:	2b00      	cmp	r3, #0
 801864e:	d117      	bne.n	8018680 <tcp_receive+0xc78>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8018650:	4b2e      	ldr	r3, [pc, #184]	; (801870c <tcp_receive+0xd04>)
 8018652:	681a      	ldr	r2, [r3, #0]
 8018654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018656:	68db      	ldr	r3, [r3, #12]
 8018658:	685b      	ldr	r3, [r3, #4]
 801865a:	1ad3      	subs	r3, r2, r3
 801865c:	2b00      	cmp	r3, #0
 801865e:	da57      	bge.n	8018710 <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8018660:	4829      	ldr	r0, [pc, #164]	; (8018708 <tcp_receive+0xd00>)
 8018662:	f7fd fb7d 	bl	8015d60 <tcp_seg_copy>
 8018666:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8018668:	69bb      	ldr	r3, [r7, #24]
 801866a:	2b00      	cmp	r3, #0
 801866c:	f000 8129 	beq.w	80188c2 <tcp_receive+0xeba>
                    pcb->ooseq = cseg;
 8018670:	687b      	ldr	r3, [r7, #4]
 8018672:	69ba      	ldr	r2, [r7, #24]
 8018674:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 8018676:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8018678:	69b8      	ldr	r0, [r7, #24]
 801867a:	f7ff f8c1 	bl	8017800 <tcp_oos_insert_segment>
                  }
                  break;
 801867e:	e120      	b.n	80188c2 <tcp_receive+0xeba>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8018680:	4b22      	ldr	r3, [pc, #136]	; (801870c <tcp_receive+0xd04>)
 8018682:	681a      	ldr	r2, [r3, #0]
 8018684:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018686:	68db      	ldr	r3, [r3, #12]
 8018688:	685b      	ldr	r3, [r3, #4]
 801868a:	1ad3      	subs	r3, r2, r3
 801868c:	3b01      	subs	r3, #1
 801868e:	2b00      	cmp	r3, #0
 8018690:	db3e      	blt.n	8018710 <tcp_receive+0xd08>
 8018692:	4b1e      	ldr	r3, [pc, #120]	; (801870c <tcp_receive+0xd04>)
 8018694:	681a      	ldr	r2, [r3, #0]
 8018696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018698:	68db      	ldr	r3, [r3, #12]
 801869a:	685b      	ldr	r3, [r3, #4]
 801869c:	1ad3      	subs	r3, r2, r3
 801869e:	3301      	adds	r3, #1
 80186a0:	2b00      	cmp	r3, #0
 80186a2:	dc35      	bgt.n	8018710 <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80186a4:	4818      	ldr	r0, [pc, #96]	; (8018708 <tcp_receive+0xd00>)
 80186a6:	f7fd fb5b 	bl	8015d60 <tcp_seg_copy>
 80186aa:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 80186ac:	69fb      	ldr	r3, [r7, #28]
 80186ae:	2b00      	cmp	r3, #0
 80186b0:	f000 8109 	beq.w	80188c6 <tcp_receive+0xebe>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 80186b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80186b6:	68db      	ldr	r3, [r3, #12]
 80186b8:	685b      	ldr	r3, [r3, #4]
 80186ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80186bc:	8912      	ldrh	r2, [r2, #8]
 80186be:	441a      	add	r2, r3
 80186c0:	4b12      	ldr	r3, [pc, #72]	; (801870c <tcp_receive+0xd04>)
 80186c2:	681b      	ldr	r3, [r3, #0]
 80186c4:	1ad3      	subs	r3, r2, r3
 80186c6:	2b00      	cmp	r3, #0
 80186c8:	dd12      	ble.n	80186f0 <tcp_receive+0xce8>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80186ca:	4b10      	ldr	r3, [pc, #64]	; (801870c <tcp_receive+0xd04>)
 80186cc:	681b      	ldr	r3, [r3, #0]
 80186ce:	b29a      	uxth	r2, r3
 80186d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80186d2:	68db      	ldr	r3, [r3, #12]
 80186d4:	685b      	ldr	r3, [r3, #4]
 80186d6:	b29b      	uxth	r3, r3
 80186d8:	1ad3      	subs	r3, r2, r3
 80186da:	b29a      	uxth	r2, r3
 80186dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80186de:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80186e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80186e2:	685a      	ldr	r2, [r3, #4]
 80186e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80186e6:	891b      	ldrh	r3, [r3, #8]
 80186e8:	4619      	mov	r1, r3
 80186ea:	4610      	mov	r0, r2
 80186ec:	f7fb ff0a 	bl	8014504 <pbuf_realloc>
                    }
                    prev->next = cseg;
 80186f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80186f2:	69fa      	ldr	r2, [r7, #28]
 80186f4:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80186f6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80186f8:	69f8      	ldr	r0, [r7, #28]
 80186fa:	f7ff f881 	bl	8017800 <tcp_oos_insert_segment>
                  }
                  break;
 80186fe:	e0e2      	b.n	80188c6 <tcp_receive+0xebe>
 8018700:	2000c25c 	.word	0x2000c25c
 8018704:	2000c259 	.word	0x2000c259
 8018708:	2000c22c 	.word	0x2000c22c
 801870c:	2000c24c 	.word	0x2000c24c
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8018710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018712:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8018714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018716:	681b      	ldr	r3, [r3, #0]
 8018718:	2b00      	cmp	r3, #0
 801871a:	f040 80c6 	bne.w	80188aa <tcp_receive+0xea2>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801871e:	4b80      	ldr	r3, [pc, #512]	; (8018920 <tcp_receive+0xf18>)
 8018720:	681a      	ldr	r2, [r3, #0]
 8018722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018724:	68db      	ldr	r3, [r3, #12]
 8018726:	685b      	ldr	r3, [r3, #4]
 8018728:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801872a:	2b00      	cmp	r3, #0
 801872c:	f340 80bd 	ble.w	80188aa <tcp_receive+0xea2>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8018730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018732:	68db      	ldr	r3, [r3, #12]
 8018734:	899b      	ldrh	r3, [r3, #12]
 8018736:	b29b      	uxth	r3, r3
 8018738:	4618      	mov	r0, r3
 801873a:	f7fa fcb1 	bl	80130a0 <lwip_htons>
 801873e:	4603      	mov	r3, r0
 8018740:	b2db      	uxtb	r3, r3
 8018742:	f003 0301 	and.w	r3, r3, #1
 8018746:	2b00      	cmp	r3, #0
 8018748:	f040 80bf 	bne.w	80188ca <tcp_receive+0xec2>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 801874c:	4875      	ldr	r0, [pc, #468]	; (8018924 <tcp_receive+0xf1c>)
 801874e:	f7fd fb07 	bl	8015d60 <tcp_seg_copy>
 8018752:	4602      	mov	r2, r0
 8018754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018756:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8018758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801875a:	681b      	ldr	r3, [r3, #0]
 801875c:	2b00      	cmp	r3, #0
 801875e:	f000 80b6 	beq.w	80188ce <tcp_receive+0xec6>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8018762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018764:	68db      	ldr	r3, [r3, #12]
 8018766:	685b      	ldr	r3, [r3, #4]
 8018768:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801876a:	8912      	ldrh	r2, [r2, #8]
 801876c:	441a      	add	r2, r3
 801876e:	4b6c      	ldr	r3, [pc, #432]	; (8018920 <tcp_receive+0xf18>)
 8018770:	681b      	ldr	r3, [r3, #0]
 8018772:	1ad3      	subs	r3, r2, r3
 8018774:	2b00      	cmp	r3, #0
 8018776:	dd12      	ble.n	801879e <tcp_receive+0xd96>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8018778:	4b69      	ldr	r3, [pc, #420]	; (8018920 <tcp_receive+0xf18>)
 801877a:	681b      	ldr	r3, [r3, #0]
 801877c:	b29a      	uxth	r2, r3
 801877e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018780:	68db      	ldr	r3, [r3, #12]
 8018782:	685b      	ldr	r3, [r3, #4]
 8018784:	b29b      	uxth	r3, r3
 8018786:	1ad3      	subs	r3, r2, r3
 8018788:	b29a      	uxth	r2, r3
 801878a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801878c:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801878e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018790:	685a      	ldr	r2, [r3, #4]
 8018792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018794:	891b      	ldrh	r3, [r3, #8]
 8018796:	4619      	mov	r1, r3
 8018798:	4610      	mov	r0, r2
 801879a:	f7fb feb3 	bl	8014504 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801879e:	4b62      	ldr	r3, [pc, #392]	; (8018928 <tcp_receive+0xf20>)
 80187a0:	881b      	ldrh	r3, [r3, #0]
 80187a2:	461a      	mov	r2, r3
 80187a4:	4b5e      	ldr	r3, [pc, #376]	; (8018920 <tcp_receive+0xf18>)
 80187a6:	681b      	ldr	r3, [r3, #0]
 80187a8:	441a      	add	r2, r3
 80187aa:	687b      	ldr	r3, [r7, #4]
 80187ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80187ae:	6879      	ldr	r1, [r7, #4]
 80187b0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80187b2:	440b      	add	r3, r1
 80187b4:	1ad3      	subs	r3, r2, r3
 80187b6:	2b00      	cmp	r3, #0
 80187b8:	f340 8089 	ble.w	80188ce <tcp_receive+0xec6>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 80187bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80187be:	681b      	ldr	r3, [r3, #0]
 80187c0:	68db      	ldr	r3, [r3, #12]
 80187c2:	899b      	ldrh	r3, [r3, #12]
 80187c4:	b29b      	uxth	r3, r3
 80187c6:	4618      	mov	r0, r3
 80187c8:	f7fa fc6a 	bl	80130a0 <lwip_htons>
 80187cc:	4603      	mov	r3, r0
 80187ce:	b2db      	uxtb	r3, r3
 80187d0:	f003 0301 	and.w	r3, r3, #1
 80187d4:	2b00      	cmp	r3, #0
 80187d6:	d022      	beq.n	801881e <tcp_receive+0xe16>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80187d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80187da:	681b      	ldr	r3, [r3, #0]
 80187dc:	68db      	ldr	r3, [r3, #12]
 80187de:	899b      	ldrh	r3, [r3, #12]
 80187e0:	b29b      	uxth	r3, r3
 80187e2:	b21b      	sxth	r3, r3
 80187e4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80187e8:	b21c      	sxth	r4, r3
 80187ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80187ec:	681b      	ldr	r3, [r3, #0]
 80187ee:	68db      	ldr	r3, [r3, #12]
 80187f0:	899b      	ldrh	r3, [r3, #12]
 80187f2:	b29b      	uxth	r3, r3
 80187f4:	4618      	mov	r0, r3
 80187f6:	f7fa fc53 	bl	80130a0 <lwip_htons>
 80187fa:	4603      	mov	r3, r0
 80187fc:	b2db      	uxtb	r3, r3
 80187fe:	b29b      	uxth	r3, r3
 8018800:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8018804:	b29b      	uxth	r3, r3
 8018806:	4618      	mov	r0, r3
 8018808:	f7fa fc4a 	bl	80130a0 <lwip_htons>
 801880c:	4603      	mov	r3, r0
 801880e:	b21b      	sxth	r3, r3
 8018810:	4323      	orrs	r3, r4
 8018812:	b21a      	sxth	r2, r3
 8018814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018816:	681b      	ldr	r3, [r3, #0]
 8018818:	68db      	ldr	r3, [r3, #12]
 801881a:	b292      	uxth	r2, r2
 801881c:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801881e:	687b      	ldr	r3, [r7, #4]
 8018820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018822:	b29a      	uxth	r2, r3
 8018824:	687b      	ldr	r3, [r7, #4]
 8018826:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8018828:	4413      	add	r3, r2
 801882a:	b299      	uxth	r1, r3
 801882c:	4b3c      	ldr	r3, [pc, #240]	; (8018920 <tcp_receive+0xf18>)
 801882e:	681b      	ldr	r3, [r3, #0]
 8018830:	b29a      	uxth	r2, r3
 8018832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018834:	681b      	ldr	r3, [r3, #0]
 8018836:	1a8a      	subs	r2, r1, r2
 8018838:	b292      	uxth	r2, r2
 801883a:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 801883c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801883e:	681b      	ldr	r3, [r3, #0]
 8018840:	685a      	ldr	r2, [r3, #4]
 8018842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018844:	681b      	ldr	r3, [r3, #0]
 8018846:	891b      	ldrh	r3, [r3, #8]
 8018848:	4619      	mov	r1, r3
 801884a:	4610      	mov	r0, r2
 801884c:	f7fb fe5a 	bl	8014504 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8018850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018852:	681b      	ldr	r3, [r3, #0]
 8018854:	891c      	ldrh	r4, [r3, #8]
 8018856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018858:	681b      	ldr	r3, [r3, #0]
 801885a:	68db      	ldr	r3, [r3, #12]
 801885c:	899b      	ldrh	r3, [r3, #12]
 801885e:	b29b      	uxth	r3, r3
 8018860:	4618      	mov	r0, r3
 8018862:	f7fa fc1d 	bl	80130a0 <lwip_htons>
 8018866:	4603      	mov	r3, r0
 8018868:	b2db      	uxtb	r3, r3
 801886a:	f003 0303 	and.w	r3, r3, #3
 801886e:	2b00      	cmp	r3, #0
 8018870:	d001      	beq.n	8018876 <tcp_receive+0xe6e>
 8018872:	2301      	movs	r3, #1
 8018874:	e000      	b.n	8018878 <tcp_receive+0xe70>
 8018876:	2300      	movs	r3, #0
 8018878:	4423      	add	r3, r4
 801887a:	b29a      	uxth	r2, r3
 801887c:	4b2a      	ldr	r3, [pc, #168]	; (8018928 <tcp_receive+0xf20>)
 801887e:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018880:	4b29      	ldr	r3, [pc, #164]	; (8018928 <tcp_receive+0xf20>)
 8018882:	881b      	ldrh	r3, [r3, #0]
 8018884:	461a      	mov	r2, r3
 8018886:	4b26      	ldr	r3, [pc, #152]	; (8018920 <tcp_receive+0xf18>)
 8018888:	681b      	ldr	r3, [r3, #0]
 801888a:	441a      	add	r2, r3
 801888c:	687b      	ldr	r3, [r7, #4]
 801888e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018890:	6879      	ldr	r1, [r7, #4]
 8018892:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8018894:	440b      	add	r3, r1
 8018896:	429a      	cmp	r2, r3
 8018898:	d019      	beq.n	80188ce <tcp_receive+0xec6>
 801889a:	4b24      	ldr	r3, [pc, #144]	; (801892c <tcp_receive+0xf24>)
 801889c:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 80188a0:	4923      	ldr	r1, [pc, #140]	; (8018930 <tcp_receive+0xf28>)
 80188a2:	4824      	ldr	r0, [pc, #144]	; (8018934 <tcp_receive+0xf2c>)
 80188a4:	f006 fcc0 	bl	801f228 <printf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80188a8:	e011      	b.n	80188ce <tcp_receive+0xec6>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80188aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80188ac:	681b      	ldr	r3, [r3, #0]
 80188ae:	63bb      	str	r3, [r7, #56]	; 0x38
 80188b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80188b2:	2b00      	cmp	r3, #0
 80188b4:	f47f aea4 	bne.w	8018600 <tcp_receive+0xbf8>
 80188b8:	e00a      	b.n	80188d0 <tcp_receive+0xec8>
                break;
 80188ba:	bf00      	nop
 80188bc:	e008      	b.n	80188d0 <tcp_receive+0xec8>
                break;
 80188be:	bf00      	nop
 80188c0:	e006      	b.n	80188d0 <tcp_receive+0xec8>
                  break;
 80188c2:	bf00      	nop
 80188c4:	e004      	b.n	80188d0 <tcp_receive+0xec8>
                  break;
 80188c6:	bf00      	nop
 80188c8:	e002      	b.n	80188d0 <tcp_receive+0xec8>
                  break;
 80188ca:	bf00      	nop
 80188cc:	e000      	b.n	80188d0 <tcp_receive+0xec8>
                break;
 80188ce:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 80188d0:	6878      	ldr	r0, [r7, #4]
 80188d2:	f001 fa33 	bl	8019d3c <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 80188d6:	e003      	b.n	80188e0 <tcp_receive+0xed8>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80188d8:	6878      	ldr	r0, [r7, #4]
 80188da:	f001 fa2f 	bl	8019d3c <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80188de:	e01a      	b.n	8018916 <tcp_receive+0xf0e>
 80188e0:	e019      	b.n	8018916 <tcp_receive+0xf0e>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80188e2:	4b0f      	ldr	r3, [pc, #60]	; (8018920 <tcp_receive+0xf18>)
 80188e4:	681a      	ldr	r2, [r3, #0]
 80188e6:	687b      	ldr	r3, [r7, #4]
 80188e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80188ea:	1ad3      	subs	r3, r2, r3
 80188ec:	2b00      	cmp	r3, #0
 80188ee:	db0a      	blt.n	8018906 <tcp_receive+0xefe>
 80188f0:	4b0b      	ldr	r3, [pc, #44]	; (8018920 <tcp_receive+0xf18>)
 80188f2:	681a      	ldr	r2, [r3, #0]
 80188f4:	687b      	ldr	r3, [r7, #4]
 80188f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80188f8:	6879      	ldr	r1, [r7, #4]
 80188fa:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80188fc:	440b      	add	r3, r1
 80188fe:	1ad3      	subs	r3, r2, r3
 8018900:	3301      	adds	r3, #1
 8018902:	2b00      	cmp	r3, #0
 8018904:	dd07      	ble.n	8018916 <tcp_receive+0xf0e>
      tcp_ack_now(pcb);
 8018906:	687b      	ldr	r3, [r7, #4]
 8018908:	8b5b      	ldrh	r3, [r3, #26]
 801890a:	f043 0302 	orr.w	r3, r3, #2
 801890e:	b29a      	uxth	r2, r3
 8018910:	687b      	ldr	r3, [r7, #4]
 8018912:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8018914:	e7ff      	b.n	8018916 <tcp_receive+0xf0e>
 8018916:	bf00      	nop
 8018918:	3750      	adds	r7, #80	; 0x50
 801891a:	46bd      	mov	sp, r7
 801891c:	bdb0      	pop	{r4, r5, r7, pc}
 801891e:	bf00      	nop
 8018920:	2000c24c 	.word	0x2000c24c
 8018924:	2000c22c 	.word	0x2000c22c
 8018928:	2000c256 	.word	0x2000c256
 801892c:	080268c8 	.word	0x080268c8
 8018930:	08026c70 	.word	0x08026c70
 8018934:	08026914 	.word	0x08026914

08018938 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8018938:	b480      	push	{r7}
 801893a:	b083      	sub	sp, #12
 801893c:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801893e:	4b15      	ldr	r3, [pc, #84]	; (8018994 <tcp_get_next_optbyte+0x5c>)
 8018940:	881b      	ldrh	r3, [r3, #0]
 8018942:	1c5a      	adds	r2, r3, #1
 8018944:	b291      	uxth	r1, r2
 8018946:	4a13      	ldr	r2, [pc, #76]	; (8018994 <tcp_get_next_optbyte+0x5c>)
 8018948:	8011      	strh	r1, [r2, #0]
 801894a:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801894c:	4b12      	ldr	r3, [pc, #72]	; (8018998 <tcp_get_next_optbyte+0x60>)
 801894e:	681b      	ldr	r3, [r3, #0]
 8018950:	2b00      	cmp	r3, #0
 8018952:	d004      	beq.n	801895e <tcp_get_next_optbyte+0x26>
 8018954:	4b11      	ldr	r3, [pc, #68]	; (801899c <tcp_get_next_optbyte+0x64>)
 8018956:	881b      	ldrh	r3, [r3, #0]
 8018958:	88fa      	ldrh	r2, [r7, #6]
 801895a:	429a      	cmp	r2, r3
 801895c:	d208      	bcs.n	8018970 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801895e:	4b10      	ldr	r3, [pc, #64]	; (80189a0 <tcp_get_next_optbyte+0x68>)
 8018960:	681b      	ldr	r3, [r3, #0]
 8018962:	3314      	adds	r3, #20
 8018964:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8018966:	88fb      	ldrh	r3, [r7, #6]
 8018968:	683a      	ldr	r2, [r7, #0]
 801896a:	4413      	add	r3, r2
 801896c:	781b      	ldrb	r3, [r3, #0]
 801896e:	e00b      	b.n	8018988 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8018970:	88fb      	ldrh	r3, [r7, #6]
 8018972:	b2da      	uxtb	r2, r3
 8018974:	4b09      	ldr	r3, [pc, #36]	; (801899c <tcp_get_next_optbyte+0x64>)
 8018976:	881b      	ldrh	r3, [r3, #0]
 8018978:	b2db      	uxtb	r3, r3
 801897a:	1ad3      	subs	r3, r2, r3
 801897c:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801897e:	4b06      	ldr	r3, [pc, #24]	; (8018998 <tcp_get_next_optbyte+0x60>)
 8018980:	681a      	ldr	r2, [r3, #0]
 8018982:	797b      	ldrb	r3, [r7, #5]
 8018984:	4413      	add	r3, r2
 8018986:	781b      	ldrb	r3, [r3, #0]
  }
}
 8018988:	4618      	mov	r0, r3
 801898a:	370c      	adds	r7, #12
 801898c:	46bd      	mov	sp, r7
 801898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018992:	4770      	bx	lr
 8018994:	2000c248 	.word	0x2000c248
 8018998:	2000c244 	.word	0x2000c244
 801899c:	2000c242 	.word	0x2000c242
 80189a0:	2000c23c 	.word	0x2000c23c

080189a4 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80189a4:	b580      	push	{r7, lr}
 80189a6:	b084      	sub	sp, #16
 80189a8:	af00      	add	r7, sp, #0
 80189aa:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80189ac:	687b      	ldr	r3, [r7, #4]
 80189ae:	2b00      	cmp	r3, #0
 80189b0:	d106      	bne.n	80189c0 <tcp_parseopt+0x1c>
 80189b2:	4b32      	ldr	r3, [pc, #200]	; (8018a7c <tcp_parseopt+0xd8>)
 80189b4:	f240 727d 	movw	r2, #1917	; 0x77d
 80189b8:	4931      	ldr	r1, [pc, #196]	; (8018a80 <tcp_parseopt+0xdc>)
 80189ba:	4832      	ldr	r0, [pc, #200]	; (8018a84 <tcp_parseopt+0xe0>)
 80189bc:	f006 fc34 	bl	801f228 <printf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80189c0:	4b31      	ldr	r3, [pc, #196]	; (8018a88 <tcp_parseopt+0xe4>)
 80189c2:	881b      	ldrh	r3, [r3, #0]
 80189c4:	2b00      	cmp	r3, #0
 80189c6:	d055      	beq.n	8018a74 <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80189c8:	4b30      	ldr	r3, [pc, #192]	; (8018a8c <tcp_parseopt+0xe8>)
 80189ca:	2200      	movs	r2, #0
 80189cc:	801a      	strh	r2, [r3, #0]
 80189ce:	e045      	b.n	8018a5c <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 80189d0:	f7ff ffb2 	bl	8018938 <tcp_get_next_optbyte>
 80189d4:	4603      	mov	r3, r0
 80189d6:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80189d8:	7bfb      	ldrb	r3, [r7, #15]
 80189da:	2b02      	cmp	r3, #2
 80189dc:	d006      	beq.n	80189ec <tcp_parseopt+0x48>
 80189de:	2b02      	cmp	r3, #2
 80189e0:	dc2b      	bgt.n	8018a3a <tcp_parseopt+0x96>
 80189e2:	2b00      	cmp	r3, #0
 80189e4:	d041      	beq.n	8018a6a <tcp_parseopt+0xc6>
 80189e6:	2b01      	cmp	r3, #1
 80189e8:	d127      	bne.n	8018a3a <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 80189ea:	e037      	b.n	8018a5c <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80189ec:	f7ff ffa4 	bl	8018938 <tcp_get_next_optbyte>
 80189f0:	4603      	mov	r3, r0
 80189f2:	2b04      	cmp	r3, #4
 80189f4:	d13b      	bne.n	8018a6e <tcp_parseopt+0xca>
 80189f6:	4b25      	ldr	r3, [pc, #148]	; (8018a8c <tcp_parseopt+0xe8>)
 80189f8:	881b      	ldrh	r3, [r3, #0]
 80189fa:	3301      	adds	r3, #1
 80189fc:	4a22      	ldr	r2, [pc, #136]	; (8018a88 <tcp_parseopt+0xe4>)
 80189fe:	8812      	ldrh	r2, [r2, #0]
 8018a00:	4293      	cmp	r3, r2
 8018a02:	da34      	bge.n	8018a6e <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8018a04:	f7ff ff98 	bl	8018938 <tcp_get_next_optbyte>
 8018a08:	4603      	mov	r3, r0
 8018a0a:	b29b      	uxth	r3, r3
 8018a0c:	021b      	lsls	r3, r3, #8
 8018a0e:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8018a10:	f7ff ff92 	bl	8018938 <tcp_get_next_optbyte>
 8018a14:	4603      	mov	r3, r0
 8018a16:	b29a      	uxth	r2, r3
 8018a18:	89bb      	ldrh	r3, [r7, #12]
 8018a1a:	4313      	orrs	r3, r2
 8018a1c:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8018a1e:	89bb      	ldrh	r3, [r7, #12]
 8018a20:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8018a24:	d804      	bhi.n	8018a30 <tcp_parseopt+0x8c>
 8018a26:	89bb      	ldrh	r3, [r7, #12]
 8018a28:	2b00      	cmp	r3, #0
 8018a2a:	d001      	beq.n	8018a30 <tcp_parseopt+0x8c>
 8018a2c:	89ba      	ldrh	r2, [r7, #12]
 8018a2e:	e001      	b.n	8018a34 <tcp_parseopt+0x90>
 8018a30:	f44f 7206 	mov.w	r2, #536	; 0x218
 8018a34:	687b      	ldr	r3, [r7, #4]
 8018a36:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8018a38:	e010      	b.n	8018a5c <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8018a3a:	f7ff ff7d 	bl	8018938 <tcp_get_next_optbyte>
 8018a3e:	4603      	mov	r3, r0
 8018a40:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8018a42:	7afb      	ldrb	r3, [r7, #11]
 8018a44:	2b01      	cmp	r3, #1
 8018a46:	d914      	bls.n	8018a72 <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8018a48:	7afb      	ldrb	r3, [r7, #11]
 8018a4a:	b29a      	uxth	r2, r3
 8018a4c:	4b0f      	ldr	r3, [pc, #60]	; (8018a8c <tcp_parseopt+0xe8>)
 8018a4e:	881b      	ldrh	r3, [r3, #0]
 8018a50:	4413      	add	r3, r2
 8018a52:	b29b      	uxth	r3, r3
 8018a54:	3b02      	subs	r3, #2
 8018a56:	b29a      	uxth	r2, r3
 8018a58:	4b0c      	ldr	r3, [pc, #48]	; (8018a8c <tcp_parseopt+0xe8>)
 8018a5a:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8018a5c:	4b0b      	ldr	r3, [pc, #44]	; (8018a8c <tcp_parseopt+0xe8>)
 8018a5e:	881a      	ldrh	r2, [r3, #0]
 8018a60:	4b09      	ldr	r3, [pc, #36]	; (8018a88 <tcp_parseopt+0xe4>)
 8018a62:	881b      	ldrh	r3, [r3, #0]
 8018a64:	429a      	cmp	r2, r3
 8018a66:	d3b3      	bcc.n	80189d0 <tcp_parseopt+0x2c>
 8018a68:	e004      	b.n	8018a74 <tcp_parseopt+0xd0>
          return;
 8018a6a:	bf00      	nop
 8018a6c:	e002      	b.n	8018a74 <tcp_parseopt+0xd0>
            return;
 8018a6e:	bf00      	nop
 8018a70:	e000      	b.n	8018a74 <tcp_parseopt+0xd0>
            return;
 8018a72:	bf00      	nop
      }
    }
  }
}
 8018a74:	3710      	adds	r7, #16
 8018a76:	46bd      	mov	sp, r7
 8018a78:	bd80      	pop	{r7, pc}
 8018a7a:	bf00      	nop
 8018a7c:	080268c8 	.word	0x080268c8
 8018a80:	08026d2c 	.word	0x08026d2c
 8018a84:	08026914 	.word	0x08026914
 8018a88:	2000c240 	.word	0x2000c240
 8018a8c:	2000c248 	.word	0x2000c248

08018a90 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8018a90:	b480      	push	{r7}
 8018a92:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8018a94:	4b05      	ldr	r3, [pc, #20]	; (8018aac <tcp_trigger_input_pcb_close+0x1c>)
 8018a96:	781b      	ldrb	r3, [r3, #0]
 8018a98:	f043 0310 	orr.w	r3, r3, #16
 8018a9c:	b2da      	uxtb	r2, r3
 8018a9e:	4b03      	ldr	r3, [pc, #12]	; (8018aac <tcp_trigger_input_pcb_close+0x1c>)
 8018aa0:	701a      	strb	r2, [r3, #0]
}
 8018aa2:	bf00      	nop
 8018aa4:	46bd      	mov	sp, r7
 8018aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018aaa:	4770      	bx	lr
 8018aac:	2000c259 	.word	0x2000c259

08018ab0 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8018ab0:	b580      	push	{r7, lr}
 8018ab2:	b084      	sub	sp, #16
 8018ab4:	af00      	add	r7, sp, #0
 8018ab6:	60f8      	str	r0, [r7, #12]
 8018ab8:	60b9      	str	r1, [r7, #8]
 8018aba:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8018abc:	68fb      	ldr	r3, [r7, #12]
 8018abe:	2b00      	cmp	r3, #0
 8018ac0:	d00a      	beq.n	8018ad8 <tcp_route+0x28>
 8018ac2:	68fb      	ldr	r3, [r7, #12]
 8018ac4:	7a1b      	ldrb	r3, [r3, #8]
 8018ac6:	2b00      	cmp	r3, #0
 8018ac8:	d006      	beq.n	8018ad8 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8018aca:	68fb      	ldr	r3, [r7, #12]
 8018acc:	7a1b      	ldrb	r3, [r3, #8]
 8018ace:	4618      	mov	r0, r3
 8018ad0:	f7fb fb10 	bl	80140f4 <netif_get_by_index>
 8018ad4:	4603      	mov	r3, r0
 8018ad6:	e003      	b.n	8018ae0 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8018ad8:	6878      	ldr	r0, [r7, #4]
 8018ada:	f005 f845 	bl	801db68 <ip4_route>
 8018ade:	4603      	mov	r3, r0
  }
}
 8018ae0:	4618      	mov	r0, r3
 8018ae2:	3710      	adds	r7, #16
 8018ae4:	46bd      	mov	sp, r7
 8018ae6:	bd80      	pop	{r7, pc}

08018ae8 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8018ae8:	b590      	push	{r4, r7, lr}
 8018aea:	b087      	sub	sp, #28
 8018aec:	af00      	add	r7, sp, #0
 8018aee:	60f8      	str	r0, [r7, #12]
 8018af0:	60b9      	str	r1, [r7, #8]
 8018af2:	603b      	str	r3, [r7, #0]
 8018af4:	4613      	mov	r3, r2
 8018af6:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8018af8:	68fb      	ldr	r3, [r7, #12]
 8018afa:	2b00      	cmp	r3, #0
 8018afc:	d105      	bne.n	8018b0a <tcp_create_segment+0x22>
 8018afe:	4b44      	ldr	r3, [pc, #272]	; (8018c10 <tcp_create_segment+0x128>)
 8018b00:	22a3      	movs	r2, #163	; 0xa3
 8018b02:	4944      	ldr	r1, [pc, #272]	; (8018c14 <tcp_create_segment+0x12c>)
 8018b04:	4844      	ldr	r0, [pc, #272]	; (8018c18 <tcp_create_segment+0x130>)
 8018b06:	f006 fb8f 	bl	801f228 <printf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8018b0a:	68bb      	ldr	r3, [r7, #8]
 8018b0c:	2b00      	cmp	r3, #0
 8018b0e:	d105      	bne.n	8018b1c <tcp_create_segment+0x34>
 8018b10:	4b3f      	ldr	r3, [pc, #252]	; (8018c10 <tcp_create_segment+0x128>)
 8018b12:	22a4      	movs	r2, #164	; 0xa4
 8018b14:	4941      	ldr	r1, [pc, #260]	; (8018c1c <tcp_create_segment+0x134>)
 8018b16:	4840      	ldr	r0, [pc, #256]	; (8018c18 <tcp_create_segment+0x130>)
 8018b18:	f006 fb86 	bl	801f228 <printf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8018b1c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8018b20:	009b      	lsls	r3, r3, #2
 8018b22:	b2db      	uxtb	r3, r3
 8018b24:	f003 0304 	and.w	r3, r3, #4
 8018b28:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8018b2a:	2003      	movs	r0, #3
 8018b2c:	f7fa ff6e 	bl	8013a0c <memp_malloc>
 8018b30:	6138      	str	r0, [r7, #16]
 8018b32:	693b      	ldr	r3, [r7, #16]
 8018b34:	2b00      	cmp	r3, #0
 8018b36:	d104      	bne.n	8018b42 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8018b38:	68b8      	ldr	r0, [r7, #8]
 8018b3a:	f7fb fe69 	bl	8014810 <pbuf_free>
    return NULL;
 8018b3e:	2300      	movs	r3, #0
 8018b40:	e061      	b.n	8018c06 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8018b42:	693b      	ldr	r3, [r7, #16]
 8018b44:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8018b48:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8018b4a:	693b      	ldr	r3, [r7, #16]
 8018b4c:	2200      	movs	r2, #0
 8018b4e:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8018b50:	693b      	ldr	r3, [r7, #16]
 8018b52:	68ba      	ldr	r2, [r7, #8]
 8018b54:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8018b56:	68bb      	ldr	r3, [r7, #8]
 8018b58:	891a      	ldrh	r2, [r3, #8]
 8018b5a:	7dfb      	ldrb	r3, [r7, #23]
 8018b5c:	b29b      	uxth	r3, r3
 8018b5e:	429a      	cmp	r2, r3
 8018b60:	d205      	bcs.n	8018b6e <tcp_create_segment+0x86>
 8018b62:	4b2b      	ldr	r3, [pc, #172]	; (8018c10 <tcp_create_segment+0x128>)
 8018b64:	22b0      	movs	r2, #176	; 0xb0
 8018b66:	492e      	ldr	r1, [pc, #184]	; (8018c20 <tcp_create_segment+0x138>)
 8018b68:	482b      	ldr	r0, [pc, #172]	; (8018c18 <tcp_create_segment+0x130>)
 8018b6a:	f006 fb5d 	bl	801f228 <printf>
  seg->len = p->tot_len - optlen;
 8018b6e:	68bb      	ldr	r3, [r7, #8]
 8018b70:	891a      	ldrh	r2, [r3, #8]
 8018b72:	7dfb      	ldrb	r3, [r7, #23]
 8018b74:	b29b      	uxth	r3, r3
 8018b76:	1ad3      	subs	r3, r2, r3
 8018b78:	b29a      	uxth	r2, r3
 8018b7a:	693b      	ldr	r3, [r7, #16]
 8018b7c:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8018b7e:	2114      	movs	r1, #20
 8018b80:	68b8      	ldr	r0, [r7, #8]
 8018b82:	f7fb fdaf 	bl	80146e4 <pbuf_add_header>
 8018b86:	4603      	mov	r3, r0
 8018b88:	2b00      	cmp	r3, #0
 8018b8a:	d004      	beq.n	8018b96 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8018b8c:	6938      	ldr	r0, [r7, #16]
 8018b8e:	f7fd f8ce 	bl	8015d2e <tcp_seg_free>
    return NULL;
 8018b92:	2300      	movs	r3, #0
 8018b94:	e037      	b.n	8018c06 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8018b96:	693b      	ldr	r3, [r7, #16]
 8018b98:	685b      	ldr	r3, [r3, #4]
 8018b9a:	685a      	ldr	r2, [r3, #4]
 8018b9c:	693b      	ldr	r3, [r7, #16]
 8018b9e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8018ba0:	68fb      	ldr	r3, [r7, #12]
 8018ba2:	8ada      	ldrh	r2, [r3, #22]
 8018ba4:	693b      	ldr	r3, [r7, #16]
 8018ba6:	68dc      	ldr	r4, [r3, #12]
 8018ba8:	4610      	mov	r0, r2
 8018baa:	f7fa fa79 	bl	80130a0 <lwip_htons>
 8018bae:	4603      	mov	r3, r0
 8018bb0:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8018bb2:	68fb      	ldr	r3, [r7, #12]
 8018bb4:	8b1a      	ldrh	r2, [r3, #24]
 8018bb6:	693b      	ldr	r3, [r7, #16]
 8018bb8:	68dc      	ldr	r4, [r3, #12]
 8018bba:	4610      	mov	r0, r2
 8018bbc:	f7fa fa70 	bl	80130a0 <lwip_htons>
 8018bc0:	4603      	mov	r3, r0
 8018bc2:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8018bc4:	693b      	ldr	r3, [r7, #16]
 8018bc6:	68dc      	ldr	r4, [r3, #12]
 8018bc8:	6838      	ldr	r0, [r7, #0]
 8018bca:	f7fa fa7e 	bl	80130ca <lwip_htonl>
 8018bce:	4603      	mov	r3, r0
 8018bd0:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8018bd2:	7dfb      	ldrb	r3, [r7, #23]
 8018bd4:	089b      	lsrs	r3, r3, #2
 8018bd6:	b2db      	uxtb	r3, r3
 8018bd8:	b29b      	uxth	r3, r3
 8018bda:	3305      	adds	r3, #5
 8018bdc:	b29b      	uxth	r3, r3
 8018bde:	031b      	lsls	r3, r3, #12
 8018be0:	b29a      	uxth	r2, r3
 8018be2:	79fb      	ldrb	r3, [r7, #7]
 8018be4:	b29b      	uxth	r3, r3
 8018be6:	4313      	orrs	r3, r2
 8018be8:	b29a      	uxth	r2, r3
 8018bea:	693b      	ldr	r3, [r7, #16]
 8018bec:	68dc      	ldr	r4, [r3, #12]
 8018bee:	4610      	mov	r0, r2
 8018bf0:	f7fa fa56 	bl	80130a0 <lwip_htons>
 8018bf4:	4603      	mov	r3, r0
 8018bf6:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8018bf8:	693b      	ldr	r3, [r7, #16]
 8018bfa:	68db      	ldr	r3, [r3, #12]
 8018bfc:	2200      	movs	r2, #0
 8018bfe:	749a      	strb	r2, [r3, #18]
 8018c00:	2200      	movs	r2, #0
 8018c02:	74da      	strb	r2, [r3, #19]
  return seg;
 8018c04:	693b      	ldr	r3, [r7, #16]
}
 8018c06:	4618      	mov	r0, r3
 8018c08:	371c      	adds	r7, #28
 8018c0a:	46bd      	mov	sp, r7
 8018c0c:	bd90      	pop	{r4, r7, pc}
 8018c0e:	bf00      	nop
 8018c10:	08026d48 	.word	0x08026d48
 8018c14:	08026d7c 	.word	0x08026d7c
 8018c18:	08026d9c 	.word	0x08026d9c
 8018c1c:	08026dc4 	.word	0x08026dc4
 8018c20:	08026de8 	.word	0x08026de8

08018c24 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8018c24:	b590      	push	{r4, r7, lr}
 8018c26:	b08b      	sub	sp, #44	; 0x2c
 8018c28:	af02      	add	r7, sp, #8
 8018c2a:	6078      	str	r0, [r7, #4]
 8018c2c:	460b      	mov	r3, r1
 8018c2e:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8018c30:	2300      	movs	r3, #0
 8018c32:	61fb      	str	r3, [r7, #28]
 8018c34:	2300      	movs	r3, #0
 8018c36:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8018c38:	2300      	movs	r3, #0
 8018c3a:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8018c3c:	687b      	ldr	r3, [r7, #4]
 8018c3e:	2b00      	cmp	r3, #0
 8018c40:	d106      	bne.n	8018c50 <tcp_split_unsent_seg+0x2c>
 8018c42:	4b95      	ldr	r3, [pc, #596]	; (8018e98 <tcp_split_unsent_seg+0x274>)
 8018c44:	f240 324b 	movw	r2, #843	; 0x34b
 8018c48:	4994      	ldr	r1, [pc, #592]	; (8018e9c <tcp_split_unsent_seg+0x278>)
 8018c4a:	4895      	ldr	r0, [pc, #596]	; (8018ea0 <tcp_split_unsent_seg+0x27c>)
 8018c4c:	f006 faec 	bl	801f228 <printf>

  useg = pcb->unsent;
 8018c50:	687b      	ldr	r3, [r7, #4]
 8018c52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018c54:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8018c56:	697b      	ldr	r3, [r7, #20]
 8018c58:	2b00      	cmp	r3, #0
 8018c5a:	d102      	bne.n	8018c62 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8018c5c:	f04f 33ff 	mov.w	r3, #4294967295
 8018c60:	e116      	b.n	8018e90 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8018c62:	887b      	ldrh	r3, [r7, #2]
 8018c64:	2b00      	cmp	r3, #0
 8018c66:	d109      	bne.n	8018c7c <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8018c68:	4b8b      	ldr	r3, [pc, #556]	; (8018e98 <tcp_split_unsent_seg+0x274>)
 8018c6a:	f240 3253 	movw	r2, #851	; 0x353
 8018c6e:	498d      	ldr	r1, [pc, #564]	; (8018ea4 <tcp_split_unsent_seg+0x280>)
 8018c70:	488b      	ldr	r0, [pc, #556]	; (8018ea0 <tcp_split_unsent_seg+0x27c>)
 8018c72:	f006 fad9 	bl	801f228 <printf>
    return ERR_VAL;
 8018c76:	f06f 0305 	mvn.w	r3, #5
 8018c7a:	e109      	b.n	8018e90 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8018c7c:	697b      	ldr	r3, [r7, #20]
 8018c7e:	891b      	ldrh	r3, [r3, #8]
 8018c80:	887a      	ldrh	r2, [r7, #2]
 8018c82:	429a      	cmp	r2, r3
 8018c84:	d301      	bcc.n	8018c8a <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8018c86:	2300      	movs	r3, #0
 8018c88:	e102      	b.n	8018e90 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8018c8a:	687b      	ldr	r3, [r7, #4]
 8018c8c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018c8e:	887a      	ldrh	r2, [r7, #2]
 8018c90:	429a      	cmp	r2, r3
 8018c92:	d906      	bls.n	8018ca2 <tcp_split_unsent_seg+0x7e>
 8018c94:	4b80      	ldr	r3, [pc, #512]	; (8018e98 <tcp_split_unsent_seg+0x274>)
 8018c96:	f240 325b 	movw	r2, #859	; 0x35b
 8018c9a:	4983      	ldr	r1, [pc, #524]	; (8018ea8 <tcp_split_unsent_seg+0x284>)
 8018c9c:	4880      	ldr	r0, [pc, #512]	; (8018ea0 <tcp_split_unsent_seg+0x27c>)
 8018c9e:	f006 fac3 	bl	801f228 <printf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8018ca2:	697b      	ldr	r3, [r7, #20]
 8018ca4:	891b      	ldrh	r3, [r3, #8]
 8018ca6:	2b00      	cmp	r3, #0
 8018ca8:	d106      	bne.n	8018cb8 <tcp_split_unsent_seg+0x94>
 8018caa:	4b7b      	ldr	r3, [pc, #492]	; (8018e98 <tcp_split_unsent_seg+0x274>)
 8018cac:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8018cb0:	497e      	ldr	r1, [pc, #504]	; (8018eac <tcp_split_unsent_seg+0x288>)
 8018cb2:	487b      	ldr	r0, [pc, #492]	; (8018ea0 <tcp_split_unsent_seg+0x27c>)
 8018cb4:	f006 fab8 	bl	801f228 <printf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8018cb8:	697b      	ldr	r3, [r7, #20]
 8018cba:	7a9b      	ldrb	r3, [r3, #10]
 8018cbc:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8018cbe:	7bfb      	ldrb	r3, [r7, #15]
 8018cc0:	009b      	lsls	r3, r3, #2
 8018cc2:	b2db      	uxtb	r3, r3
 8018cc4:	f003 0304 	and.w	r3, r3, #4
 8018cc8:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8018cca:	697b      	ldr	r3, [r7, #20]
 8018ccc:	891a      	ldrh	r2, [r3, #8]
 8018cce:	887b      	ldrh	r3, [r7, #2]
 8018cd0:	1ad3      	subs	r3, r2, r3
 8018cd2:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8018cd4:	7bbb      	ldrb	r3, [r7, #14]
 8018cd6:	b29a      	uxth	r2, r3
 8018cd8:	89bb      	ldrh	r3, [r7, #12]
 8018cda:	4413      	add	r3, r2
 8018cdc:	b29b      	uxth	r3, r3
 8018cde:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018ce2:	4619      	mov	r1, r3
 8018ce4:	2036      	movs	r0, #54	; 0x36
 8018ce6:	f7fb faaf 	bl	8014248 <pbuf_alloc>
 8018cea:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018cec:	693b      	ldr	r3, [r7, #16]
 8018cee:	2b00      	cmp	r3, #0
 8018cf0:	f000 80b7 	beq.w	8018e62 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8018cf4:	697b      	ldr	r3, [r7, #20]
 8018cf6:	685b      	ldr	r3, [r3, #4]
 8018cf8:	891a      	ldrh	r2, [r3, #8]
 8018cfa:	697b      	ldr	r3, [r7, #20]
 8018cfc:	891b      	ldrh	r3, [r3, #8]
 8018cfe:	1ad3      	subs	r3, r2, r3
 8018d00:	b29a      	uxth	r2, r3
 8018d02:	887b      	ldrh	r3, [r7, #2]
 8018d04:	4413      	add	r3, r2
 8018d06:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8018d08:	697b      	ldr	r3, [r7, #20]
 8018d0a:	6858      	ldr	r0, [r3, #4]
 8018d0c:	693b      	ldr	r3, [r7, #16]
 8018d0e:	685a      	ldr	r2, [r3, #4]
 8018d10:	7bbb      	ldrb	r3, [r7, #14]
 8018d12:	18d1      	adds	r1, r2, r3
 8018d14:	897b      	ldrh	r3, [r7, #10]
 8018d16:	89ba      	ldrh	r2, [r7, #12]
 8018d18:	f7fb ff80 	bl	8014c1c <pbuf_copy_partial>
 8018d1c:	4603      	mov	r3, r0
 8018d1e:	461a      	mov	r2, r3
 8018d20:	89bb      	ldrh	r3, [r7, #12]
 8018d22:	4293      	cmp	r3, r2
 8018d24:	f040 809f 	bne.w	8018e66 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8018d28:	697b      	ldr	r3, [r7, #20]
 8018d2a:	68db      	ldr	r3, [r3, #12]
 8018d2c:	899b      	ldrh	r3, [r3, #12]
 8018d2e:	b29b      	uxth	r3, r3
 8018d30:	4618      	mov	r0, r3
 8018d32:	f7fa f9b5 	bl	80130a0 <lwip_htons>
 8018d36:	4603      	mov	r3, r0
 8018d38:	b2db      	uxtb	r3, r3
 8018d3a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8018d3e:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8018d40:	2300      	movs	r3, #0
 8018d42:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8018d44:	7efb      	ldrb	r3, [r7, #27]
 8018d46:	f003 0308 	and.w	r3, r3, #8
 8018d4a:	2b00      	cmp	r3, #0
 8018d4c:	d007      	beq.n	8018d5e <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8018d4e:	7efb      	ldrb	r3, [r7, #27]
 8018d50:	f023 0308 	bic.w	r3, r3, #8
 8018d54:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8018d56:	7ebb      	ldrb	r3, [r7, #26]
 8018d58:	f043 0308 	orr.w	r3, r3, #8
 8018d5c:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8018d5e:	7efb      	ldrb	r3, [r7, #27]
 8018d60:	f003 0301 	and.w	r3, r3, #1
 8018d64:	2b00      	cmp	r3, #0
 8018d66:	d007      	beq.n	8018d78 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8018d68:	7efb      	ldrb	r3, [r7, #27]
 8018d6a:	f023 0301 	bic.w	r3, r3, #1
 8018d6e:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8018d70:	7ebb      	ldrb	r3, [r7, #26]
 8018d72:	f043 0301 	orr.w	r3, r3, #1
 8018d76:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8018d78:	697b      	ldr	r3, [r7, #20]
 8018d7a:	68db      	ldr	r3, [r3, #12]
 8018d7c:	685b      	ldr	r3, [r3, #4]
 8018d7e:	4618      	mov	r0, r3
 8018d80:	f7fa f9a3 	bl	80130ca <lwip_htonl>
 8018d84:	4602      	mov	r2, r0
 8018d86:	887b      	ldrh	r3, [r7, #2]
 8018d88:	18d1      	adds	r1, r2, r3
 8018d8a:	7eba      	ldrb	r2, [r7, #26]
 8018d8c:	7bfb      	ldrb	r3, [r7, #15]
 8018d8e:	9300      	str	r3, [sp, #0]
 8018d90:	460b      	mov	r3, r1
 8018d92:	6939      	ldr	r1, [r7, #16]
 8018d94:	6878      	ldr	r0, [r7, #4]
 8018d96:	f7ff fea7 	bl	8018ae8 <tcp_create_segment>
 8018d9a:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8018d9c:	69fb      	ldr	r3, [r7, #28]
 8018d9e:	2b00      	cmp	r3, #0
 8018da0:	d063      	beq.n	8018e6a <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8018da2:	697b      	ldr	r3, [r7, #20]
 8018da4:	685b      	ldr	r3, [r3, #4]
 8018da6:	4618      	mov	r0, r3
 8018da8:	f7fb fdc0 	bl	801492c <pbuf_clen>
 8018dac:	4603      	mov	r3, r0
 8018dae:	461a      	mov	r2, r3
 8018db0:	687b      	ldr	r3, [r7, #4]
 8018db2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018db6:	1a9b      	subs	r3, r3, r2
 8018db8:	b29a      	uxth	r2, r3
 8018dba:	687b      	ldr	r3, [r7, #4]
 8018dbc:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8018dc0:	697b      	ldr	r3, [r7, #20]
 8018dc2:	6858      	ldr	r0, [r3, #4]
 8018dc4:	697b      	ldr	r3, [r7, #20]
 8018dc6:	685b      	ldr	r3, [r3, #4]
 8018dc8:	891a      	ldrh	r2, [r3, #8]
 8018dca:	89bb      	ldrh	r3, [r7, #12]
 8018dcc:	1ad3      	subs	r3, r2, r3
 8018dce:	b29b      	uxth	r3, r3
 8018dd0:	4619      	mov	r1, r3
 8018dd2:	f7fb fb97 	bl	8014504 <pbuf_realloc>
  useg->len -= remainder;
 8018dd6:	697b      	ldr	r3, [r7, #20]
 8018dd8:	891a      	ldrh	r2, [r3, #8]
 8018dda:	89bb      	ldrh	r3, [r7, #12]
 8018ddc:	1ad3      	subs	r3, r2, r3
 8018dde:	b29a      	uxth	r2, r3
 8018de0:	697b      	ldr	r3, [r7, #20]
 8018de2:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8018de4:	697b      	ldr	r3, [r7, #20]
 8018de6:	68db      	ldr	r3, [r3, #12]
 8018de8:	899b      	ldrh	r3, [r3, #12]
 8018dea:	b29c      	uxth	r4, r3
 8018dec:	7efb      	ldrb	r3, [r7, #27]
 8018dee:	b29b      	uxth	r3, r3
 8018df0:	4618      	mov	r0, r3
 8018df2:	f7fa f955 	bl	80130a0 <lwip_htons>
 8018df6:	4603      	mov	r3, r0
 8018df8:	461a      	mov	r2, r3
 8018dfa:	697b      	ldr	r3, [r7, #20]
 8018dfc:	68db      	ldr	r3, [r3, #12]
 8018dfe:	4322      	orrs	r2, r4
 8018e00:	b292      	uxth	r2, r2
 8018e02:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8018e04:	697b      	ldr	r3, [r7, #20]
 8018e06:	685b      	ldr	r3, [r3, #4]
 8018e08:	4618      	mov	r0, r3
 8018e0a:	f7fb fd8f 	bl	801492c <pbuf_clen>
 8018e0e:	4603      	mov	r3, r0
 8018e10:	461a      	mov	r2, r3
 8018e12:	687b      	ldr	r3, [r7, #4]
 8018e14:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018e18:	4413      	add	r3, r2
 8018e1a:	b29a      	uxth	r2, r3
 8018e1c:	687b      	ldr	r3, [r7, #4]
 8018e1e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8018e22:	69fb      	ldr	r3, [r7, #28]
 8018e24:	685b      	ldr	r3, [r3, #4]
 8018e26:	4618      	mov	r0, r3
 8018e28:	f7fb fd80 	bl	801492c <pbuf_clen>
 8018e2c:	4603      	mov	r3, r0
 8018e2e:	461a      	mov	r2, r3
 8018e30:	687b      	ldr	r3, [r7, #4]
 8018e32:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018e36:	4413      	add	r3, r2
 8018e38:	b29a      	uxth	r2, r3
 8018e3a:	687b      	ldr	r3, [r7, #4]
 8018e3c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8018e40:	697b      	ldr	r3, [r7, #20]
 8018e42:	681a      	ldr	r2, [r3, #0]
 8018e44:	69fb      	ldr	r3, [r7, #28]
 8018e46:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8018e48:	697b      	ldr	r3, [r7, #20]
 8018e4a:	69fa      	ldr	r2, [r7, #28]
 8018e4c:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8018e4e:	69fb      	ldr	r3, [r7, #28]
 8018e50:	681b      	ldr	r3, [r3, #0]
 8018e52:	2b00      	cmp	r3, #0
 8018e54:	d103      	bne.n	8018e5e <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8018e56:	687b      	ldr	r3, [r7, #4]
 8018e58:	2200      	movs	r2, #0
 8018e5a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8018e5e:	2300      	movs	r3, #0
 8018e60:	e016      	b.n	8018e90 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8018e62:	bf00      	nop
 8018e64:	e002      	b.n	8018e6c <tcp_split_unsent_seg+0x248>
    goto memerr;
 8018e66:	bf00      	nop
 8018e68:	e000      	b.n	8018e6c <tcp_split_unsent_seg+0x248>
    goto memerr;
 8018e6a:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8018e6c:	69fb      	ldr	r3, [r7, #28]
 8018e6e:	2b00      	cmp	r3, #0
 8018e70:	d006      	beq.n	8018e80 <tcp_split_unsent_seg+0x25c>
 8018e72:	4b09      	ldr	r3, [pc, #36]	; (8018e98 <tcp_split_unsent_seg+0x274>)
 8018e74:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8018e78:	490d      	ldr	r1, [pc, #52]	; (8018eb0 <tcp_split_unsent_seg+0x28c>)
 8018e7a:	4809      	ldr	r0, [pc, #36]	; (8018ea0 <tcp_split_unsent_seg+0x27c>)
 8018e7c:	f006 f9d4 	bl	801f228 <printf>
  if (p != NULL) {
 8018e80:	693b      	ldr	r3, [r7, #16]
 8018e82:	2b00      	cmp	r3, #0
 8018e84:	d002      	beq.n	8018e8c <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8018e86:	6938      	ldr	r0, [r7, #16]
 8018e88:	f7fb fcc2 	bl	8014810 <pbuf_free>
  }

  return ERR_MEM;
 8018e8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018e90:	4618      	mov	r0, r3
 8018e92:	3724      	adds	r7, #36	; 0x24
 8018e94:	46bd      	mov	sp, r7
 8018e96:	bd90      	pop	{r4, r7, pc}
 8018e98:	08026d48 	.word	0x08026d48
 8018e9c:	080270dc 	.word	0x080270dc
 8018ea0:	08026d9c 	.word	0x08026d9c
 8018ea4:	08027100 	.word	0x08027100
 8018ea8:	08027124 	.word	0x08027124
 8018eac:	08027134 	.word	0x08027134
 8018eb0:	08027144 	.word	0x08027144

08018eb4 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8018eb4:	b590      	push	{r4, r7, lr}
 8018eb6:	b085      	sub	sp, #20
 8018eb8:	af00      	add	r7, sp, #0
 8018eba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8018ebc:	687b      	ldr	r3, [r7, #4]
 8018ebe:	2b00      	cmp	r3, #0
 8018ec0:	d106      	bne.n	8018ed0 <tcp_send_fin+0x1c>
 8018ec2:	4b21      	ldr	r3, [pc, #132]	; (8018f48 <tcp_send_fin+0x94>)
 8018ec4:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8018ec8:	4920      	ldr	r1, [pc, #128]	; (8018f4c <tcp_send_fin+0x98>)
 8018eca:	4821      	ldr	r0, [pc, #132]	; (8018f50 <tcp_send_fin+0x9c>)
 8018ecc:	f006 f9ac 	bl	801f228 <printf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8018ed0:	687b      	ldr	r3, [r7, #4]
 8018ed2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018ed4:	2b00      	cmp	r3, #0
 8018ed6:	d02e      	beq.n	8018f36 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018ed8:	687b      	ldr	r3, [r7, #4]
 8018eda:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018edc:	60fb      	str	r3, [r7, #12]
 8018ede:	e002      	b.n	8018ee6 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8018ee0:	68fb      	ldr	r3, [r7, #12]
 8018ee2:	681b      	ldr	r3, [r3, #0]
 8018ee4:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018ee6:	68fb      	ldr	r3, [r7, #12]
 8018ee8:	681b      	ldr	r3, [r3, #0]
 8018eea:	2b00      	cmp	r3, #0
 8018eec:	d1f8      	bne.n	8018ee0 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8018eee:	68fb      	ldr	r3, [r7, #12]
 8018ef0:	68db      	ldr	r3, [r3, #12]
 8018ef2:	899b      	ldrh	r3, [r3, #12]
 8018ef4:	b29b      	uxth	r3, r3
 8018ef6:	4618      	mov	r0, r3
 8018ef8:	f7fa f8d2 	bl	80130a0 <lwip_htons>
 8018efc:	4603      	mov	r3, r0
 8018efe:	b2db      	uxtb	r3, r3
 8018f00:	f003 0307 	and.w	r3, r3, #7
 8018f04:	2b00      	cmp	r3, #0
 8018f06:	d116      	bne.n	8018f36 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8018f08:	68fb      	ldr	r3, [r7, #12]
 8018f0a:	68db      	ldr	r3, [r3, #12]
 8018f0c:	899b      	ldrh	r3, [r3, #12]
 8018f0e:	b29c      	uxth	r4, r3
 8018f10:	2001      	movs	r0, #1
 8018f12:	f7fa f8c5 	bl	80130a0 <lwip_htons>
 8018f16:	4603      	mov	r3, r0
 8018f18:	461a      	mov	r2, r3
 8018f1a:	68fb      	ldr	r3, [r7, #12]
 8018f1c:	68db      	ldr	r3, [r3, #12]
 8018f1e:	4322      	orrs	r2, r4
 8018f20:	b292      	uxth	r2, r2
 8018f22:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8018f24:	687b      	ldr	r3, [r7, #4]
 8018f26:	8b5b      	ldrh	r3, [r3, #26]
 8018f28:	f043 0320 	orr.w	r3, r3, #32
 8018f2c:	b29a      	uxth	r2, r3
 8018f2e:	687b      	ldr	r3, [r7, #4]
 8018f30:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8018f32:	2300      	movs	r3, #0
 8018f34:	e004      	b.n	8018f40 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8018f36:	2101      	movs	r1, #1
 8018f38:	6878      	ldr	r0, [r7, #4]
 8018f3a:	f000 f80b 	bl	8018f54 <tcp_enqueue_flags>
 8018f3e:	4603      	mov	r3, r0
}
 8018f40:	4618      	mov	r0, r3
 8018f42:	3714      	adds	r7, #20
 8018f44:	46bd      	mov	sp, r7
 8018f46:	bd90      	pop	{r4, r7, pc}
 8018f48:	08026d48 	.word	0x08026d48
 8018f4c:	08027150 	.word	0x08027150
 8018f50:	08026d9c 	.word	0x08026d9c

08018f54 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8018f54:	b580      	push	{r7, lr}
 8018f56:	b08a      	sub	sp, #40	; 0x28
 8018f58:	af02      	add	r7, sp, #8
 8018f5a:	6078      	str	r0, [r7, #4]
 8018f5c:	460b      	mov	r3, r1
 8018f5e:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8018f60:	2300      	movs	r3, #0
 8018f62:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8018f64:	2300      	movs	r3, #0
 8018f66:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8018f68:	78fb      	ldrb	r3, [r7, #3]
 8018f6a:	f003 0303 	and.w	r3, r3, #3
 8018f6e:	2b00      	cmp	r3, #0
 8018f70:	d106      	bne.n	8018f80 <tcp_enqueue_flags+0x2c>
 8018f72:	4b67      	ldr	r3, [pc, #412]	; (8019110 <tcp_enqueue_flags+0x1bc>)
 8018f74:	f240 4211 	movw	r2, #1041	; 0x411
 8018f78:	4966      	ldr	r1, [pc, #408]	; (8019114 <tcp_enqueue_flags+0x1c0>)
 8018f7a:	4867      	ldr	r0, [pc, #412]	; (8019118 <tcp_enqueue_flags+0x1c4>)
 8018f7c:	f006 f954 	bl	801f228 <printf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8018f80:	687b      	ldr	r3, [r7, #4]
 8018f82:	2b00      	cmp	r3, #0
 8018f84:	d106      	bne.n	8018f94 <tcp_enqueue_flags+0x40>
 8018f86:	4b62      	ldr	r3, [pc, #392]	; (8019110 <tcp_enqueue_flags+0x1bc>)
 8018f88:	f240 4213 	movw	r2, #1043	; 0x413
 8018f8c:	4963      	ldr	r1, [pc, #396]	; (801911c <tcp_enqueue_flags+0x1c8>)
 8018f8e:	4862      	ldr	r0, [pc, #392]	; (8019118 <tcp_enqueue_flags+0x1c4>)
 8018f90:	f006 f94a 	bl	801f228 <printf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8018f94:	78fb      	ldrb	r3, [r7, #3]
 8018f96:	f003 0302 	and.w	r3, r3, #2
 8018f9a:	2b00      	cmp	r3, #0
 8018f9c:	d001      	beq.n	8018fa2 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8018f9e:	2301      	movs	r3, #1
 8018fa0:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8018fa2:	7ffb      	ldrb	r3, [r7, #31]
 8018fa4:	009b      	lsls	r3, r3, #2
 8018fa6:	b2db      	uxtb	r3, r3
 8018fa8:	f003 0304 	and.w	r3, r3, #4
 8018fac:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8018fae:	7dfb      	ldrb	r3, [r7, #23]
 8018fb0:	b29b      	uxth	r3, r3
 8018fb2:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018fb6:	4619      	mov	r1, r3
 8018fb8:	2036      	movs	r0, #54	; 0x36
 8018fba:	f7fb f945 	bl	8014248 <pbuf_alloc>
 8018fbe:	6138      	str	r0, [r7, #16]
 8018fc0:	693b      	ldr	r3, [r7, #16]
 8018fc2:	2b00      	cmp	r3, #0
 8018fc4:	d109      	bne.n	8018fda <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018fc6:	687b      	ldr	r3, [r7, #4]
 8018fc8:	8b5b      	ldrh	r3, [r3, #26]
 8018fca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018fce:	b29a      	uxth	r2, r3
 8018fd0:	687b      	ldr	r3, [r7, #4]
 8018fd2:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8018fd4:	f04f 33ff 	mov.w	r3, #4294967295
 8018fd8:	e095      	b.n	8019106 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8018fda:	693b      	ldr	r3, [r7, #16]
 8018fdc:	895a      	ldrh	r2, [r3, #10]
 8018fde:	7dfb      	ldrb	r3, [r7, #23]
 8018fe0:	b29b      	uxth	r3, r3
 8018fe2:	429a      	cmp	r2, r3
 8018fe4:	d206      	bcs.n	8018ff4 <tcp_enqueue_flags+0xa0>
 8018fe6:	4b4a      	ldr	r3, [pc, #296]	; (8019110 <tcp_enqueue_flags+0x1bc>)
 8018fe8:	f240 4239 	movw	r2, #1081	; 0x439
 8018fec:	494c      	ldr	r1, [pc, #304]	; (8019120 <tcp_enqueue_flags+0x1cc>)
 8018fee:	484a      	ldr	r0, [pc, #296]	; (8019118 <tcp_enqueue_flags+0x1c4>)
 8018ff0:	f006 f91a 	bl	801f228 <printf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8018ff4:	687b      	ldr	r3, [r7, #4]
 8018ff6:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8018ff8:	78fa      	ldrb	r2, [r7, #3]
 8018ffa:	7ffb      	ldrb	r3, [r7, #31]
 8018ffc:	9300      	str	r3, [sp, #0]
 8018ffe:	460b      	mov	r3, r1
 8019000:	6939      	ldr	r1, [r7, #16]
 8019002:	6878      	ldr	r0, [r7, #4]
 8019004:	f7ff fd70 	bl	8018ae8 <tcp_create_segment>
 8019008:	60f8      	str	r0, [r7, #12]
 801900a:	68fb      	ldr	r3, [r7, #12]
 801900c:	2b00      	cmp	r3, #0
 801900e:	d109      	bne.n	8019024 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019010:	687b      	ldr	r3, [r7, #4]
 8019012:	8b5b      	ldrh	r3, [r3, #26]
 8019014:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019018:	b29a      	uxth	r2, r3
 801901a:	687b      	ldr	r3, [r7, #4]
 801901c:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801901e:	f04f 33ff 	mov.w	r3, #4294967295
 8019022:	e070      	b.n	8019106 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8019024:	68fb      	ldr	r3, [r7, #12]
 8019026:	68db      	ldr	r3, [r3, #12]
 8019028:	f003 0303 	and.w	r3, r3, #3
 801902c:	2b00      	cmp	r3, #0
 801902e:	d006      	beq.n	801903e <tcp_enqueue_flags+0xea>
 8019030:	4b37      	ldr	r3, [pc, #220]	; (8019110 <tcp_enqueue_flags+0x1bc>)
 8019032:	f240 4242 	movw	r2, #1090	; 0x442
 8019036:	493b      	ldr	r1, [pc, #236]	; (8019124 <tcp_enqueue_flags+0x1d0>)
 8019038:	4837      	ldr	r0, [pc, #220]	; (8019118 <tcp_enqueue_flags+0x1c4>)
 801903a:	f006 f8f5 	bl	801f228 <printf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801903e:	68fb      	ldr	r3, [r7, #12]
 8019040:	891b      	ldrh	r3, [r3, #8]
 8019042:	2b00      	cmp	r3, #0
 8019044:	d006      	beq.n	8019054 <tcp_enqueue_flags+0x100>
 8019046:	4b32      	ldr	r3, [pc, #200]	; (8019110 <tcp_enqueue_flags+0x1bc>)
 8019048:	f240 4243 	movw	r2, #1091	; 0x443
 801904c:	4936      	ldr	r1, [pc, #216]	; (8019128 <tcp_enqueue_flags+0x1d4>)
 801904e:	4832      	ldr	r0, [pc, #200]	; (8019118 <tcp_enqueue_flags+0x1c4>)
 8019050:	f006 f8ea 	bl	801f228 <printf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8019054:	687b      	ldr	r3, [r7, #4]
 8019056:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019058:	2b00      	cmp	r3, #0
 801905a:	d103      	bne.n	8019064 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 801905c:	687b      	ldr	r3, [r7, #4]
 801905e:	68fa      	ldr	r2, [r7, #12]
 8019060:	66da      	str	r2, [r3, #108]	; 0x6c
 8019062:	e00d      	b.n	8019080 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8019064:	687b      	ldr	r3, [r7, #4]
 8019066:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019068:	61bb      	str	r3, [r7, #24]
 801906a:	e002      	b.n	8019072 <tcp_enqueue_flags+0x11e>
 801906c:	69bb      	ldr	r3, [r7, #24]
 801906e:	681b      	ldr	r3, [r3, #0]
 8019070:	61bb      	str	r3, [r7, #24]
 8019072:	69bb      	ldr	r3, [r7, #24]
 8019074:	681b      	ldr	r3, [r3, #0]
 8019076:	2b00      	cmp	r3, #0
 8019078:	d1f8      	bne.n	801906c <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801907a:	69bb      	ldr	r3, [r7, #24]
 801907c:	68fa      	ldr	r2, [r7, #12]
 801907e:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8019080:	687b      	ldr	r3, [r7, #4]
 8019082:	2200      	movs	r2, #0
 8019084:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8019088:	78fb      	ldrb	r3, [r7, #3]
 801908a:	f003 0302 	and.w	r3, r3, #2
 801908e:	2b00      	cmp	r3, #0
 8019090:	d104      	bne.n	801909c <tcp_enqueue_flags+0x148>
 8019092:	78fb      	ldrb	r3, [r7, #3]
 8019094:	f003 0301 	and.w	r3, r3, #1
 8019098:	2b00      	cmp	r3, #0
 801909a:	d004      	beq.n	80190a6 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 801909c:	687b      	ldr	r3, [r7, #4]
 801909e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80190a0:	1c5a      	adds	r2, r3, #1
 80190a2:	687b      	ldr	r3, [r7, #4]
 80190a4:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80190a6:	78fb      	ldrb	r3, [r7, #3]
 80190a8:	f003 0301 	and.w	r3, r3, #1
 80190ac:	2b00      	cmp	r3, #0
 80190ae:	d006      	beq.n	80190be <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80190b0:	687b      	ldr	r3, [r7, #4]
 80190b2:	8b5b      	ldrh	r3, [r3, #26]
 80190b4:	f043 0320 	orr.w	r3, r3, #32
 80190b8:	b29a      	uxth	r2, r3
 80190ba:	687b      	ldr	r3, [r7, #4]
 80190bc:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80190be:	68fb      	ldr	r3, [r7, #12]
 80190c0:	685b      	ldr	r3, [r3, #4]
 80190c2:	4618      	mov	r0, r3
 80190c4:	f7fb fc32 	bl	801492c <pbuf_clen>
 80190c8:	4603      	mov	r3, r0
 80190ca:	461a      	mov	r2, r3
 80190cc:	687b      	ldr	r3, [r7, #4]
 80190ce:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80190d2:	4413      	add	r3, r2
 80190d4:	b29a      	uxth	r2, r3
 80190d6:	687b      	ldr	r3, [r7, #4]
 80190d8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80190dc:	687b      	ldr	r3, [r7, #4]
 80190de:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80190e2:	2b00      	cmp	r3, #0
 80190e4:	d00e      	beq.n	8019104 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80190e6:	687b      	ldr	r3, [r7, #4]
 80190e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80190ea:	2b00      	cmp	r3, #0
 80190ec:	d10a      	bne.n	8019104 <tcp_enqueue_flags+0x1b0>
 80190ee:	687b      	ldr	r3, [r7, #4]
 80190f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80190f2:	2b00      	cmp	r3, #0
 80190f4:	d106      	bne.n	8019104 <tcp_enqueue_flags+0x1b0>
 80190f6:	4b06      	ldr	r3, [pc, #24]	; (8019110 <tcp_enqueue_flags+0x1bc>)
 80190f8:	f240 4265 	movw	r2, #1125	; 0x465
 80190fc:	490b      	ldr	r1, [pc, #44]	; (801912c <tcp_enqueue_flags+0x1d8>)
 80190fe:	4806      	ldr	r0, [pc, #24]	; (8019118 <tcp_enqueue_flags+0x1c4>)
 8019100:	f006 f892 	bl	801f228 <printf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8019104:	2300      	movs	r3, #0
}
 8019106:	4618      	mov	r0, r3
 8019108:	3720      	adds	r7, #32
 801910a:	46bd      	mov	sp, r7
 801910c:	bd80      	pop	{r7, pc}
 801910e:	bf00      	nop
 8019110:	08026d48 	.word	0x08026d48
 8019114:	0802716c 	.word	0x0802716c
 8019118:	08026d9c 	.word	0x08026d9c
 801911c:	080271c4 	.word	0x080271c4
 8019120:	080271e4 	.word	0x080271e4
 8019124:	08027220 	.word	0x08027220
 8019128:	08027238 	.word	0x08027238
 801912c:	08027264 	.word	0x08027264

08019130 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8019130:	b5b0      	push	{r4, r5, r7, lr}
 8019132:	b08a      	sub	sp, #40	; 0x28
 8019134:	af00      	add	r7, sp, #0
 8019136:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8019138:	687b      	ldr	r3, [r7, #4]
 801913a:	2b00      	cmp	r3, #0
 801913c:	d106      	bne.n	801914c <tcp_output+0x1c>
 801913e:	4b8a      	ldr	r3, [pc, #552]	; (8019368 <tcp_output+0x238>)
 8019140:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8019144:	4989      	ldr	r1, [pc, #548]	; (801936c <tcp_output+0x23c>)
 8019146:	488a      	ldr	r0, [pc, #552]	; (8019370 <tcp_output+0x240>)
 8019148:	f006 f86e 	bl	801f228 <printf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801914c:	687b      	ldr	r3, [r7, #4]
 801914e:	7d1b      	ldrb	r3, [r3, #20]
 8019150:	2b01      	cmp	r3, #1
 8019152:	d106      	bne.n	8019162 <tcp_output+0x32>
 8019154:	4b84      	ldr	r3, [pc, #528]	; (8019368 <tcp_output+0x238>)
 8019156:	f240 42e3 	movw	r2, #1251	; 0x4e3
 801915a:	4986      	ldr	r1, [pc, #536]	; (8019374 <tcp_output+0x244>)
 801915c:	4884      	ldr	r0, [pc, #528]	; (8019370 <tcp_output+0x240>)
 801915e:	f006 f863 	bl	801f228 <printf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8019162:	4b85      	ldr	r3, [pc, #532]	; (8019378 <tcp_output+0x248>)
 8019164:	681b      	ldr	r3, [r3, #0]
 8019166:	687a      	ldr	r2, [r7, #4]
 8019168:	429a      	cmp	r2, r3
 801916a:	d101      	bne.n	8019170 <tcp_output+0x40>
    return ERR_OK;
 801916c:	2300      	movs	r3, #0
 801916e:	e1ce      	b.n	801950e <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8019170:	687b      	ldr	r3, [r7, #4]
 8019172:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8019176:	687b      	ldr	r3, [r7, #4]
 8019178:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801917c:	4293      	cmp	r3, r2
 801917e:	bf28      	it	cs
 8019180:	4613      	movcs	r3, r2
 8019182:	b29b      	uxth	r3, r3
 8019184:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8019186:	687b      	ldr	r3, [r7, #4]
 8019188:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801918a:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 801918c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801918e:	2b00      	cmp	r3, #0
 8019190:	d10b      	bne.n	80191aa <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8019192:	687b      	ldr	r3, [r7, #4]
 8019194:	8b5b      	ldrh	r3, [r3, #26]
 8019196:	f003 0302 	and.w	r3, r3, #2
 801919a:	2b00      	cmp	r3, #0
 801919c:	f000 81aa 	beq.w	80194f4 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80191a0:	6878      	ldr	r0, [r7, #4]
 80191a2:	f000 fdcb 	bl	8019d3c <tcp_send_empty_ack>
 80191a6:	4603      	mov	r3, r0
 80191a8:	e1b1      	b.n	801950e <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80191aa:	6879      	ldr	r1, [r7, #4]
 80191ac:	687b      	ldr	r3, [r7, #4]
 80191ae:	3304      	adds	r3, #4
 80191b0:	461a      	mov	r2, r3
 80191b2:	6878      	ldr	r0, [r7, #4]
 80191b4:	f7ff fc7c 	bl	8018ab0 <tcp_route>
 80191b8:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80191ba:	697b      	ldr	r3, [r7, #20]
 80191bc:	2b00      	cmp	r3, #0
 80191be:	d102      	bne.n	80191c6 <tcp_output+0x96>
    return ERR_RTE;
 80191c0:	f06f 0303 	mvn.w	r3, #3
 80191c4:	e1a3      	b.n	801950e <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80191c6:	687b      	ldr	r3, [r7, #4]
 80191c8:	2b00      	cmp	r3, #0
 80191ca:	d003      	beq.n	80191d4 <tcp_output+0xa4>
 80191cc:	687b      	ldr	r3, [r7, #4]
 80191ce:	681b      	ldr	r3, [r3, #0]
 80191d0:	2b00      	cmp	r3, #0
 80191d2:	d111      	bne.n	80191f8 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80191d4:	697b      	ldr	r3, [r7, #20]
 80191d6:	2b00      	cmp	r3, #0
 80191d8:	d002      	beq.n	80191e0 <tcp_output+0xb0>
 80191da:	697b      	ldr	r3, [r7, #20]
 80191dc:	3304      	adds	r3, #4
 80191de:	e000      	b.n	80191e2 <tcp_output+0xb2>
 80191e0:	2300      	movs	r3, #0
 80191e2:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80191e4:	693b      	ldr	r3, [r7, #16]
 80191e6:	2b00      	cmp	r3, #0
 80191e8:	d102      	bne.n	80191f0 <tcp_output+0xc0>
      return ERR_RTE;
 80191ea:	f06f 0303 	mvn.w	r3, #3
 80191ee:	e18e      	b.n	801950e <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80191f0:	693b      	ldr	r3, [r7, #16]
 80191f2:	681a      	ldr	r2, [r3, #0]
 80191f4:	687b      	ldr	r3, [r7, #4]
 80191f6:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 80191f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80191fa:	68db      	ldr	r3, [r3, #12]
 80191fc:	685b      	ldr	r3, [r3, #4]
 80191fe:	4618      	mov	r0, r3
 8019200:	f7f9 ff63 	bl	80130ca <lwip_htonl>
 8019204:	4602      	mov	r2, r0
 8019206:	687b      	ldr	r3, [r7, #4]
 8019208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801920a:	1ad3      	subs	r3, r2, r3
 801920c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801920e:	8912      	ldrh	r2, [r2, #8]
 8019210:	4413      	add	r3, r2
 8019212:	69ba      	ldr	r2, [r7, #24]
 8019214:	429a      	cmp	r2, r3
 8019216:	d227      	bcs.n	8019268 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8019218:	687b      	ldr	r3, [r7, #4]
 801921a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801921e:	461a      	mov	r2, r3
 8019220:	69bb      	ldr	r3, [r7, #24]
 8019222:	4293      	cmp	r3, r2
 8019224:	d114      	bne.n	8019250 <tcp_output+0x120>
 8019226:	687b      	ldr	r3, [r7, #4]
 8019228:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801922a:	2b00      	cmp	r3, #0
 801922c:	d110      	bne.n	8019250 <tcp_output+0x120>
 801922e:	687b      	ldr	r3, [r7, #4]
 8019230:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8019234:	2b00      	cmp	r3, #0
 8019236:	d10b      	bne.n	8019250 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8019238:	687b      	ldr	r3, [r7, #4]
 801923a:	2200      	movs	r2, #0
 801923c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8019240:	687b      	ldr	r3, [r7, #4]
 8019242:	2201      	movs	r2, #1
 8019244:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8019248:	687b      	ldr	r3, [r7, #4]
 801924a:	2200      	movs	r2, #0
 801924c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8019250:	687b      	ldr	r3, [r7, #4]
 8019252:	8b5b      	ldrh	r3, [r3, #26]
 8019254:	f003 0302 	and.w	r3, r3, #2
 8019258:	2b00      	cmp	r3, #0
 801925a:	f000 814d 	beq.w	80194f8 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 801925e:	6878      	ldr	r0, [r7, #4]
 8019260:	f000 fd6c 	bl	8019d3c <tcp_send_empty_ack>
 8019264:	4603      	mov	r3, r0
 8019266:	e152      	b.n	801950e <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8019268:	687b      	ldr	r3, [r7, #4]
 801926a:	2200      	movs	r2, #0
 801926c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8019270:	687b      	ldr	r3, [r7, #4]
 8019272:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019274:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8019276:	6a3b      	ldr	r3, [r7, #32]
 8019278:	2b00      	cmp	r3, #0
 801927a:	f000 811c 	beq.w	80194b6 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 801927e:	e002      	b.n	8019286 <tcp_output+0x156>
 8019280:	6a3b      	ldr	r3, [r7, #32]
 8019282:	681b      	ldr	r3, [r3, #0]
 8019284:	623b      	str	r3, [r7, #32]
 8019286:	6a3b      	ldr	r3, [r7, #32]
 8019288:	681b      	ldr	r3, [r3, #0]
 801928a:	2b00      	cmp	r3, #0
 801928c:	d1f8      	bne.n	8019280 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801928e:	e112      	b.n	80194b6 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8019290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019292:	68db      	ldr	r3, [r3, #12]
 8019294:	899b      	ldrh	r3, [r3, #12]
 8019296:	b29b      	uxth	r3, r3
 8019298:	4618      	mov	r0, r3
 801929a:	f7f9 ff01 	bl	80130a0 <lwip_htons>
 801929e:	4603      	mov	r3, r0
 80192a0:	b2db      	uxtb	r3, r3
 80192a2:	f003 0304 	and.w	r3, r3, #4
 80192a6:	2b00      	cmp	r3, #0
 80192a8:	d006      	beq.n	80192b8 <tcp_output+0x188>
 80192aa:	4b2f      	ldr	r3, [pc, #188]	; (8019368 <tcp_output+0x238>)
 80192ac:	f240 5236 	movw	r2, #1334	; 0x536
 80192b0:	4932      	ldr	r1, [pc, #200]	; (801937c <tcp_output+0x24c>)
 80192b2:	482f      	ldr	r0, [pc, #188]	; (8019370 <tcp_output+0x240>)
 80192b4:	f005 ffb8 	bl	801f228 <printf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80192b8:	687b      	ldr	r3, [r7, #4]
 80192ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80192bc:	2b00      	cmp	r3, #0
 80192be:	d01f      	beq.n	8019300 <tcp_output+0x1d0>
 80192c0:	687b      	ldr	r3, [r7, #4]
 80192c2:	8b5b      	ldrh	r3, [r3, #26]
 80192c4:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80192c8:	2b00      	cmp	r3, #0
 80192ca:	d119      	bne.n	8019300 <tcp_output+0x1d0>
 80192cc:	687b      	ldr	r3, [r7, #4]
 80192ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80192d0:	2b00      	cmp	r3, #0
 80192d2:	d00b      	beq.n	80192ec <tcp_output+0x1bc>
 80192d4:	687b      	ldr	r3, [r7, #4]
 80192d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80192d8:	681b      	ldr	r3, [r3, #0]
 80192da:	2b00      	cmp	r3, #0
 80192dc:	d110      	bne.n	8019300 <tcp_output+0x1d0>
 80192de:	687b      	ldr	r3, [r7, #4]
 80192e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80192e2:	891a      	ldrh	r2, [r3, #8]
 80192e4:	687b      	ldr	r3, [r7, #4]
 80192e6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80192e8:	429a      	cmp	r2, r3
 80192ea:	d209      	bcs.n	8019300 <tcp_output+0x1d0>
 80192ec:	687b      	ldr	r3, [r7, #4]
 80192ee:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80192f2:	2b00      	cmp	r3, #0
 80192f4:	d004      	beq.n	8019300 <tcp_output+0x1d0>
 80192f6:	687b      	ldr	r3, [r7, #4]
 80192f8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80192fc:	2b08      	cmp	r3, #8
 80192fe:	d901      	bls.n	8019304 <tcp_output+0x1d4>
 8019300:	2301      	movs	r3, #1
 8019302:	e000      	b.n	8019306 <tcp_output+0x1d6>
 8019304:	2300      	movs	r3, #0
 8019306:	2b00      	cmp	r3, #0
 8019308:	d106      	bne.n	8019318 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801930a:	687b      	ldr	r3, [r7, #4]
 801930c:	8b5b      	ldrh	r3, [r3, #26]
 801930e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8019312:	2b00      	cmp	r3, #0
 8019314:	f000 80e4 	beq.w	80194e0 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8019318:	687b      	ldr	r3, [r7, #4]
 801931a:	7d1b      	ldrb	r3, [r3, #20]
 801931c:	2b02      	cmp	r3, #2
 801931e:	d00d      	beq.n	801933c <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8019320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019322:	68db      	ldr	r3, [r3, #12]
 8019324:	899b      	ldrh	r3, [r3, #12]
 8019326:	b29c      	uxth	r4, r3
 8019328:	2010      	movs	r0, #16
 801932a:	f7f9 feb9 	bl	80130a0 <lwip_htons>
 801932e:	4603      	mov	r3, r0
 8019330:	461a      	mov	r2, r3
 8019332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019334:	68db      	ldr	r3, [r3, #12]
 8019336:	4322      	orrs	r2, r4
 8019338:	b292      	uxth	r2, r2
 801933a:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 801933c:	697a      	ldr	r2, [r7, #20]
 801933e:	6879      	ldr	r1, [r7, #4]
 8019340:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019342:	f000 f909 	bl	8019558 <tcp_output_segment>
 8019346:	4603      	mov	r3, r0
 8019348:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801934a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801934e:	2b00      	cmp	r3, #0
 8019350:	d016      	beq.n	8019380 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019352:	687b      	ldr	r3, [r7, #4]
 8019354:	8b5b      	ldrh	r3, [r3, #26]
 8019356:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801935a:	b29a      	uxth	r2, r3
 801935c:	687b      	ldr	r3, [r7, #4]
 801935e:	835a      	strh	r2, [r3, #26]
      return err;
 8019360:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019364:	e0d3      	b.n	801950e <tcp_output+0x3de>
 8019366:	bf00      	nop
 8019368:	08026d48 	.word	0x08026d48
 801936c:	0802728c 	.word	0x0802728c
 8019370:	08026d9c 	.word	0x08026d9c
 8019374:	080272a4 	.word	0x080272a4
 8019378:	2000c260 	.word	0x2000c260
 801937c:	080272cc 	.word	0x080272cc
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8019380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019382:	681a      	ldr	r2, [r3, #0]
 8019384:	687b      	ldr	r3, [r7, #4]
 8019386:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8019388:	687b      	ldr	r3, [r7, #4]
 801938a:	7d1b      	ldrb	r3, [r3, #20]
 801938c:	2b02      	cmp	r3, #2
 801938e:	d006      	beq.n	801939e <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019390:	687b      	ldr	r3, [r7, #4]
 8019392:	8b5b      	ldrh	r3, [r3, #26]
 8019394:	f023 0303 	bic.w	r3, r3, #3
 8019398:	b29a      	uxth	r2, r3
 801939a:	687b      	ldr	r3, [r7, #4]
 801939c:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801939e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80193a0:	68db      	ldr	r3, [r3, #12]
 80193a2:	685b      	ldr	r3, [r3, #4]
 80193a4:	4618      	mov	r0, r3
 80193a6:	f7f9 fe90 	bl	80130ca <lwip_htonl>
 80193aa:	4604      	mov	r4, r0
 80193ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80193ae:	891b      	ldrh	r3, [r3, #8]
 80193b0:	461d      	mov	r5, r3
 80193b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80193b4:	68db      	ldr	r3, [r3, #12]
 80193b6:	899b      	ldrh	r3, [r3, #12]
 80193b8:	b29b      	uxth	r3, r3
 80193ba:	4618      	mov	r0, r3
 80193bc:	f7f9 fe70 	bl	80130a0 <lwip_htons>
 80193c0:	4603      	mov	r3, r0
 80193c2:	b2db      	uxtb	r3, r3
 80193c4:	f003 0303 	and.w	r3, r3, #3
 80193c8:	2b00      	cmp	r3, #0
 80193ca:	d001      	beq.n	80193d0 <tcp_output+0x2a0>
 80193cc:	2301      	movs	r3, #1
 80193ce:	e000      	b.n	80193d2 <tcp_output+0x2a2>
 80193d0:	2300      	movs	r3, #0
 80193d2:	442b      	add	r3, r5
 80193d4:	4423      	add	r3, r4
 80193d6:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80193d8:	687b      	ldr	r3, [r7, #4]
 80193da:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80193dc:	68bb      	ldr	r3, [r7, #8]
 80193de:	1ad3      	subs	r3, r2, r3
 80193e0:	2b00      	cmp	r3, #0
 80193e2:	da02      	bge.n	80193ea <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 80193e4:	687b      	ldr	r3, [r7, #4]
 80193e6:	68ba      	ldr	r2, [r7, #8]
 80193e8:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80193ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80193ec:	891b      	ldrh	r3, [r3, #8]
 80193ee:	461c      	mov	r4, r3
 80193f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80193f2:	68db      	ldr	r3, [r3, #12]
 80193f4:	899b      	ldrh	r3, [r3, #12]
 80193f6:	b29b      	uxth	r3, r3
 80193f8:	4618      	mov	r0, r3
 80193fa:	f7f9 fe51 	bl	80130a0 <lwip_htons>
 80193fe:	4603      	mov	r3, r0
 8019400:	b2db      	uxtb	r3, r3
 8019402:	f003 0303 	and.w	r3, r3, #3
 8019406:	2b00      	cmp	r3, #0
 8019408:	d001      	beq.n	801940e <tcp_output+0x2de>
 801940a:	2301      	movs	r3, #1
 801940c:	e000      	b.n	8019410 <tcp_output+0x2e0>
 801940e:	2300      	movs	r3, #0
 8019410:	4423      	add	r3, r4
 8019412:	2b00      	cmp	r3, #0
 8019414:	d049      	beq.n	80194aa <tcp_output+0x37a>
      seg->next = NULL;
 8019416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019418:	2200      	movs	r2, #0
 801941a:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 801941c:	687b      	ldr	r3, [r7, #4]
 801941e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019420:	2b00      	cmp	r3, #0
 8019422:	d105      	bne.n	8019430 <tcp_output+0x300>
        pcb->unacked = seg;
 8019424:	687b      	ldr	r3, [r7, #4]
 8019426:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019428:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 801942a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801942c:	623b      	str	r3, [r7, #32]
 801942e:	e03f      	b.n	80194b0 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8019430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019432:	68db      	ldr	r3, [r3, #12]
 8019434:	685b      	ldr	r3, [r3, #4]
 8019436:	4618      	mov	r0, r3
 8019438:	f7f9 fe47 	bl	80130ca <lwip_htonl>
 801943c:	4604      	mov	r4, r0
 801943e:	6a3b      	ldr	r3, [r7, #32]
 8019440:	68db      	ldr	r3, [r3, #12]
 8019442:	685b      	ldr	r3, [r3, #4]
 8019444:	4618      	mov	r0, r3
 8019446:	f7f9 fe40 	bl	80130ca <lwip_htonl>
 801944a:	4603      	mov	r3, r0
 801944c:	1ae3      	subs	r3, r4, r3
 801944e:	2b00      	cmp	r3, #0
 8019450:	da24      	bge.n	801949c <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8019452:	687b      	ldr	r3, [r7, #4]
 8019454:	3370      	adds	r3, #112	; 0x70
 8019456:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8019458:	e002      	b.n	8019460 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801945a:	69fb      	ldr	r3, [r7, #28]
 801945c:	681b      	ldr	r3, [r3, #0]
 801945e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8019460:	69fb      	ldr	r3, [r7, #28]
 8019462:	681b      	ldr	r3, [r3, #0]
 8019464:	2b00      	cmp	r3, #0
 8019466:	d011      	beq.n	801948c <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8019468:	69fb      	ldr	r3, [r7, #28]
 801946a:	681b      	ldr	r3, [r3, #0]
 801946c:	68db      	ldr	r3, [r3, #12]
 801946e:	685b      	ldr	r3, [r3, #4]
 8019470:	4618      	mov	r0, r3
 8019472:	f7f9 fe2a 	bl	80130ca <lwip_htonl>
 8019476:	4604      	mov	r4, r0
 8019478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801947a:	68db      	ldr	r3, [r3, #12]
 801947c:	685b      	ldr	r3, [r3, #4]
 801947e:	4618      	mov	r0, r3
 8019480:	f7f9 fe23 	bl	80130ca <lwip_htonl>
 8019484:	4603      	mov	r3, r0
 8019486:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8019488:	2b00      	cmp	r3, #0
 801948a:	dbe6      	blt.n	801945a <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 801948c:	69fb      	ldr	r3, [r7, #28]
 801948e:	681a      	ldr	r2, [r3, #0]
 8019490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019492:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8019494:	69fb      	ldr	r3, [r7, #28]
 8019496:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019498:	601a      	str	r2, [r3, #0]
 801949a:	e009      	b.n	80194b0 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 801949c:	6a3b      	ldr	r3, [r7, #32]
 801949e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80194a0:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 80194a2:	6a3b      	ldr	r3, [r7, #32]
 80194a4:	681b      	ldr	r3, [r3, #0]
 80194a6:	623b      	str	r3, [r7, #32]
 80194a8:	e002      	b.n	80194b0 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80194aa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80194ac:	f7fc fc3f 	bl	8015d2e <tcp_seg_free>
    }
    seg = pcb->unsent;
 80194b0:	687b      	ldr	r3, [r7, #4]
 80194b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80194b4:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 80194b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80194b8:	2b00      	cmp	r3, #0
 80194ba:	d012      	beq.n	80194e2 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80194bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80194be:	68db      	ldr	r3, [r3, #12]
 80194c0:	685b      	ldr	r3, [r3, #4]
 80194c2:	4618      	mov	r0, r3
 80194c4:	f7f9 fe01 	bl	80130ca <lwip_htonl>
 80194c8:	4602      	mov	r2, r0
 80194ca:	687b      	ldr	r3, [r7, #4]
 80194cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80194ce:	1ad3      	subs	r3, r2, r3
 80194d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80194d2:	8912      	ldrh	r2, [r2, #8]
 80194d4:	4413      	add	r3, r2
  while (seg != NULL &&
 80194d6:	69ba      	ldr	r2, [r7, #24]
 80194d8:	429a      	cmp	r2, r3
 80194da:	f4bf aed9 	bcs.w	8019290 <tcp_output+0x160>
 80194de:	e000      	b.n	80194e2 <tcp_output+0x3b2>
      break;
 80194e0:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80194e2:	687b      	ldr	r3, [r7, #4]
 80194e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80194e6:	2b00      	cmp	r3, #0
 80194e8:	d108      	bne.n	80194fc <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80194ea:	687b      	ldr	r3, [r7, #4]
 80194ec:	2200      	movs	r2, #0
 80194ee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 80194f2:	e004      	b.n	80194fe <tcp_output+0x3ce>
    goto output_done;
 80194f4:	bf00      	nop
 80194f6:	e002      	b.n	80194fe <tcp_output+0x3ce>
    goto output_done;
 80194f8:	bf00      	nop
 80194fa:	e000      	b.n	80194fe <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 80194fc:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80194fe:	687b      	ldr	r3, [r7, #4]
 8019500:	8b5b      	ldrh	r3, [r3, #26]
 8019502:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8019506:	b29a      	uxth	r2, r3
 8019508:	687b      	ldr	r3, [r7, #4]
 801950a:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 801950c:	2300      	movs	r3, #0
}
 801950e:	4618      	mov	r0, r3
 8019510:	3728      	adds	r7, #40	; 0x28
 8019512:	46bd      	mov	sp, r7
 8019514:	bdb0      	pop	{r4, r5, r7, pc}
 8019516:	bf00      	nop

08019518 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8019518:	b580      	push	{r7, lr}
 801951a:	b082      	sub	sp, #8
 801951c:	af00      	add	r7, sp, #0
 801951e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8019520:	687b      	ldr	r3, [r7, #4]
 8019522:	2b00      	cmp	r3, #0
 8019524:	d106      	bne.n	8019534 <tcp_output_segment_busy+0x1c>
 8019526:	4b09      	ldr	r3, [pc, #36]	; (801954c <tcp_output_segment_busy+0x34>)
 8019528:	f240 529a 	movw	r2, #1434	; 0x59a
 801952c:	4908      	ldr	r1, [pc, #32]	; (8019550 <tcp_output_segment_busy+0x38>)
 801952e:	4809      	ldr	r0, [pc, #36]	; (8019554 <tcp_output_segment_busy+0x3c>)
 8019530:	f005 fe7a 	bl	801f228 <printf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8019534:	687b      	ldr	r3, [r7, #4]
 8019536:	685b      	ldr	r3, [r3, #4]
 8019538:	7b9b      	ldrb	r3, [r3, #14]
 801953a:	2b01      	cmp	r3, #1
 801953c:	d001      	beq.n	8019542 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801953e:	2301      	movs	r3, #1
 8019540:	e000      	b.n	8019544 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8019542:	2300      	movs	r3, #0
}
 8019544:	4618      	mov	r0, r3
 8019546:	3708      	adds	r7, #8
 8019548:	46bd      	mov	sp, r7
 801954a:	bd80      	pop	{r7, pc}
 801954c:	08026d48 	.word	0x08026d48
 8019550:	080272e4 	.word	0x080272e4
 8019554:	08026d9c 	.word	0x08026d9c

08019558 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8019558:	b5b0      	push	{r4, r5, r7, lr}
 801955a:	b08c      	sub	sp, #48	; 0x30
 801955c:	af04      	add	r7, sp, #16
 801955e:	60f8      	str	r0, [r7, #12]
 8019560:	60b9      	str	r1, [r7, #8]
 8019562:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8019564:	68fb      	ldr	r3, [r7, #12]
 8019566:	2b00      	cmp	r3, #0
 8019568:	d106      	bne.n	8019578 <tcp_output_segment+0x20>
 801956a:	4b63      	ldr	r3, [pc, #396]	; (80196f8 <tcp_output_segment+0x1a0>)
 801956c:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8019570:	4962      	ldr	r1, [pc, #392]	; (80196fc <tcp_output_segment+0x1a4>)
 8019572:	4863      	ldr	r0, [pc, #396]	; (8019700 <tcp_output_segment+0x1a8>)
 8019574:	f005 fe58 	bl	801f228 <printf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8019578:	68bb      	ldr	r3, [r7, #8]
 801957a:	2b00      	cmp	r3, #0
 801957c:	d106      	bne.n	801958c <tcp_output_segment+0x34>
 801957e:	4b5e      	ldr	r3, [pc, #376]	; (80196f8 <tcp_output_segment+0x1a0>)
 8019580:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8019584:	495f      	ldr	r1, [pc, #380]	; (8019704 <tcp_output_segment+0x1ac>)
 8019586:	485e      	ldr	r0, [pc, #376]	; (8019700 <tcp_output_segment+0x1a8>)
 8019588:	f005 fe4e 	bl	801f228 <printf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 801958c:	687b      	ldr	r3, [r7, #4]
 801958e:	2b00      	cmp	r3, #0
 8019590:	d106      	bne.n	80195a0 <tcp_output_segment+0x48>
 8019592:	4b59      	ldr	r3, [pc, #356]	; (80196f8 <tcp_output_segment+0x1a0>)
 8019594:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8019598:	495b      	ldr	r1, [pc, #364]	; (8019708 <tcp_output_segment+0x1b0>)
 801959a:	4859      	ldr	r0, [pc, #356]	; (8019700 <tcp_output_segment+0x1a8>)
 801959c:	f005 fe44 	bl	801f228 <printf>

  if (tcp_output_segment_busy(seg)) {
 80195a0:	68f8      	ldr	r0, [r7, #12]
 80195a2:	f7ff ffb9 	bl	8019518 <tcp_output_segment_busy>
 80195a6:	4603      	mov	r3, r0
 80195a8:	2b00      	cmp	r3, #0
 80195aa:	d001      	beq.n	80195b0 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80195ac:	2300      	movs	r3, #0
 80195ae:	e09f      	b.n	80196f0 <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80195b0:	68bb      	ldr	r3, [r7, #8]
 80195b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80195b4:	68fb      	ldr	r3, [r7, #12]
 80195b6:	68dc      	ldr	r4, [r3, #12]
 80195b8:	4610      	mov	r0, r2
 80195ba:	f7f9 fd86 	bl	80130ca <lwip_htonl>
 80195be:	4603      	mov	r3, r0
 80195c0:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80195c2:	68bb      	ldr	r3, [r7, #8]
 80195c4:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80195c6:	68fb      	ldr	r3, [r7, #12]
 80195c8:	68dc      	ldr	r4, [r3, #12]
 80195ca:	4610      	mov	r0, r2
 80195cc:	f7f9 fd68 	bl	80130a0 <lwip_htons>
 80195d0:	4603      	mov	r3, r0
 80195d2:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80195d4:	68bb      	ldr	r3, [r7, #8]
 80195d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80195d8:	68ba      	ldr	r2, [r7, #8]
 80195da:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80195dc:	441a      	add	r2, r3
 80195de:	68bb      	ldr	r3, [r7, #8]
 80195e0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80195e2:	68fb      	ldr	r3, [r7, #12]
 80195e4:	68db      	ldr	r3, [r3, #12]
 80195e6:	3314      	adds	r3, #20
 80195e8:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80195ea:	68fb      	ldr	r3, [r7, #12]
 80195ec:	7a9b      	ldrb	r3, [r3, #10]
 80195ee:	f003 0301 	and.w	r3, r3, #1
 80195f2:	2b00      	cmp	r3, #0
 80195f4:	d015      	beq.n	8019622 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 80195f6:	68bb      	ldr	r3, [r7, #8]
 80195f8:	3304      	adds	r3, #4
 80195fa:	461a      	mov	r2, r3
 80195fc:	6879      	ldr	r1, [r7, #4]
 80195fe:	f44f 7006 	mov.w	r0, #536	; 0x218
 8019602:	f7fc fe8b 	bl	801631c <tcp_eff_send_mss_netif>
 8019606:	4603      	mov	r3, r0
 8019608:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801960a:	8b7b      	ldrh	r3, [r7, #26]
 801960c:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8019610:	4618      	mov	r0, r3
 8019612:	f7f9 fd5a 	bl	80130ca <lwip_htonl>
 8019616:	4602      	mov	r2, r0
 8019618:	69fb      	ldr	r3, [r7, #28]
 801961a:	601a      	str	r2, [r3, #0]
    opts += 1;
 801961c:	69fb      	ldr	r3, [r7, #28]
 801961e:	3304      	adds	r3, #4
 8019620:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8019622:	68bb      	ldr	r3, [r7, #8]
 8019624:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8019628:	2b00      	cmp	r3, #0
 801962a:	da02      	bge.n	8019632 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 801962c:	68bb      	ldr	r3, [r7, #8]
 801962e:	2200      	movs	r2, #0
 8019630:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8019632:	68bb      	ldr	r3, [r7, #8]
 8019634:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8019636:	2b00      	cmp	r3, #0
 8019638:	d10c      	bne.n	8019654 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801963a:	4b34      	ldr	r3, [pc, #208]	; (801970c <tcp_output_segment+0x1b4>)
 801963c:	681a      	ldr	r2, [r3, #0]
 801963e:	68bb      	ldr	r3, [r7, #8]
 8019640:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8019642:	68fb      	ldr	r3, [r7, #12]
 8019644:	68db      	ldr	r3, [r3, #12]
 8019646:	685b      	ldr	r3, [r3, #4]
 8019648:	4618      	mov	r0, r3
 801964a:	f7f9 fd3e 	bl	80130ca <lwip_htonl>
 801964e:	4602      	mov	r2, r0
 8019650:	68bb      	ldr	r3, [r7, #8]
 8019652:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8019654:	68fb      	ldr	r3, [r7, #12]
 8019656:	68da      	ldr	r2, [r3, #12]
 8019658:	68fb      	ldr	r3, [r7, #12]
 801965a:	685b      	ldr	r3, [r3, #4]
 801965c:	685b      	ldr	r3, [r3, #4]
 801965e:	1ad3      	subs	r3, r2, r3
 8019660:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8019662:	68fb      	ldr	r3, [r7, #12]
 8019664:	685b      	ldr	r3, [r3, #4]
 8019666:	8959      	ldrh	r1, [r3, #10]
 8019668:	68fb      	ldr	r3, [r7, #12]
 801966a:	685b      	ldr	r3, [r3, #4]
 801966c:	8b3a      	ldrh	r2, [r7, #24]
 801966e:	1a8a      	subs	r2, r1, r2
 8019670:	b292      	uxth	r2, r2
 8019672:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8019674:	68fb      	ldr	r3, [r7, #12]
 8019676:	685b      	ldr	r3, [r3, #4]
 8019678:	8919      	ldrh	r1, [r3, #8]
 801967a:	68fb      	ldr	r3, [r7, #12]
 801967c:	685b      	ldr	r3, [r3, #4]
 801967e:	8b3a      	ldrh	r2, [r7, #24]
 8019680:	1a8a      	subs	r2, r1, r2
 8019682:	b292      	uxth	r2, r2
 8019684:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8019686:	68fb      	ldr	r3, [r7, #12]
 8019688:	685b      	ldr	r3, [r3, #4]
 801968a:	68fa      	ldr	r2, [r7, #12]
 801968c:	68d2      	ldr	r2, [r2, #12]
 801968e:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8019690:	68fb      	ldr	r3, [r7, #12]
 8019692:	68db      	ldr	r3, [r3, #12]
 8019694:	2200      	movs	r2, #0
 8019696:	741a      	strb	r2, [r3, #16]
 8019698:	2200      	movs	r2, #0
 801969a:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801969c:	68fb      	ldr	r3, [r7, #12]
 801969e:	68db      	ldr	r3, [r3, #12]
 80196a0:	f103 0214 	add.w	r2, r3, #20
 80196a4:	68fb      	ldr	r3, [r7, #12]
 80196a6:	7a9b      	ldrb	r3, [r3, #10]
 80196a8:	009b      	lsls	r3, r3, #2
 80196aa:	f003 0304 	and.w	r3, r3, #4
 80196ae:	4413      	add	r3, r2
 80196b0:	69fa      	ldr	r2, [r7, #28]
 80196b2:	429a      	cmp	r2, r3
 80196b4:	d006      	beq.n	80196c4 <tcp_output_segment+0x16c>
 80196b6:	4b10      	ldr	r3, [pc, #64]	; (80196f8 <tcp_output_segment+0x1a0>)
 80196b8:	f240 621c 	movw	r2, #1564	; 0x61c
 80196bc:	4914      	ldr	r1, [pc, #80]	; (8019710 <tcp_output_segment+0x1b8>)
 80196be:	4810      	ldr	r0, [pc, #64]	; (8019700 <tcp_output_segment+0x1a8>)
 80196c0:	f005 fdb2 	bl	801f228 <printf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80196c4:	68fb      	ldr	r3, [r7, #12]
 80196c6:	6858      	ldr	r0, [r3, #4]
 80196c8:	68b9      	ldr	r1, [r7, #8]
 80196ca:	68bb      	ldr	r3, [r7, #8]
 80196cc:	1d1c      	adds	r4, r3, #4
 80196ce:	68bb      	ldr	r3, [r7, #8]
 80196d0:	7add      	ldrb	r5, [r3, #11]
 80196d2:	68bb      	ldr	r3, [r7, #8]
 80196d4:	7a9b      	ldrb	r3, [r3, #10]
 80196d6:	687a      	ldr	r2, [r7, #4]
 80196d8:	9202      	str	r2, [sp, #8]
 80196da:	2206      	movs	r2, #6
 80196dc:	9201      	str	r2, [sp, #4]
 80196de:	9300      	str	r3, [sp, #0]
 80196e0:	462b      	mov	r3, r5
 80196e2:	4622      	mov	r2, r4
 80196e4:	f004 fc1c 	bl	801df20 <ip4_output_if>
 80196e8:	4603      	mov	r3, r0
 80196ea:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 80196ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80196f0:	4618      	mov	r0, r3
 80196f2:	3720      	adds	r7, #32
 80196f4:	46bd      	mov	sp, r7
 80196f6:	bdb0      	pop	{r4, r5, r7, pc}
 80196f8:	08026d48 	.word	0x08026d48
 80196fc:	0802730c 	.word	0x0802730c
 8019700:	08026d9c 	.word	0x08026d9c
 8019704:	0802732c 	.word	0x0802732c
 8019708:	0802734c 	.word	0x0802734c
 801970c:	2000c214 	.word	0x2000c214
 8019710:	08027370 	.word	0x08027370

08019714 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8019714:	b5b0      	push	{r4, r5, r7, lr}
 8019716:	b084      	sub	sp, #16
 8019718:	af00      	add	r7, sp, #0
 801971a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801971c:	687b      	ldr	r3, [r7, #4]
 801971e:	2b00      	cmp	r3, #0
 8019720:	d106      	bne.n	8019730 <tcp_rexmit_rto_prepare+0x1c>
 8019722:	4b31      	ldr	r3, [pc, #196]	; (80197e8 <tcp_rexmit_rto_prepare+0xd4>)
 8019724:	f240 6263 	movw	r2, #1635	; 0x663
 8019728:	4930      	ldr	r1, [pc, #192]	; (80197ec <tcp_rexmit_rto_prepare+0xd8>)
 801972a:	4831      	ldr	r0, [pc, #196]	; (80197f0 <tcp_rexmit_rto_prepare+0xdc>)
 801972c:	f005 fd7c 	bl	801f228 <printf>

  if (pcb->unacked == NULL) {
 8019730:	687b      	ldr	r3, [r7, #4]
 8019732:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019734:	2b00      	cmp	r3, #0
 8019736:	d102      	bne.n	801973e <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8019738:	f06f 0305 	mvn.w	r3, #5
 801973c:	e050      	b.n	80197e0 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801973e:	687b      	ldr	r3, [r7, #4]
 8019740:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019742:	60fb      	str	r3, [r7, #12]
 8019744:	e00b      	b.n	801975e <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8019746:	68f8      	ldr	r0, [r7, #12]
 8019748:	f7ff fee6 	bl	8019518 <tcp_output_segment_busy>
 801974c:	4603      	mov	r3, r0
 801974e:	2b00      	cmp	r3, #0
 8019750:	d002      	beq.n	8019758 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8019752:	f06f 0305 	mvn.w	r3, #5
 8019756:	e043      	b.n	80197e0 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8019758:	68fb      	ldr	r3, [r7, #12]
 801975a:	681b      	ldr	r3, [r3, #0]
 801975c:	60fb      	str	r3, [r7, #12]
 801975e:	68fb      	ldr	r3, [r7, #12]
 8019760:	681b      	ldr	r3, [r3, #0]
 8019762:	2b00      	cmp	r3, #0
 8019764:	d1ef      	bne.n	8019746 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8019766:	68f8      	ldr	r0, [r7, #12]
 8019768:	f7ff fed6 	bl	8019518 <tcp_output_segment_busy>
 801976c:	4603      	mov	r3, r0
 801976e:	2b00      	cmp	r3, #0
 8019770:	d002      	beq.n	8019778 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8019772:	f06f 0305 	mvn.w	r3, #5
 8019776:	e033      	b.n	80197e0 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8019778:	687b      	ldr	r3, [r7, #4]
 801977a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801977c:	68fb      	ldr	r3, [r7, #12]
 801977e:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8019780:	687b      	ldr	r3, [r7, #4]
 8019782:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8019784:	687b      	ldr	r3, [r7, #4]
 8019786:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8019788:	687b      	ldr	r3, [r7, #4]
 801978a:	2200      	movs	r2, #0
 801978c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801978e:	687b      	ldr	r3, [r7, #4]
 8019790:	8b5b      	ldrh	r3, [r3, #26]
 8019792:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8019796:	b29a      	uxth	r2, r3
 8019798:	687b      	ldr	r3, [r7, #4]
 801979a:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801979c:	68fb      	ldr	r3, [r7, #12]
 801979e:	68db      	ldr	r3, [r3, #12]
 80197a0:	685b      	ldr	r3, [r3, #4]
 80197a2:	4618      	mov	r0, r3
 80197a4:	f7f9 fc91 	bl	80130ca <lwip_htonl>
 80197a8:	4604      	mov	r4, r0
 80197aa:	68fb      	ldr	r3, [r7, #12]
 80197ac:	891b      	ldrh	r3, [r3, #8]
 80197ae:	461d      	mov	r5, r3
 80197b0:	68fb      	ldr	r3, [r7, #12]
 80197b2:	68db      	ldr	r3, [r3, #12]
 80197b4:	899b      	ldrh	r3, [r3, #12]
 80197b6:	b29b      	uxth	r3, r3
 80197b8:	4618      	mov	r0, r3
 80197ba:	f7f9 fc71 	bl	80130a0 <lwip_htons>
 80197be:	4603      	mov	r3, r0
 80197c0:	b2db      	uxtb	r3, r3
 80197c2:	f003 0303 	and.w	r3, r3, #3
 80197c6:	2b00      	cmp	r3, #0
 80197c8:	d001      	beq.n	80197ce <tcp_rexmit_rto_prepare+0xba>
 80197ca:	2301      	movs	r3, #1
 80197cc:	e000      	b.n	80197d0 <tcp_rexmit_rto_prepare+0xbc>
 80197ce:	2300      	movs	r3, #0
 80197d0:	442b      	add	r3, r5
 80197d2:	18e2      	adds	r2, r4, r3
 80197d4:	687b      	ldr	r3, [r7, #4]
 80197d6:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80197d8:	687b      	ldr	r3, [r7, #4]
 80197da:	2200      	movs	r2, #0
 80197dc:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 80197de:	2300      	movs	r3, #0
}
 80197e0:	4618      	mov	r0, r3
 80197e2:	3710      	adds	r7, #16
 80197e4:	46bd      	mov	sp, r7
 80197e6:	bdb0      	pop	{r4, r5, r7, pc}
 80197e8:	08026d48 	.word	0x08026d48
 80197ec:	08027384 	.word	0x08027384
 80197f0:	08026d9c 	.word	0x08026d9c

080197f4 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 80197f4:	b580      	push	{r7, lr}
 80197f6:	b082      	sub	sp, #8
 80197f8:	af00      	add	r7, sp, #0
 80197fa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 80197fc:	687b      	ldr	r3, [r7, #4]
 80197fe:	2b00      	cmp	r3, #0
 8019800:	d106      	bne.n	8019810 <tcp_rexmit_rto_commit+0x1c>
 8019802:	4b0d      	ldr	r3, [pc, #52]	; (8019838 <tcp_rexmit_rto_commit+0x44>)
 8019804:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8019808:	490c      	ldr	r1, [pc, #48]	; (801983c <tcp_rexmit_rto_commit+0x48>)
 801980a:	480d      	ldr	r0, [pc, #52]	; (8019840 <tcp_rexmit_rto_commit+0x4c>)
 801980c:	f005 fd0c 	bl	801f228 <printf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8019810:	687b      	ldr	r3, [r7, #4]
 8019812:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8019816:	2bff      	cmp	r3, #255	; 0xff
 8019818:	d007      	beq.n	801982a <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801981a:	687b      	ldr	r3, [r7, #4]
 801981c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8019820:	3301      	adds	r3, #1
 8019822:	b2da      	uxtb	r2, r3
 8019824:	687b      	ldr	r3, [r7, #4]
 8019826:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801982a:	6878      	ldr	r0, [r7, #4]
 801982c:	f7ff fc80 	bl	8019130 <tcp_output>
}
 8019830:	bf00      	nop
 8019832:	3708      	adds	r7, #8
 8019834:	46bd      	mov	sp, r7
 8019836:	bd80      	pop	{r7, pc}
 8019838:	08026d48 	.word	0x08026d48
 801983c:	080273a8 	.word	0x080273a8
 8019840:	08026d9c 	.word	0x08026d9c

08019844 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8019844:	b580      	push	{r7, lr}
 8019846:	b082      	sub	sp, #8
 8019848:	af00      	add	r7, sp, #0
 801984a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801984c:	687b      	ldr	r3, [r7, #4]
 801984e:	2b00      	cmp	r3, #0
 8019850:	d106      	bne.n	8019860 <tcp_rexmit_rto+0x1c>
 8019852:	4b0a      	ldr	r3, [pc, #40]	; (801987c <tcp_rexmit_rto+0x38>)
 8019854:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8019858:	4909      	ldr	r1, [pc, #36]	; (8019880 <tcp_rexmit_rto+0x3c>)
 801985a:	480a      	ldr	r0, [pc, #40]	; (8019884 <tcp_rexmit_rto+0x40>)
 801985c:	f005 fce4 	bl	801f228 <printf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8019860:	6878      	ldr	r0, [r7, #4]
 8019862:	f7ff ff57 	bl	8019714 <tcp_rexmit_rto_prepare>
 8019866:	4603      	mov	r3, r0
 8019868:	2b00      	cmp	r3, #0
 801986a:	d102      	bne.n	8019872 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801986c:	6878      	ldr	r0, [r7, #4]
 801986e:	f7ff ffc1 	bl	80197f4 <tcp_rexmit_rto_commit>
  }
}
 8019872:	bf00      	nop
 8019874:	3708      	adds	r7, #8
 8019876:	46bd      	mov	sp, r7
 8019878:	bd80      	pop	{r7, pc}
 801987a:	bf00      	nop
 801987c:	08026d48 	.word	0x08026d48
 8019880:	080273cc 	.word	0x080273cc
 8019884:	08026d9c 	.word	0x08026d9c

08019888 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8019888:	b590      	push	{r4, r7, lr}
 801988a:	b085      	sub	sp, #20
 801988c:	af00      	add	r7, sp, #0
 801988e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8019890:	687b      	ldr	r3, [r7, #4]
 8019892:	2b00      	cmp	r3, #0
 8019894:	d106      	bne.n	80198a4 <tcp_rexmit+0x1c>
 8019896:	4b2f      	ldr	r3, [pc, #188]	; (8019954 <tcp_rexmit+0xcc>)
 8019898:	f240 62c1 	movw	r2, #1729	; 0x6c1
 801989c:	492e      	ldr	r1, [pc, #184]	; (8019958 <tcp_rexmit+0xd0>)
 801989e:	482f      	ldr	r0, [pc, #188]	; (801995c <tcp_rexmit+0xd4>)
 80198a0:	f005 fcc2 	bl	801f228 <printf>

  if (pcb->unacked == NULL) {
 80198a4:	687b      	ldr	r3, [r7, #4]
 80198a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80198a8:	2b00      	cmp	r3, #0
 80198aa:	d102      	bne.n	80198b2 <tcp_rexmit+0x2a>
    return ERR_VAL;
 80198ac:	f06f 0305 	mvn.w	r3, #5
 80198b0:	e04c      	b.n	801994c <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80198b2:	687b      	ldr	r3, [r7, #4]
 80198b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80198b6:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80198b8:	68b8      	ldr	r0, [r7, #8]
 80198ba:	f7ff fe2d 	bl	8019518 <tcp_output_segment_busy>
 80198be:	4603      	mov	r3, r0
 80198c0:	2b00      	cmp	r3, #0
 80198c2:	d002      	beq.n	80198ca <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80198c4:	f06f 0305 	mvn.w	r3, #5
 80198c8:	e040      	b.n	801994c <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80198ca:	68bb      	ldr	r3, [r7, #8]
 80198cc:	681a      	ldr	r2, [r3, #0]
 80198ce:	687b      	ldr	r3, [r7, #4]
 80198d0:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 80198d2:	687b      	ldr	r3, [r7, #4]
 80198d4:	336c      	adds	r3, #108	; 0x6c
 80198d6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80198d8:	e002      	b.n	80198e0 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80198da:	68fb      	ldr	r3, [r7, #12]
 80198dc:	681b      	ldr	r3, [r3, #0]
 80198de:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80198e0:	68fb      	ldr	r3, [r7, #12]
 80198e2:	681b      	ldr	r3, [r3, #0]
 80198e4:	2b00      	cmp	r3, #0
 80198e6:	d011      	beq.n	801990c <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80198e8:	68fb      	ldr	r3, [r7, #12]
 80198ea:	681b      	ldr	r3, [r3, #0]
 80198ec:	68db      	ldr	r3, [r3, #12]
 80198ee:	685b      	ldr	r3, [r3, #4]
 80198f0:	4618      	mov	r0, r3
 80198f2:	f7f9 fbea 	bl	80130ca <lwip_htonl>
 80198f6:	4604      	mov	r4, r0
 80198f8:	68bb      	ldr	r3, [r7, #8]
 80198fa:	68db      	ldr	r3, [r3, #12]
 80198fc:	685b      	ldr	r3, [r3, #4]
 80198fe:	4618      	mov	r0, r3
 8019900:	f7f9 fbe3 	bl	80130ca <lwip_htonl>
 8019904:	4603      	mov	r3, r0
 8019906:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8019908:	2b00      	cmp	r3, #0
 801990a:	dbe6      	blt.n	80198da <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 801990c:	68fb      	ldr	r3, [r7, #12]
 801990e:	681a      	ldr	r2, [r3, #0]
 8019910:	68bb      	ldr	r3, [r7, #8]
 8019912:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8019914:	68fb      	ldr	r3, [r7, #12]
 8019916:	68ba      	ldr	r2, [r7, #8]
 8019918:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801991a:	68bb      	ldr	r3, [r7, #8]
 801991c:	681b      	ldr	r3, [r3, #0]
 801991e:	2b00      	cmp	r3, #0
 8019920:	d103      	bne.n	801992a <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8019922:	687b      	ldr	r3, [r7, #4]
 8019924:	2200      	movs	r2, #0
 8019926:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801992a:	687b      	ldr	r3, [r7, #4]
 801992c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8019930:	2bff      	cmp	r3, #255	; 0xff
 8019932:	d007      	beq.n	8019944 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8019934:	687b      	ldr	r3, [r7, #4]
 8019936:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801993a:	3301      	adds	r3, #1
 801993c:	b2da      	uxtb	r2, r3
 801993e:	687b      	ldr	r3, [r7, #4]
 8019940:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8019944:	687b      	ldr	r3, [r7, #4]
 8019946:	2200      	movs	r2, #0
 8019948:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801994a:	2300      	movs	r3, #0
}
 801994c:	4618      	mov	r0, r3
 801994e:	3714      	adds	r7, #20
 8019950:	46bd      	mov	sp, r7
 8019952:	bd90      	pop	{r4, r7, pc}
 8019954:	08026d48 	.word	0x08026d48
 8019958:	080273e8 	.word	0x080273e8
 801995c:	08026d9c 	.word	0x08026d9c

08019960 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8019960:	b580      	push	{r7, lr}
 8019962:	b082      	sub	sp, #8
 8019964:	af00      	add	r7, sp, #0
 8019966:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8019968:	687b      	ldr	r3, [r7, #4]
 801996a:	2b00      	cmp	r3, #0
 801996c:	d106      	bne.n	801997c <tcp_rexmit_fast+0x1c>
 801996e:	4b2a      	ldr	r3, [pc, #168]	; (8019a18 <tcp_rexmit_fast+0xb8>)
 8019970:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8019974:	4929      	ldr	r1, [pc, #164]	; (8019a1c <tcp_rexmit_fast+0xbc>)
 8019976:	482a      	ldr	r0, [pc, #168]	; (8019a20 <tcp_rexmit_fast+0xc0>)
 8019978:	f005 fc56 	bl	801f228 <printf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801997c:	687b      	ldr	r3, [r7, #4]
 801997e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019980:	2b00      	cmp	r3, #0
 8019982:	d044      	beq.n	8019a0e <tcp_rexmit_fast+0xae>
 8019984:	687b      	ldr	r3, [r7, #4]
 8019986:	8b5b      	ldrh	r3, [r3, #26]
 8019988:	f003 0304 	and.w	r3, r3, #4
 801998c:	2b00      	cmp	r3, #0
 801998e:	d13e      	bne.n	8019a0e <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8019990:	6878      	ldr	r0, [r7, #4]
 8019992:	f7ff ff79 	bl	8019888 <tcp_rexmit>
 8019996:	4603      	mov	r3, r0
 8019998:	2b00      	cmp	r3, #0
 801999a:	d138      	bne.n	8019a0e <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801999c:	687b      	ldr	r3, [r7, #4]
 801999e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80199a2:	687b      	ldr	r3, [r7, #4]
 80199a4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80199a8:	4293      	cmp	r3, r2
 80199aa:	bf28      	it	cs
 80199ac:	4613      	movcs	r3, r2
 80199ae:	b29b      	uxth	r3, r3
 80199b0:	0fda      	lsrs	r2, r3, #31
 80199b2:	4413      	add	r3, r2
 80199b4:	105b      	asrs	r3, r3, #1
 80199b6:	b29a      	uxth	r2, r3
 80199b8:	687b      	ldr	r3, [r7, #4]
 80199ba:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80199be:	687b      	ldr	r3, [r7, #4]
 80199c0:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80199c4:	461a      	mov	r2, r3
 80199c6:	687b      	ldr	r3, [r7, #4]
 80199c8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80199ca:	005b      	lsls	r3, r3, #1
 80199cc:	429a      	cmp	r2, r3
 80199ce:	d206      	bcs.n	80199de <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 80199d0:	687b      	ldr	r3, [r7, #4]
 80199d2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80199d4:	005b      	lsls	r3, r3, #1
 80199d6:	b29a      	uxth	r2, r3
 80199d8:	687b      	ldr	r3, [r7, #4]
 80199da:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80199de:	687b      	ldr	r3, [r7, #4]
 80199e0:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80199e4:	687b      	ldr	r3, [r7, #4]
 80199e6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80199e8:	4619      	mov	r1, r3
 80199ea:	0049      	lsls	r1, r1, #1
 80199ec:	440b      	add	r3, r1
 80199ee:	b29b      	uxth	r3, r3
 80199f0:	4413      	add	r3, r2
 80199f2:	b29a      	uxth	r2, r3
 80199f4:	687b      	ldr	r3, [r7, #4]
 80199f6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 80199fa:	687b      	ldr	r3, [r7, #4]
 80199fc:	8b5b      	ldrh	r3, [r3, #26]
 80199fe:	f043 0304 	orr.w	r3, r3, #4
 8019a02:	b29a      	uxth	r2, r3
 8019a04:	687b      	ldr	r3, [r7, #4]
 8019a06:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8019a08:	687b      	ldr	r3, [r7, #4]
 8019a0a:	2200      	movs	r2, #0
 8019a0c:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8019a0e:	bf00      	nop
 8019a10:	3708      	adds	r7, #8
 8019a12:	46bd      	mov	sp, r7
 8019a14:	bd80      	pop	{r7, pc}
 8019a16:	bf00      	nop
 8019a18:	08026d48 	.word	0x08026d48
 8019a1c:	08027400 	.word	0x08027400
 8019a20:	08026d9c 	.word	0x08026d9c

08019a24 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8019a24:	b580      	push	{r7, lr}
 8019a26:	b086      	sub	sp, #24
 8019a28:	af00      	add	r7, sp, #0
 8019a2a:	60f8      	str	r0, [r7, #12]
 8019a2c:	607b      	str	r3, [r7, #4]
 8019a2e:	460b      	mov	r3, r1
 8019a30:	817b      	strh	r3, [r7, #10]
 8019a32:	4613      	mov	r3, r2
 8019a34:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8019a36:	897a      	ldrh	r2, [r7, #10]
 8019a38:	893b      	ldrh	r3, [r7, #8]
 8019a3a:	4413      	add	r3, r2
 8019a3c:	b29b      	uxth	r3, r3
 8019a3e:	3314      	adds	r3, #20
 8019a40:	b29b      	uxth	r3, r3
 8019a42:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019a46:	4619      	mov	r1, r3
 8019a48:	2022      	movs	r0, #34	; 0x22
 8019a4a:	f7fa fbfd 	bl	8014248 <pbuf_alloc>
 8019a4e:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8019a50:	697b      	ldr	r3, [r7, #20]
 8019a52:	2b00      	cmp	r3, #0
 8019a54:	d04d      	beq.n	8019af2 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8019a56:	897b      	ldrh	r3, [r7, #10]
 8019a58:	3313      	adds	r3, #19
 8019a5a:	697a      	ldr	r2, [r7, #20]
 8019a5c:	8952      	ldrh	r2, [r2, #10]
 8019a5e:	4293      	cmp	r3, r2
 8019a60:	db06      	blt.n	8019a70 <tcp_output_alloc_header_common+0x4c>
 8019a62:	4b26      	ldr	r3, [pc, #152]	; (8019afc <tcp_output_alloc_header_common+0xd8>)
 8019a64:	f240 7223 	movw	r2, #1827	; 0x723
 8019a68:	4925      	ldr	r1, [pc, #148]	; (8019b00 <tcp_output_alloc_header_common+0xdc>)
 8019a6a:	4826      	ldr	r0, [pc, #152]	; (8019b04 <tcp_output_alloc_header_common+0xe0>)
 8019a6c:	f005 fbdc 	bl	801f228 <printf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8019a70:	697b      	ldr	r3, [r7, #20]
 8019a72:	685b      	ldr	r3, [r3, #4]
 8019a74:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8019a76:	8c3b      	ldrh	r3, [r7, #32]
 8019a78:	4618      	mov	r0, r3
 8019a7a:	f7f9 fb11 	bl	80130a0 <lwip_htons>
 8019a7e:	4603      	mov	r3, r0
 8019a80:	461a      	mov	r2, r3
 8019a82:	693b      	ldr	r3, [r7, #16]
 8019a84:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8019a86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8019a88:	4618      	mov	r0, r3
 8019a8a:	f7f9 fb09 	bl	80130a0 <lwip_htons>
 8019a8e:	4603      	mov	r3, r0
 8019a90:	461a      	mov	r2, r3
 8019a92:	693b      	ldr	r3, [r7, #16]
 8019a94:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8019a96:	693b      	ldr	r3, [r7, #16]
 8019a98:	687a      	ldr	r2, [r7, #4]
 8019a9a:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8019a9c:	68f8      	ldr	r0, [r7, #12]
 8019a9e:	f7f9 fb14 	bl	80130ca <lwip_htonl>
 8019aa2:	4602      	mov	r2, r0
 8019aa4:	693b      	ldr	r3, [r7, #16]
 8019aa6:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8019aa8:	897b      	ldrh	r3, [r7, #10]
 8019aaa:	089b      	lsrs	r3, r3, #2
 8019aac:	b29b      	uxth	r3, r3
 8019aae:	3305      	adds	r3, #5
 8019ab0:	b29b      	uxth	r3, r3
 8019ab2:	031b      	lsls	r3, r3, #12
 8019ab4:	b29a      	uxth	r2, r3
 8019ab6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8019aba:	b29b      	uxth	r3, r3
 8019abc:	4313      	orrs	r3, r2
 8019abe:	b29b      	uxth	r3, r3
 8019ac0:	4618      	mov	r0, r3
 8019ac2:	f7f9 faed 	bl	80130a0 <lwip_htons>
 8019ac6:	4603      	mov	r3, r0
 8019ac8:	461a      	mov	r2, r3
 8019aca:	693b      	ldr	r3, [r7, #16]
 8019acc:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8019ace:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8019ad0:	4618      	mov	r0, r3
 8019ad2:	f7f9 fae5 	bl	80130a0 <lwip_htons>
 8019ad6:	4603      	mov	r3, r0
 8019ad8:	461a      	mov	r2, r3
 8019ada:	693b      	ldr	r3, [r7, #16]
 8019adc:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8019ade:	693b      	ldr	r3, [r7, #16]
 8019ae0:	2200      	movs	r2, #0
 8019ae2:	741a      	strb	r2, [r3, #16]
 8019ae4:	2200      	movs	r2, #0
 8019ae6:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8019ae8:	693b      	ldr	r3, [r7, #16]
 8019aea:	2200      	movs	r2, #0
 8019aec:	749a      	strb	r2, [r3, #18]
 8019aee:	2200      	movs	r2, #0
 8019af0:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8019af2:	697b      	ldr	r3, [r7, #20]
}
 8019af4:	4618      	mov	r0, r3
 8019af6:	3718      	adds	r7, #24
 8019af8:	46bd      	mov	sp, r7
 8019afa:	bd80      	pop	{r7, pc}
 8019afc:	08026d48 	.word	0x08026d48
 8019b00:	08027420 	.word	0x08027420
 8019b04:	08026d9c 	.word	0x08026d9c

08019b08 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8019b08:	b5b0      	push	{r4, r5, r7, lr}
 8019b0a:	b08a      	sub	sp, #40	; 0x28
 8019b0c:	af04      	add	r7, sp, #16
 8019b0e:	60f8      	str	r0, [r7, #12]
 8019b10:	607b      	str	r3, [r7, #4]
 8019b12:	460b      	mov	r3, r1
 8019b14:	817b      	strh	r3, [r7, #10]
 8019b16:	4613      	mov	r3, r2
 8019b18:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8019b1a:	68fb      	ldr	r3, [r7, #12]
 8019b1c:	2b00      	cmp	r3, #0
 8019b1e:	d106      	bne.n	8019b2e <tcp_output_alloc_header+0x26>
 8019b20:	4b15      	ldr	r3, [pc, #84]	; (8019b78 <tcp_output_alloc_header+0x70>)
 8019b22:	f240 7242 	movw	r2, #1858	; 0x742
 8019b26:	4915      	ldr	r1, [pc, #84]	; (8019b7c <tcp_output_alloc_header+0x74>)
 8019b28:	4815      	ldr	r0, [pc, #84]	; (8019b80 <tcp_output_alloc_header+0x78>)
 8019b2a:	f005 fb7d 	bl	801f228 <printf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8019b2e:	68fb      	ldr	r3, [r7, #12]
 8019b30:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8019b32:	68fb      	ldr	r3, [r7, #12]
 8019b34:	8adb      	ldrh	r3, [r3, #22]
 8019b36:	68fa      	ldr	r2, [r7, #12]
 8019b38:	8b12      	ldrh	r2, [r2, #24]
 8019b3a:	68f9      	ldr	r1, [r7, #12]
 8019b3c:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 8019b3e:	893d      	ldrh	r5, [r7, #8]
 8019b40:	897c      	ldrh	r4, [r7, #10]
 8019b42:	9103      	str	r1, [sp, #12]
 8019b44:	2110      	movs	r1, #16
 8019b46:	9102      	str	r1, [sp, #8]
 8019b48:	9201      	str	r2, [sp, #4]
 8019b4a:	9300      	str	r3, [sp, #0]
 8019b4c:	687b      	ldr	r3, [r7, #4]
 8019b4e:	462a      	mov	r2, r5
 8019b50:	4621      	mov	r1, r4
 8019b52:	f7ff ff67 	bl	8019a24 <tcp_output_alloc_header_common>
 8019b56:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8019b58:	697b      	ldr	r3, [r7, #20]
 8019b5a:	2b00      	cmp	r3, #0
 8019b5c:	d006      	beq.n	8019b6c <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8019b5e:	68fb      	ldr	r3, [r7, #12]
 8019b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019b62:	68fa      	ldr	r2, [r7, #12]
 8019b64:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8019b66:	441a      	add	r2, r3
 8019b68:	68fb      	ldr	r3, [r7, #12]
 8019b6a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8019b6c:	697b      	ldr	r3, [r7, #20]
}
 8019b6e:	4618      	mov	r0, r3
 8019b70:	3718      	adds	r7, #24
 8019b72:	46bd      	mov	sp, r7
 8019b74:	bdb0      	pop	{r4, r5, r7, pc}
 8019b76:	bf00      	nop
 8019b78:	08026d48 	.word	0x08026d48
 8019b7c:	08027450 	.word	0x08027450
 8019b80:	08026d9c 	.word	0x08026d9c

08019b84 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8019b84:	b580      	push	{r7, lr}
 8019b86:	b088      	sub	sp, #32
 8019b88:	af00      	add	r7, sp, #0
 8019b8a:	60f8      	str	r0, [r7, #12]
 8019b8c:	60b9      	str	r1, [r7, #8]
 8019b8e:	4611      	mov	r1, r2
 8019b90:	461a      	mov	r2, r3
 8019b92:	460b      	mov	r3, r1
 8019b94:	71fb      	strb	r3, [r7, #7]
 8019b96:	4613      	mov	r3, r2
 8019b98:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8019b9a:	2300      	movs	r3, #0
 8019b9c:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8019b9e:	68bb      	ldr	r3, [r7, #8]
 8019ba0:	2b00      	cmp	r3, #0
 8019ba2:	d106      	bne.n	8019bb2 <tcp_output_fill_options+0x2e>
 8019ba4:	4b13      	ldr	r3, [pc, #76]	; (8019bf4 <tcp_output_fill_options+0x70>)
 8019ba6:	f240 7256 	movw	r2, #1878	; 0x756
 8019baa:	4913      	ldr	r1, [pc, #76]	; (8019bf8 <tcp_output_fill_options+0x74>)
 8019bac:	4813      	ldr	r0, [pc, #76]	; (8019bfc <tcp_output_fill_options+0x78>)
 8019bae:	f005 fb3b 	bl	801f228 <printf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8019bb2:	68bb      	ldr	r3, [r7, #8]
 8019bb4:	685b      	ldr	r3, [r3, #4]
 8019bb6:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8019bb8:	69bb      	ldr	r3, [r7, #24]
 8019bba:	3314      	adds	r3, #20
 8019bbc:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8019bbe:	69bb      	ldr	r3, [r7, #24]
 8019bc0:	f103 0214 	add.w	r2, r3, #20
 8019bc4:	8bfb      	ldrh	r3, [r7, #30]
 8019bc6:	009b      	lsls	r3, r3, #2
 8019bc8:	4619      	mov	r1, r3
 8019bca:	79fb      	ldrb	r3, [r7, #7]
 8019bcc:	009b      	lsls	r3, r3, #2
 8019bce:	f003 0304 	and.w	r3, r3, #4
 8019bd2:	440b      	add	r3, r1
 8019bd4:	4413      	add	r3, r2
 8019bd6:	697a      	ldr	r2, [r7, #20]
 8019bd8:	429a      	cmp	r2, r3
 8019bda:	d006      	beq.n	8019bea <tcp_output_fill_options+0x66>
 8019bdc:	4b05      	ldr	r3, [pc, #20]	; (8019bf4 <tcp_output_fill_options+0x70>)
 8019bde:	f240 7275 	movw	r2, #1909	; 0x775
 8019be2:	4907      	ldr	r1, [pc, #28]	; (8019c00 <tcp_output_fill_options+0x7c>)
 8019be4:	4805      	ldr	r0, [pc, #20]	; (8019bfc <tcp_output_fill_options+0x78>)
 8019be6:	f005 fb1f 	bl	801f228 <printf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8019bea:	bf00      	nop
 8019bec:	3720      	adds	r7, #32
 8019bee:	46bd      	mov	sp, r7
 8019bf0:	bd80      	pop	{r7, pc}
 8019bf2:	bf00      	nop
 8019bf4:	08026d48 	.word	0x08026d48
 8019bf8:	08027478 	.word	0x08027478
 8019bfc:	08026d9c 	.word	0x08026d9c
 8019c00:	08027370 	.word	0x08027370

08019c04 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8019c04:	b580      	push	{r7, lr}
 8019c06:	b08a      	sub	sp, #40	; 0x28
 8019c08:	af04      	add	r7, sp, #16
 8019c0a:	60f8      	str	r0, [r7, #12]
 8019c0c:	60b9      	str	r1, [r7, #8]
 8019c0e:	607a      	str	r2, [r7, #4]
 8019c10:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8019c12:	68bb      	ldr	r3, [r7, #8]
 8019c14:	2b00      	cmp	r3, #0
 8019c16:	d106      	bne.n	8019c26 <tcp_output_control_segment+0x22>
 8019c18:	4b1c      	ldr	r3, [pc, #112]	; (8019c8c <tcp_output_control_segment+0x88>)
 8019c1a:	f240 7287 	movw	r2, #1927	; 0x787
 8019c1e:	491c      	ldr	r1, [pc, #112]	; (8019c90 <tcp_output_control_segment+0x8c>)
 8019c20:	481c      	ldr	r0, [pc, #112]	; (8019c94 <tcp_output_control_segment+0x90>)
 8019c22:	f005 fb01 	bl	801f228 <printf>

  netif = tcp_route(pcb, src, dst);
 8019c26:	683a      	ldr	r2, [r7, #0]
 8019c28:	6879      	ldr	r1, [r7, #4]
 8019c2a:	68f8      	ldr	r0, [r7, #12]
 8019c2c:	f7fe ff40 	bl	8018ab0 <tcp_route>
 8019c30:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8019c32:	693b      	ldr	r3, [r7, #16]
 8019c34:	2b00      	cmp	r3, #0
 8019c36:	d102      	bne.n	8019c3e <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8019c38:	23fc      	movs	r3, #252	; 0xfc
 8019c3a:	75fb      	strb	r3, [r7, #23]
 8019c3c:	e01c      	b.n	8019c78 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8019c3e:	68fb      	ldr	r3, [r7, #12]
 8019c40:	2b00      	cmp	r3, #0
 8019c42:	d006      	beq.n	8019c52 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8019c44:	68fb      	ldr	r3, [r7, #12]
 8019c46:	7adb      	ldrb	r3, [r3, #11]
 8019c48:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8019c4a:	68fb      	ldr	r3, [r7, #12]
 8019c4c:	7a9b      	ldrb	r3, [r3, #10]
 8019c4e:	757b      	strb	r3, [r7, #21]
 8019c50:	e003      	b.n	8019c5a <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8019c52:	23ff      	movs	r3, #255	; 0xff
 8019c54:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8019c56:	2300      	movs	r3, #0
 8019c58:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8019c5a:	7dba      	ldrb	r2, [r7, #22]
 8019c5c:	693b      	ldr	r3, [r7, #16]
 8019c5e:	9302      	str	r3, [sp, #8]
 8019c60:	2306      	movs	r3, #6
 8019c62:	9301      	str	r3, [sp, #4]
 8019c64:	7d7b      	ldrb	r3, [r7, #21]
 8019c66:	9300      	str	r3, [sp, #0]
 8019c68:	4613      	mov	r3, r2
 8019c6a:	683a      	ldr	r2, [r7, #0]
 8019c6c:	6879      	ldr	r1, [r7, #4]
 8019c6e:	68b8      	ldr	r0, [r7, #8]
 8019c70:	f004 f956 	bl	801df20 <ip4_output_if>
 8019c74:	4603      	mov	r3, r0
 8019c76:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8019c78:	68b8      	ldr	r0, [r7, #8]
 8019c7a:	f7fa fdc9 	bl	8014810 <pbuf_free>
  return err;
 8019c7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019c82:	4618      	mov	r0, r3
 8019c84:	3718      	adds	r7, #24
 8019c86:	46bd      	mov	sp, r7
 8019c88:	bd80      	pop	{r7, pc}
 8019c8a:	bf00      	nop
 8019c8c:	08026d48 	.word	0x08026d48
 8019c90:	080274a0 	.word	0x080274a0
 8019c94:	08026d9c 	.word	0x08026d9c

08019c98 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8019c98:	b590      	push	{r4, r7, lr}
 8019c9a:	b08b      	sub	sp, #44	; 0x2c
 8019c9c:	af04      	add	r7, sp, #16
 8019c9e:	60f8      	str	r0, [r7, #12]
 8019ca0:	60b9      	str	r1, [r7, #8]
 8019ca2:	607a      	str	r2, [r7, #4]
 8019ca4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8019ca6:	683b      	ldr	r3, [r7, #0]
 8019ca8:	2b00      	cmp	r3, #0
 8019caa:	d106      	bne.n	8019cba <tcp_rst+0x22>
 8019cac:	4b1f      	ldr	r3, [pc, #124]	; (8019d2c <tcp_rst+0x94>)
 8019cae:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8019cb2:	491f      	ldr	r1, [pc, #124]	; (8019d30 <tcp_rst+0x98>)
 8019cb4:	481f      	ldr	r0, [pc, #124]	; (8019d34 <tcp_rst+0x9c>)
 8019cb6:	f005 fab7 	bl	801f228 <printf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8019cba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019cbc:	2b00      	cmp	r3, #0
 8019cbe:	d106      	bne.n	8019cce <tcp_rst+0x36>
 8019cc0:	4b1a      	ldr	r3, [pc, #104]	; (8019d2c <tcp_rst+0x94>)
 8019cc2:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8019cc6:	491c      	ldr	r1, [pc, #112]	; (8019d38 <tcp_rst+0xa0>)
 8019cc8:	481a      	ldr	r0, [pc, #104]	; (8019d34 <tcp_rst+0x9c>)
 8019cca:	f005 faad 	bl	801f228 <printf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019cce:	2300      	movs	r3, #0
 8019cd0:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8019cd2:	f246 0308 	movw	r3, #24584	; 0x6008
 8019cd6:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8019cd8:	7dfb      	ldrb	r3, [r7, #23]
 8019cda:	b29c      	uxth	r4, r3
 8019cdc:	68b8      	ldr	r0, [r7, #8]
 8019cde:	f7f9 f9f4 	bl	80130ca <lwip_htonl>
 8019ce2:	4602      	mov	r2, r0
 8019ce4:	8abb      	ldrh	r3, [r7, #20]
 8019ce6:	9303      	str	r3, [sp, #12]
 8019ce8:	2314      	movs	r3, #20
 8019cea:	9302      	str	r3, [sp, #8]
 8019cec:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8019cee:	9301      	str	r3, [sp, #4]
 8019cf0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8019cf2:	9300      	str	r3, [sp, #0]
 8019cf4:	4613      	mov	r3, r2
 8019cf6:	2200      	movs	r2, #0
 8019cf8:	4621      	mov	r1, r4
 8019cfa:	6878      	ldr	r0, [r7, #4]
 8019cfc:	f7ff fe92 	bl	8019a24 <tcp_output_alloc_header_common>
 8019d00:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8019d02:	693b      	ldr	r3, [r7, #16]
 8019d04:	2b00      	cmp	r3, #0
 8019d06:	d00c      	beq.n	8019d22 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019d08:	7dfb      	ldrb	r3, [r7, #23]
 8019d0a:	2200      	movs	r2, #0
 8019d0c:	6939      	ldr	r1, [r7, #16]
 8019d0e:	68f8      	ldr	r0, [r7, #12]
 8019d10:	f7ff ff38 	bl	8019b84 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8019d14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019d16:	683a      	ldr	r2, [r7, #0]
 8019d18:	6939      	ldr	r1, [r7, #16]
 8019d1a:	68f8      	ldr	r0, [r7, #12]
 8019d1c:	f7ff ff72 	bl	8019c04 <tcp_output_control_segment>
 8019d20:	e000      	b.n	8019d24 <tcp_rst+0x8c>
    return;
 8019d22:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8019d24:	371c      	adds	r7, #28
 8019d26:	46bd      	mov	sp, r7
 8019d28:	bd90      	pop	{r4, r7, pc}
 8019d2a:	bf00      	nop
 8019d2c:	08026d48 	.word	0x08026d48
 8019d30:	080274cc 	.word	0x080274cc
 8019d34:	08026d9c 	.word	0x08026d9c
 8019d38:	080274e8 	.word	0x080274e8

08019d3c <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8019d3c:	b590      	push	{r4, r7, lr}
 8019d3e:	b087      	sub	sp, #28
 8019d40:	af00      	add	r7, sp, #0
 8019d42:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8019d44:	2300      	movs	r3, #0
 8019d46:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8019d48:	2300      	movs	r3, #0
 8019d4a:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8019d4c:	687b      	ldr	r3, [r7, #4]
 8019d4e:	2b00      	cmp	r3, #0
 8019d50:	d106      	bne.n	8019d60 <tcp_send_empty_ack+0x24>
 8019d52:	4b28      	ldr	r3, [pc, #160]	; (8019df4 <tcp_send_empty_ack+0xb8>)
 8019d54:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8019d58:	4927      	ldr	r1, [pc, #156]	; (8019df8 <tcp_send_empty_ack+0xbc>)
 8019d5a:	4828      	ldr	r0, [pc, #160]	; (8019dfc <tcp_send_empty_ack+0xc0>)
 8019d5c:	f005 fa64 	bl	801f228 <printf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8019d60:	7dfb      	ldrb	r3, [r7, #23]
 8019d62:	009b      	lsls	r3, r3, #2
 8019d64:	b2db      	uxtb	r3, r3
 8019d66:	f003 0304 	and.w	r3, r3, #4
 8019d6a:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8019d6c:	7d7b      	ldrb	r3, [r7, #21]
 8019d6e:	b29c      	uxth	r4, r3
 8019d70:	687b      	ldr	r3, [r7, #4]
 8019d72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8019d74:	4618      	mov	r0, r3
 8019d76:	f7f9 f9a8 	bl	80130ca <lwip_htonl>
 8019d7a:	4603      	mov	r3, r0
 8019d7c:	2200      	movs	r2, #0
 8019d7e:	4621      	mov	r1, r4
 8019d80:	6878      	ldr	r0, [r7, #4]
 8019d82:	f7ff fec1 	bl	8019b08 <tcp_output_alloc_header>
 8019d86:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019d88:	693b      	ldr	r3, [r7, #16]
 8019d8a:	2b00      	cmp	r3, #0
 8019d8c:	d109      	bne.n	8019da2 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019d8e:	687b      	ldr	r3, [r7, #4]
 8019d90:	8b5b      	ldrh	r3, [r3, #26]
 8019d92:	f043 0303 	orr.w	r3, r3, #3
 8019d96:	b29a      	uxth	r2, r3
 8019d98:	687b      	ldr	r3, [r7, #4]
 8019d9a:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8019d9c:	f06f 0301 	mvn.w	r3, #1
 8019da0:	e023      	b.n	8019dea <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8019da2:	7dbb      	ldrb	r3, [r7, #22]
 8019da4:	7dfa      	ldrb	r2, [r7, #23]
 8019da6:	6939      	ldr	r1, [r7, #16]
 8019da8:	6878      	ldr	r0, [r7, #4]
 8019daa:	f7ff feeb 	bl	8019b84 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019dae:	687a      	ldr	r2, [r7, #4]
 8019db0:	687b      	ldr	r3, [r7, #4]
 8019db2:	3304      	adds	r3, #4
 8019db4:	6939      	ldr	r1, [r7, #16]
 8019db6:	6878      	ldr	r0, [r7, #4]
 8019db8:	f7ff ff24 	bl	8019c04 <tcp_output_control_segment>
 8019dbc:	4603      	mov	r3, r0
 8019dbe:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8019dc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019dc4:	2b00      	cmp	r3, #0
 8019dc6:	d007      	beq.n	8019dd8 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019dc8:	687b      	ldr	r3, [r7, #4]
 8019dca:	8b5b      	ldrh	r3, [r3, #26]
 8019dcc:	f043 0303 	orr.w	r3, r3, #3
 8019dd0:	b29a      	uxth	r2, r3
 8019dd2:	687b      	ldr	r3, [r7, #4]
 8019dd4:	835a      	strh	r2, [r3, #26]
 8019dd6:	e006      	b.n	8019de6 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019dd8:	687b      	ldr	r3, [r7, #4]
 8019dda:	8b5b      	ldrh	r3, [r3, #26]
 8019ddc:	f023 0303 	bic.w	r3, r3, #3
 8019de0:	b29a      	uxth	r2, r3
 8019de2:	687b      	ldr	r3, [r7, #4]
 8019de4:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8019de6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019dea:	4618      	mov	r0, r3
 8019dec:	371c      	adds	r7, #28
 8019dee:	46bd      	mov	sp, r7
 8019df0:	bd90      	pop	{r4, r7, pc}
 8019df2:	bf00      	nop
 8019df4:	08026d48 	.word	0x08026d48
 8019df8:	08027504 	.word	0x08027504
 8019dfc:	08026d9c 	.word	0x08026d9c

08019e00 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8019e00:	b590      	push	{r4, r7, lr}
 8019e02:	b087      	sub	sp, #28
 8019e04:	af00      	add	r7, sp, #0
 8019e06:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019e08:	2300      	movs	r3, #0
 8019e0a:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8019e0c:	687b      	ldr	r3, [r7, #4]
 8019e0e:	2b00      	cmp	r3, #0
 8019e10:	d106      	bne.n	8019e20 <tcp_keepalive+0x20>
 8019e12:	4b18      	ldr	r3, [pc, #96]	; (8019e74 <tcp_keepalive+0x74>)
 8019e14:	f640 0224 	movw	r2, #2084	; 0x824
 8019e18:	4917      	ldr	r1, [pc, #92]	; (8019e78 <tcp_keepalive+0x78>)
 8019e1a:	4818      	ldr	r0, [pc, #96]	; (8019e7c <tcp_keepalive+0x7c>)
 8019e1c:	f005 fa04 	bl	801f228 <printf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8019e20:	7dfb      	ldrb	r3, [r7, #23]
 8019e22:	b29c      	uxth	r4, r3
 8019e24:	687b      	ldr	r3, [r7, #4]
 8019e26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8019e28:	3b01      	subs	r3, #1
 8019e2a:	4618      	mov	r0, r3
 8019e2c:	f7f9 f94d 	bl	80130ca <lwip_htonl>
 8019e30:	4603      	mov	r3, r0
 8019e32:	2200      	movs	r2, #0
 8019e34:	4621      	mov	r1, r4
 8019e36:	6878      	ldr	r0, [r7, #4]
 8019e38:	f7ff fe66 	bl	8019b08 <tcp_output_alloc_header>
 8019e3c:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019e3e:	693b      	ldr	r3, [r7, #16]
 8019e40:	2b00      	cmp	r3, #0
 8019e42:	d102      	bne.n	8019e4a <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8019e44:	f04f 33ff 	mov.w	r3, #4294967295
 8019e48:	e010      	b.n	8019e6c <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019e4a:	7dfb      	ldrb	r3, [r7, #23]
 8019e4c:	2200      	movs	r2, #0
 8019e4e:	6939      	ldr	r1, [r7, #16]
 8019e50:	6878      	ldr	r0, [r7, #4]
 8019e52:	f7ff fe97 	bl	8019b84 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019e56:	687a      	ldr	r2, [r7, #4]
 8019e58:	687b      	ldr	r3, [r7, #4]
 8019e5a:	3304      	adds	r3, #4
 8019e5c:	6939      	ldr	r1, [r7, #16]
 8019e5e:	6878      	ldr	r0, [r7, #4]
 8019e60:	f7ff fed0 	bl	8019c04 <tcp_output_control_segment>
 8019e64:	4603      	mov	r3, r0
 8019e66:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8019e68:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019e6c:	4618      	mov	r0, r3
 8019e6e:	371c      	adds	r7, #28
 8019e70:	46bd      	mov	sp, r7
 8019e72:	bd90      	pop	{r4, r7, pc}
 8019e74:	08026d48 	.word	0x08026d48
 8019e78:	08027524 	.word	0x08027524
 8019e7c:	08026d9c 	.word	0x08026d9c

08019e80 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8019e80:	b590      	push	{r4, r7, lr}
 8019e82:	b08b      	sub	sp, #44	; 0x2c
 8019e84:	af00      	add	r7, sp, #0
 8019e86:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019e88:	2300      	movs	r3, #0
 8019e8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8019e8e:	687b      	ldr	r3, [r7, #4]
 8019e90:	2b00      	cmp	r3, #0
 8019e92:	d106      	bne.n	8019ea2 <tcp_zero_window_probe+0x22>
 8019e94:	4b4c      	ldr	r3, [pc, #304]	; (8019fc8 <tcp_zero_window_probe+0x148>)
 8019e96:	f640 024f 	movw	r2, #2127	; 0x84f
 8019e9a:	494c      	ldr	r1, [pc, #304]	; (8019fcc <tcp_zero_window_probe+0x14c>)
 8019e9c:	484c      	ldr	r0, [pc, #304]	; (8019fd0 <tcp_zero_window_probe+0x150>)
 8019e9e:	f005 f9c3 	bl	801f228 <printf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8019ea2:	687b      	ldr	r3, [r7, #4]
 8019ea4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019ea6:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8019ea8:	6a3b      	ldr	r3, [r7, #32]
 8019eaa:	2b00      	cmp	r3, #0
 8019eac:	d101      	bne.n	8019eb2 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8019eae:	2300      	movs	r3, #0
 8019eb0:	e086      	b.n	8019fc0 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8019eb2:	687b      	ldr	r3, [r7, #4]
 8019eb4:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8019eb8:	2bff      	cmp	r3, #255	; 0xff
 8019eba:	d007      	beq.n	8019ecc <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8019ebc:	687b      	ldr	r3, [r7, #4]
 8019ebe:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8019ec2:	3301      	adds	r3, #1
 8019ec4:	b2da      	uxtb	r2, r3
 8019ec6:	687b      	ldr	r3, [r7, #4]
 8019ec8:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8019ecc:	6a3b      	ldr	r3, [r7, #32]
 8019ece:	68db      	ldr	r3, [r3, #12]
 8019ed0:	899b      	ldrh	r3, [r3, #12]
 8019ed2:	b29b      	uxth	r3, r3
 8019ed4:	4618      	mov	r0, r3
 8019ed6:	f7f9 f8e3 	bl	80130a0 <lwip_htons>
 8019eda:	4603      	mov	r3, r0
 8019edc:	b2db      	uxtb	r3, r3
 8019ede:	f003 0301 	and.w	r3, r3, #1
 8019ee2:	2b00      	cmp	r3, #0
 8019ee4:	d005      	beq.n	8019ef2 <tcp_zero_window_probe+0x72>
 8019ee6:	6a3b      	ldr	r3, [r7, #32]
 8019ee8:	891b      	ldrh	r3, [r3, #8]
 8019eea:	2b00      	cmp	r3, #0
 8019eec:	d101      	bne.n	8019ef2 <tcp_zero_window_probe+0x72>
 8019eee:	2301      	movs	r3, #1
 8019ef0:	e000      	b.n	8019ef4 <tcp_zero_window_probe+0x74>
 8019ef2:	2300      	movs	r3, #0
 8019ef4:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8019ef6:	7ffb      	ldrb	r3, [r7, #31]
 8019ef8:	2b00      	cmp	r3, #0
 8019efa:	bf0c      	ite	eq
 8019efc:	2301      	moveq	r3, #1
 8019efe:	2300      	movne	r3, #0
 8019f00:	b2db      	uxtb	r3, r3
 8019f02:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8019f04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019f08:	b299      	uxth	r1, r3
 8019f0a:	6a3b      	ldr	r3, [r7, #32]
 8019f0c:	68db      	ldr	r3, [r3, #12]
 8019f0e:	685b      	ldr	r3, [r3, #4]
 8019f10:	8bba      	ldrh	r2, [r7, #28]
 8019f12:	6878      	ldr	r0, [r7, #4]
 8019f14:	f7ff fdf8 	bl	8019b08 <tcp_output_alloc_header>
 8019f18:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8019f1a:	69bb      	ldr	r3, [r7, #24]
 8019f1c:	2b00      	cmp	r3, #0
 8019f1e:	d102      	bne.n	8019f26 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8019f20:	f04f 33ff 	mov.w	r3, #4294967295
 8019f24:	e04c      	b.n	8019fc0 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8019f26:	69bb      	ldr	r3, [r7, #24]
 8019f28:	685b      	ldr	r3, [r3, #4]
 8019f2a:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8019f2c:	7ffb      	ldrb	r3, [r7, #31]
 8019f2e:	2b00      	cmp	r3, #0
 8019f30:	d011      	beq.n	8019f56 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8019f32:	697b      	ldr	r3, [r7, #20]
 8019f34:	899b      	ldrh	r3, [r3, #12]
 8019f36:	b29b      	uxth	r3, r3
 8019f38:	b21b      	sxth	r3, r3
 8019f3a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8019f3e:	b21c      	sxth	r4, r3
 8019f40:	2011      	movs	r0, #17
 8019f42:	f7f9 f8ad 	bl	80130a0 <lwip_htons>
 8019f46:	4603      	mov	r3, r0
 8019f48:	b21b      	sxth	r3, r3
 8019f4a:	4323      	orrs	r3, r4
 8019f4c:	b21b      	sxth	r3, r3
 8019f4e:	b29a      	uxth	r2, r3
 8019f50:	697b      	ldr	r3, [r7, #20]
 8019f52:	819a      	strh	r2, [r3, #12]
 8019f54:	e010      	b.n	8019f78 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8019f56:	69bb      	ldr	r3, [r7, #24]
 8019f58:	685b      	ldr	r3, [r3, #4]
 8019f5a:	3314      	adds	r3, #20
 8019f5c:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8019f5e:	6a3b      	ldr	r3, [r7, #32]
 8019f60:	6858      	ldr	r0, [r3, #4]
 8019f62:	6a3b      	ldr	r3, [r7, #32]
 8019f64:	685b      	ldr	r3, [r3, #4]
 8019f66:	891a      	ldrh	r2, [r3, #8]
 8019f68:	6a3b      	ldr	r3, [r7, #32]
 8019f6a:	891b      	ldrh	r3, [r3, #8]
 8019f6c:	1ad3      	subs	r3, r2, r3
 8019f6e:	b29b      	uxth	r3, r3
 8019f70:	2201      	movs	r2, #1
 8019f72:	6939      	ldr	r1, [r7, #16]
 8019f74:	f7fa fe52 	bl	8014c1c <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8019f78:	6a3b      	ldr	r3, [r7, #32]
 8019f7a:	68db      	ldr	r3, [r3, #12]
 8019f7c:	685b      	ldr	r3, [r3, #4]
 8019f7e:	4618      	mov	r0, r3
 8019f80:	f7f9 f8a3 	bl	80130ca <lwip_htonl>
 8019f84:	4603      	mov	r3, r0
 8019f86:	3301      	adds	r3, #1
 8019f88:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8019f8a:	687b      	ldr	r3, [r7, #4]
 8019f8c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8019f8e:	68fb      	ldr	r3, [r7, #12]
 8019f90:	1ad3      	subs	r3, r2, r3
 8019f92:	2b00      	cmp	r3, #0
 8019f94:	da02      	bge.n	8019f9c <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8019f96:	687b      	ldr	r3, [r7, #4]
 8019f98:	68fa      	ldr	r2, [r7, #12]
 8019f9a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019f9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019fa0:	2200      	movs	r2, #0
 8019fa2:	69b9      	ldr	r1, [r7, #24]
 8019fa4:	6878      	ldr	r0, [r7, #4]
 8019fa6:	f7ff fded 	bl	8019b84 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019faa:	687a      	ldr	r2, [r7, #4]
 8019fac:	687b      	ldr	r3, [r7, #4]
 8019fae:	3304      	adds	r3, #4
 8019fb0:	69b9      	ldr	r1, [r7, #24]
 8019fb2:	6878      	ldr	r0, [r7, #4]
 8019fb4:	f7ff fe26 	bl	8019c04 <tcp_output_control_segment>
 8019fb8:	4603      	mov	r3, r0
 8019fba:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8019fbc:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8019fc0:	4618      	mov	r0, r3
 8019fc2:	372c      	adds	r7, #44	; 0x2c
 8019fc4:	46bd      	mov	sp, r7
 8019fc6:	bd90      	pop	{r4, r7, pc}
 8019fc8:	08026d48 	.word	0x08026d48
 8019fcc:	08027540 	.word	0x08027540
 8019fd0:	08026d9c 	.word	0x08026d9c

08019fd4 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8019fd4:	b580      	push	{r7, lr}
 8019fd6:	b082      	sub	sp, #8
 8019fd8:	af00      	add	r7, sp, #0
 8019fda:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8019fdc:	f7fa ff0c 	bl	8014df8 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8019fe0:	4b0a      	ldr	r3, [pc, #40]	; (801a00c <tcpip_tcp_timer+0x38>)
 8019fe2:	681b      	ldr	r3, [r3, #0]
 8019fe4:	2b00      	cmp	r3, #0
 8019fe6:	d103      	bne.n	8019ff0 <tcpip_tcp_timer+0x1c>
 8019fe8:	4b09      	ldr	r3, [pc, #36]	; (801a010 <tcpip_tcp_timer+0x3c>)
 8019fea:	681b      	ldr	r3, [r3, #0]
 8019fec:	2b00      	cmp	r3, #0
 8019fee:	d005      	beq.n	8019ffc <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8019ff0:	2200      	movs	r2, #0
 8019ff2:	4908      	ldr	r1, [pc, #32]	; (801a014 <tcpip_tcp_timer+0x40>)
 8019ff4:	20fa      	movs	r0, #250	; 0xfa
 8019ff6:	f000 f8f3 	bl	801a1e0 <sys_timeout>
 8019ffa:	e003      	b.n	801a004 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8019ffc:	4b06      	ldr	r3, [pc, #24]	; (801a018 <tcpip_tcp_timer+0x44>)
 8019ffe:	2200      	movs	r2, #0
 801a000:	601a      	str	r2, [r3, #0]
  }
}
 801a002:	bf00      	nop
 801a004:	bf00      	nop
 801a006:	3708      	adds	r7, #8
 801a008:	46bd      	mov	sp, r7
 801a00a:	bd80      	pop	{r7, pc}
 801a00c:	2000c220 	.word	0x2000c220
 801a010:	2000c224 	.word	0x2000c224
 801a014:	08019fd5 	.word	0x08019fd5
 801a018:	2000c26c 	.word	0x2000c26c

0801a01c <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801a01c:	b580      	push	{r7, lr}
 801a01e:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801a020:	4b0a      	ldr	r3, [pc, #40]	; (801a04c <tcp_timer_needed+0x30>)
 801a022:	681b      	ldr	r3, [r3, #0]
 801a024:	2b00      	cmp	r3, #0
 801a026:	d10f      	bne.n	801a048 <tcp_timer_needed+0x2c>
 801a028:	4b09      	ldr	r3, [pc, #36]	; (801a050 <tcp_timer_needed+0x34>)
 801a02a:	681b      	ldr	r3, [r3, #0]
 801a02c:	2b00      	cmp	r3, #0
 801a02e:	d103      	bne.n	801a038 <tcp_timer_needed+0x1c>
 801a030:	4b08      	ldr	r3, [pc, #32]	; (801a054 <tcp_timer_needed+0x38>)
 801a032:	681b      	ldr	r3, [r3, #0]
 801a034:	2b00      	cmp	r3, #0
 801a036:	d007      	beq.n	801a048 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801a038:	4b04      	ldr	r3, [pc, #16]	; (801a04c <tcp_timer_needed+0x30>)
 801a03a:	2201      	movs	r2, #1
 801a03c:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801a03e:	2200      	movs	r2, #0
 801a040:	4905      	ldr	r1, [pc, #20]	; (801a058 <tcp_timer_needed+0x3c>)
 801a042:	20fa      	movs	r0, #250	; 0xfa
 801a044:	f000 f8cc 	bl	801a1e0 <sys_timeout>
  }
}
 801a048:	bf00      	nop
 801a04a:	bd80      	pop	{r7, pc}
 801a04c:	2000c26c 	.word	0x2000c26c
 801a050:	2000c220 	.word	0x2000c220
 801a054:	2000c224 	.word	0x2000c224
 801a058:	08019fd5 	.word	0x08019fd5

0801a05c <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801a05c:	b580      	push	{r7, lr}
 801a05e:	b086      	sub	sp, #24
 801a060:	af00      	add	r7, sp, #0
 801a062:	60f8      	str	r0, [r7, #12]
 801a064:	60b9      	str	r1, [r7, #8]
 801a066:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801a068:	200a      	movs	r0, #10
 801a06a:	f7f9 fccf 	bl	8013a0c <memp_malloc>
 801a06e:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801a070:	693b      	ldr	r3, [r7, #16]
 801a072:	2b00      	cmp	r3, #0
 801a074:	d109      	bne.n	801a08a <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801a076:	693b      	ldr	r3, [r7, #16]
 801a078:	2b00      	cmp	r3, #0
 801a07a:	d151      	bne.n	801a120 <sys_timeout_abs+0xc4>
 801a07c:	4b2a      	ldr	r3, [pc, #168]	; (801a128 <sys_timeout_abs+0xcc>)
 801a07e:	22be      	movs	r2, #190	; 0xbe
 801a080:	492a      	ldr	r1, [pc, #168]	; (801a12c <sys_timeout_abs+0xd0>)
 801a082:	482b      	ldr	r0, [pc, #172]	; (801a130 <sys_timeout_abs+0xd4>)
 801a084:	f005 f8d0 	bl	801f228 <printf>
    return;
 801a088:	e04a      	b.n	801a120 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801a08a:	693b      	ldr	r3, [r7, #16]
 801a08c:	2200      	movs	r2, #0
 801a08e:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801a090:	693b      	ldr	r3, [r7, #16]
 801a092:	68ba      	ldr	r2, [r7, #8]
 801a094:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801a096:	693b      	ldr	r3, [r7, #16]
 801a098:	687a      	ldr	r2, [r7, #4]
 801a09a:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801a09c:	693b      	ldr	r3, [r7, #16]
 801a09e:	68fa      	ldr	r2, [r7, #12]
 801a0a0:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801a0a2:	4b24      	ldr	r3, [pc, #144]	; (801a134 <sys_timeout_abs+0xd8>)
 801a0a4:	681b      	ldr	r3, [r3, #0]
 801a0a6:	2b00      	cmp	r3, #0
 801a0a8:	d103      	bne.n	801a0b2 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801a0aa:	4a22      	ldr	r2, [pc, #136]	; (801a134 <sys_timeout_abs+0xd8>)
 801a0ac:	693b      	ldr	r3, [r7, #16]
 801a0ae:	6013      	str	r3, [r2, #0]
    return;
 801a0b0:	e037      	b.n	801a122 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801a0b2:	693b      	ldr	r3, [r7, #16]
 801a0b4:	685a      	ldr	r2, [r3, #4]
 801a0b6:	4b1f      	ldr	r3, [pc, #124]	; (801a134 <sys_timeout_abs+0xd8>)
 801a0b8:	681b      	ldr	r3, [r3, #0]
 801a0ba:	685b      	ldr	r3, [r3, #4]
 801a0bc:	1ad3      	subs	r3, r2, r3
 801a0be:	0fdb      	lsrs	r3, r3, #31
 801a0c0:	f003 0301 	and.w	r3, r3, #1
 801a0c4:	b2db      	uxtb	r3, r3
 801a0c6:	2b00      	cmp	r3, #0
 801a0c8:	d007      	beq.n	801a0da <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801a0ca:	4b1a      	ldr	r3, [pc, #104]	; (801a134 <sys_timeout_abs+0xd8>)
 801a0cc:	681a      	ldr	r2, [r3, #0]
 801a0ce:	693b      	ldr	r3, [r7, #16]
 801a0d0:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801a0d2:	4a18      	ldr	r2, [pc, #96]	; (801a134 <sys_timeout_abs+0xd8>)
 801a0d4:	693b      	ldr	r3, [r7, #16]
 801a0d6:	6013      	str	r3, [r2, #0]
 801a0d8:	e023      	b.n	801a122 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801a0da:	4b16      	ldr	r3, [pc, #88]	; (801a134 <sys_timeout_abs+0xd8>)
 801a0dc:	681b      	ldr	r3, [r3, #0]
 801a0de:	617b      	str	r3, [r7, #20]
 801a0e0:	e01a      	b.n	801a118 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801a0e2:	697b      	ldr	r3, [r7, #20]
 801a0e4:	681b      	ldr	r3, [r3, #0]
 801a0e6:	2b00      	cmp	r3, #0
 801a0e8:	d00b      	beq.n	801a102 <sys_timeout_abs+0xa6>
 801a0ea:	693b      	ldr	r3, [r7, #16]
 801a0ec:	685a      	ldr	r2, [r3, #4]
 801a0ee:	697b      	ldr	r3, [r7, #20]
 801a0f0:	681b      	ldr	r3, [r3, #0]
 801a0f2:	685b      	ldr	r3, [r3, #4]
 801a0f4:	1ad3      	subs	r3, r2, r3
 801a0f6:	0fdb      	lsrs	r3, r3, #31
 801a0f8:	f003 0301 	and.w	r3, r3, #1
 801a0fc:	b2db      	uxtb	r3, r3
 801a0fe:	2b00      	cmp	r3, #0
 801a100:	d007      	beq.n	801a112 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801a102:	697b      	ldr	r3, [r7, #20]
 801a104:	681a      	ldr	r2, [r3, #0]
 801a106:	693b      	ldr	r3, [r7, #16]
 801a108:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801a10a:	697b      	ldr	r3, [r7, #20]
 801a10c:	693a      	ldr	r2, [r7, #16]
 801a10e:	601a      	str	r2, [r3, #0]
        break;
 801a110:	e007      	b.n	801a122 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801a112:	697b      	ldr	r3, [r7, #20]
 801a114:	681b      	ldr	r3, [r3, #0]
 801a116:	617b      	str	r3, [r7, #20]
 801a118:	697b      	ldr	r3, [r7, #20]
 801a11a:	2b00      	cmp	r3, #0
 801a11c:	d1e1      	bne.n	801a0e2 <sys_timeout_abs+0x86>
 801a11e:	e000      	b.n	801a122 <sys_timeout_abs+0xc6>
    return;
 801a120:	bf00      	nop
      }
    }
  }
}
 801a122:	3718      	adds	r7, #24
 801a124:	46bd      	mov	sp, r7
 801a126:	bd80      	pop	{r7, pc}
 801a128:	08027564 	.word	0x08027564
 801a12c:	08027598 	.word	0x08027598
 801a130:	080275d8 	.word	0x080275d8
 801a134:	2000c264 	.word	0x2000c264

0801a138 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801a138:	b580      	push	{r7, lr}
 801a13a:	b086      	sub	sp, #24
 801a13c:	af00      	add	r7, sp, #0
 801a13e:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801a140:	687b      	ldr	r3, [r7, #4]
 801a142:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801a144:	697b      	ldr	r3, [r7, #20]
 801a146:	685b      	ldr	r3, [r3, #4]
 801a148:	4798      	blx	r3

  now = sys_now();
 801a14a:	f7f0 fd7b 	bl	800ac44 <sys_now>
 801a14e:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801a150:	697b      	ldr	r3, [r7, #20]
 801a152:	681a      	ldr	r2, [r3, #0]
 801a154:	4b0f      	ldr	r3, [pc, #60]	; (801a194 <lwip_cyclic_timer+0x5c>)
 801a156:	681b      	ldr	r3, [r3, #0]
 801a158:	4413      	add	r3, r2
 801a15a:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801a15c:	68fa      	ldr	r2, [r7, #12]
 801a15e:	693b      	ldr	r3, [r7, #16]
 801a160:	1ad3      	subs	r3, r2, r3
 801a162:	0fdb      	lsrs	r3, r3, #31
 801a164:	f003 0301 	and.w	r3, r3, #1
 801a168:	b2db      	uxtb	r3, r3
 801a16a:	2b00      	cmp	r3, #0
 801a16c:	d009      	beq.n	801a182 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801a16e:	697b      	ldr	r3, [r7, #20]
 801a170:	681a      	ldr	r2, [r3, #0]
 801a172:	693b      	ldr	r3, [r7, #16]
 801a174:	4413      	add	r3, r2
 801a176:	687a      	ldr	r2, [r7, #4]
 801a178:	4907      	ldr	r1, [pc, #28]	; (801a198 <lwip_cyclic_timer+0x60>)
 801a17a:	4618      	mov	r0, r3
 801a17c:	f7ff ff6e 	bl	801a05c <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801a180:	e004      	b.n	801a18c <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801a182:	687a      	ldr	r2, [r7, #4]
 801a184:	4904      	ldr	r1, [pc, #16]	; (801a198 <lwip_cyclic_timer+0x60>)
 801a186:	68f8      	ldr	r0, [r7, #12]
 801a188:	f7ff ff68 	bl	801a05c <sys_timeout_abs>
}
 801a18c:	bf00      	nop
 801a18e:	3718      	adds	r7, #24
 801a190:	46bd      	mov	sp, r7
 801a192:	bd80      	pop	{r7, pc}
 801a194:	2000c268 	.word	0x2000c268
 801a198:	0801a139 	.word	0x0801a139

0801a19c <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801a19c:	b580      	push	{r7, lr}
 801a19e:	b082      	sub	sp, #8
 801a1a0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801a1a2:	2301      	movs	r3, #1
 801a1a4:	607b      	str	r3, [r7, #4]
 801a1a6:	e00e      	b.n	801a1c6 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801a1a8:	4a0b      	ldr	r2, [pc, #44]	; (801a1d8 <sys_timeouts_init+0x3c>)
 801a1aa:	687b      	ldr	r3, [r7, #4]
 801a1ac:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801a1b0:	687b      	ldr	r3, [r7, #4]
 801a1b2:	00db      	lsls	r3, r3, #3
 801a1b4:	4a08      	ldr	r2, [pc, #32]	; (801a1d8 <sys_timeouts_init+0x3c>)
 801a1b6:	4413      	add	r3, r2
 801a1b8:	461a      	mov	r2, r3
 801a1ba:	4908      	ldr	r1, [pc, #32]	; (801a1dc <sys_timeouts_init+0x40>)
 801a1bc:	f000 f810 	bl	801a1e0 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801a1c0:	687b      	ldr	r3, [r7, #4]
 801a1c2:	3301      	adds	r3, #1
 801a1c4:	607b      	str	r3, [r7, #4]
 801a1c6:	687b      	ldr	r3, [r7, #4]
 801a1c8:	2b04      	cmp	r3, #4
 801a1ca:	d9ed      	bls.n	801a1a8 <sys_timeouts_init+0xc>
  }
}
 801a1cc:	bf00      	nop
 801a1ce:	bf00      	nop
 801a1d0:	3708      	adds	r7, #8
 801a1d2:	46bd      	mov	sp, r7
 801a1d4:	bd80      	pop	{r7, pc}
 801a1d6:	bf00      	nop
 801a1d8:	08070678 	.word	0x08070678
 801a1dc:	0801a139 	.word	0x0801a139

0801a1e0 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801a1e0:	b580      	push	{r7, lr}
 801a1e2:	b086      	sub	sp, #24
 801a1e4:	af00      	add	r7, sp, #0
 801a1e6:	60f8      	str	r0, [r7, #12]
 801a1e8:	60b9      	str	r1, [r7, #8]
 801a1ea:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801a1ec:	68fb      	ldr	r3, [r7, #12]
 801a1ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801a1f2:	d306      	bcc.n	801a202 <sys_timeout+0x22>
 801a1f4:	4b0a      	ldr	r3, [pc, #40]	; (801a220 <sys_timeout+0x40>)
 801a1f6:	f240 1229 	movw	r2, #297	; 0x129
 801a1fa:	490a      	ldr	r1, [pc, #40]	; (801a224 <sys_timeout+0x44>)
 801a1fc:	480a      	ldr	r0, [pc, #40]	; (801a228 <sys_timeout+0x48>)
 801a1fe:	f005 f813 	bl	801f228 <printf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801a202:	f7f0 fd1f 	bl	800ac44 <sys_now>
 801a206:	4602      	mov	r2, r0
 801a208:	68fb      	ldr	r3, [r7, #12]
 801a20a:	4413      	add	r3, r2
 801a20c:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801a20e:	687a      	ldr	r2, [r7, #4]
 801a210:	68b9      	ldr	r1, [r7, #8]
 801a212:	6978      	ldr	r0, [r7, #20]
 801a214:	f7ff ff22 	bl	801a05c <sys_timeout_abs>
#endif
}
 801a218:	bf00      	nop
 801a21a:	3718      	adds	r7, #24
 801a21c:	46bd      	mov	sp, r7
 801a21e:	bd80      	pop	{r7, pc}
 801a220:	08027564 	.word	0x08027564
 801a224:	08027600 	.word	0x08027600
 801a228:	080275d8 	.word	0x080275d8

0801a22c <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801a22c:	b580      	push	{r7, lr}
 801a22e:	b084      	sub	sp, #16
 801a230:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801a232:	f7f0 fd07 	bl	800ac44 <sys_now>
 801a236:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801a238:	4b17      	ldr	r3, [pc, #92]	; (801a298 <sys_check_timeouts+0x6c>)
 801a23a:	681b      	ldr	r3, [r3, #0]
 801a23c:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801a23e:	68bb      	ldr	r3, [r7, #8]
 801a240:	2b00      	cmp	r3, #0
 801a242:	d022      	beq.n	801a28a <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801a244:	68bb      	ldr	r3, [r7, #8]
 801a246:	685b      	ldr	r3, [r3, #4]
 801a248:	68fa      	ldr	r2, [r7, #12]
 801a24a:	1ad3      	subs	r3, r2, r3
 801a24c:	0fdb      	lsrs	r3, r3, #31
 801a24e:	f003 0301 	and.w	r3, r3, #1
 801a252:	b2db      	uxtb	r3, r3
 801a254:	2b00      	cmp	r3, #0
 801a256:	d11a      	bne.n	801a28e <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801a258:	68bb      	ldr	r3, [r7, #8]
 801a25a:	681b      	ldr	r3, [r3, #0]
 801a25c:	4a0e      	ldr	r2, [pc, #56]	; (801a298 <sys_check_timeouts+0x6c>)
 801a25e:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801a260:	68bb      	ldr	r3, [r7, #8]
 801a262:	689b      	ldr	r3, [r3, #8]
 801a264:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801a266:	68bb      	ldr	r3, [r7, #8]
 801a268:	68db      	ldr	r3, [r3, #12]
 801a26a:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801a26c:	68bb      	ldr	r3, [r7, #8]
 801a26e:	685b      	ldr	r3, [r3, #4]
 801a270:	4a0a      	ldr	r2, [pc, #40]	; (801a29c <sys_check_timeouts+0x70>)
 801a272:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801a274:	68b9      	ldr	r1, [r7, #8]
 801a276:	200a      	movs	r0, #10
 801a278:	f7f9 fc1a 	bl	8013ab0 <memp_free>
    if (handler != NULL) {
 801a27c:	687b      	ldr	r3, [r7, #4]
 801a27e:	2b00      	cmp	r3, #0
 801a280:	d0da      	beq.n	801a238 <sys_check_timeouts+0xc>
      handler(arg);
 801a282:	687b      	ldr	r3, [r7, #4]
 801a284:	6838      	ldr	r0, [r7, #0]
 801a286:	4798      	blx	r3
  do {
 801a288:	e7d6      	b.n	801a238 <sys_check_timeouts+0xc>
      return;
 801a28a:	bf00      	nop
 801a28c:	e000      	b.n	801a290 <sys_check_timeouts+0x64>
      return;
 801a28e:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801a290:	3710      	adds	r7, #16
 801a292:	46bd      	mov	sp, r7
 801a294:	bd80      	pop	{r7, pc}
 801a296:	bf00      	nop
 801a298:	2000c264 	.word	0x2000c264
 801a29c:	2000c268 	.word	0x2000c268

0801a2a0 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801a2a0:	b580      	push	{r7, lr}
 801a2a2:	b082      	sub	sp, #8
 801a2a4:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801a2a6:	4b16      	ldr	r3, [pc, #88]	; (801a300 <sys_timeouts_sleeptime+0x60>)
 801a2a8:	681b      	ldr	r3, [r3, #0]
 801a2aa:	2b00      	cmp	r3, #0
 801a2ac:	d102      	bne.n	801a2b4 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801a2ae:	f04f 33ff 	mov.w	r3, #4294967295
 801a2b2:	e020      	b.n	801a2f6 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801a2b4:	f7f0 fcc6 	bl	800ac44 <sys_now>
 801a2b8:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801a2ba:	4b11      	ldr	r3, [pc, #68]	; (801a300 <sys_timeouts_sleeptime+0x60>)
 801a2bc:	681b      	ldr	r3, [r3, #0]
 801a2be:	685a      	ldr	r2, [r3, #4]
 801a2c0:	687b      	ldr	r3, [r7, #4]
 801a2c2:	1ad3      	subs	r3, r2, r3
 801a2c4:	0fdb      	lsrs	r3, r3, #31
 801a2c6:	f003 0301 	and.w	r3, r3, #1
 801a2ca:	b2db      	uxtb	r3, r3
 801a2cc:	2b00      	cmp	r3, #0
 801a2ce:	d001      	beq.n	801a2d4 <sys_timeouts_sleeptime+0x34>
    return 0;
 801a2d0:	2300      	movs	r3, #0
 801a2d2:	e010      	b.n	801a2f6 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801a2d4:	4b0a      	ldr	r3, [pc, #40]	; (801a300 <sys_timeouts_sleeptime+0x60>)
 801a2d6:	681b      	ldr	r3, [r3, #0]
 801a2d8:	685a      	ldr	r2, [r3, #4]
 801a2da:	687b      	ldr	r3, [r7, #4]
 801a2dc:	1ad3      	subs	r3, r2, r3
 801a2de:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801a2e0:	683b      	ldr	r3, [r7, #0]
 801a2e2:	2b00      	cmp	r3, #0
 801a2e4:	da06      	bge.n	801a2f4 <sys_timeouts_sleeptime+0x54>
 801a2e6:	4b07      	ldr	r3, [pc, #28]	; (801a304 <sys_timeouts_sleeptime+0x64>)
 801a2e8:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 801a2ec:	4906      	ldr	r1, [pc, #24]	; (801a308 <sys_timeouts_sleeptime+0x68>)
 801a2ee:	4807      	ldr	r0, [pc, #28]	; (801a30c <sys_timeouts_sleeptime+0x6c>)
 801a2f0:	f004 ff9a 	bl	801f228 <printf>
    return ret;
 801a2f4:	683b      	ldr	r3, [r7, #0]
  }
}
 801a2f6:	4618      	mov	r0, r3
 801a2f8:	3708      	adds	r7, #8
 801a2fa:	46bd      	mov	sp, r7
 801a2fc:	bd80      	pop	{r7, pc}
 801a2fe:	bf00      	nop
 801a300:	2000c264 	.word	0x2000c264
 801a304:	08027564 	.word	0x08027564
 801a308:	08027638 	.word	0x08027638
 801a30c:	080275d8 	.word	0x080275d8

0801a310 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801a310:	b580      	push	{r7, lr}
 801a312:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801a314:	f004 ffe8 	bl	801f2e8 <rand>
 801a318:	4603      	mov	r3, r0
 801a31a:	b29b      	uxth	r3, r3
 801a31c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801a320:	b29b      	uxth	r3, r3
 801a322:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 801a326:	b29a      	uxth	r2, r3
 801a328:	4b01      	ldr	r3, [pc, #4]	; (801a330 <udp_init+0x20>)
 801a32a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801a32c:	bf00      	nop
 801a32e:	bd80      	pop	{r7, pc}
 801a330:	20000018 	.word	0x20000018

0801a334 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801a334:	b480      	push	{r7}
 801a336:	b083      	sub	sp, #12
 801a338:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801a33a:	2300      	movs	r3, #0
 801a33c:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801a33e:	4b17      	ldr	r3, [pc, #92]	; (801a39c <udp_new_port+0x68>)
 801a340:	881b      	ldrh	r3, [r3, #0]
 801a342:	1c5a      	adds	r2, r3, #1
 801a344:	b291      	uxth	r1, r2
 801a346:	4a15      	ldr	r2, [pc, #84]	; (801a39c <udp_new_port+0x68>)
 801a348:	8011      	strh	r1, [r2, #0]
 801a34a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801a34e:	4293      	cmp	r3, r2
 801a350:	d103      	bne.n	801a35a <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801a352:	4b12      	ldr	r3, [pc, #72]	; (801a39c <udp_new_port+0x68>)
 801a354:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 801a358:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a35a:	4b11      	ldr	r3, [pc, #68]	; (801a3a0 <udp_new_port+0x6c>)
 801a35c:	681b      	ldr	r3, [r3, #0]
 801a35e:	603b      	str	r3, [r7, #0]
 801a360:	e011      	b.n	801a386 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801a362:	683b      	ldr	r3, [r7, #0]
 801a364:	8a5a      	ldrh	r2, [r3, #18]
 801a366:	4b0d      	ldr	r3, [pc, #52]	; (801a39c <udp_new_port+0x68>)
 801a368:	881b      	ldrh	r3, [r3, #0]
 801a36a:	429a      	cmp	r2, r3
 801a36c:	d108      	bne.n	801a380 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801a36e:	88fb      	ldrh	r3, [r7, #6]
 801a370:	3301      	adds	r3, #1
 801a372:	80fb      	strh	r3, [r7, #6]
 801a374:	88fb      	ldrh	r3, [r7, #6]
 801a376:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801a37a:	d3e0      	bcc.n	801a33e <udp_new_port+0xa>
        return 0;
 801a37c:	2300      	movs	r3, #0
 801a37e:	e007      	b.n	801a390 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a380:	683b      	ldr	r3, [r7, #0]
 801a382:	68db      	ldr	r3, [r3, #12]
 801a384:	603b      	str	r3, [r7, #0]
 801a386:	683b      	ldr	r3, [r7, #0]
 801a388:	2b00      	cmp	r3, #0
 801a38a:	d1ea      	bne.n	801a362 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801a38c:	4b03      	ldr	r3, [pc, #12]	; (801a39c <udp_new_port+0x68>)
 801a38e:	881b      	ldrh	r3, [r3, #0]
}
 801a390:	4618      	mov	r0, r3
 801a392:	370c      	adds	r7, #12
 801a394:	46bd      	mov	sp, r7
 801a396:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a39a:	4770      	bx	lr
 801a39c:	20000018 	.word	0x20000018
 801a3a0:	2000c270 	.word	0x2000c270

0801a3a4 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801a3a4:	b580      	push	{r7, lr}
 801a3a6:	b084      	sub	sp, #16
 801a3a8:	af00      	add	r7, sp, #0
 801a3aa:	60f8      	str	r0, [r7, #12]
 801a3ac:	60b9      	str	r1, [r7, #8]
 801a3ae:	4613      	mov	r3, r2
 801a3b0:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801a3b2:	68fb      	ldr	r3, [r7, #12]
 801a3b4:	2b00      	cmp	r3, #0
 801a3b6:	d105      	bne.n	801a3c4 <udp_input_local_match+0x20>
 801a3b8:	4b27      	ldr	r3, [pc, #156]	; (801a458 <udp_input_local_match+0xb4>)
 801a3ba:	2287      	movs	r2, #135	; 0x87
 801a3bc:	4927      	ldr	r1, [pc, #156]	; (801a45c <udp_input_local_match+0xb8>)
 801a3be:	4828      	ldr	r0, [pc, #160]	; (801a460 <udp_input_local_match+0xbc>)
 801a3c0:	f004 ff32 	bl	801f228 <printf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801a3c4:	68bb      	ldr	r3, [r7, #8]
 801a3c6:	2b00      	cmp	r3, #0
 801a3c8:	d105      	bne.n	801a3d6 <udp_input_local_match+0x32>
 801a3ca:	4b23      	ldr	r3, [pc, #140]	; (801a458 <udp_input_local_match+0xb4>)
 801a3cc:	2288      	movs	r2, #136	; 0x88
 801a3ce:	4925      	ldr	r1, [pc, #148]	; (801a464 <udp_input_local_match+0xc0>)
 801a3d0:	4823      	ldr	r0, [pc, #140]	; (801a460 <udp_input_local_match+0xbc>)
 801a3d2:	f004 ff29 	bl	801f228 <printf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a3d6:	68fb      	ldr	r3, [r7, #12]
 801a3d8:	7a1b      	ldrb	r3, [r3, #8]
 801a3da:	2b00      	cmp	r3, #0
 801a3dc:	d00b      	beq.n	801a3f6 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801a3de:	68fb      	ldr	r3, [r7, #12]
 801a3e0:	7a1a      	ldrb	r2, [r3, #8]
 801a3e2:	4b21      	ldr	r3, [pc, #132]	; (801a468 <udp_input_local_match+0xc4>)
 801a3e4:	685b      	ldr	r3, [r3, #4]
 801a3e6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801a3ea:	3301      	adds	r3, #1
 801a3ec:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a3ee:	429a      	cmp	r2, r3
 801a3f0:	d001      	beq.n	801a3f6 <udp_input_local_match+0x52>
    return 0;
 801a3f2:	2300      	movs	r3, #0
 801a3f4:	e02b      	b.n	801a44e <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801a3f6:	79fb      	ldrb	r3, [r7, #7]
 801a3f8:	2b00      	cmp	r3, #0
 801a3fa:	d018      	beq.n	801a42e <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a3fc:	68fb      	ldr	r3, [r7, #12]
 801a3fe:	2b00      	cmp	r3, #0
 801a400:	d013      	beq.n	801a42a <udp_input_local_match+0x86>
 801a402:	68fb      	ldr	r3, [r7, #12]
 801a404:	681b      	ldr	r3, [r3, #0]
 801a406:	2b00      	cmp	r3, #0
 801a408:	d00f      	beq.n	801a42a <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a40a:	4b17      	ldr	r3, [pc, #92]	; (801a468 <udp_input_local_match+0xc4>)
 801a40c:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a40e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a412:	d00a      	beq.n	801a42a <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801a414:	68fb      	ldr	r3, [r7, #12]
 801a416:	681a      	ldr	r2, [r3, #0]
 801a418:	4b13      	ldr	r3, [pc, #76]	; (801a468 <udp_input_local_match+0xc4>)
 801a41a:	695b      	ldr	r3, [r3, #20]
 801a41c:	405a      	eors	r2, r3
 801a41e:	68bb      	ldr	r3, [r7, #8]
 801a420:	3308      	adds	r3, #8
 801a422:	681b      	ldr	r3, [r3, #0]
 801a424:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a426:	2b00      	cmp	r3, #0
 801a428:	d110      	bne.n	801a44c <udp_input_local_match+0xa8>
          return 1;
 801a42a:	2301      	movs	r3, #1
 801a42c:	e00f      	b.n	801a44e <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801a42e:	68fb      	ldr	r3, [r7, #12]
 801a430:	2b00      	cmp	r3, #0
 801a432:	d009      	beq.n	801a448 <udp_input_local_match+0xa4>
 801a434:	68fb      	ldr	r3, [r7, #12]
 801a436:	681b      	ldr	r3, [r3, #0]
 801a438:	2b00      	cmp	r3, #0
 801a43a:	d005      	beq.n	801a448 <udp_input_local_match+0xa4>
 801a43c:	68fb      	ldr	r3, [r7, #12]
 801a43e:	681a      	ldr	r2, [r3, #0]
 801a440:	4b09      	ldr	r3, [pc, #36]	; (801a468 <udp_input_local_match+0xc4>)
 801a442:	695b      	ldr	r3, [r3, #20]
 801a444:	429a      	cmp	r2, r3
 801a446:	d101      	bne.n	801a44c <udp_input_local_match+0xa8>
        return 1;
 801a448:	2301      	movs	r3, #1
 801a44a:	e000      	b.n	801a44e <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801a44c:	2300      	movs	r3, #0
}
 801a44e:	4618      	mov	r0, r3
 801a450:	3710      	adds	r7, #16
 801a452:	46bd      	mov	sp, r7
 801a454:	bd80      	pop	{r7, pc}
 801a456:	bf00      	nop
 801a458:	0802764c 	.word	0x0802764c
 801a45c:	0802767c 	.word	0x0802767c
 801a460:	080276a0 	.word	0x080276a0
 801a464:	080276c8 	.word	0x080276c8
 801a468:	20008aa0 	.word	0x20008aa0

0801a46c <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801a46c:	b590      	push	{r4, r7, lr}
 801a46e:	b08d      	sub	sp, #52	; 0x34
 801a470:	af02      	add	r7, sp, #8
 801a472:	6078      	str	r0, [r7, #4]
 801a474:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801a476:	2300      	movs	r3, #0
 801a478:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801a47a:	687b      	ldr	r3, [r7, #4]
 801a47c:	2b00      	cmp	r3, #0
 801a47e:	d105      	bne.n	801a48c <udp_input+0x20>
 801a480:	4b7c      	ldr	r3, [pc, #496]	; (801a674 <udp_input+0x208>)
 801a482:	22cf      	movs	r2, #207	; 0xcf
 801a484:	497c      	ldr	r1, [pc, #496]	; (801a678 <udp_input+0x20c>)
 801a486:	487d      	ldr	r0, [pc, #500]	; (801a67c <udp_input+0x210>)
 801a488:	f004 fece 	bl	801f228 <printf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801a48c:	683b      	ldr	r3, [r7, #0]
 801a48e:	2b00      	cmp	r3, #0
 801a490:	d105      	bne.n	801a49e <udp_input+0x32>
 801a492:	4b78      	ldr	r3, [pc, #480]	; (801a674 <udp_input+0x208>)
 801a494:	22d0      	movs	r2, #208	; 0xd0
 801a496:	497a      	ldr	r1, [pc, #488]	; (801a680 <udp_input+0x214>)
 801a498:	4878      	ldr	r0, [pc, #480]	; (801a67c <udp_input+0x210>)
 801a49a:	f004 fec5 	bl	801f228 <printf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801a49e:	687b      	ldr	r3, [r7, #4]
 801a4a0:	895b      	ldrh	r3, [r3, #10]
 801a4a2:	2b07      	cmp	r3, #7
 801a4a4:	d803      	bhi.n	801a4ae <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801a4a6:	6878      	ldr	r0, [r7, #4]
 801a4a8:	f7fa f9b2 	bl	8014810 <pbuf_free>
    goto end;
 801a4ac:	e0de      	b.n	801a66c <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801a4ae:	687b      	ldr	r3, [r7, #4]
 801a4b0:	685b      	ldr	r3, [r3, #4]
 801a4b2:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801a4b4:	4b73      	ldr	r3, [pc, #460]	; (801a684 <udp_input+0x218>)
 801a4b6:	695b      	ldr	r3, [r3, #20]
 801a4b8:	4a72      	ldr	r2, [pc, #456]	; (801a684 <udp_input+0x218>)
 801a4ba:	6812      	ldr	r2, [r2, #0]
 801a4bc:	4611      	mov	r1, r2
 801a4be:	4618      	mov	r0, r3
 801a4c0:	f003 fe06 	bl	801e0d0 <ip4_addr_isbroadcast_u32>
 801a4c4:	4603      	mov	r3, r0
 801a4c6:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801a4c8:	697b      	ldr	r3, [r7, #20]
 801a4ca:	881b      	ldrh	r3, [r3, #0]
 801a4cc:	b29b      	uxth	r3, r3
 801a4ce:	4618      	mov	r0, r3
 801a4d0:	f7f8 fde6 	bl	80130a0 <lwip_htons>
 801a4d4:	4603      	mov	r3, r0
 801a4d6:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801a4d8:	697b      	ldr	r3, [r7, #20]
 801a4da:	885b      	ldrh	r3, [r3, #2]
 801a4dc:	b29b      	uxth	r3, r3
 801a4de:	4618      	mov	r0, r3
 801a4e0:	f7f8 fdde 	bl	80130a0 <lwip_htons>
 801a4e4:	4603      	mov	r3, r0
 801a4e6:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801a4e8:	2300      	movs	r3, #0
 801a4ea:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 801a4ec:	2300      	movs	r3, #0
 801a4ee:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801a4f0:	2300      	movs	r3, #0
 801a4f2:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a4f4:	4b64      	ldr	r3, [pc, #400]	; (801a688 <udp_input+0x21c>)
 801a4f6:	681b      	ldr	r3, [r3, #0]
 801a4f8:	627b      	str	r3, [r7, #36]	; 0x24
 801a4fa:	e054      	b.n	801a5a6 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801a4fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a4fe:	8a5b      	ldrh	r3, [r3, #18]
 801a500:	89fa      	ldrh	r2, [r7, #14]
 801a502:	429a      	cmp	r2, r3
 801a504:	d14a      	bne.n	801a59c <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801a506:	7cfb      	ldrb	r3, [r7, #19]
 801a508:	461a      	mov	r2, r3
 801a50a:	6839      	ldr	r1, [r7, #0]
 801a50c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801a50e:	f7ff ff49 	bl	801a3a4 <udp_input_local_match>
 801a512:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801a514:	2b00      	cmp	r3, #0
 801a516:	d041      	beq.n	801a59c <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801a518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a51a:	7c1b      	ldrb	r3, [r3, #16]
 801a51c:	f003 0304 	and.w	r3, r3, #4
 801a520:	2b00      	cmp	r3, #0
 801a522:	d11d      	bne.n	801a560 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801a524:	69fb      	ldr	r3, [r7, #28]
 801a526:	2b00      	cmp	r3, #0
 801a528:	d102      	bne.n	801a530 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801a52a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a52c:	61fb      	str	r3, [r7, #28]
 801a52e:	e017      	b.n	801a560 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801a530:	7cfb      	ldrb	r3, [r7, #19]
 801a532:	2b00      	cmp	r3, #0
 801a534:	d014      	beq.n	801a560 <udp_input+0xf4>
 801a536:	4b53      	ldr	r3, [pc, #332]	; (801a684 <udp_input+0x218>)
 801a538:	695b      	ldr	r3, [r3, #20]
 801a53a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a53e:	d10f      	bne.n	801a560 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801a540:	69fb      	ldr	r3, [r7, #28]
 801a542:	681a      	ldr	r2, [r3, #0]
 801a544:	683b      	ldr	r3, [r7, #0]
 801a546:	3304      	adds	r3, #4
 801a548:	681b      	ldr	r3, [r3, #0]
 801a54a:	429a      	cmp	r2, r3
 801a54c:	d008      	beq.n	801a560 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801a54e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a550:	681a      	ldr	r2, [r3, #0]
 801a552:	683b      	ldr	r3, [r7, #0]
 801a554:	3304      	adds	r3, #4
 801a556:	681b      	ldr	r3, [r3, #0]
 801a558:	429a      	cmp	r2, r3
 801a55a:	d101      	bne.n	801a560 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801a55c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a55e:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801a560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a562:	8a9b      	ldrh	r3, [r3, #20]
 801a564:	8a3a      	ldrh	r2, [r7, #16]
 801a566:	429a      	cmp	r2, r3
 801a568:	d118      	bne.n	801a59c <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a56a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a56c:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801a56e:	2b00      	cmp	r3, #0
 801a570:	d005      	beq.n	801a57e <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801a572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a574:	685a      	ldr	r2, [r3, #4]
 801a576:	4b43      	ldr	r3, [pc, #268]	; (801a684 <udp_input+0x218>)
 801a578:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a57a:	429a      	cmp	r2, r3
 801a57c:	d10e      	bne.n	801a59c <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801a57e:	6a3b      	ldr	r3, [r7, #32]
 801a580:	2b00      	cmp	r3, #0
 801a582:	d014      	beq.n	801a5ae <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801a584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a586:	68da      	ldr	r2, [r3, #12]
 801a588:	6a3b      	ldr	r3, [r7, #32]
 801a58a:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801a58c:	4b3e      	ldr	r3, [pc, #248]	; (801a688 <udp_input+0x21c>)
 801a58e:	681a      	ldr	r2, [r3, #0]
 801a590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a592:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801a594:	4a3c      	ldr	r2, [pc, #240]	; (801a688 <udp_input+0x21c>)
 801a596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a598:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801a59a:	e008      	b.n	801a5ae <udp_input+0x142>
      }
    }

    prev = pcb;
 801a59c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a59e:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a5a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a5a2:	68db      	ldr	r3, [r3, #12]
 801a5a4:	627b      	str	r3, [r7, #36]	; 0x24
 801a5a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a5a8:	2b00      	cmp	r3, #0
 801a5aa:	d1a7      	bne.n	801a4fc <udp_input+0x90>
 801a5ac:	e000      	b.n	801a5b0 <udp_input+0x144>
        break;
 801a5ae:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801a5b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a5b2:	2b00      	cmp	r3, #0
 801a5b4:	d101      	bne.n	801a5ba <udp_input+0x14e>
    pcb = uncon_pcb;
 801a5b6:	69fb      	ldr	r3, [r7, #28]
 801a5b8:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801a5ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a5bc:	2b00      	cmp	r3, #0
 801a5be:	d002      	beq.n	801a5c6 <udp_input+0x15a>
    for_us = 1;
 801a5c0:	2301      	movs	r3, #1
 801a5c2:	76fb      	strb	r3, [r7, #27]
 801a5c4:	e00a      	b.n	801a5dc <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801a5c6:	683b      	ldr	r3, [r7, #0]
 801a5c8:	3304      	adds	r3, #4
 801a5ca:	681a      	ldr	r2, [r3, #0]
 801a5cc:	4b2d      	ldr	r3, [pc, #180]	; (801a684 <udp_input+0x218>)
 801a5ce:	695b      	ldr	r3, [r3, #20]
 801a5d0:	429a      	cmp	r2, r3
 801a5d2:	bf0c      	ite	eq
 801a5d4:	2301      	moveq	r3, #1
 801a5d6:	2300      	movne	r3, #0
 801a5d8:	b2db      	uxtb	r3, r3
 801a5da:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801a5dc:	7efb      	ldrb	r3, [r7, #27]
 801a5de:	2b00      	cmp	r3, #0
 801a5e0:	d041      	beq.n	801a666 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801a5e2:	2108      	movs	r1, #8
 801a5e4:	6878      	ldr	r0, [r7, #4]
 801a5e6:	f7fa f88d 	bl	8014704 <pbuf_remove_header>
 801a5ea:	4603      	mov	r3, r0
 801a5ec:	2b00      	cmp	r3, #0
 801a5ee:	d00a      	beq.n	801a606 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801a5f0:	4b20      	ldr	r3, [pc, #128]	; (801a674 <udp_input+0x208>)
 801a5f2:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801a5f6:	4925      	ldr	r1, [pc, #148]	; (801a68c <udp_input+0x220>)
 801a5f8:	4820      	ldr	r0, [pc, #128]	; (801a67c <udp_input+0x210>)
 801a5fa:	f004 fe15 	bl	801f228 <printf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801a5fe:	6878      	ldr	r0, [r7, #4]
 801a600:	f7fa f906 	bl	8014810 <pbuf_free>
      goto end;
 801a604:	e032      	b.n	801a66c <udp_input+0x200>
    }

    if (pcb != NULL) {
 801a606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a608:	2b00      	cmp	r3, #0
 801a60a:	d012      	beq.n	801a632 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801a60c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a60e:	699b      	ldr	r3, [r3, #24]
 801a610:	2b00      	cmp	r3, #0
 801a612:	d00a      	beq.n	801a62a <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801a614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a616:	699c      	ldr	r4, [r3, #24]
 801a618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a61a:	69d8      	ldr	r0, [r3, #28]
 801a61c:	8a3b      	ldrh	r3, [r7, #16]
 801a61e:	9300      	str	r3, [sp, #0]
 801a620:	4b1b      	ldr	r3, [pc, #108]	; (801a690 <udp_input+0x224>)
 801a622:	687a      	ldr	r2, [r7, #4]
 801a624:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801a626:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801a628:	e021      	b.n	801a66e <udp_input+0x202>
        pbuf_free(p);
 801a62a:	6878      	ldr	r0, [r7, #4]
 801a62c:	f7fa f8f0 	bl	8014810 <pbuf_free>
        goto end;
 801a630:	e01c      	b.n	801a66c <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801a632:	7cfb      	ldrb	r3, [r7, #19]
 801a634:	2b00      	cmp	r3, #0
 801a636:	d112      	bne.n	801a65e <udp_input+0x1f2>
 801a638:	4b12      	ldr	r3, [pc, #72]	; (801a684 <udp_input+0x218>)
 801a63a:	695b      	ldr	r3, [r3, #20]
 801a63c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801a640:	2be0      	cmp	r3, #224	; 0xe0
 801a642:	d00c      	beq.n	801a65e <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801a644:	4b0f      	ldr	r3, [pc, #60]	; (801a684 <udp_input+0x218>)
 801a646:	899b      	ldrh	r3, [r3, #12]
 801a648:	3308      	adds	r3, #8
 801a64a:	b29b      	uxth	r3, r3
 801a64c:	b21b      	sxth	r3, r3
 801a64e:	4619      	mov	r1, r3
 801a650:	6878      	ldr	r0, [r7, #4]
 801a652:	f7fa f8ca 	bl	80147ea <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801a656:	2103      	movs	r1, #3
 801a658:	6878      	ldr	r0, [r7, #4]
 801a65a:	f003 f9fb 	bl	801da54 <icmp_dest_unreach>
      pbuf_free(p);
 801a65e:	6878      	ldr	r0, [r7, #4]
 801a660:	f7fa f8d6 	bl	8014810 <pbuf_free>
  return;
 801a664:	e003      	b.n	801a66e <udp_input+0x202>
    pbuf_free(p);
 801a666:	6878      	ldr	r0, [r7, #4]
 801a668:	f7fa f8d2 	bl	8014810 <pbuf_free>
  return;
 801a66c:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801a66e:	372c      	adds	r7, #44	; 0x2c
 801a670:	46bd      	mov	sp, r7
 801a672:	bd90      	pop	{r4, r7, pc}
 801a674:	0802764c 	.word	0x0802764c
 801a678:	080276f0 	.word	0x080276f0
 801a67c:	080276a0 	.word	0x080276a0
 801a680:	08027708 	.word	0x08027708
 801a684:	20008aa0 	.word	0x20008aa0
 801a688:	2000c270 	.word	0x2000c270
 801a68c:	08027724 	.word	0x08027724
 801a690:	20008ab0 	.word	0x20008ab0

0801a694 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 801a694:	b580      	push	{r7, lr}
 801a696:	b088      	sub	sp, #32
 801a698:	af02      	add	r7, sp, #8
 801a69a:	60f8      	str	r0, [r7, #12]
 801a69c:	60b9      	str	r1, [r7, #8]
 801a69e:	607a      	str	r2, [r7, #4]
 801a6a0:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801a6a2:	68fb      	ldr	r3, [r7, #12]
 801a6a4:	2b00      	cmp	r3, #0
 801a6a6:	d109      	bne.n	801a6bc <udp_sendto_if+0x28>
 801a6a8:	4b2e      	ldr	r3, [pc, #184]	; (801a764 <udp_sendto_if+0xd0>)
 801a6aa:	f44f 7220 	mov.w	r2, #640	; 0x280
 801a6ae:	492e      	ldr	r1, [pc, #184]	; (801a768 <udp_sendto_if+0xd4>)
 801a6b0:	482e      	ldr	r0, [pc, #184]	; (801a76c <udp_sendto_if+0xd8>)
 801a6b2:	f004 fdb9 	bl	801f228 <printf>
 801a6b6:	f06f 030f 	mvn.w	r3, #15
 801a6ba:	e04f      	b.n	801a75c <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801a6bc:	68bb      	ldr	r3, [r7, #8]
 801a6be:	2b00      	cmp	r3, #0
 801a6c0:	d109      	bne.n	801a6d6 <udp_sendto_if+0x42>
 801a6c2:	4b28      	ldr	r3, [pc, #160]	; (801a764 <udp_sendto_if+0xd0>)
 801a6c4:	f240 2281 	movw	r2, #641	; 0x281
 801a6c8:	4929      	ldr	r1, [pc, #164]	; (801a770 <udp_sendto_if+0xdc>)
 801a6ca:	4828      	ldr	r0, [pc, #160]	; (801a76c <udp_sendto_if+0xd8>)
 801a6cc:	f004 fdac 	bl	801f228 <printf>
 801a6d0:	f06f 030f 	mvn.w	r3, #15
 801a6d4:	e042      	b.n	801a75c <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801a6d6:	687b      	ldr	r3, [r7, #4]
 801a6d8:	2b00      	cmp	r3, #0
 801a6da:	d109      	bne.n	801a6f0 <udp_sendto_if+0x5c>
 801a6dc:	4b21      	ldr	r3, [pc, #132]	; (801a764 <udp_sendto_if+0xd0>)
 801a6de:	f240 2282 	movw	r2, #642	; 0x282
 801a6e2:	4924      	ldr	r1, [pc, #144]	; (801a774 <udp_sendto_if+0xe0>)
 801a6e4:	4821      	ldr	r0, [pc, #132]	; (801a76c <udp_sendto_if+0xd8>)
 801a6e6:	f004 fd9f 	bl	801f228 <printf>
 801a6ea:	f06f 030f 	mvn.w	r3, #15
 801a6ee:	e035      	b.n	801a75c <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801a6f0:	6a3b      	ldr	r3, [r7, #32]
 801a6f2:	2b00      	cmp	r3, #0
 801a6f4:	d109      	bne.n	801a70a <udp_sendto_if+0x76>
 801a6f6:	4b1b      	ldr	r3, [pc, #108]	; (801a764 <udp_sendto_if+0xd0>)
 801a6f8:	f240 2283 	movw	r2, #643	; 0x283
 801a6fc:	491e      	ldr	r1, [pc, #120]	; (801a778 <udp_sendto_if+0xe4>)
 801a6fe:	481b      	ldr	r0, [pc, #108]	; (801a76c <udp_sendto_if+0xd8>)
 801a700:	f004 fd92 	bl	801f228 <printf>
 801a704:	f06f 030f 	mvn.w	r3, #15
 801a708:	e028      	b.n	801a75c <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a70a:	68fb      	ldr	r3, [r7, #12]
 801a70c:	2b00      	cmp	r3, #0
 801a70e:	d009      	beq.n	801a724 <udp_sendto_if+0x90>
 801a710:	68fb      	ldr	r3, [r7, #12]
 801a712:	681b      	ldr	r3, [r3, #0]
 801a714:	2b00      	cmp	r3, #0
 801a716:	d005      	beq.n	801a724 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801a718:	68fb      	ldr	r3, [r7, #12]
 801a71a:	681b      	ldr	r3, [r3, #0]
 801a71c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a720:	2be0      	cmp	r3, #224	; 0xe0
 801a722:	d103      	bne.n	801a72c <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 801a724:	6a3b      	ldr	r3, [r7, #32]
 801a726:	3304      	adds	r3, #4
 801a728:	617b      	str	r3, [r7, #20]
 801a72a:	e00b      	b.n	801a744 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801a72c:	68fb      	ldr	r3, [r7, #12]
 801a72e:	681a      	ldr	r2, [r3, #0]
 801a730:	6a3b      	ldr	r3, [r7, #32]
 801a732:	3304      	adds	r3, #4
 801a734:	681b      	ldr	r3, [r3, #0]
 801a736:	429a      	cmp	r2, r3
 801a738:	d002      	beq.n	801a740 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801a73a:	f06f 0303 	mvn.w	r3, #3
 801a73e:	e00d      	b.n	801a75c <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801a740:	68fb      	ldr	r3, [r7, #12]
 801a742:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801a744:	887a      	ldrh	r2, [r7, #2]
 801a746:	697b      	ldr	r3, [r7, #20]
 801a748:	9301      	str	r3, [sp, #4]
 801a74a:	6a3b      	ldr	r3, [r7, #32]
 801a74c:	9300      	str	r3, [sp, #0]
 801a74e:	4613      	mov	r3, r2
 801a750:	687a      	ldr	r2, [r7, #4]
 801a752:	68b9      	ldr	r1, [r7, #8]
 801a754:	68f8      	ldr	r0, [r7, #12]
 801a756:	f000 f811 	bl	801a77c <udp_sendto_if_src>
 801a75a:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801a75c:	4618      	mov	r0, r3
 801a75e:	3718      	adds	r7, #24
 801a760:	46bd      	mov	sp, r7
 801a762:	bd80      	pop	{r7, pc}
 801a764:	0802764c 	.word	0x0802764c
 801a768:	080277c0 	.word	0x080277c0
 801a76c:	080276a0 	.word	0x080276a0
 801a770:	080277dc 	.word	0x080277dc
 801a774:	080277f8 	.word	0x080277f8
 801a778:	08027818 	.word	0x08027818

0801a77c <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 801a77c:	b580      	push	{r7, lr}
 801a77e:	b08c      	sub	sp, #48	; 0x30
 801a780:	af04      	add	r7, sp, #16
 801a782:	60f8      	str	r0, [r7, #12]
 801a784:	60b9      	str	r1, [r7, #8]
 801a786:	607a      	str	r2, [r7, #4]
 801a788:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801a78a:	68fb      	ldr	r3, [r7, #12]
 801a78c:	2b00      	cmp	r3, #0
 801a78e:	d109      	bne.n	801a7a4 <udp_sendto_if_src+0x28>
 801a790:	4b65      	ldr	r3, [pc, #404]	; (801a928 <udp_sendto_if_src+0x1ac>)
 801a792:	f240 22d1 	movw	r2, #721	; 0x2d1
 801a796:	4965      	ldr	r1, [pc, #404]	; (801a92c <udp_sendto_if_src+0x1b0>)
 801a798:	4865      	ldr	r0, [pc, #404]	; (801a930 <udp_sendto_if_src+0x1b4>)
 801a79a:	f004 fd45 	bl	801f228 <printf>
 801a79e:	f06f 030f 	mvn.w	r3, #15
 801a7a2:	e0bc      	b.n	801a91e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801a7a4:	68bb      	ldr	r3, [r7, #8]
 801a7a6:	2b00      	cmp	r3, #0
 801a7a8:	d109      	bne.n	801a7be <udp_sendto_if_src+0x42>
 801a7aa:	4b5f      	ldr	r3, [pc, #380]	; (801a928 <udp_sendto_if_src+0x1ac>)
 801a7ac:	f240 22d2 	movw	r2, #722	; 0x2d2
 801a7b0:	4960      	ldr	r1, [pc, #384]	; (801a934 <udp_sendto_if_src+0x1b8>)
 801a7b2:	485f      	ldr	r0, [pc, #380]	; (801a930 <udp_sendto_if_src+0x1b4>)
 801a7b4:	f004 fd38 	bl	801f228 <printf>
 801a7b8:	f06f 030f 	mvn.w	r3, #15
 801a7bc:	e0af      	b.n	801a91e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801a7be:	687b      	ldr	r3, [r7, #4]
 801a7c0:	2b00      	cmp	r3, #0
 801a7c2:	d109      	bne.n	801a7d8 <udp_sendto_if_src+0x5c>
 801a7c4:	4b58      	ldr	r3, [pc, #352]	; (801a928 <udp_sendto_if_src+0x1ac>)
 801a7c6:	f240 22d3 	movw	r2, #723	; 0x2d3
 801a7ca:	495b      	ldr	r1, [pc, #364]	; (801a938 <udp_sendto_if_src+0x1bc>)
 801a7cc:	4858      	ldr	r0, [pc, #352]	; (801a930 <udp_sendto_if_src+0x1b4>)
 801a7ce:	f004 fd2b 	bl	801f228 <printf>
 801a7d2:	f06f 030f 	mvn.w	r3, #15
 801a7d6:	e0a2      	b.n	801a91e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801a7d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a7da:	2b00      	cmp	r3, #0
 801a7dc:	d109      	bne.n	801a7f2 <udp_sendto_if_src+0x76>
 801a7de:	4b52      	ldr	r3, [pc, #328]	; (801a928 <udp_sendto_if_src+0x1ac>)
 801a7e0:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 801a7e4:	4955      	ldr	r1, [pc, #340]	; (801a93c <udp_sendto_if_src+0x1c0>)
 801a7e6:	4852      	ldr	r0, [pc, #328]	; (801a930 <udp_sendto_if_src+0x1b4>)
 801a7e8:	f004 fd1e 	bl	801f228 <printf>
 801a7ec:	f06f 030f 	mvn.w	r3, #15
 801a7f0:	e095      	b.n	801a91e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801a7f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a7f4:	2b00      	cmp	r3, #0
 801a7f6:	d109      	bne.n	801a80c <udp_sendto_if_src+0x90>
 801a7f8:	4b4b      	ldr	r3, [pc, #300]	; (801a928 <udp_sendto_if_src+0x1ac>)
 801a7fa:	f240 22d5 	movw	r2, #725	; 0x2d5
 801a7fe:	4950      	ldr	r1, [pc, #320]	; (801a940 <udp_sendto_if_src+0x1c4>)
 801a800:	484b      	ldr	r0, [pc, #300]	; (801a930 <udp_sendto_if_src+0x1b4>)
 801a802:	f004 fd11 	bl	801f228 <printf>
 801a806:	f06f 030f 	mvn.w	r3, #15
 801a80a:	e088      	b.n	801a91e <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801a80c:	68fb      	ldr	r3, [r7, #12]
 801a80e:	8a5b      	ldrh	r3, [r3, #18]
 801a810:	2b00      	cmp	r3, #0
 801a812:	d10f      	bne.n	801a834 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801a814:	68f9      	ldr	r1, [r7, #12]
 801a816:	68fb      	ldr	r3, [r7, #12]
 801a818:	8a5b      	ldrh	r3, [r3, #18]
 801a81a:	461a      	mov	r2, r3
 801a81c:	68f8      	ldr	r0, [r7, #12]
 801a81e:	f000 f893 	bl	801a948 <udp_bind>
 801a822:	4603      	mov	r3, r0
 801a824:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801a826:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801a82a:	2b00      	cmp	r3, #0
 801a82c:	d002      	beq.n	801a834 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801a82e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801a832:	e074      	b.n	801a91e <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801a834:	68bb      	ldr	r3, [r7, #8]
 801a836:	891b      	ldrh	r3, [r3, #8]
 801a838:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 801a83c:	4293      	cmp	r3, r2
 801a83e:	d902      	bls.n	801a846 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 801a840:	f04f 33ff 	mov.w	r3, #4294967295
 801a844:	e06b      	b.n	801a91e <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801a846:	2108      	movs	r1, #8
 801a848:	68b8      	ldr	r0, [r7, #8]
 801a84a:	f7f9 ff4b 	bl	80146e4 <pbuf_add_header>
 801a84e:	4603      	mov	r3, r0
 801a850:	2b00      	cmp	r3, #0
 801a852:	d015      	beq.n	801a880 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801a854:	f44f 7220 	mov.w	r2, #640	; 0x280
 801a858:	2108      	movs	r1, #8
 801a85a:	2022      	movs	r0, #34	; 0x22
 801a85c:	f7f9 fcf4 	bl	8014248 <pbuf_alloc>
 801a860:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801a862:	69fb      	ldr	r3, [r7, #28]
 801a864:	2b00      	cmp	r3, #0
 801a866:	d102      	bne.n	801a86e <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 801a868:	f04f 33ff 	mov.w	r3, #4294967295
 801a86c:	e057      	b.n	801a91e <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 801a86e:	68bb      	ldr	r3, [r7, #8]
 801a870:	891b      	ldrh	r3, [r3, #8]
 801a872:	2b00      	cmp	r3, #0
 801a874:	d006      	beq.n	801a884 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801a876:	68b9      	ldr	r1, [r7, #8]
 801a878:	69f8      	ldr	r0, [r7, #28]
 801a87a:	f7fa f8ed 	bl	8014a58 <pbuf_chain>
 801a87e:	e001      	b.n	801a884 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801a880:	68bb      	ldr	r3, [r7, #8]
 801a882:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801a884:	69fb      	ldr	r3, [r7, #28]
 801a886:	895b      	ldrh	r3, [r3, #10]
 801a888:	2b07      	cmp	r3, #7
 801a88a:	d806      	bhi.n	801a89a <udp_sendto_if_src+0x11e>
 801a88c:	4b26      	ldr	r3, [pc, #152]	; (801a928 <udp_sendto_if_src+0x1ac>)
 801a88e:	f240 320d 	movw	r2, #781	; 0x30d
 801a892:	492c      	ldr	r1, [pc, #176]	; (801a944 <udp_sendto_if_src+0x1c8>)
 801a894:	4826      	ldr	r0, [pc, #152]	; (801a930 <udp_sendto_if_src+0x1b4>)
 801a896:	f004 fcc7 	bl	801f228 <printf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801a89a:	69fb      	ldr	r3, [r7, #28]
 801a89c:	685b      	ldr	r3, [r3, #4]
 801a89e:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801a8a0:	68fb      	ldr	r3, [r7, #12]
 801a8a2:	8a5b      	ldrh	r3, [r3, #18]
 801a8a4:	4618      	mov	r0, r3
 801a8a6:	f7f8 fbfb 	bl	80130a0 <lwip_htons>
 801a8aa:	4603      	mov	r3, r0
 801a8ac:	461a      	mov	r2, r3
 801a8ae:	697b      	ldr	r3, [r7, #20]
 801a8b0:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801a8b2:	887b      	ldrh	r3, [r7, #2]
 801a8b4:	4618      	mov	r0, r3
 801a8b6:	f7f8 fbf3 	bl	80130a0 <lwip_htons>
 801a8ba:	4603      	mov	r3, r0
 801a8bc:	461a      	mov	r2, r3
 801a8be:	697b      	ldr	r3, [r7, #20]
 801a8c0:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801a8c2:	697b      	ldr	r3, [r7, #20]
 801a8c4:	2200      	movs	r2, #0
 801a8c6:	719a      	strb	r2, [r3, #6]
 801a8c8:	2200      	movs	r2, #0
 801a8ca:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801a8cc:	69fb      	ldr	r3, [r7, #28]
 801a8ce:	891b      	ldrh	r3, [r3, #8]
 801a8d0:	4618      	mov	r0, r3
 801a8d2:	f7f8 fbe5 	bl	80130a0 <lwip_htons>
 801a8d6:	4603      	mov	r3, r0
 801a8d8:	461a      	mov	r2, r3
 801a8da:	697b      	ldr	r3, [r7, #20]
 801a8dc:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801a8de:	2311      	movs	r3, #17
 801a8e0:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801a8e2:	68fb      	ldr	r3, [r7, #12]
 801a8e4:	7adb      	ldrb	r3, [r3, #11]
 801a8e6:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801a8e8:	68fb      	ldr	r3, [r7, #12]
 801a8ea:	7a9b      	ldrb	r3, [r3, #10]
 801a8ec:	7cb9      	ldrb	r1, [r7, #18]
 801a8ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801a8f0:	9202      	str	r2, [sp, #8]
 801a8f2:	7cfa      	ldrb	r2, [r7, #19]
 801a8f4:	9201      	str	r2, [sp, #4]
 801a8f6:	9300      	str	r3, [sp, #0]
 801a8f8:	460b      	mov	r3, r1
 801a8fa:	687a      	ldr	r2, [r7, #4]
 801a8fc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801a8fe:	69f8      	ldr	r0, [r7, #28]
 801a900:	f003 fb38 	bl	801df74 <ip4_output_if_src>
 801a904:	4603      	mov	r3, r0
 801a906:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801a908:	69fa      	ldr	r2, [r7, #28]
 801a90a:	68bb      	ldr	r3, [r7, #8]
 801a90c:	429a      	cmp	r2, r3
 801a90e:	d004      	beq.n	801a91a <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 801a910:	69f8      	ldr	r0, [r7, #28]
 801a912:	f7f9 ff7d 	bl	8014810 <pbuf_free>
    q = NULL;
 801a916:	2300      	movs	r3, #0
 801a918:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801a91a:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801a91e:	4618      	mov	r0, r3
 801a920:	3720      	adds	r7, #32
 801a922:	46bd      	mov	sp, r7
 801a924:	bd80      	pop	{r7, pc}
 801a926:	bf00      	nop
 801a928:	0802764c 	.word	0x0802764c
 801a92c:	08027838 	.word	0x08027838
 801a930:	080276a0 	.word	0x080276a0
 801a934:	08027858 	.word	0x08027858
 801a938:	08027878 	.word	0x08027878
 801a93c:	0802789c 	.word	0x0802789c
 801a940:	080278c0 	.word	0x080278c0
 801a944:	080278e4 	.word	0x080278e4

0801a948 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801a948:	b580      	push	{r7, lr}
 801a94a:	b086      	sub	sp, #24
 801a94c:	af00      	add	r7, sp, #0
 801a94e:	60f8      	str	r0, [r7, #12]
 801a950:	60b9      	str	r1, [r7, #8]
 801a952:	4613      	mov	r3, r2
 801a954:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801a956:	68bb      	ldr	r3, [r7, #8]
 801a958:	2b00      	cmp	r3, #0
 801a95a:	d101      	bne.n	801a960 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801a95c:	4b39      	ldr	r3, [pc, #228]	; (801aa44 <udp_bind+0xfc>)
 801a95e:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801a960:	68fb      	ldr	r3, [r7, #12]
 801a962:	2b00      	cmp	r3, #0
 801a964:	d109      	bne.n	801a97a <udp_bind+0x32>
 801a966:	4b38      	ldr	r3, [pc, #224]	; (801aa48 <udp_bind+0x100>)
 801a968:	f240 32b7 	movw	r2, #951	; 0x3b7
 801a96c:	4937      	ldr	r1, [pc, #220]	; (801aa4c <udp_bind+0x104>)
 801a96e:	4838      	ldr	r0, [pc, #224]	; (801aa50 <udp_bind+0x108>)
 801a970:	f004 fc5a 	bl	801f228 <printf>
 801a974:	f06f 030f 	mvn.w	r3, #15
 801a978:	e060      	b.n	801aa3c <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801a97a:	2300      	movs	r3, #0
 801a97c:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a97e:	4b35      	ldr	r3, [pc, #212]	; (801aa54 <udp_bind+0x10c>)
 801a980:	681b      	ldr	r3, [r3, #0]
 801a982:	617b      	str	r3, [r7, #20]
 801a984:	e009      	b.n	801a99a <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801a986:	68fa      	ldr	r2, [r7, #12]
 801a988:	697b      	ldr	r3, [r7, #20]
 801a98a:	429a      	cmp	r2, r3
 801a98c:	d102      	bne.n	801a994 <udp_bind+0x4c>
      rebind = 1;
 801a98e:	2301      	movs	r3, #1
 801a990:	74fb      	strb	r3, [r7, #19]
      break;
 801a992:	e005      	b.n	801a9a0 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a994:	697b      	ldr	r3, [r7, #20]
 801a996:	68db      	ldr	r3, [r3, #12]
 801a998:	617b      	str	r3, [r7, #20]
 801a99a:	697b      	ldr	r3, [r7, #20]
 801a99c:	2b00      	cmp	r3, #0
 801a99e:	d1f2      	bne.n	801a986 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801a9a0:	88fb      	ldrh	r3, [r7, #6]
 801a9a2:	2b00      	cmp	r3, #0
 801a9a4:	d109      	bne.n	801a9ba <udp_bind+0x72>
    port = udp_new_port();
 801a9a6:	f7ff fcc5 	bl	801a334 <udp_new_port>
 801a9aa:	4603      	mov	r3, r0
 801a9ac:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801a9ae:	88fb      	ldrh	r3, [r7, #6]
 801a9b0:	2b00      	cmp	r3, #0
 801a9b2:	d12c      	bne.n	801aa0e <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801a9b4:	f06f 0307 	mvn.w	r3, #7
 801a9b8:	e040      	b.n	801aa3c <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a9ba:	4b26      	ldr	r3, [pc, #152]	; (801aa54 <udp_bind+0x10c>)
 801a9bc:	681b      	ldr	r3, [r3, #0]
 801a9be:	617b      	str	r3, [r7, #20]
 801a9c0:	e022      	b.n	801aa08 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801a9c2:	68fa      	ldr	r2, [r7, #12]
 801a9c4:	697b      	ldr	r3, [r7, #20]
 801a9c6:	429a      	cmp	r2, r3
 801a9c8:	d01b      	beq.n	801aa02 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801a9ca:	697b      	ldr	r3, [r7, #20]
 801a9cc:	8a5b      	ldrh	r3, [r3, #18]
 801a9ce:	88fa      	ldrh	r2, [r7, #6]
 801a9d0:	429a      	cmp	r2, r3
 801a9d2:	d116      	bne.n	801aa02 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801a9d4:	697b      	ldr	r3, [r7, #20]
 801a9d6:	681a      	ldr	r2, [r3, #0]
 801a9d8:	68bb      	ldr	r3, [r7, #8]
 801a9da:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801a9dc:	429a      	cmp	r2, r3
 801a9de:	d00d      	beq.n	801a9fc <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801a9e0:	68bb      	ldr	r3, [r7, #8]
 801a9e2:	2b00      	cmp	r3, #0
 801a9e4:	d00a      	beq.n	801a9fc <udp_bind+0xb4>
 801a9e6:	68bb      	ldr	r3, [r7, #8]
 801a9e8:	681b      	ldr	r3, [r3, #0]
 801a9ea:	2b00      	cmp	r3, #0
 801a9ec:	d006      	beq.n	801a9fc <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801a9ee:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801a9f0:	2b00      	cmp	r3, #0
 801a9f2:	d003      	beq.n	801a9fc <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801a9f4:	697b      	ldr	r3, [r7, #20]
 801a9f6:	681b      	ldr	r3, [r3, #0]
 801a9f8:	2b00      	cmp	r3, #0
 801a9fa:	d102      	bne.n	801aa02 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801a9fc:	f06f 0307 	mvn.w	r3, #7
 801aa00:	e01c      	b.n	801aa3c <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801aa02:	697b      	ldr	r3, [r7, #20]
 801aa04:	68db      	ldr	r3, [r3, #12]
 801aa06:	617b      	str	r3, [r7, #20]
 801aa08:	697b      	ldr	r3, [r7, #20]
 801aa0a:	2b00      	cmp	r3, #0
 801aa0c:	d1d9      	bne.n	801a9c2 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801aa0e:	68bb      	ldr	r3, [r7, #8]
 801aa10:	2b00      	cmp	r3, #0
 801aa12:	d002      	beq.n	801aa1a <udp_bind+0xd2>
 801aa14:	68bb      	ldr	r3, [r7, #8]
 801aa16:	681b      	ldr	r3, [r3, #0]
 801aa18:	e000      	b.n	801aa1c <udp_bind+0xd4>
 801aa1a:	2300      	movs	r3, #0
 801aa1c:	68fa      	ldr	r2, [r7, #12]
 801aa1e:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801aa20:	68fb      	ldr	r3, [r7, #12]
 801aa22:	88fa      	ldrh	r2, [r7, #6]
 801aa24:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801aa26:	7cfb      	ldrb	r3, [r7, #19]
 801aa28:	2b00      	cmp	r3, #0
 801aa2a:	d106      	bne.n	801aa3a <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801aa2c:	4b09      	ldr	r3, [pc, #36]	; (801aa54 <udp_bind+0x10c>)
 801aa2e:	681a      	ldr	r2, [r3, #0]
 801aa30:	68fb      	ldr	r3, [r7, #12]
 801aa32:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801aa34:	4a07      	ldr	r2, [pc, #28]	; (801aa54 <udp_bind+0x10c>)
 801aa36:	68fb      	ldr	r3, [r7, #12]
 801aa38:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801aa3a:	2300      	movs	r3, #0
}
 801aa3c:	4618      	mov	r0, r3
 801aa3e:	3718      	adds	r7, #24
 801aa40:	46bd      	mov	sp, r7
 801aa42:	bd80      	pop	{r7, pc}
 801aa44:	080706a0 	.word	0x080706a0
 801aa48:	0802764c 	.word	0x0802764c
 801aa4c:	08027914 	.word	0x08027914
 801aa50:	080276a0 	.word	0x080276a0
 801aa54:	2000c270 	.word	0x2000c270

0801aa58 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801aa58:	b580      	push	{r7, lr}
 801aa5a:	b086      	sub	sp, #24
 801aa5c:	af00      	add	r7, sp, #0
 801aa5e:	60f8      	str	r0, [r7, #12]
 801aa60:	60b9      	str	r1, [r7, #8]
 801aa62:	4613      	mov	r3, r2
 801aa64:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801aa66:	68fb      	ldr	r3, [r7, #12]
 801aa68:	2b00      	cmp	r3, #0
 801aa6a:	d109      	bne.n	801aa80 <udp_connect+0x28>
 801aa6c:	4b2c      	ldr	r3, [pc, #176]	; (801ab20 <udp_connect+0xc8>)
 801aa6e:	f240 4235 	movw	r2, #1077	; 0x435
 801aa72:	492c      	ldr	r1, [pc, #176]	; (801ab24 <udp_connect+0xcc>)
 801aa74:	482c      	ldr	r0, [pc, #176]	; (801ab28 <udp_connect+0xd0>)
 801aa76:	f004 fbd7 	bl	801f228 <printf>
 801aa7a:	f06f 030f 	mvn.w	r3, #15
 801aa7e:	e04b      	b.n	801ab18 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801aa80:	68bb      	ldr	r3, [r7, #8]
 801aa82:	2b00      	cmp	r3, #0
 801aa84:	d109      	bne.n	801aa9a <udp_connect+0x42>
 801aa86:	4b26      	ldr	r3, [pc, #152]	; (801ab20 <udp_connect+0xc8>)
 801aa88:	f240 4236 	movw	r2, #1078	; 0x436
 801aa8c:	4927      	ldr	r1, [pc, #156]	; (801ab2c <udp_connect+0xd4>)
 801aa8e:	4826      	ldr	r0, [pc, #152]	; (801ab28 <udp_connect+0xd0>)
 801aa90:	f004 fbca 	bl	801f228 <printf>
 801aa94:	f06f 030f 	mvn.w	r3, #15
 801aa98:	e03e      	b.n	801ab18 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 801aa9a:	68fb      	ldr	r3, [r7, #12]
 801aa9c:	8a5b      	ldrh	r3, [r3, #18]
 801aa9e:	2b00      	cmp	r3, #0
 801aaa0:	d10f      	bne.n	801aac2 <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801aaa2:	68f9      	ldr	r1, [r7, #12]
 801aaa4:	68fb      	ldr	r3, [r7, #12]
 801aaa6:	8a5b      	ldrh	r3, [r3, #18]
 801aaa8:	461a      	mov	r2, r3
 801aaaa:	68f8      	ldr	r0, [r7, #12]
 801aaac:	f7ff ff4c 	bl	801a948 <udp_bind>
 801aab0:	4603      	mov	r3, r0
 801aab2:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 801aab4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801aab8:	2b00      	cmp	r3, #0
 801aaba:	d002      	beq.n	801aac2 <udp_connect+0x6a>
      return err;
 801aabc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801aac0:	e02a      	b.n	801ab18 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801aac2:	68bb      	ldr	r3, [r7, #8]
 801aac4:	2b00      	cmp	r3, #0
 801aac6:	d002      	beq.n	801aace <udp_connect+0x76>
 801aac8:	68bb      	ldr	r3, [r7, #8]
 801aaca:	681b      	ldr	r3, [r3, #0]
 801aacc:	e000      	b.n	801aad0 <udp_connect+0x78>
 801aace:	2300      	movs	r3, #0
 801aad0:	68fa      	ldr	r2, [r7, #12]
 801aad2:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 801aad4:	68fb      	ldr	r3, [r7, #12]
 801aad6:	88fa      	ldrh	r2, [r7, #6]
 801aad8:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801aada:	68fb      	ldr	r3, [r7, #12]
 801aadc:	7c1b      	ldrb	r3, [r3, #16]
 801aade:	f043 0304 	orr.w	r3, r3, #4
 801aae2:	b2da      	uxtb	r2, r3
 801aae4:	68fb      	ldr	r3, [r7, #12]
 801aae6:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801aae8:	4b11      	ldr	r3, [pc, #68]	; (801ab30 <udp_connect+0xd8>)
 801aaea:	681b      	ldr	r3, [r3, #0]
 801aaec:	617b      	str	r3, [r7, #20]
 801aaee:	e008      	b.n	801ab02 <udp_connect+0xaa>
    if (pcb == ipcb) {
 801aaf0:	68fa      	ldr	r2, [r7, #12]
 801aaf2:	697b      	ldr	r3, [r7, #20]
 801aaf4:	429a      	cmp	r2, r3
 801aaf6:	d101      	bne.n	801aafc <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 801aaf8:	2300      	movs	r3, #0
 801aafa:	e00d      	b.n	801ab18 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801aafc:	697b      	ldr	r3, [r7, #20]
 801aafe:	68db      	ldr	r3, [r3, #12]
 801ab00:	617b      	str	r3, [r7, #20]
 801ab02:	697b      	ldr	r3, [r7, #20]
 801ab04:	2b00      	cmp	r3, #0
 801ab06:	d1f3      	bne.n	801aaf0 <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 801ab08:	4b09      	ldr	r3, [pc, #36]	; (801ab30 <udp_connect+0xd8>)
 801ab0a:	681a      	ldr	r2, [r3, #0]
 801ab0c:	68fb      	ldr	r3, [r7, #12]
 801ab0e:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 801ab10:	4a07      	ldr	r2, [pc, #28]	; (801ab30 <udp_connect+0xd8>)
 801ab12:	68fb      	ldr	r3, [r7, #12]
 801ab14:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 801ab16:	2300      	movs	r3, #0
}
 801ab18:	4618      	mov	r0, r3
 801ab1a:	3718      	adds	r7, #24
 801ab1c:	46bd      	mov	sp, r7
 801ab1e:	bd80      	pop	{r7, pc}
 801ab20:	0802764c 	.word	0x0802764c
 801ab24:	0802792c 	.word	0x0802792c
 801ab28:	080276a0 	.word	0x080276a0
 801ab2c:	08027948 	.word	0x08027948
 801ab30:	2000c270 	.word	0x2000c270

0801ab34 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801ab34:	b580      	push	{r7, lr}
 801ab36:	b084      	sub	sp, #16
 801ab38:	af00      	add	r7, sp, #0
 801ab3a:	60f8      	str	r0, [r7, #12]
 801ab3c:	60b9      	str	r1, [r7, #8]
 801ab3e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801ab40:	68fb      	ldr	r3, [r7, #12]
 801ab42:	2b00      	cmp	r3, #0
 801ab44:	d107      	bne.n	801ab56 <udp_recv+0x22>
 801ab46:	4b08      	ldr	r3, [pc, #32]	; (801ab68 <udp_recv+0x34>)
 801ab48:	f240 428a 	movw	r2, #1162	; 0x48a
 801ab4c:	4907      	ldr	r1, [pc, #28]	; (801ab6c <udp_recv+0x38>)
 801ab4e:	4808      	ldr	r0, [pc, #32]	; (801ab70 <udp_recv+0x3c>)
 801ab50:	f004 fb6a 	bl	801f228 <printf>
 801ab54:	e005      	b.n	801ab62 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801ab56:	68fb      	ldr	r3, [r7, #12]
 801ab58:	68ba      	ldr	r2, [r7, #8]
 801ab5a:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801ab5c:	68fb      	ldr	r3, [r7, #12]
 801ab5e:	687a      	ldr	r2, [r7, #4]
 801ab60:	61da      	str	r2, [r3, #28]
}
 801ab62:	3710      	adds	r7, #16
 801ab64:	46bd      	mov	sp, r7
 801ab66:	bd80      	pop	{r7, pc}
 801ab68:	0802764c 	.word	0x0802764c
 801ab6c:	08027980 	.word	0x08027980
 801ab70:	080276a0 	.word	0x080276a0

0801ab74 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 801ab74:	b580      	push	{r7, lr}
 801ab76:	b084      	sub	sp, #16
 801ab78:	af00      	add	r7, sp, #0
 801ab7a:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801ab7c:	687b      	ldr	r3, [r7, #4]
 801ab7e:	2b00      	cmp	r3, #0
 801ab80:	d107      	bne.n	801ab92 <udp_remove+0x1e>
 801ab82:	4b19      	ldr	r3, [pc, #100]	; (801abe8 <udp_remove+0x74>)
 801ab84:	f240 42a1 	movw	r2, #1185	; 0x4a1
 801ab88:	4918      	ldr	r1, [pc, #96]	; (801abec <udp_remove+0x78>)
 801ab8a:	4819      	ldr	r0, [pc, #100]	; (801abf0 <udp_remove+0x7c>)
 801ab8c:	f004 fb4c 	bl	801f228 <printf>
 801ab90:	e026      	b.n	801abe0 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801ab92:	4b18      	ldr	r3, [pc, #96]	; (801abf4 <udp_remove+0x80>)
 801ab94:	681b      	ldr	r3, [r3, #0]
 801ab96:	687a      	ldr	r2, [r7, #4]
 801ab98:	429a      	cmp	r2, r3
 801ab9a:	d105      	bne.n	801aba8 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 801ab9c:	4b15      	ldr	r3, [pc, #84]	; (801abf4 <udp_remove+0x80>)
 801ab9e:	681b      	ldr	r3, [r3, #0]
 801aba0:	68db      	ldr	r3, [r3, #12]
 801aba2:	4a14      	ldr	r2, [pc, #80]	; (801abf4 <udp_remove+0x80>)
 801aba4:	6013      	str	r3, [r2, #0]
 801aba6:	e017      	b.n	801abd8 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801aba8:	4b12      	ldr	r3, [pc, #72]	; (801abf4 <udp_remove+0x80>)
 801abaa:	681b      	ldr	r3, [r3, #0]
 801abac:	60fb      	str	r3, [r7, #12]
 801abae:	e010      	b.n	801abd2 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 801abb0:	68fb      	ldr	r3, [r7, #12]
 801abb2:	68db      	ldr	r3, [r3, #12]
 801abb4:	2b00      	cmp	r3, #0
 801abb6:	d009      	beq.n	801abcc <udp_remove+0x58>
 801abb8:	68fb      	ldr	r3, [r7, #12]
 801abba:	68db      	ldr	r3, [r3, #12]
 801abbc:	687a      	ldr	r2, [r7, #4]
 801abbe:	429a      	cmp	r2, r3
 801abc0:	d104      	bne.n	801abcc <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 801abc2:	687b      	ldr	r3, [r7, #4]
 801abc4:	68da      	ldr	r2, [r3, #12]
 801abc6:	68fb      	ldr	r3, [r7, #12]
 801abc8:	60da      	str	r2, [r3, #12]
        break;
 801abca:	e005      	b.n	801abd8 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801abcc:	68fb      	ldr	r3, [r7, #12]
 801abce:	68db      	ldr	r3, [r3, #12]
 801abd0:	60fb      	str	r3, [r7, #12]
 801abd2:	68fb      	ldr	r3, [r7, #12]
 801abd4:	2b00      	cmp	r3, #0
 801abd6:	d1eb      	bne.n	801abb0 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801abd8:	6879      	ldr	r1, [r7, #4]
 801abda:	2000      	movs	r0, #0
 801abdc:	f7f8 ff68 	bl	8013ab0 <memp_free>
}
 801abe0:	3710      	adds	r7, #16
 801abe2:	46bd      	mov	sp, r7
 801abe4:	bd80      	pop	{r7, pc}
 801abe6:	bf00      	nop
 801abe8:	0802764c 	.word	0x0802764c
 801abec:	08027998 	.word	0x08027998
 801abf0:	080276a0 	.word	0x080276a0
 801abf4:	2000c270 	.word	0x2000c270

0801abf8 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801abf8:	b580      	push	{r7, lr}
 801abfa:	b082      	sub	sp, #8
 801abfc:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801abfe:	2000      	movs	r0, #0
 801ac00:	f7f8 ff04 	bl	8013a0c <memp_malloc>
 801ac04:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801ac06:	687b      	ldr	r3, [r7, #4]
 801ac08:	2b00      	cmp	r3, #0
 801ac0a:	d007      	beq.n	801ac1c <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801ac0c:	2220      	movs	r2, #32
 801ac0e:	2100      	movs	r1, #0
 801ac10:	6878      	ldr	r0, [r7, #4]
 801ac12:	f004 fb01 	bl	801f218 <memset>
    pcb->ttl = UDP_TTL;
 801ac16:	687b      	ldr	r3, [r7, #4]
 801ac18:	22ff      	movs	r2, #255	; 0xff
 801ac1a:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801ac1c:	687b      	ldr	r3, [r7, #4]
}
 801ac1e:	4618      	mov	r0, r3
 801ac20:	3708      	adds	r7, #8
 801ac22:	46bd      	mov	sp, r7
 801ac24:	bd80      	pop	{r7, pc}
	...

0801ac28 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801ac28:	b480      	push	{r7}
 801ac2a:	b085      	sub	sp, #20
 801ac2c:	af00      	add	r7, sp, #0
 801ac2e:	6078      	str	r0, [r7, #4]
 801ac30:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801ac32:	687b      	ldr	r3, [r7, #4]
 801ac34:	2b00      	cmp	r3, #0
 801ac36:	d01e      	beq.n	801ac76 <udp_netif_ip_addr_changed+0x4e>
 801ac38:	687b      	ldr	r3, [r7, #4]
 801ac3a:	681b      	ldr	r3, [r3, #0]
 801ac3c:	2b00      	cmp	r3, #0
 801ac3e:	d01a      	beq.n	801ac76 <udp_netif_ip_addr_changed+0x4e>
 801ac40:	683b      	ldr	r3, [r7, #0]
 801ac42:	2b00      	cmp	r3, #0
 801ac44:	d017      	beq.n	801ac76 <udp_netif_ip_addr_changed+0x4e>
 801ac46:	683b      	ldr	r3, [r7, #0]
 801ac48:	681b      	ldr	r3, [r3, #0]
 801ac4a:	2b00      	cmp	r3, #0
 801ac4c:	d013      	beq.n	801ac76 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801ac4e:	4b0d      	ldr	r3, [pc, #52]	; (801ac84 <udp_netif_ip_addr_changed+0x5c>)
 801ac50:	681b      	ldr	r3, [r3, #0]
 801ac52:	60fb      	str	r3, [r7, #12]
 801ac54:	e00c      	b.n	801ac70 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801ac56:	68fb      	ldr	r3, [r7, #12]
 801ac58:	681a      	ldr	r2, [r3, #0]
 801ac5a:	687b      	ldr	r3, [r7, #4]
 801ac5c:	681b      	ldr	r3, [r3, #0]
 801ac5e:	429a      	cmp	r2, r3
 801ac60:	d103      	bne.n	801ac6a <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801ac62:	683b      	ldr	r3, [r7, #0]
 801ac64:	681a      	ldr	r2, [r3, #0]
 801ac66:	68fb      	ldr	r3, [r7, #12]
 801ac68:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801ac6a:	68fb      	ldr	r3, [r7, #12]
 801ac6c:	68db      	ldr	r3, [r3, #12]
 801ac6e:	60fb      	str	r3, [r7, #12]
 801ac70:	68fb      	ldr	r3, [r7, #12]
 801ac72:	2b00      	cmp	r3, #0
 801ac74:	d1ef      	bne.n	801ac56 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801ac76:	bf00      	nop
 801ac78:	3714      	adds	r7, #20
 801ac7a:	46bd      	mov	sp, r7
 801ac7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ac80:	4770      	bx	lr
 801ac82:	bf00      	nop
 801ac84:	2000c270 	.word	0x2000c270

0801ac88 <dhcp_inc_pcb_refcount>:
static void dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out);

/** Ensure DHCP PCB is allocated and bound */
static err_t
dhcp_inc_pcb_refcount(void)
{
 801ac88:	b580      	push	{r7, lr}
 801ac8a:	af00      	add	r7, sp, #0
  if (dhcp_pcb_refcount == 0) {
 801ac8c:	4b20      	ldr	r3, [pc, #128]	; (801ad10 <dhcp_inc_pcb_refcount+0x88>)
 801ac8e:	781b      	ldrb	r3, [r3, #0]
 801ac90:	2b00      	cmp	r3, #0
 801ac92:	d133      	bne.n	801acfc <dhcp_inc_pcb_refcount+0x74>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 801ac94:	4b1f      	ldr	r3, [pc, #124]	; (801ad14 <dhcp_inc_pcb_refcount+0x8c>)
 801ac96:	681b      	ldr	r3, [r3, #0]
 801ac98:	2b00      	cmp	r3, #0
 801ac9a:	d005      	beq.n	801aca8 <dhcp_inc_pcb_refcount+0x20>
 801ac9c:	4b1e      	ldr	r3, [pc, #120]	; (801ad18 <dhcp_inc_pcb_refcount+0x90>)
 801ac9e:	22e5      	movs	r2, #229	; 0xe5
 801aca0:	491e      	ldr	r1, [pc, #120]	; (801ad1c <dhcp_inc_pcb_refcount+0x94>)
 801aca2:	481f      	ldr	r0, [pc, #124]	; (801ad20 <dhcp_inc_pcb_refcount+0x98>)
 801aca4:	f004 fac0 	bl	801f228 <printf>

    /* allocate UDP PCB */
    dhcp_pcb = udp_new();
 801aca8:	f7ff ffa6 	bl	801abf8 <udp_new>
 801acac:	4603      	mov	r3, r0
 801acae:	4a19      	ldr	r2, [pc, #100]	; (801ad14 <dhcp_inc_pcb_refcount+0x8c>)
 801acb0:	6013      	str	r3, [r2, #0]

    if (dhcp_pcb == NULL) {
 801acb2:	4b18      	ldr	r3, [pc, #96]	; (801ad14 <dhcp_inc_pcb_refcount+0x8c>)
 801acb4:	681b      	ldr	r3, [r3, #0]
 801acb6:	2b00      	cmp	r3, #0
 801acb8:	d102      	bne.n	801acc0 <dhcp_inc_pcb_refcount+0x38>
      return ERR_MEM;
 801acba:	f04f 33ff 	mov.w	r3, #4294967295
 801acbe:	e024      	b.n	801ad0a <dhcp_inc_pcb_refcount+0x82>
    }

    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 801acc0:	4b14      	ldr	r3, [pc, #80]	; (801ad14 <dhcp_inc_pcb_refcount+0x8c>)
 801acc2:	681b      	ldr	r3, [r3, #0]
 801acc4:	7a5a      	ldrb	r2, [r3, #9]
 801acc6:	4b13      	ldr	r3, [pc, #76]	; (801ad14 <dhcp_inc_pcb_refcount+0x8c>)
 801acc8:	681b      	ldr	r3, [r3, #0]
 801acca:	f042 0220 	orr.w	r2, r2, #32
 801acce:	b2d2      	uxtb	r2, r2
 801acd0:	725a      	strb	r2, [r3, #9]

    /* set up local and remote port for the pcb -> listen on all interfaces on all src/dest IPs */
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 801acd2:	4b10      	ldr	r3, [pc, #64]	; (801ad14 <dhcp_inc_pcb_refcount+0x8c>)
 801acd4:	681b      	ldr	r3, [r3, #0]
 801acd6:	2244      	movs	r2, #68	; 0x44
 801acd8:	4912      	ldr	r1, [pc, #72]	; (801ad24 <dhcp_inc_pcb_refcount+0x9c>)
 801acda:	4618      	mov	r0, r3
 801acdc:	f7ff fe34 	bl	801a948 <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_SERVER);
 801ace0:	4b0c      	ldr	r3, [pc, #48]	; (801ad14 <dhcp_inc_pcb_refcount+0x8c>)
 801ace2:	681b      	ldr	r3, [r3, #0]
 801ace4:	2243      	movs	r2, #67	; 0x43
 801ace6:	490f      	ldr	r1, [pc, #60]	; (801ad24 <dhcp_inc_pcb_refcount+0x9c>)
 801ace8:	4618      	mov	r0, r3
 801acea:	f7ff feb5 	bl	801aa58 <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 801acee:	4b09      	ldr	r3, [pc, #36]	; (801ad14 <dhcp_inc_pcb_refcount+0x8c>)
 801acf0:	681b      	ldr	r3, [r3, #0]
 801acf2:	2200      	movs	r2, #0
 801acf4:	490c      	ldr	r1, [pc, #48]	; (801ad28 <dhcp_inc_pcb_refcount+0xa0>)
 801acf6:	4618      	mov	r0, r3
 801acf8:	f7ff ff1c 	bl	801ab34 <udp_recv>
  }

  dhcp_pcb_refcount++;
 801acfc:	4b04      	ldr	r3, [pc, #16]	; (801ad10 <dhcp_inc_pcb_refcount+0x88>)
 801acfe:	781b      	ldrb	r3, [r3, #0]
 801ad00:	3301      	adds	r3, #1
 801ad02:	b2da      	uxtb	r2, r3
 801ad04:	4b02      	ldr	r3, [pc, #8]	; (801ad10 <dhcp_inc_pcb_refcount+0x88>)
 801ad06:	701a      	strb	r2, [r3, #0]

  return ERR_OK;
 801ad08:	2300      	movs	r3, #0
}
 801ad0a:	4618      	mov	r0, r3
 801ad0c:	bd80      	pop	{r7, pc}
 801ad0e:	bf00      	nop
 801ad10:	2000c2a0 	.word	0x2000c2a0
 801ad14:	2000c29c 	.word	0x2000c29c
 801ad18:	080279b0 	.word	0x080279b0
 801ad1c:	080279e8 	.word	0x080279e8
 801ad20:	08027a10 	.word	0x08027a10
 801ad24:	080706a0 	.word	0x080706a0
 801ad28:	0801c5bd 	.word	0x0801c5bd

0801ad2c <dhcp_dec_pcb_refcount>:

/** Free DHCP PCB if the last netif stops using it */
static void
dhcp_dec_pcb_refcount(void)
{
 801ad2c:	b580      	push	{r7, lr}
 801ad2e:	af00      	add	r7, sp, #0
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 801ad30:	4b0e      	ldr	r3, [pc, #56]	; (801ad6c <dhcp_dec_pcb_refcount+0x40>)
 801ad32:	781b      	ldrb	r3, [r3, #0]
 801ad34:	2b00      	cmp	r3, #0
 801ad36:	d105      	bne.n	801ad44 <dhcp_dec_pcb_refcount+0x18>
 801ad38:	4b0d      	ldr	r3, [pc, #52]	; (801ad70 <dhcp_dec_pcb_refcount+0x44>)
 801ad3a:	22ff      	movs	r2, #255	; 0xff
 801ad3c:	490d      	ldr	r1, [pc, #52]	; (801ad74 <dhcp_dec_pcb_refcount+0x48>)
 801ad3e:	480e      	ldr	r0, [pc, #56]	; (801ad78 <dhcp_dec_pcb_refcount+0x4c>)
 801ad40:	f004 fa72 	bl	801f228 <printf>
  dhcp_pcb_refcount--;
 801ad44:	4b09      	ldr	r3, [pc, #36]	; (801ad6c <dhcp_dec_pcb_refcount+0x40>)
 801ad46:	781b      	ldrb	r3, [r3, #0]
 801ad48:	3b01      	subs	r3, #1
 801ad4a:	b2da      	uxtb	r2, r3
 801ad4c:	4b07      	ldr	r3, [pc, #28]	; (801ad6c <dhcp_dec_pcb_refcount+0x40>)
 801ad4e:	701a      	strb	r2, [r3, #0]

  if (dhcp_pcb_refcount == 0) {
 801ad50:	4b06      	ldr	r3, [pc, #24]	; (801ad6c <dhcp_dec_pcb_refcount+0x40>)
 801ad52:	781b      	ldrb	r3, [r3, #0]
 801ad54:	2b00      	cmp	r3, #0
 801ad56:	d107      	bne.n	801ad68 <dhcp_dec_pcb_refcount+0x3c>
    udp_remove(dhcp_pcb);
 801ad58:	4b08      	ldr	r3, [pc, #32]	; (801ad7c <dhcp_dec_pcb_refcount+0x50>)
 801ad5a:	681b      	ldr	r3, [r3, #0]
 801ad5c:	4618      	mov	r0, r3
 801ad5e:	f7ff ff09 	bl	801ab74 <udp_remove>
    dhcp_pcb = NULL;
 801ad62:	4b06      	ldr	r3, [pc, #24]	; (801ad7c <dhcp_dec_pcb_refcount+0x50>)
 801ad64:	2200      	movs	r2, #0
 801ad66:	601a      	str	r2, [r3, #0]
  }
}
 801ad68:	bf00      	nop
 801ad6a:	bd80      	pop	{r7, pc}
 801ad6c:	2000c2a0 	.word	0x2000c2a0
 801ad70:	080279b0 	.word	0x080279b0
 801ad74:	08027a38 	.word	0x08027a38
 801ad78:	08027a10 	.word	0x08027a10
 801ad7c:	2000c29c 	.word	0x2000c29c

0801ad80 <dhcp_handle_nak>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_nak(struct netif *netif)
{
 801ad80:	b580      	push	{r7, lr}
 801ad82:	b084      	sub	sp, #16
 801ad84:	af00      	add	r7, sp, #0
 801ad86:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801ad88:	687b      	ldr	r3, [r7, #4]
 801ad8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801ad8c:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_nak(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* Change to a defined state - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 801ad8e:	210c      	movs	r1, #12
 801ad90:	68f8      	ldr	r0, [r7, #12]
 801ad92:	f001 f855 	bl	801be40 <dhcp_set_state>
  /* remove IP address from interface (must no longer be used, as per RFC2131) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 801ad96:	4b06      	ldr	r3, [pc, #24]	; (801adb0 <dhcp_handle_nak+0x30>)
 801ad98:	4a05      	ldr	r2, [pc, #20]	; (801adb0 <dhcp_handle_nak+0x30>)
 801ad9a:	4905      	ldr	r1, [pc, #20]	; (801adb0 <dhcp_handle_nak+0x30>)
 801ad9c:	6878      	ldr	r0, [r7, #4]
 801ad9e:	f7f9 f829 	bl	8013df4 <netif_set_addr>
  /* We can immediately restart discovery */
  dhcp_discover(netif);
 801ada2:	6878      	ldr	r0, [r7, #4]
 801ada4:	f000 fc48 	bl	801b638 <dhcp_discover>
}
 801ada8:	bf00      	nop
 801adaa:	3710      	adds	r7, #16
 801adac:	46bd      	mov	sp, r7
 801adae:	bd80      	pop	{r7, pc}
 801adb0:	080706a0 	.word	0x080706a0

0801adb4 <dhcp_check>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_check(struct netif *netif)
{
 801adb4:	b580      	push	{r7, lr}
 801adb6:	b084      	sub	sp, #16
 801adb8:	af00      	add	r7, sp, #0
 801adba:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801adbc:	687b      	ldr	r3, [r7, #4]
 801adbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801adc0:	60fb      	str	r3, [r7, #12]
  err_t result;
  u16_t msecs;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_check(netif=%p) %c%c\n", (void *)netif, (s16_t)netif->name[0],
              (s16_t)netif->name[1]));
  dhcp_set_state(dhcp, DHCP_STATE_CHECKING);
 801adc2:	2108      	movs	r1, #8
 801adc4:	68f8      	ldr	r0, [r7, #12]
 801adc6:	f001 f83b 	bl	801be40 <dhcp_set_state>
  /* create an ARP query for the offered IP address, expecting that no host
     responds, as the IP address should not be in use. */
  result = etharp_query(netif, &dhcp->offered_ip_addr, NULL);
 801adca:	68fb      	ldr	r3, [r7, #12]
 801adcc:	331c      	adds	r3, #28
 801adce:	2200      	movs	r2, #0
 801add0:	4619      	mov	r1, r3
 801add2:	6878      	ldr	r0, [r7, #4]
 801add4:	f002 fb3c 	bl	801d450 <etharp_query>
 801add8:	4603      	mov	r3, r0
 801adda:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_check: could not perform ARP query\n"));
  }
  if (dhcp->tries < 255) {
 801addc:	68fb      	ldr	r3, [r7, #12]
 801adde:	799b      	ldrb	r3, [r3, #6]
 801ade0:	2bff      	cmp	r3, #255	; 0xff
 801ade2:	d005      	beq.n	801adf0 <dhcp_check+0x3c>
    dhcp->tries++;
 801ade4:	68fb      	ldr	r3, [r7, #12]
 801ade6:	799b      	ldrb	r3, [r3, #6]
 801ade8:	3301      	adds	r3, #1
 801adea:	b2da      	uxtb	r2, r3
 801adec:	68fb      	ldr	r3, [r7, #12]
 801adee:	719a      	strb	r2, [r3, #6]
  }
  msecs = 500;
 801adf0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 801adf4:	813b      	strh	r3, [r7, #8]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801adf6:	893b      	ldrh	r3, [r7, #8]
 801adf8:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801adfc:	4a06      	ldr	r2, [pc, #24]	; (801ae18 <dhcp_check+0x64>)
 801adfe:	fb82 1203 	smull	r1, r2, r2, r3
 801ae02:	1152      	asrs	r2, r2, #5
 801ae04:	17db      	asrs	r3, r3, #31
 801ae06:	1ad3      	subs	r3, r2, r3
 801ae08:	b29a      	uxth	r2, r3
 801ae0a:	68fb      	ldr	r3, [r7, #12]
 801ae0c:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_check(): set request timeout %"U16_F" msecs\n", msecs));
}
 801ae0e:	bf00      	nop
 801ae10:	3710      	adds	r7, #16
 801ae12:	46bd      	mov	sp, r7
 801ae14:	bd80      	pop	{r7, pc}
 801ae16:	bf00      	nop
 801ae18:	10624dd3 	.word	0x10624dd3

0801ae1c <dhcp_handle_offer>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_offer(struct netif *netif, struct dhcp_msg *msg_in)
{
 801ae1c:	b580      	push	{r7, lr}
 801ae1e:	b084      	sub	sp, #16
 801ae20:	af00      	add	r7, sp, #0
 801ae22:	6078      	str	r0, [r7, #4]
 801ae24:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801ae26:	687b      	ldr	r3, [r7, #4]
 801ae28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801ae2a:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_offer(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* obtain the server address */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 801ae2c:	4b0c      	ldr	r3, [pc, #48]	; (801ae60 <dhcp_handle_offer+0x44>)
 801ae2e:	789b      	ldrb	r3, [r3, #2]
 801ae30:	2b00      	cmp	r3, #0
 801ae32:	d011      	beq.n	801ae58 <dhcp_handle_offer+0x3c>
    dhcp->request_timeout = 0; /* stop timer */
 801ae34:	68fb      	ldr	r3, [r7, #12]
 801ae36:	2200      	movs	r2, #0
 801ae38:	811a      	strh	r2, [r3, #8]

    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 801ae3a:	4b0a      	ldr	r3, [pc, #40]	; (801ae64 <dhcp_handle_offer+0x48>)
 801ae3c:	689b      	ldr	r3, [r3, #8]
 801ae3e:	4618      	mov	r0, r3
 801ae40:	f7f8 f943 	bl	80130ca <lwip_htonl>
 801ae44:	4602      	mov	r2, r0
 801ae46:	68fb      	ldr	r3, [r7, #12]
 801ae48:	619a      	str	r2, [r3, #24]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): server 0x%08"X32_F"\n",
                ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
    /* remember offered address */
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801ae4a:	683b      	ldr	r3, [r7, #0]
 801ae4c:	691a      	ldr	r2, [r3, #16]
 801ae4e:	68fb      	ldr	r3, [r7, #12]
 801ae50:	61da      	str	r2, [r3, #28]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): offer for 0x%08"X32_F"\n",
                ip4_addr_get_u32(&dhcp->offered_ip_addr)));

    dhcp_select(netif);
 801ae52:	6878      	ldr	r0, [r7, #4]
 801ae54:	f000 f808 	bl	801ae68 <dhcp_select>
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_handle_offer(netif=%p) did not get server ID!\n", (void *)netif));
  }
}
 801ae58:	bf00      	nop
 801ae5a:	3710      	adds	r7, #16
 801ae5c:	46bd      	mov	sp, r7
 801ae5e:	bd80      	pop	{r7, pc}
 801ae60:	2000c294 	.word	0x2000c294
 801ae64:	2000c274 	.word	0x2000c274

0801ae68 <dhcp_select>:
 * @param netif the netif under DHCP control
 * @return lwIP specific error (see error.h)
 */
static err_t
dhcp_select(struct netif *netif)
{
 801ae68:	b5b0      	push	{r4, r5, r7, lr}
 801ae6a:	b08a      	sub	sp, #40	; 0x28
 801ae6c:	af02      	add	r7, sp, #8
 801ae6e:	6078      	str	r0, [r7, #4]
  u16_t msecs;
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 801ae70:	687b      	ldr	r3, [r7, #4]
 801ae72:	2b00      	cmp	r3, #0
 801ae74:	d109      	bne.n	801ae8a <dhcp_select+0x22>
 801ae76:	4b71      	ldr	r3, [pc, #452]	; (801b03c <dhcp_select+0x1d4>)
 801ae78:	f240 1277 	movw	r2, #375	; 0x177
 801ae7c:	4970      	ldr	r1, [pc, #448]	; (801b040 <dhcp_select+0x1d8>)
 801ae7e:	4871      	ldr	r0, [pc, #452]	; (801b044 <dhcp_select+0x1dc>)
 801ae80:	f004 f9d2 	bl	801f228 <printf>
 801ae84:	f06f 030f 	mvn.w	r3, #15
 801ae88:	e0d3      	b.n	801b032 <dhcp_select+0x1ca>
  dhcp = netif_dhcp_data(netif);
 801ae8a:	687b      	ldr	r3, [r7, #4]
 801ae8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801ae8e:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 801ae90:	69bb      	ldr	r3, [r7, #24]
 801ae92:	2b00      	cmp	r3, #0
 801ae94:	d109      	bne.n	801aeaa <dhcp_select+0x42>
 801ae96:	4b69      	ldr	r3, [pc, #420]	; (801b03c <dhcp_select+0x1d4>)
 801ae98:	f240 1279 	movw	r2, #377	; 0x179
 801ae9c:	496a      	ldr	r1, [pc, #424]	; (801b048 <dhcp_select+0x1e0>)
 801ae9e:	4869      	ldr	r0, [pc, #420]	; (801b044 <dhcp_select+0x1dc>)
 801aea0:	f004 f9c2 	bl	801f228 <printf>
 801aea4:	f06f 0305 	mvn.w	r3, #5
 801aea8:	e0c3      	b.n	801b032 <dhcp_select+0x1ca>

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_select(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  dhcp_set_state(dhcp, DHCP_STATE_REQUESTING);
 801aeaa:	2101      	movs	r1, #1
 801aeac:	69b8      	ldr	r0, [r7, #24]
 801aeae:	f000 ffc7 	bl	801be40 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801aeb2:	f107 030c 	add.w	r3, r7, #12
 801aeb6:	2203      	movs	r2, #3
 801aeb8:	69b9      	ldr	r1, [r7, #24]
 801aeba:	6878      	ldr	r0, [r7, #4]
 801aebc:	f001 fc4c 	bl	801c758 <dhcp_create_msg>
 801aec0:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801aec2:	697b      	ldr	r3, [r7, #20]
 801aec4:	2b00      	cmp	r3, #0
 801aec6:	f000 8085 	beq.w	801afd4 <dhcp_select+0x16c>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 801aeca:	697b      	ldr	r3, [r7, #20]
 801aecc:	685b      	ldr	r3, [r3, #4]
 801aece:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801aed0:	89b8      	ldrh	r0, [r7, #12]
 801aed2:	693b      	ldr	r3, [r7, #16]
 801aed4:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801aed8:	2302      	movs	r3, #2
 801aeda:	2239      	movs	r2, #57	; 0x39
 801aedc:	f000 ffca 	bl	801be74 <dhcp_option>
 801aee0:	4603      	mov	r3, r0
 801aee2:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801aee4:	89b8      	ldrh	r0, [r7, #12]
 801aee6:	693b      	ldr	r3, [r7, #16]
 801aee8:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801aeec:	687b      	ldr	r3, [r7, #4]
 801aeee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801aef0:	461a      	mov	r2, r3
 801aef2:	f001 f819 	bl	801bf28 <dhcp_option_short>
 801aef6:	4603      	mov	r3, r0
 801aef8:	81bb      	strh	r3, [r7, #12]

    /* MUST request the offered IP address */
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801aefa:	89b8      	ldrh	r0, [r7, #12]
 801aefc:	693b      	ldr	r3, [r7, #16]
 801aefe:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801af02:	2304      	movs	r3, #4
 801af04:	2232      	movs	r2, #50	; 0x32
 801af06:	f000 ffb5 	bl	801be74 <dhcp_option>
 801af0a:	4603      	mov	r3, r0
 801af0c:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801af0e:	89bc      	ldrh	r4, [r7, #12]
 801af10:	693b      	ldr	r3, [r7, #16]
 801af12:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 801af16:	69bb      	ldr	r3, [r7, #24]
 801af18:	69db      	ldr	r3, [r3, #28]
 801af1a:	4618      	mov	r0, r3
 801af1c:	f7f8 f8d5 	bl	80130ca <lwip_htonl>
 801af20:	4603      	mov	r3, r0
 801af22:	461a      	mov	r2, r3
 801af24:	4629      	mov	r1, r5
 801af26:	4620      	mov	r0, r4
 801af28:	f001 f830 	bl	801bf8c <dhcp_option_long>
 801af2c:	4603      	mov	r3, r0
 801af2e:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801af30:	89b8      	ldrh	r0, [r7, #12]
 801af32:	693b      	ldr	r3, [r7, #16]
 801af34:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801af38:	2304      	movs	r3, #4
 801af3a:	2236      	movs	r2, #54	; 0x36
 801af3c:	f000 ff9a 	bl	801be74 <dhcp_option>
 801af40:	4603      	mov	r3, r0
 801af42:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 801af44:	89bc      	ldrh	r4, [r7, #12]
 801af46:	693b      	ldr	r3, [r7, #16]
 801af48:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 801af4c:	69bb      	ldr	r3, [r7, #24]
 801af4e:	699b      	ldr	r3, [r3, #24]
 801af50:	4618      	mov	r0, r3
 801af52:	f7f8 f8ba 	bl	80130ca <lwip_htonl>
 801af56:	4603      	mov	r3, r0
 801af58:	461a      	mov	r2, r3
 801af5a:	4629      	mov	r1, r5
 801af5c:	4620      	mov	r0, r4
 801af5e:	f001 f815 	bl	801bf8c <dhcp_option_long>
 801af62:	4603      	mov	r3, r0
 801af64:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801af66:	89b8      	ldrh	r0, [r7, #12]
 801af68:	693b      	ldr	r3, [r7, #16]
 801af6a:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801af6e:	2303      	movs	r3, #3
 801af70:	2237      	movs	r2, #55	; 0x37
 801af72:	f000 ff7f 	bl	801be74 <dhcp_option>
 801af76:	4603      	mov	r3, r0
 801af78:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801af7a:	2300      	movs	r3, #0
 801af7c:	77bb      	strb	r3, [r7, #30]
 801af7e:	e00e      	b.n	801af9e <dhcp_select+0x136>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801af80:	89b8      	ldrh	r0, [r7, #12]
 801af82:	693b      	ldr	r3, [r7, #16]
 801af84:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801af88:	7fbb      	ldrb	r3, [r7, #30]
 801af8a:	4a30      	ldr	r2, [pc, #192]	; (801b04c <dhcp_select+0x1e4>)
 801af8c:	5cd3      	ldrb	r3, [r2, r3]
 801af8e:	461a      	mov	r2, r3
 801af90:	f000 ffa4 	bl	801bedc <dhcp_option_byte>
 801af94:	4603      	mov	r3, r0
 801af96:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801af98:	7fbb      	ldrb	r3, [r7, #30]
 801af9a:	3301      	adds	r3, #1
 801af9c:	77bb      	strb	r3, [r7, #30]
 801af9e:	7fbb      	ldrb	r3, [r7, #30]
 801afa0:	2b02      	cmp	r3, #2
 801afa2:	d9ed      	bls.n	801af80 <dhcp_select+0x118>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REQUESTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801afa4:	89b8      	ldrh	r0, [r7, #12]
 801afa6:	693b      	ldr	r3, [r7, #16]
 801afa8:	33f0      	adds	r3, #240	; 0xf0
 801afaa:	697a      	ldr	r2, [r7, #20]
 801afac:	4619      	mov	r1, r3
 801afae:	f001 fca9 	bl	801c904 <dhcp_option_trailer>

    /* send broadcast to any DHCP server */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801afb2:	4b27      	ldr	r3, [pc, #156]	; (801b050 <dhcp_select+0x1e8>)
 801afb4:	6818      	ldr	r0, [r3, #0]
 801afb6:	4b27      	ldr	r3, [pc, #156]	; (801b054 <dhcp_select+0x1ec>)
 801afb8:	9301      	str	r3, [sp, #4]
 801afba:	687b      	ldr	r3, [r7, #4]
 801afbc:	9300      	str	r3, [sp, #0]
 801afbe:	2343      	movs	r3, #67	; 0x43
 801afc0:	4a25      	ldr	r2, [pc, #148]	; (801b058 <dhcp_select+0x1f0>)
 801afc2:	6979      	ldr	r1, [r7, #20]
 801afc4:	f7ff fbda 	bl	801a77c <udp_sendto_if_src>
 801afc8:	4603      	mov	r3, r0
 801afca:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 801afcc:	6978      	ldr	r0, [r7, #20]
 801afce:	f7f9 fc1f 	bl	8014810 <pbuf_free>
 801afd2:	e001      	b.n	801afd8 <dhcp_select+0x170>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_select: REQUESTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_select: could not allocate DHCP request\n"));
    result = ERR_MEM;
 801afd4:	23ff      	movs	r3, #255	; 0xff
 801afd6:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 801afd8:	69bb      	ldr	r3, [r7, #24]
 801afda:	799b      	ldrb	r3, [r3, #6]
 801afdc:	2bff      	cmp	r3, #255	; 0xff
 801afde:	d005      	beq.n	801afec <dhcp_select+0x184>
    dhcp->tries++;
 801afe0:	69bb      	ldr	r3, [r7, #24]
 801afe2:	799b      	ldrb	r3, [r3, #6]
 801afe4:	3301      	adds	r3, #1
 801afe6:	b2da      	uxtb	r2, r3
 801afe8:	69bb      	ldr	r3, [r7, #24]
 801afea:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801afec:	69bb      	ldr	r3, [r7, #24]
 801afee:	799b      	ldrb	r3, [r3, #6]
 801aff0:	2b05      	cmp	r3, #5
 801aff2:	d80d      	bhi.n	801b010 <dhcp_select+0x1a8>
 801aff4:	69bb      	ldr	r3, [r7, #24]
 801aff6:	799b      	ldrb	r3, [r3, #6]
 801aff8:	461a      	mov	r2, r3
 801affa:	2301      	movs	r3, #1
 801affc:	4093      	lsls	r3, r2
 801affe:	b29b      	uxth	r3, r3
 801b000:	461a      	mov	r2, r3
 801b002:	0152      	lsls	r2, r2, #5
 801b004:	1ad2      	subs	r2, r2, r3
 801b006:	0092      	lsls	r2, r2, #2
 801b008:	4413      	add	r3, r2
 801b00a:	00db      	lsls	r3, r3, #3
 801b00c:	b29b      	uxth	r3, r3
 801b00e:	e001      	b.n	801b014 <dhcp_select+0x1ac>
 801b010:	f64e 2360 	movw	r3, #60000	; 0xea60
 801b014:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801b016:	89fb      	ldrh	r3, [r7, #14]
 801b018:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801b01c:	4a0f      	ldr	r2, [pc, #60]	; (801b05c <dhcp_select+0x1f4>)
 801b01e:	fb82 1203 	smull	r1, r2, r2, r3
 801b022:	1152      	asrs	r2, r2, #5
 801b024:	17db      	asrs	r3, r3, #31
 801b026:	1ad3      	subs	r3, r2, r3
 801b028:	b29a      	uxth	r2, r3
 801b02a:	69bb      	ldr	r3, [r7, #24]
 801b02c:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_select(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 801b02e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801b032:	4618      	mov	r0, r3
 801b034:	3720      	adds	r7, #32
 801b036:	46bd      	mov	sp, r7
 801b038:	bdb0      	pop	{r4, r5, r7, pc}
 801b03a:	bf00      	nop
 801b03c:	080279b0 	.word	0x080279b0
 801b040:	08027a5c 	.word	0x08027a5c
 801b044:	08027a10 	.word	0x08027a10
 801b048:	08027a78 	.word	0x08027a78
 801b04c:	2000001c 	.word	0x2000001c
 801b050:	2000c29c 	.word	0x2000c29c
 801b054:	080706a0 	.word	0x080706a0
 801b058:	080706a4 	.word	0x080706a4
 801b05c:	10624dd3 	.word	0x10624dd3

0801b060 <dhcp_coarse_tmr>:
 * The DHCP timer that checks for lease renewal/rebind timeouts.
 * Must be called once a minute (see @ref DHCP_COARSE_TIMER_SECS).
 */
void
dhcp_coarse_tmr(void)
{
 801b060:	b580      	push	{r7, lr}
 801b062:	b082      	sub	sp, #8
 801b064:	af00      	add	r7, sp, #0
  struct netif *netif;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_coarse_tmr()\n"));
  /* iterate through all network interfaces */
  NETIF_FOREACH(netif) {
 801b066:	4b27      	ldr	r3, [pc, #156]	; (801b104 <dhcp_coarse_tmr+0xa4>)
 801b068:	681b      	ldr	r3, [r3, #0]
 801b06a:	607b      	str	r3, [r7, #4]
 801b06c:	e042      	b.n	801b0f4 <dhcp_coarse_tmr+0x94>
    /* only act on DHCP configured interfaces */
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801b06e:	687b      	ldr	r3, [r7, #4]
 801b070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b072:	603b      	str	r3, [r7, #0]
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 801b074:	683b      	ldr	r3, [r7, #0]
 801b076:	2b00      	cmp	r3, #0
 801b078:	d039      	beq.n	801b0ee <dhcp_coarse_tmr+0x8e>
 801b07a:	683b      	ldr	r3, [r7, #0]
 801b07c:	795b      	ldrb	r3, [r3, #5]
 801b07e:	2b00      	cmp	r3, #0
 801b080:	d035      	beq.n	801b0ee <dhcp_coarse_tmr+0x8e>
      /* compare lease time to expire timeout */
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 801b082:	683b      	ldr	r3, [r7, #0]
 801b084:	8a9b      	ldrh	r3, [r3, #20]
 801b086:	2b00      	cmp	r3, #0
 801b088:	d012      	beq.n	801b0b0 <dhcp_coarse_tmr+0x50>
 801b08a:	683b      	ldr	r3, [r7, #0]
 801b08c:	8a5b      	ldrh	r3, [r3, #18]
 801b08e:	3301      	adds	r3, #1
 801b090:	b29a      	uxth	r2, r3
 801b092:	683b      	ldr	r3, [r7, #0]
 801b094:	825a      	strh	r2, [r3, #18]
 801b096:	683b      	ldr	r3, [r7, #0]
 801b098:	8a5a      	ldrh	r2, [r3, #18]
 801b09a:	683b      	ldr	r3, [r7, #0]
 801b09c:	8a9b      	ldrh	r3, [r3, #20]
 801b09e:	429a      	cmp	r2, r3
 801b0a0:	d106      	bne.n	801b0b0 <dhcp_coarse_tmr+0x50>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t0 timeout\n"));
        /* this clients' lease time has expired */
        dhcp_release_and_stop(netif);
 801b0a2:	6878      	ldr	r0, [r7, #4]
 801b0a4:	f000 fe32 	bl	801bd0c <dhcp_release_and_stop>
        dhcp_start(netif);
 801b0a8:	6878      	ldr	r0, [r7, #4]
 801b0aa:	f000 f969 	bl	801b380 <dhcp_start>
 801b0ae:	e01e      	b.n	801b0ee <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now? */
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 801b0b0:	683b      	ldr	r3, [r7, #0]
 801b0b2:	8a1b      	ldrh	r3, [r3, #16]
 801b0b4:	2b00      	cmp	r3, #0
 801b0b6:	d00b      	beq.n	801b0d0 <dhcp_coarse_tmr+0x70>
 801b0b8:	683b      	ldr	r3, [r7, #0]
 801b0ba:	8a1b      	ldrh	r3, [r3, #16]
 801b0bc:	1e5a      	subs	r2, r3, #1
 801b0be:	b291      	uxth	r1, r2
 801b0c0:	683a      	ldr	r2, [r7, #0]
 801b0c2:	8211      	strh	r1, [r2, #16]
 801b0c4:	2b01      	cmp	r3, #1
 801b0c6:	d103      	bne.n	801b0d0 <dhcp_coarse_tmr+0x70>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t2 timeout\n"));
        /* this clients' rebind timeout triggered */
        dhcp_t2_timeout(netif);
 801b0c8:	6878      	ldr	r0, [r7, #4]
 801b0ca:	f000 f8c6 	bl	801b25a <dhcp_t2_timeout>
 801b0ce:	e00e      	b.n	801b0ee <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now */
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 801b0d0:	683b      	ldr	r3, [r7, #0]
 801b0d2:	89db      	ldrh	r3, [r3, #14]
 801b0d4:	2b00      	cmp	r3, #0
 801b0d6:	d00a      	beq.n	801b0ee <dhcp_coarse_tmr+0x8e>
 801b0d8:	683b      	ldr	r3, [r7, #0]
 801b0da:	89db      	ldrh	r3, [r3, #14]
 801b0dc:	1e5a      	subs	r2, r3, #1
 801b0de:	b291      	uxth	r1, r2
 801b0e0:	683a      	ldr	r2, [r7, #0]
 801b0e2:	81d1      	strh	r1, [r2, #14]
 801b0e4:	2b01      	cmp	r3, #1
 801b0e6:	d102      	bne.n	801b0ee <dhcp_coarse_tmr+0x8e>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t1 timeout\n"));
        /* this clients' renewal timeout triggered */
        dhcp_t1_timeout(netif);
 801b0e8:	6878      	ldr	r0, [r7, #4]
 801b0ea:	f000 f888 	bl	801b1fe <dhcp_t1_timeout>
  NETIF_FOREACH(netif) {
 801b0ee:	687b      	ldr	r3, [r7, #4]
 801b0f0:	681b      	ldr	r3, [r3, #0]
 801b0f2:	607b      	str	r3, [r7, #4]
 801b0f4:	687b      	ldr	r3, [r7, #4]
 801b0f6:	2b00      	cmp	r3, #0
 801b0f8:	d1b9      	bne.n	801b06e <dhcp_coarse_tmr+0xe>
      }
    }
  }
}
 801b0fa:	bf00      	nop
 801b0fc:	bf00      	nop
 801b0fe:	3708      	adds	r7, #8
 801b100:	46bd      	mov	sp, r7
 801b102:	bd80      	pop	{r7, pc}
 801b104:	2000c208 	.word	0x2000c208

0801b108 <dhcp_fine_tmr>:
 * A DHCP server is expected to respond within a short period of time.
 * This timer checks whether an outstanding DHCP request is timed out.
 */
void
dhcp_fine_tmr(void)
{
 801b108:	b580      	push	{r7, lr}
 801b10a:	b082      	sub	sp, #8
 801b10c:	af00      	add	r7, sp, #0
  struct netif *netif;
  /* loop through netif's */
  NETIF_FOREACH(netif) {
 801b10e:	4b16      	ldr	r3, [pc, #88]	; (801b168 <dhcp_fine_tmr+0x60>)
 801b110:	681b      	ldr	r3, [r3, #0]
 801b112:	607b      	str	r3, [r7, #4]
 801b114:	e020      	b.n	801b158 <dhcp_fine_tmr+0x50>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801b116:	687b      	ldr	r3, [r7, #4]
 801b118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b11a:	603b      	str	r3, [r7, #0]
    /* only act on DHCP configured interfaces */
    if (dhcp != NULL) {
 801b11c:	683b      	ldr	r3, [r7, #0]
 801b11e:	2b00      	cmp	r3, #0
 801b120:	d017      	beq.n	801b152 <dhcp_fine_tmr+0x4a>
      /* timer is active (non zero), and is about to trigger now */
      if (dhcp->request_timeout > 1) {
 801b122:	683b      	ldr	r3, [r7, #0]
 801b124:	891b      	ldrh	r3, [r3, #8]
 801b126:	2b01      	cmp	r3, #1
 801b128:	d906      	bls.n	801b138 <dhcp_fine_tmr+0x30>
        dhcp->request_timeout--;
 801b12a:	683b      	ldr	r3, [r7, #0]
 801b12c:	891b      	ldrh	r3, [r3, #8]
 801b12e:	3b01      	subs	r3, #1
 801b130:	b29a      	uxth	r2, r3
 801b132:	683b      	ldr	r3, [r7, #0]
 801b134:	811a      	strh	r2, [r3, #8]
 801b136:	e00c      	b.n	801b152 <dhcp_fine_tmr+0x4a>
      } else if (dhcp->request_timeout == 1) {
 801b138:	683b      	ldr	r3, [r7, #0]
 801b13a:	891b      	ldrh	r3, [r3, #8]
 801b13c:	2b01      	cmp	r3, #1
 801b13e:	d108      	bne.n	801b152 <dhcp_fine_tmr+0x4a>
        dhcp->request_timeout--;
 801b140:	683b      	ldr	r3, [r7, #0]
 801b142:	891b      	ldrh	r3, [r3, #8]
 801b144:	3b01      	subs	r3, #1
 801b146:	b29a      	uxth	r2, r3
 801b148:	683b      	ldr	r3, [r7, #0]
 801b14a:	811a      	strh	r2, [r3, #8]
        /* { dhcp->request_timeout == 0 } */
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_fine_tmr(): request timeout\n"));
        /* this client's request timeout triggered */
        dhcp_timeout(netif);
 801b14c:	6878      	ldr	r0, [r7, #4]
 801b14e:	f000 f80d 	bl	801b16c <dhcp_timeout>
  NETIF_FOREACH(netif) {
 801b152:	687b      	ldr	r3, [r7, #4]
 801b154:	681b      	ldr	r3, [r3, #0]
 801b156:	607b      	str	r3, [r7, #4]
 801b158:	687b      	ldr	r3, [r7, #4]
 801b15a:	2b00      	cmp	r3, #0
 801b15c:	d1db      	bne.n	801b116 <dhcp_fine_tmr+0xe>
      }
    }
  }
}
 801b15e:	bf00      	nop
 801b160:	bf00      	nop
 801b162:	3708      	adds	r7, #8
 801b164:	46bd      	mov	sp, r7
 801b166:	bd80      	pop	{r7, pc}
 801b168:	2000c208 	.word	0x2000c208

0801b16c <dhcp_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_timeout(struct netif *netif)
{
 801b16c:	b580      	push	{r7, lr}
 801b16e:	b084      	sub	sp, #16
 801b170:	af00      	add	r7, sp, #0
 801b172:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801b174:	687b      	ldr	r3, [r7, #4]
 801b176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b178:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout()\n"));
  /* back-off period has passed, or server selection timed out */
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 801b17a:	68fb      	ldr	r3, [r7, #12]
 801b17c:	795b      	ldrb	r3, [r3, #5]
 801b17e:	2b0c      	cmp	r3, #12
 801b180:	d003      	beq.n	801b18a <dhcp_timeout+0x1e>
 801b182:	68fb      	ldr	r3, [r7, #12]
 801b184:	795b      	ldrb	r3, [r3, #5]
 801b186:	2b06      	cmp	r3, #6
 801b188:	d103      	bne.n	801b192 <dhcp_timeout+0x26>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout(): restarting discovery\n"));
    dhcp_discover(netif);
 801b18a:	6878      	ldr	r0, [r7, #4]
 801b18c:	f000 fa54 	bl	801b638 <dhcp_discover>
      dhcp_reboot(netif);
    } else {
      dhcp_discover(netif);
    }
  }
}
 801b190:	e031      	b.n	801b1f6 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 801b192:	68fb      	ldr	r3, [r7, #12]
 801b194:	795b      	ldrb	r3, [r3, #5]
 801b196:	2b01      	cmp	r3, #1
 801b198:	d10e      	bne.n	801b1b8 <dhcp_timeout+0x4c>
    if (dhcp->tries <= 5) {
 801b19a:	68fb      	ldr	r3, [r7, #12]
 801b19c:	799b      	ldrb	r3, [r3, #6]
 801b19e:	2b05      	cmp	r3, #5
 801b1a0:	d803      	bhi.n	801b1aa <dhcp_timeout+0x3e>
      dhcp_select(netif);
 801b1a2:	6878      	ldr	r0, [r7, #4]
 801b1a4:	f7ff fe60 	bl	801ae68 <dhcp_select>
}
 801b1a8:	e025      	b.n	801b1f6 <dhcp_timeout+0x8a>
      dhcp_release_and_stop(netif);
 801b1aa:	6878      	ldr	r0, [r7, #4]
 801b1ac:	f000 fdae 	bl	801bd0c <dhcp_release_and_stop>
      dhcp_start(netif);
 801b1b0:	6878      	ldr	r0, [r7, #4]
 801b1b2:	f000 f8e5 	bl	801b380 <dhcp_start>
}
 801b1b6:	e01e      	b.n	801b1f6 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_CHECKING) {
 801b1b8:	68fb      	ldr	r3, [r7, #12]
 801b1ba:	795b      	ldrb	r3, [r3, #5]
 801b1bc:	2b08      	cmp	r3, #8
 801b1be:	d10b      	bne.n	801b1d8 <dhcp_timeout+0x6c>
    if (dhcp->tries <= 1) {
 801b1c0:	68fb      	ldr	r3, [r7, #12]
 801b1c2:	799b      	ldrb	r3, [r3, #6]
 801b1c4:	2b01      	cmp	r3, #1
 801b1c6:	d803      	bhi.n	801b1d0 <dhcp_timeout+0x64>
      dhcp_check(netif);
 801b1c8:	6878      	ldr	r0, [r7, #4]
 801b1ca:	f7ff fdf3 	bl	801adb4 <dhcp_check>
}
 801b1ce:	e012      	b.n	801b1f6 <dhcp_timeout+0x8a>
      dhcp_bind(netif);
 801b1d0:	6878      	ldr	r0, [r7, #4]
 801b1d2:	f000 fad3 	bl	801b77c <dhcp_bind>
}
 801b1d6:	e00e      	b.n	801b1f6 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 801b1d8:	68fb      	ldr	r3, [r7, #12]
 801b1da:	795b      	ldrb	r3, [r3, #5]
 801b1dc:	2b03      	cmp	r3, #3
 801b1de:	d10a      	bne.n	801b1f6 <dhcp_timeout+0x8a>
    if (dhcp->tries < REBOOT_TRIES) {
 801b1e0:	68fb      	ldr	r3, [r7, #12]
 801b1e2:	799b      	ldrb	r3, [r3, #6]
 801b1e4:	2b01      	cmp	r3, #1
 801b1e6:	d803      	bhi.n	801b1f0 <dhcp_timeout+0x84>
      dhcp_reboot(netif);
 801b1e8:	6878      	ldr	r0, [r7, #4]
 801b1ea:	f000 fcd9 	bl	801bba0 <dhcp_reboot>
}
 801b1ee:	e002      	b.n	801b1f6 <dhcp_timeout+0x8a>
      dhcp_discover(netif);
 801b1f0:	6878      	ldr	r0, [r7, #4]
 801b1f2:	f000 fa21 	bl	801b638 <dhcp_discover>
}
 801b1f6:	bf00      	nop
 801b1f8:	3710      	adds	r7, #16
 801b1fa:	46bd      	mov	sp, r7
 801b1fc:	bd80      	pop	{r7, pc}

0801b1fe <dhcp_t1_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t1_timeout(struct netif *netif)
{
 801b1fe:	b580      	push	{r7, lr}
 801b200:	b084      	sub	sp, #16
 801b202:	af00      	add	r7, sp, #0
 801b204:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801b206:	687b      	ldr	r3, [r7, #4]
 801b208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b20a:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_t1_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 801b20c:	68fb      	ldr	r3, [r7, #12]
 801b20e:	795b      	ldrb	r3, [r3, #5]
 801b210:	2b01      	cmp	r3, #1
 801b212:	d007      	beq.n	801b224 <dhcp_t1_timeout+0x26>
 801b214:	68fb      	ldr	r3, [r7, #12]
 801b216:	795b      	ldrb	r3, [r3, #5]
 801b218:	2b0a      	cmp	r3, #10
 801b21a:	d003      	beq.n	801b224 <dhcp_t1_timeout+0x26>
      (dhcp->state == DHCP_STATE_RENEWING)) {
 801b21c:	68fb      	ldr	r3, [r7, #12]
 801b21e:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 801b220:	2b05      	cmp	r3, #5
 801b222:	d116      	bne.n	801b252 <dhcp_t1_timeout+0x54>
     * eventually time-out if renew tries fail. */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t1_timeout(): must renew\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_RENEWING, not DHCP_STATE_BOUND */
    dhcp_renew(netif);
 801b224:	6878      	ldr	r0, [r7, #4]
 801b226:	f000 fb83 	bl	801b930 <dhcp_renew>
    /* Calculate next timeout */
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801b22a:	68fb      	ldr	r3, [r7, #12]
 801b22c:	899b      	ldrh	r3, [r3, #12]
 801b22e:	461a      	mov	r2, r3
 801b230:	68fb      	ldr	r3, [r7, #12]
 801b232:	8a5b      	ldrh	r3, [r3, #18]
 801b234:	1ad3      	subs	r3, r2, r3
 801b236:	2b01      	cmp	r3, #1
 801b238:	dd0b      	ble.n	801b252 <dhcp_t1_timeout+0x54>
      dhcp->t1_renew_time = (u16_t)((dhcp->t2_timeout - dhcp->lease_used) / 2);
 801b23a:	68fb      	ldr	r3, [r7, #12]
 801b23c:	899b      	ldrh	r3, [r3, #12]
 801b23e:	461a      	mov	r2, r3
 801b240:	68fb      	ldr	r3, [r7, #12]
 801b242:	8a5b      	ldrh	r3, [r3, #18]
 801b244:	1ad3      	subs	r3, r2, r3
 801b246:	0fda      	lsrs	r2, r3, #31
 801b248:	4413      	add	r3, r2
 801b24a:	105b      	asrs	r3, r3, #1
 801b24c:	b29a      	uxth	r2, r3
 801b24e:	68fb      	ldr	r3, [r7, #12]
 801b250:	81da      	strh	r2, [r3, #14]
    }
  }
}
 801b252:	bf00      	nop
 801b254:	3710      	adds	r7, #16
 801b256:	46bd      	mov	sp, r7
 801b258:	bd80      	pop	{r7, pc}

0801b25a <dhcp_t2_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t2_timeout(struct netif *netif)
{
 801b25a:	b580      	push	{r7, lr}
 801b25c:	b084      	sub	sp, #16
 801b25e:	af00      	add	r7, sp, #0
 801b260:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801b262:	687b      	ldr	r3, [r7, #4]
 801b264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b266:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_t2_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 801b268:	68fb      	ldr	r3, [r7, #12]
 801b26a:	795b      	ldrb	r3, [r3, #5]
 801b26c:	2b01      	cmp	r3, #1
 801b26e:	d00b      	beq.n	801b288 <dhcp_t2_timeout+0x2e>
 801b270:	68fb      	ldr	r3, [r7, #12]
 801b272:	795b      	ldrb	r3, [r3, #5]
 801b274:	2b0a      	cmp	r3, #10
 801b276:	d007      	beq.n	801b288 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 801b278:	68fb      	ldr	r3, [r7, #12]
 801b27a:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 801b27c:	2b05      	cmp	r3, #5
 801b27e:	d003      	beq.n	801b288 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 801b280:	68fb      	ldr	r3, [r7, #12]
 801b282:	795b      	ldrb	r3, [r3, #5]
 801b284:	2b04      	cmp	r3, #4
 801b286:	d116      	bne.n	801b2b6 <dhcp_t2_timeout+0x5c>
    /* just retry to rebind */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t2_timeout(): must rebind\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_REBINDING, not DHCP_STATE_BOUND */
    dhcp_rebind(netif);
 801b288:	6878      	ldr	r0, [r7, #4]
 801b28a:	f000 fbed 	bl	801ba68 <dhcp_rebind>
    /* Calculate next timeout */
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801b28e:	68fb      	ldr	r3, [r7, #12]
 801b290:	8a9b      	ldrh	r3, [r3, #20]
 801b292:	461a      	mov	r2, r3
 801b294:	68fb      	ldr	r3, [r7, #12]
 801b296:	8a5b      	ldrh	r3, [r3, #18]
 801b298:	1ad3      	subs	r3, r2, r3
 801b29a:	2b01      	cmp	r3, #1
 801b29c:	dd0b      	ble.n	801b2b6 <dhcp_t2_timeout+0x5c>
      dhcp->t2_rebind_time = (u16_t)((dhcp->t0_timeout - dhcp->lease_used) / 2);
 801b29e:	68fb      	ldr	r3, [r7, #12]
 801b2a0:	8a9b      	ldrh	r3, [r3, #20]
 801b2a2:	461a      	mov	r2, r3
 801b2a4:	68fb      	ldr	r3, [r7, #12]
 801b2a6:	8a5b      	ldrh	r3, [r3, #18]
 801b2a8:	1ad3      	subs	r3, r2, r3
 801b2aa:	0fda      	lsrs	r2, r3, #31
 801b2ac:	4413      	add	r3, r2
 801b2ae:	105b      	asrs	r3, r3, #1
 801b2b0:	b29a      	uxth	r2, r3
 801b2b2:	68fb      	ldr	r3, [r7, #12]
 801b2b4:	821a      	strh	r2, [r3, #16]
    }
  }
}
 801b2b6:	bf00      	nop
 801b2b8:	3710      	adds	r7, #16
 801b2ba:	46bd      	mov	sp, r7
 801b2bc:	bd80      	pop	{r7, pc}
	...

0801b2c0 <dhcp_handle_ack>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
{
 801b2c0:	b580      	push	{r7, lr}
 801b2c2:	b084      	sub	sp, #16
 801b2c4:	af00      	add	r7, sp, #0
 801b2c6:	6078      	str	r0, [r7, #4]
 801b2c8:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801b2ca:	687b      	ldr	r3, [r7, #4]
 801b2cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b2ce:	60fb      	str	r3, [r7, #12]
#if LWIP_DHCP_GET_NTP_SRV
  ip4_addr_t ntp_server_addrs[LWIP_DHCP_MAX_NTP_SERVERS];
#endif

  /* clear options we might not get from the ACK */
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 801b2d0:	68fb      	ldr	r3, [r7, #12]
 801b2d2:	2200      	movs	r2, #0
 801b2d4:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 801b2d6:	68fb      	ldr	r3, [r7, #12]
 801b2d8:	2200      	movs	r2, #0
 801b2da:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* lease time given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 801b2dc:	4b26      	ldr	r3, [pc, #152]	; (801b378 <dhcp_handle_ack+0xb8>)
 801b2de:	78db      	ldrb	r3, [r3, #3]
 801b2e0:	2b00      	cmp	r3, #0
 801b2e2:	d003      	beq.n	801b2ec <dhcp_handle_ack+0x2c>
    /* remember offered lease time */
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 801b2e4:	4b25      	ldr	r3, [pc, #148]	; (801b37c <dhcp_handle_ack+0xbc>)
 801b2e6:	68da      	ldr	r2, [r3, #12]
 801b2e8:	68fb      	ldr	r3, [r7, #12]
 801b2ea:	629a      	str	r2, [r3, #40]	; 0x28
  }
  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 801b2ec:	4b22      	ldr	r3, [pc, #136]	; (801b378 <dhcp_handle_ack+0xb8>)
 801b2ee:	791b      	ldrb	r3, [r3, #4]
 801b2f0:	2b00      	cmp	r3, #0
 801b2f2:	d004      	beq.n	801b2fe <dhcp_handle_ack+0x3e>
    /* remember given renewal period */
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 801b2f4:	4b21      	ldr	r3, [pc, #132]	; (801b37c <dhcp_handle_ack+0xbc>)
 801b2f6:	691a      	ldr	r2, [r3, #16]
 801b2f8:	68fb      	ldr	r3, [r7, #12]
 801b2fa:	62da      	str	r2, [r3, #44]	; 0x2c
 801b2fc:	e004      	b.n	801b308 <dhcp_handle_ack+0x48>
  } else {
    /* calculate safe periods for renewal */
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 801b2fe:	68fb      	ldr	r3, [r7, #12]
 801b300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801b302:	085a      	lsrs	r2, r3, #1
 801b304:	68fb      	ldr	r3, [r7, #12]
 801b306:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 801b308:	4b1b      	ldr	r3, [pc, #108]	; (801b378 <dhcp_handle_ack+0xb8>)
 801b30a:	795b      	ldrb	r3, [r3, #5]
 801b30c:	2b00      	cmp	r3, #0
 801b30e:	d004      	beq.n	801b31a <dhcp_handle_ack+0x5a>
    /* remember given rebind period */
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 801b310:	4b1a      	ldr	r3, [pc, #104]	; (801b37c <dhcp_handle_ack+0xbc>)
 801b312:	695a      	ldr	r2, [r3, #20]
 801b314:	68fb      	ldr	r3, [r7, #12]
 801b316:	631a      	str	r2, [r3, #48]	; 0x30
 801b318:	e007      	b.n	801b32a <dhcp_handle_ack+0x6a>
  } else {
    /* calculate safe periods for rebinding (offered_t0_lease * 0.875 -> 87.5%)*/
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 801b31a:	68fb      	ldr	r3, [r7, #12]
 801b31c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801b31e:	4613      	mov	r3, r2
 801b320:	00db      	lsls	r3, r3, #3
 801b322:	1a9b      	subs	r3, r3, r2
 801b324:	08da      	lsrs	r2, r3, #3
 801b326:	68fb      	ldr	r3, [r7, #12]
 801b328:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* (y)our internet address */
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801b32a:	683b      	ldr	r3, [r7, #0]
 801b32c:	691a      	ldr	r2, [r3, #16]
 801b32e:	68fb      	ldr	r3, [r7, #12]
 801b330:	61da      	str	r2, [r3, #28]
     boot file name copied in dhcp_parse_reply if not overloaded */
  ip4_addr_copy(dhcp->offered_si_addr, msg_in->siaddr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* subnet mask given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 801b332:	4b11      	ldr	r3, [pc, #68]	; (801b378 <dhcp_handle_ack+0xb8>)
 801b334:	799b      	ldrb	r3, [r3, #6]
 801b336:	2b00      	cmp	r3, #0
 801b338:	d00b      	beq.n	801b352 <dhcp_handle_ack+0x92>
    /* remember given subnet mask */
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 801b33a:	4b10      	ldr	r3, [pc, #64]	; (801b37c <dhcp_handle_ack+0xbc>)
 801b33c:	699b      	ldr	r3, [r3, #24]
 801b33e:	4618      	mov	r0, r3
 801b340:	f7f7 fec3 	bl	80130ca <lwip_htonl>
 801b344:	4602      	mov	r2, r0
 801b346:	68fb      	ldr	r3, [r7, #12]
 801b348:	621a      	str	r2, [r3, #32]
    dhcp->subnet_mask_given = 1;
 801b34a:	68fb      	ldr	r3, [r7, #12]
 801b34c:	2201      	movs	r2, #1
 801b34e:	71da      	strb	r2, [r3, #7]
 801b350:	e002      	b.n	801b358 <dhcp_handle_ack+0x98>
  } else {
    dhcp->subnet_mask_given = 0;
 801b352:	68fb      	ldr	r3, [r7, #12]
 801b354:	2200      	movs	r2, #0
 801b356:	71da      	strb	r2, [r3, #7]
  }

  /* gateway router */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 801b358:	4b07      	ldr	r3, [pc, #28]	; (801b378 <dhcp_handle_ack+0xb8>)
 801b35a:	79db      	ldrb	r3, [r3, #7]
 801b35c:	2b00      	cmp	r3, #0
 801b35e:	d007      	beq.n	801b370 <dhcp_handle_ack+0xb0>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 801b360:	4b06      	ldr	r3, [pc, #24]	; (801b37c <dhcp_handle_ack+0xbc>)
 801b362:	69db      	ldr	r3, [r3, #28]
 801b364:	4618      	mov	r0, r3
 801b366:	f7f7 feb0 	bl	80130ca <lwip_htonl>
 801b36a:	4602      	mov	r2, r0
 801b36c:	68fb      	ldr	r3, [r7, #12]
 801b36e:	625a      	str	r2, [r3, #36]	; 0x24
    ip_addr_t dns_addr;
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
    dns_setserver(n, &dns_addr);
  }
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
}
 801b370:	bf00      	nop
 801b372:	3710      	adds	r7, #16
 801b374:	46bd      	mov	sp, r7
 801b376:	bd80      	pop	{r7, pc}
 801b378:	2000c294 	.word	0x2000c294
 801b37c:	2000c274 	.word	0x2000c274

0801b380 <dhcp_start>:
 * - ERR_OK - No error
 * - ERR_MEM - Out of memory
 */
err_t
dhcp_start(struct netif *netif)
{
 801b380:	b580      	push	{r7, lr}
 801b382:	b084      	sub	sp, #16
 801b384:	af00      	add	r7, sp, #0
 801b386:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp;
  err_t result;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 801b388:	687b      	ldr	r3, [r7, #4]
 801b38a:	2b00      	cmp	r3, #0
 801b38c:	d109      	bne.n	801b3a2 <dhcp_start+0x22>
 801b38e:	4b37      	ldr	r3, [pc, #220]	; (801b46c <dhcp_start+0xec>)
 801b390:	f240 22e7 	movw	r2, #743	; 0x2e7
 801b394:	4936      	ldr	r1, [pc, #216]	; (801b470 <dhcp_start+0xf0>)
 801b396:	4837      	ldr	r0, [pc, #220]	; (801b474 <dhcp_start+0xf4>)
 801b398:	f003 ff46 	bl	801f228 <printf>
 801b39c:	f06f 030f 	mvn.w	r3, #15
 801b3a0:	e060      	b.n	801b464 <dhcp_start+0xe4>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 801b3a2:	687b      	ldr	r3, [r7, #4]
 801b3a4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801b3a8:	f003 0301 	and.w	r3, r3, #1
 801b3ac:	2b00      	cmp	r3, #0
 801b3ae:	d109      	bne.n	801b3c4 <dhcp_start+0x44>
 801b3b0:	4b2e      	ldr	r3, [pc, #184]	; (801b46c <dhcp_start+0xec>)
 801b3b2:	f44f 723a 	mov.w	r2, #744	; 0x2e8
 801b3b6:	4930      	ldr	r1, [pc, #192]	; (801b478 <dhcp_start+0xf8>)
 801b3b8:	482e      	ldr	r0, [pc, #184]	; (801b474 <dhcp_start+0xf4>)
 801b3ba:	f003 ff35 	bl	801f228 <printf>
 801b3be:	f06f 030f 	mvn.w	r3, #15
 801b3c2:	e04f      	b.n	801b464 <dhcp_start+0xe4>
  dhcp = netif_dhcp_data(netif);
 801b3c4:	687b      	ldr	r3, [r7, #4]
 801b3c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b3c8:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* check MTU of the netif */
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 801b3ca:	687b      	ldr	r3, [r7, #4]
 801b3cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801b3ce:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 801b3d2:	d202      	bcs.n	801b3da <dhcp_start+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): Cannot use this netif with DHCP: MTU is too small\n"));
    return ERR_MEM;
 801b3d4:	f04f 33ff 	mov.w	r3, #4294967295
 801b3d8:	e044      	b.n	801b464 <dhcp_start+0xe4>
  }

  /* no DHCP client attached yet? */
  if (dhcp == NULL) {
 801b3da:	68fb      	ldr	r3, [r7, #12]
 801b3dc:	2b00      	cmp	r3, #0
 801b3de:	d10d      	bne.n	801b3fc <dhcp_start+0x7c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): mallocing new DHCP client\n"));
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 801b3e0:	2034      	movs	r0, #52	; 0x34
 801b3e2:	f7f8 f991 	bl	8013708 <mem_malloc>
 801b3e6:	60f8      	str	r0, [r7, #12]
    if (dhcp == NULL) {
 801b3e8:	68fb      	ldr	r3, [r7, #12]
 801b3ea:	2b00      	cmp	r3, #0
 801b3ec:	d102      	bne.n	801b3f4 <dhcp_start+0x74>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): could not allocate dhcp\n"));
      return ERR_MEM;
 801b3ee:	f04f 33ff 	mov.w	r3, #4294967295
 801b3f2:	e037      	b.n	801b464 <dhcp_start+0xe4>
    }

    /* store this dhcp client in the netif */
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 801b3f4:	687b      	ldr	r3, [r7, #4]
 801b3f6:	68fa      	ldr	r2, [r7, #12]
 801b3f8:	625a      	str	r2, [r3, #36]	; 0x24
 801b3fa:	e005      	b.n	801b408 <dhcp_start+0x88>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): allocated dhcp"));
    /* already has DHCP client attached */
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(): restarting DHCP configuration\n"));

    if (dhcp->pcb_allocated != 0) {
 801b3fc:	68fb      	ldr	r3, [r7, #12]
 801b3fe:	791b      	ldrb	r3, [r3, #4]
 801b400:	2b00      	cmp	r3, #0
 801b402:	d001      	beq.n	801b408 <dhcp_start+0x88>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 801b404:	f7ff fc92 	bl	801ad2c <dhcp_dec_pcb_refcount>
    }
    /* dhcp is cleared below, no need to reset flag*/
  }

  /* clear data structure */
  memset(dhcp, 0, sizeof(struct dhcp));
 801b408:	2234      	movs	r2, #52	; 0x34
 801b40a:	2100      	movs	r1, #0
 801b40c:	68f8      	ldr	r0, [r7, #12]
 801b40e:	f003 ff03 	bl	801f218 <memset>
  /* dhcp_set_state(&dhcp, DHCP_STATE_OFF); */

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): starting DHCP configuration\n"));

  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 801b412:	f7ff fc39 	bl	801ac88 <dhcp_inc_pcb_refcount>
 801b416:	4603      	mov	r3, r0
 801b418:	2b00      	cmp	r3, #0
 801b41a:	d002      	beq.n	801b422 <dhcp_start+0xa2>
    return ERR_MEM;
 801b41c:	f04f 33ff 	mov.w	r3, #4294967295
 801b420:	e020      	b.n	801b464 <dhcp_start+0xe4>
  }
  dhcp->pcb_allocated = 1;
 801b422:	68fb      	ldr	r3, [r7, #12]
 801b424:	2201      	movs	r2, #1
 801b426:	711a      	strb	r2, [r3, #4]

  if (!netif_is_link_up(netif)) {
 801b428:	687b      	ldr	r3, [r7, #4]
 801b42a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801b42e:	f003 0304 	and.w	r3, r3, #4
 801b432:	2b00      	cmp	r3, #0
 801b434:	d105      	bne.n	801b442 <dhcp_start+0xc2>
    /* set state INIT and wait for dhcp_network_changed() to call dhcp_discover() */
    dhcp_set_state(dhcp, DHCP_STATE_INIT);
 801b436:	2102      	movs	r1, #2
 801b438:	68f8      	ldr	r0, [r7, #12]
 801b43a:	f000 fd01 	bl	801be40 <dhcp_set_state>
    return ERR_OK;
 801b43e:	2300      	movs	r3, #0
 801b440:	e010      	b.n	801b464 <dhcp_start+0xe4>
  }

  /* (re)start the DHCP negotiation */
  result = dhcp_discover(netif);
 801b442:	6878      	ldr	r0, [r7, #4]
 801b444:	f000 f8f8 	bl	801b638 <dhcp_discover>
 801b448:	4603      	mov	r3, r0
 801b44a:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
 801b44c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801b450:	2b00      	cmp	r3, #0
 801b452:	d005      	beq.n	801b460 <dhcp_start+0xe0>
    /* free resources allocated above */
    dhcp_release_and_stop(netif);
 801b454:	6878      	ldr	r0, [r7, #4]
 801b456:	f000 fc59 	bl	801bd0c <dhcp_release_and_stop>
    return ERR_MEM;
 801b45a:	f04f 33ff 	mov.w	r3, #4294967295
 801b45e:	e001      	b.n	801b464 <dhcp_start+0xe4>
  }
  return result;
 801b460:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801b464:	4618      	mov	r0, r3
 801b466:	3710      	adds	r7, #16
 801b468:	46bd      	mov	sp, r7
 801b46a:	bd80      	pop	{r7, pc}
 801b46c:	080279b0 	.word	0x080279b0
 801b470:	08027a94 	.word	0x08027a94
 801b474:	08027a10 	.word	0x08027a10
 801b478:	08027ad8 	.word	0x08027ad8

0801b47c <dhcp_network_changed>:
 * This enters the REBOOTING state to verify that the currently bound
 * address is still valid.
 */
void
dhcp_network_changed(struct netif *netif)
{
 801b47c:	b580      	push	{r7, lr}
 801b47e:	b084      	sub	sp, #16
 801b480:	af00      	add	r7, sp, #0
 801b482:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801b484:	687b      	ldr	r3, [r7, #4]
 801b486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b488:	60fb      	str	r3, [r7, #12]

  if (!dhcp) {
 801b48a:	68fb      	ldr	r3, [r7, #12]
 801b48c:	2b00      	cmp	r3, #0
 801b48e:	d025      	beq.n	801b4dc <dhcp_network_changed+0x60>
    return;
  }
  switch (dhcp->state) {
 801b490:	68fb      	ldr	r3, [r7, #12]
 801b492:	795b      	ldrb	r3, [r3, #5]
 801b494:	2b0a      	cmp	r3, #10
 801b496:	d008      	beq.n	801b4aa <dhcp_network_changed+0x2e>
 801b498:	2b0a      	cmp	r3, #10
 801b49a:	dc0d      	bgt.n	801b4b8 <dhcp_network_changed+0x3c>
 801b49c:	2b00      	cmp	r3, #0
 801b49e:	d01f      	beq.n	801b4e0 <dhcp_network_changed+0x64>
 801b4a0:	2b00      	cmp	r3, #0
 801b4a2:	db09      	blt.n	801b4b8 <dhcp_network_changed+0x3c>
 801b4a4:	3b03      	subs	r3, #3
 801b4a6:	2b02      	cmp	r3, #2
 801b4a8:	d806      	bhi.n	801b4b8 <dhcp_network_changed+0x3c>
    case DHCP_STATE_REBINDING:
    case DHCP_STATE_RENEWING:
    case DHCP_STATE_BOUND:
    case DHCP_STATE_REBOOTING:
      dhcp->tries = 0;
 801b4aa:	68fb      	ldr	r3, [r7, #12]
 801b4ac:	2200      	movs	r2, #0
 801b4ae:	719a      	strb	r2, [r3, #6]
      dhcp_reboot(netif);
 801b4b0:	6878      	ldr	r0, [r7, #4]
 801b4b2:	f000 fb75 	bl	801bba0 <dhcp_reboot>
      break;
 801b4b6:	e014      	b.n	801b4e2 <dhcp_network_changed+0x66>
    case DHCP_STATE_OFF:
      /* stay off */
      break;
    default:
      LWIP_ASSERT("invalid dhcp->state", dhcp->state <= DHCP_STATE_BACKING_OFF);
 801b4b8:	68fb      	ldr	r3, [r7, #12]
 801b4ba:	795b      	ldrb	r3, [r3, #5]
 801b4bc:	2b0c      	cmp	r3, #12
 801b4be:	d906      	bls.n	801b4ce <dhcp_network_changed+0x52>
 801b4c0:	4b09      	ldr	r3, [pc, #36]	; (801b4e8 <dhcp_network_changed+0x6c>)
 801b4c2:	f240 326d 	movw	r2, #877	; 0x36d
 801b4c6:	4909      	ldr	r1, [pc, #36]	; (801b4ec <dhcp_network_changed+0x70>)
 801b4c8:	4809      	ldr	r0, [pc, #36]	; (801b4f0 <dhcp_network_changed+0x74>)
 801b4ca:	f003 fead 	bl	801f228 <printf>
        autoip_stop(netif);
        dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
      }
#endif /* LWIP_DHCP_AUTOIP_COOP */
      /* ensure we start with short timeouts, even if already discovering */
      dhcp->tries = 0;
 801b4ce:	68fb      	ldr	r3, [r7, #12]
 801b4d0:	2200      	movs	r2, #0
 801b4d2:	719a      	strb	r2, [r3, #6]
      dhcp_discover(netif);
 801b4d4:	6878      	ldr	r0, [r7, #4]
 801b4d6:	f000 f8af 	bl	801b638 <dhcp_discover>
      break;
 801b4da:	e002      	b.n	801b4e2 <dhcp_network_changed+0x66>
    return;
 801b4dc:	bf00      	nop
 801b4de:	e000      	b.n	801b4e2 <dhcp_network_changed+0x66>
      break;
 801b4e0:	bf00      	nop
  }
}
 801b4e2:	3710      	adds	r7, #16
 801b4e4:	46bd      	mov	sp, r7
 801b4e6:	bd80      	pop	{r7, pc}
 801b4e8:	080279b0 	.word	0x080279b0
 801b4ec:	08027afc 	.word	0x08027afc
 801b4f0:	08027a10 	.word	0x08027a10

0801b4f4 <dhcp_arp_reply>:
 * @param netif the network interface on which the reply was received
 * @param addr The IP address we received a reply from
 */
void
dhcp_arp_reply(struct netif *netif, const ip4_addr_t *addr)
{
 801b4f4:	b580      	push	{r7, lr}
 801b4f6:	b084      	sub	sp, #16
 801b4f8:	af00      	add	r7, sp, #0
 801b4fa:	6078      	str	r0, [r7, #4]
 801b4fc:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801b4fe:	687b      	ldr	r3, [r7, #4]
 801b500:	2b00      	cmp	r3, #0
 801b502:	d107      	bne.n	801b514 <dhcp_arp_reply+0x20>
 801b504:	4b0e      	ldr	r3, [pc, #56]	; (801b540 <dhcp_arp_reply+0x4c>)
 801b506:	f240 328b 	movw	r2, #907	; 0x38b
 801b50a:	490e      	ldr	r1, [pc, #56]	; (801b544 <dhcp_arp_reply+0x50>)
 801b50c:	480e      	ldr	r0, [pc, #56]	; (801b548 <dhcp_arp_reply+0x54>)
 801b50e:	f003 fe8b 	bl	801f228 <printf>
 801b512:	e012      	b.n	801b53a <dhcp_arp_reply+0x46>
  dhcp = netif_dhcp_data(netif);
 801b514:	687b      	ldr	r3, [r7, #4]
 801b516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b518:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_arp_reply()\n"));
  /* is a DHCP client doing an ARP check? */
  if ((dhcp != NULL) && (dhcp->state == DHCP_STATE_CHECKING)) {
 801b51a:	68fb      	ldr	r3, [r7, #12]
 801b51c:	2b00      	cmp	r3, #0
 801b51e:	d00c      	beq.n	801b53a <dhcp_arp_reply+0x46>
 801b520:	68fb      	ldr	r3, [r7, #12]
 801b522:	795b      	ldrb	r3, [r3, #5]
 801b524:	2b08      	cmp	r3, #8
 801b526:	d108      	bne.n	801b53a <dhcp_arp_reply+0x46>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_arp_reply(): CHECKING, arp reply for 0x%08"X32_F"\n",
                ip4_addr_get_u32(addr)));
    /* did a host respond with the address we
       were offered by the DHCP server? */
    if (ip4_addr_cmp(addr, &dhcp->offered_ip_addr)) {
 801b528:	683b      	ldr	r3, [r7, #0]
 801b52a:	681a      	ldr	r2, [r3, #0]
 801b52c:	68fb      	ldr	r3, [r7, #12]
 801b52e:	69db      	ldr	r3, [r3, #28]
 801b530:	429a      	cmp	r2, r3
 801b532:	d102      	bne.n	801b53a <dhcp_arp_reply+0x46>
      /* we will not accept the offered address */
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE | LWIP_DBG_LEVEL_WARNING,
                  ("dhcp_arp_reply(): arp reply matched with offered address, declining\n"));
      dhcp_decline(netif);
 801b534:	6878      	ldr	r0, [r7, #4]
 801b536:	f000 f809 	bl	801b54c <dhcp_decline>
    }
  }
}
 801b53a:	3710      	adds	r7, #16
 801b53c:	46bd      	mov	sp, r7
 801b53e:	bd80      	pop	{r7, pc}
 801b540:	080279b0 	.word	0x080279b0
 801b544:	08027a94 	.word	0x08027a94
 801b548:	08027a10 	.word	0x08027a10

0801b54c <dhcp_decline>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_decline(struct netif *netif)
{
 801b54c:	b5b0      	push	{r4, r5, r7, lr}
 801b54e:	b08a      	sub	sp, #40	; 0x28
 801b550:	af02      	add	r7, sp, #8
 801b552:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801b554:	687b      	ldr	r3, [r7, #4]
 801b556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b558:	61bb      	str	r3, [r7, #24]
  u16_t msecs;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 801b55a:	210c      	movs	r1, #12
 801b55c:	69b8      	ldr	r0, [r7, #24]
 801b55e:	f000 fc6f 	bl	801be40 <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 801b562:	f107 030c 	add.w	r3, r7, #12
 801b566:	2204      	movs	r2, #4
 801b568:	69b9      	ldr	r1, [r7, #24]
 801b56a:	6878      	ldr	r0, [r7, #4]
 801b56c:	f001 f8f4 	bl	801c758 <dhcp_create_msg>
 801b570:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801b572:	697b      	ldr	r3, [r7, #20]
 801b574:	2b00      	cmp	r3, #0
 801b576:	d035      	beq.n	801b5e4 <dhcp_decline+0x98>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 801b578:	697b      	ldr	r3, [r7, #20]
 801b57a:	685b      	ldr	r3, [r3, #4]
 801b57c:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801b57e:	89b8      	ldrh	r0, [r7, #12]
 801b580:	693b      	ldr	r3, [r7, #16]
 801b582:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b586:	2304      	movs	r3, #4
 801b588:	2232      	movs	r2, #50	; 0x32
 801b58a:	f000 fc73 	bl	801be74 <dhcp_option>
 801b58e:	4603      	mov	r3, r0
 801b590:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801b592:	89bc      	ldrh	r4, [r7, #12]
 801b594:	693b      	ldr	r3, [r7, #16]
 801b596:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 801b59a:	69bb      	ldr	r3, [r7, #24]
 801b59c:	69db      	ldr	r3, [r3, #28]
 801b59e:	4618      	mov	r0, r3
 801b5a0:	f7f7 fd93 	bl	80130ca <lwip_htonl>
 801b5a4:	4603      	mov	r3, r0
 801b5a6:	461a      	mov	r2, r3
 801b5a8:	4629      	mov	r1, r5
 801b5aa:	4620      	mov	r0, r4
 801b5ac:	f000 fcee 	bl	801bf8c <dhcp_option_long>
 801b5b0:	4603      	mov	r3, r0
 801b5b2:	81bb      	strh	r3, [r7, #12]

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_BACKING_OFF, msg_out, DHCP_DECLINE, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801b5b4:	89b8      	ldrh	r0, [r7, #12]
 801b5b6:	693b      	ldr	r3, [r7, #16]
 801b5b8:	33f0      	adds	r3, #240	; 0xf0
 801b5ba:	697a      	ldr	r2, [r7, #20]
 801b5bc:	4619      	mov	r1, r3
 801b5be:	f001 f9a1 	bl	801c904 <dhcp_option_trailer>

    /* per section 4.4.4, broadcast DECLINE messages */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801b5c2:	4b19      	ldr	r3, [pc, #100]	; (801b628 <dhcp_decline+0xdc>)
 801b5c4:	6818      	ldr	r0, [r3, #0]
 801b5c6:	4b19      	ldr	r3, [pc, #100]	; (801b62c <dhcp_decline+0xe0>)
 801b5c8:	9301      	str	r3, [sp, #4]
 801b5ca:	687b      	ldr	r3, [r7, #4]
 801b5cc:	9300      	str	r3, [sp, #0]
 801b5ce:	2343      	movs	r3, #67	; 0x43
 801b5d0:	4a17      	ldr	r2, [pc, #92]	; (801b630 <dhcp_decline+0xe4>)
 801b5d2:	6979      	ldr	r1, [r7, #20]
 801b5d4:	f7ff f8d2 	bl	801a77c <udp_sendto_if_src>
 801b5d8:	4603      	mov	r3, r0
 801b5da:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 801b5dc:	6978      	ldr	r0, [r7, #20]
 801b5de:	f7f9 f917 	bl	8014810 <pbuf_free>
 801b5e2:	e001      	b.n	801b5e8 <dhcp_decline+0x9c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_decline: BACKING OFF\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_decline: could not allocate DHCP request\n"));
    result = ERR_MEM;
 801b5e4:	23ff      	movs	r3, #255	; 0xff
 801b5e6:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 801b5e8:	69bb      	ldr	r3, [r7, #24]
 801b5ea:	799b      	ldrb	r3, [r3, #6]
 801b5ec:	2bff      	cmp	r3, #255	; 0xff
 801b5ee:	d005      	beq.n	801b5fc <dhcp_decline+0xb0>
    dhcp->tries++;
 801b5f0:	69bb      	ldr	r3, [r7, #24]
 801b5f2:	799b      	ldrb	r3, [r3, #6]
 801b5f4:	3301      	adds	r3, #1
 801b5f6:	b2da      	uxtb	r2, r3
 801b5f8:	69bb      	ldr	r3, [r7, #24]
 801b5fa:	719a      	strb	r2, [r3, #6]
  }
  msecs = 10 * 1000;
 801b5fc:	f242 7310 	movw	r3, #10000	; 0x2710
 801b600:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801b602:	89fb      	ldrh	r3, [r7, #14]
 801b604:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801b608:	4a0a      	ldr	r2, [pc, #40]	; (801b634 <dhcp_decline+0xe8>)
 801b60a:	fb82 1203 	smull	r1, r2, r2, r3
 801b60e:	1152      	asrs	r2, r2, #5
 801b610:	17db      	asrs	r3, r3, #31
 801b612:	1ad3      	subs	r3, r2, r3
 801b614:	b29a      	uxth	r2, r3
 801b616:	69bb      	ldr	r3, [r7, #24]
 801b618:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 801b61a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801b61e:	4618      	mov	r0, r3
 801b620:	3720      	adds	r7, #32
 801b622:	46bd      	mov	sp, r7
 801b624:	bdb0      	pop	{r4, r5, r7, pc}
 801b626:	bf00      	nop
 801b628:	2000c29c 	.word	0x2000c29c
 801b62c:	080706a0 	.word	0x080706a0
 801b630:	080706a4 	.word	0x080706a4
 801b634:	10624dd3 	.word	0x10624dd3

0801b638 <dhcp_discover>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_discover(struct netif *netif)
{
 801b638:	b580      	push	{r7, lr}
 801b63a:	b08a      	sub	sp, #40	; 0x28
 801b63c:	af02      	add	r7, sp, #8
 801b63e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801b640:	687b      	ldr	r3, [r7, #4]
 801b642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b644:	61bb      	str	r3, [r7, #24]
  err_t result = ERR_OK;
 801b646:	2300      	movs	r3, #0
 801b648:	75fb      	strb	r3, [r7, #23]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover()\n"));

  ip4_addr_set_any(&dhcp->offered_ip_addr);
 801b64a:	69bb      	ldr	r3, [r7, #24]
 801b64c:	2200      	movs	r2, #0
 801b64e:	61da      	str	r2, [r3, #28]
  dhcp_set_state(dhcp, DHCP_STATE_SELECTING);
 801b650:	2106      	movs	r1, #6
 801b652:	69b8      	ldr	r0, [r7, #24]
 801b654:	f000 fbf4 	bl	801be40 <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER, &options_out_len);
 801b658:	f107 0308 	add.w	r3, r7, #8
 801b65c:	2201      	movs	r2, #1
 801b65e:	69b9      	ldr	r1, [r7, #24]
 801b660:	6878      	ldr	r0, [r7, #4]
 801b662:	f001 f879 	bl	801c758 <dhcp_create_msg>
 801b666:	6138      	str	r0, [r7, #16]
  if (p_out != NULL) {
 801b668:	693b      	ldr	r3, [r7, #16]
 801b66a:	2b00      	cmp	r3, #0
 801b66c:	d04b      	beq.n	801b706 <dhcp_discover+0xce>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 801b66e:	693b      	ldr	r3, [r7, #16]
 801b670:	685b      	ldr	r3, [r3, #4]
 801b672:	60fb      	str	r3, [r7, #12]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: making request\n"));

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801b674:	8938      	ldrh	r0, [r7, #8]
 801b676:	68fb      	ldr	r3, [r7, #12]
 801b678:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b67c:	2302      	movs	r3, #2
 801b67e:	2239      	movs	r2, #57	; 0x39
 801b680:	f000 fbf8 	bl	801be74 <dhcp_option>
 801b684:	4603      	mov	r3, r0
 801b686:	813b      	strh	r3, [r7, #8]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801b688:	8938      	ldrh	r0, [r7, #8]
 801b68a:	68fb      	ldr	r3, [r7, #12]
 801b68c:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b690:	687b      	ldr	r3, [r7, #4]
 801b692:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801b694:	461a      	mov	r2, r3
 801b696:	f000 fc47 	bl	801bf28 <dhcp_option_short>
 801b69a:	4603      	mov	r3, r0
 801b69c:	813b      	strh	r3, [r7, #8]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801b69e:	8938      	ldrh	r0, [r7, #8]
 801b6a0:	68fb      	ldr	r3, [r7, #12]
 801b6a2:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b6a6:	2303      	movs	r3, #3
 801b6a8:	2237      	movs	r2, #55	; 0x37
 801b6aa:	f000 fbe3 	bl	801be74 <dhcp_option>
 801b6ae:	4603      	mov	r3, r0
 801b6b0:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801b6b2:	2300      	movs	r3, #0
 801b6b4:	77fb      	strb	r3, [r7, #31]
 801b6b6:	e00e      	b.n	801b6d6 <dhcp_discover+0x9e>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801b6b8:	8938      	ldrh	r0, [r7, #8]
 801b6ba:	68fb      	ldr	r3, [r7, #12]
 801b6bc:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b6c0:	7ffb      	ldrb	r3, [r7, #31]
 801b6c2:	4a29      	ldr	r2, [pc, #164]	; (801b768 <dhcp_discover+0x130>)
 801b6c4:	5cd3      	ldrb	r3, [r2, r3]
 801b6c6:	461a      	mov	r2, r3
 801b6c8:	f000 fc08 	bl	801bedc <dhcp_option_byte>
 801b6cc:	4603      	mov	r3, r0
 801b6ce:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801b6d0:	7ffb      	ldrb	r3, [r7, #31]
 801b6d2:	3301      	adds	r3, #1
 801b6d4:	77fb      	strb	r3, [r7, #31]
 801b6d6:	7ffb      	ldrb	r3, [r7, #31]
 801b6d8:	2b02      	cmp	r3, #2
 801b6da:	d9ed      	bls.n	801b6b8 <dhcp_discover+0x80>
    }
    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_SELECTING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801b6dc:	8938      	ldrh	r0, [r7, #8]
 801b6de:	68fb      	ldr	r3, [r7, #12]
 801b6e0:	33f0      	adds	r3, #240	; 0xf0
 801b6e2:	693a      	ldr	r2, [r7, #16]
 801b6e4:	4619      	mov	r1, r3
 801b6e6:	f001 f90d 	bl	801c904 <dhcp_option_trailer>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: sendto(DISCOVER, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER)\n"));
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801b6ea:	4b20      	ldr	r3, [pc, #128]	; (801b76c <dhcp_discover+0x134>)
 801b6ec:	6818      	ldr	r0, [r3, #0]
 801b6ee:	4b20      	ldr	r3, [pc, #128]	; (801b770 <dhcp_discover+0x138>)
 801b6f0:	9301      	str	r3, [sp, #4]
 801b6f2:	687b      	ldr	r3, [r7, #4]
 801b6f4:	9300      	str	r3, [sp, #0]
 801b6f6:	2343      	movs	r3, #67	; 0x43
 801b6f8:	4a1e      	ldr	r2, [pc, #120]	; (801b774 <dhcp_discover+0x13c>)
 801b6fa:	6939      	ldr	r1, [r7, #16]
 801b6fc:	f7ff f83e 	bl	801a77c <udp_sendto_if_src>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: deleting()ing\n"));
    pbuf_free(p_out);
 801b700:	6938      	ldr	r0, [r7, #16]
 801b702:	f7f9 f885 	bl	8014810 <pbuf_free>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover: SELECTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_discover: could not allocate DHCP request\n"));
  }
  if (dhcp->tries < 255) {
 801b706:	69bb      	ldr	r3, [r7, #24]
 801b708:	799b      	ldrb	r3, [r3, #6]
 801b70a:	2bff      	cmp	r3, #255	; 0xff
 801b70c:	d005      	beq.n	801b71a <dhcp_discover+0xe2>
    dhcp->tries++;
 801b70e:	69bb      	ldr	r3, [r7, #24]
 801b710:	799b      	ldrb	r3, [r3, #6]
 801b712:	3301      	adds	r3, #1
 801b714:	b2da      	uxtb	r2, r3
 801b716:	69bb      	ldr	r3, [r7, #24]
 801b718:	719a      	strb	r2, [r3, #6]
  if (dhcp->tries >= LWIP_DHCP_AUTOIP_COOP_TRIES && dhcp->autoip_coop_state == DHCP_AUTOIP_COOP_STATE_OFF) {
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_ON;
    autoip_start(netif);
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801b71a:	69bb      	ldr	r3, [r7, #24]
 801b71c:	799b      	ldrb	r3, [r3, #6]
 801b71e:	2b05      	cmp	r3, #5
 801b720:	d80d      	bhi.n	801b73e <dhcp_discover+0x106>
 801b722:	69bb      	ldr	r3, [r7, #24]
 801b724:	799b      	ldrb	r3, [r3, #6]
 801b726:	461a      	mov	r2, r3
 801b728:	2301      	movs	r3, #1
 801b72a:	4093      	lsls	r3, r2
 801b72c:	b29b      	uxth	r3, r3
 801b72e:	461a      	mov	r2, r3
 801b730:	0152      	lsls	r2, r2, #5
 801b732:	1ad2      	subs	r2, r2, r3
 801b734:	0092      	lsls	r2, r2, #2
 801b736:	4413      	add	r3, r2
 801b738:	00db      	lsls	r3, r3, #3
 801b73a:	b29b      	uxth	r3, r3
 801b73c:	e001      	b.n	801b742 <dhcp_discover+0x10a>
 801b73e:	f64e 2360 	movw	r3, #60000	; 0xea60
 801b742:	817b      	strh	r3, [r7, #10]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801b744:	897b      	ldrh	r3, [r7, #10]
 801b746:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801b74a:	4a0b      	ldr	r2, [pc, #44]	; (801b778 <dhcp_discover+0x140>)
 801b74c:	fb82 1203 	smull	r1, r2, r2, r3
 801b750:	1152      	asrs	r2, r2, #5
 801b752:	17db      	asrs	r3, r3, #31
 801b754:	1ad3      	subs	r3, r2, r3
 801b756:	b29a      	uxth	r2, r3
 801b758:	69bb      	ldr	r3, [r7, #24]
 801b75a:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 801b75c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801b760:	4618      	mov	r0, r3
 801b762:	3720      	adds	r7, #32
 801b764:	46bd      	mov	sp, r7
 801b766:	bd80      	pop	{r7, pc}
 801b768:	2000001c 	.word	0x2000001c
 801b76c:	2000c29c 	.word	0x2000c29c
 801b770:	080706a0 	.word	0x080706a0
 801b774:	080706a4 	.word	0x080706a4
 801b778:	10624dd3 	.word	0x10624dd3

0801b77c <dhcp_bind>:
 *
 * @param netif network interface to bind to the offered address
 */
static void
dhcp_bind(struct netif *netif)
{
 801b77c:	b580      	push	{r7, lr}
 801b77e:	b088      	sub	sp, #32
 801b780:	af00      	add	r7, sp, #0
 801b782:	6078      	str	r0, [r7, #4]
  u32_t timeout;
  struct dhcp *dhcp;
  ip4_addr_t sn_mask, gw_addr;
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 801b784:	687b      	ldr	r3, [r7, #4]
 801b786:	2b00      	cmp	r3, #0
 801b788:	d107      	bne.n	801b79a <dhcp_bind+0x1e>
 801b78a:	4b64      	ldr	r3, [pc, #400]	; (801b91c <dhcp_bind+0x1a0>)
 801b78c:	f240 4215 	movw	r2, #1045	; 0x415
 801b790:	4963      	ldr	r1, [pc, #396]	; (801b920 <dhcp_bind+0x1a4>)
 801b792:	4864      	ldr	r0, [pc, #400]	; (801b924 <dhcp_bind+0x1a8>)
 801b794:	f003 fd48 	bl	801f228 <printf>
 801b798:	e0bc      	b.n	801b914 <dhcp_bind+0x198>
  dhcp = netif_dhcp_data(netif);
 801b79a:	687b      	ldr	r3, [r7, #4]
 801b79c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b79e:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 801b7a0:	69bb      	ldr	r3, [r7, #24]
 801b7a2:	2b00      	cmp	r3, #0
 801b7a4:	d107      	bne.n	801b7b6 <dhcp_bind+0x3a>
 801b7a6:	4b5d      	ldr	r3, [pc, #372]	; (801b91c <dhcp_bind+0x1a0>)
 801b7a8:	f240 4217 	movw	r2, #1047	; 0x417
 801b7ac:	495e      	ldr	r1, [pc, #376]	; (801b928 <dhcp_bind+0x1ac>)
 801b7ae:	485d      	ldr	r0, [pc, #372]	; (801b924 <dhcp_bind+0x1a8>)
 801b7b0:	f003 fd3a 	bl	801f228 <printf>
 801b7b4:	e0ae      	b.n	801b914 <dhcp_bind+0x198>
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* reset time used of lease */
  dhcp->lease_used = 0;
 801b7b6:	69bb      	ldr	r3, [r7, #24]
 801b7b8:	2200      	movs	r2, #0
 801b7ba:	825a      	strh	r2, [r3, #18]

  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 801b7bc:	69bb      	ldr	r3, [r7, #24]
 801b7be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801b7c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b7c4:	d019      	beq.n	801b7fa <dhcp_bind+0x7e>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t0 renewal timer %"U32_F" secs\n", dhcp->offered_t0_lease));
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801b7c6:	69bb      	ldr	r3, [r7, #24]
 801b7c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801b7ca:	331e      	adds	r3, #30
 801b7cc:	4a57      	ldr	r2, [pc, #348]	; (801b92c <dhcp_bind+0x1b0>)
 801b7ce:	fba2 2303 	umull	r2, r3, r2, r3
 801b7d2:	095b      	lsrs	r3, r3, #5
 801b7d4:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 801b7d6:	69fb      	ldr	r3, [r7, #28]
 801b7d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801b7dc:	d302      	bcc.n	801b7e4 <dhcp_bind+0x68>
      timeout = 0xffff;
 801b7de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b7e2:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t0_timeout = (u16_t)timeout;
 801b7e4:	69fb      	ldr	r3, [r7, #28]
 801b7e6:	b29a      	uxth	r2, r3
 801b7e8:	69bb      	ldr	r3, [r7, #24]
 801b7ea:	829a      	strh	r2, [r3, #20]
    if (dhcp->t0_timeout == 0) {
 801b7ec:	69bb      	ldr	r3, [r7, #24]
 801b7ee:	8a9b      	ldrh	r3, [r3, #20]
 801b7f0:	2b00      	cmp	r3, #0
 801b7f2:	d102      	bne.n	801b7fa <dhcp_bind+0x7e>
      dhcp->t0_timeout = 1;
 801b7f4:	69bb      	ldr	r3, [r7, #24]
 801b7f6:	2201      	movs	r2, #1
 801b7f8:	829a      	strh	r2, [r3, #20]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t0_lease * 1000));
  }

  /* temporary DHCP lease? */
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 801b7fa:	69bb      	ldr	r3, [r7, #24]
 801b7fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801b7fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b802:	d01d      	beq.n	801b840 <dhcp_bind+0xc4>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t1 renewal timer %"U32_F" secs\n", dhcp->offered_t1_renew));
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801b804:	69bb      	ldr	r3, [r7, #24]
 801b806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801b808:	331e      	adds	r3, #30
 801b80a:	4a48      	ldr	r2, [pc, #288]	; (801b92c <dhcp_bind+0x1b0>)
 801b80c:	fba2 2303 	umull	r2, r3, r2, r3
 801b810:	095b      	lsrs	r3, r3, #5
 801b812:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 801b814:	69fb      	ldr	r3, [r7, #28]
 801b816:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801b81a:	d302      	bcc.n	801b822 <dhcp_bind+0xa6>
      timeout = 0xffff;
 801b81c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b820:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t1_timeout = (u16_t)timeout;
 801b822:	69fb      	ldr	r3, [r7, #28]
 801b824:	b29a      	uxth	r2, r3
 801b826:	69bb      	ldr	r3, [r7, #24]
 801b828:	815a      	strh	r2, [r3, #10]
    if (dhcp->t1_timeout == 0) {
 801b82a:	69bb      	ldr	r3, [r7, #24]
 801b82c:	895b      	ldrh	r3, [r3, #10]
 801b82e:	2b00      	cmp	r3, #0
 801b830:	d102      	bne.n	801b838 <dhcp_bind+0xbc>
      dhcp->t1_timeout = 1;
 801b832:	69bb      	ldr	r3, [r7, #24]
 801b834:	2201      	movs	r2, #1
 801b836:	815a      	strh	r2, [r3, #10]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t1_renew * 1000));
    dhcp->t1_renew_time = dhcp->t1_timeout;
 801b838:	69bb      	ldr	r3, [r7, #24]
 801b83a:	895a      	ldrh	r2, [r3, #10]
 801b83c:	69bb      	ldr	r3, [r7, #24]
 801b83e:	81da      	strh	r2, [r3, #14]
  }
  /* set renewal period timer */
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 801b840:	69bb      	ldr	r3, [r7, #24]
 801b842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801b844:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b848:	d01d      	beq.n	801b886 <dhcp_bind+0x10a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t2 rebind timer %"U32_F" secs\n", dhcp->offered_t2_rebind));
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801b84a:	69bb      	ldr	r3, [r7, #24]
 801b84c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801b84e:	331e      	adds	r3, #30
 801b850:	4a36      	ldr	r2, [pc, #216]	; (801b92c <dhcp_bind+0x1b0>)
 801b852:	fba2 2303 	umull	r2, r3, r2, r3
 801b856:	095b      	lsrs	r3, r3, #5
 801b858:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 801b85a:	69fb      	ldr	r3, [r7, #28]
 801b85c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801b860:	d302      	bcc.n	801b868 <dhcp_bind+0xec>
      timeout = 0xffff;
 801b862:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b866:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t2_timeout = (u16_t)timeout;
 801b868:	69fb      	ldr	r3, [r7, #28]
 801b86a:	b29a      	uxth	r2, r3
 801b86c:	69bb      	ldr	r3, [r7, #24]
 801b86e:	819a      	strh	r2, [r3, #12]
    if (dhcp->t2_timeout == 0) {
 801b870:	69bb      	ldr	r3, [r7, #24]
 801b872:	899b      	ldrh	r3, [r3, #12]
 801b874:	2b00      	cmp	r3, #0
 801b876:	d102      	bne.n	801b87e <dhcp_bind+0x102>
      dhcp->t2_timeout = 1;
 801b878:	69bb      	ldr	r3, [r7, #24]
 801b87a:	2201      	movs	r2, #1
 801b87c:	819a      	strh	r2, [r3, #12]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t2_rebind * 1000));
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 801b87e:	69bb      	ldr	r3, [r7, #24]
 801b880:	899a      	ldrh	r2, [r3, #12]
 801b882:	69bb      	ldr	r3, [r7, #24]
 801b884:	821a      	strh	r2, [r3, #16]
  }

  /* If we have sub 1 minute lease, t2 and t1 will kick in at the same time. */
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 801b886:	69bb      	ldr	r3, [r7, #24]
 801b888:	895a      	ldrh	r2, [r3, #10]
 801b88a:	69bb      	ldr	r3, [r7, #24]
 801b88c:	899b      	ldrh	r3, [r3, #12]
 801b88e:	429a      	cmp	r2, r3
 801b890:	d306      	bcc.n	801b8a0 <dhcp_bind+0x124>
 801b892:	69bb      	ldr	r3, [r7, #24]
 801b894:	899b      	ldrh	r3, [r3, #12]
 801b896:	2b00      	cmp	r3, #0
 801b898:	d002      	beq.n	801b8a0 <dhcp_bind+0x124>
    dhcp->t1_timeout = 0;
 801b89a:	69bb      	ldr	r3, [r7, #24]
 801b89c:	2200      	movs	r2, #0
 801b89e:	815a      	strh	r2, [r3, #10]
  }

  if (dhcp->subnet_mask_given) {
 801b8a0:	69bb      	ldr	r3, [r7, #24]
 801b8a2:	79db      	ldrb	r3, [r3, #7]
 801b8a4:	2b00      	cmp	r3, #0
 801b8a6:	d003      	beq.n	801b8b0 <dhcp_bind+0x134>
    /* copy offered network mask */
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 801b8a8:	69bb      	ldr	r3, [r7, #24]
 801b8aa:	6a1b      	ldr	r3, [r3, #32]
 801b8ac:	613b      	str	r3, [r7, #16]
 801b8ae:	e014      	b.n	801b8da <dhcp_bind+0x15e>
  } else {
    /* subnet mask not given, choose a safe subnet mask given the network class */
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 801b8b0:	69bb      	ldr	r3, [r7, #24]
 801b8b2:	331c      	adds	r3, #28
 801b8b4:	781b      	ldrb	r3, [r3, #0]
 801b8b6:	75fb      	strb	r3, [r7, #23]
    if (first_octet <= 127) {
 801b8b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801b8bc:	2b00      	cmp	r3, #0
 801b8be:	db02      	blt.n	801b8c6 <dhcp_bind+0x14a>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 801b8c0:	23ff      	movs	r3, #255	; 0xff
 801b8c2:	613b      	str	r3, [r7, #16]
 801b8c4:	e009      	b.n	801b8da <dhcp_bind+0x15e>
    } else if (first_octet >= 192) {
 801b8c6:	7dfb      	ldrb	r3, [r7, #23]
 801b8c8:	2bbf      	cmp	r3, #191	; 0xbf
 801b8ca:	d903      	bls.n	801b8d4 <dhcp_bind+0x158>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 801b8cc:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 801b8d0:	613b      	str	r3, [r7, #16]
 801b8d2:	e002      	b.n	801b8da <dhcp_bind+0x15e>
    } else {
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 801b8d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b8d8:	613b      	str	r3, [r7, #16]
    }
  }

  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 801b8da:	69bb      	ldr	r3, [r7, #24]
 801b8dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b8de:	60fb      	str	r3, [r7, #12]
  /* gateway address not given? */
  if (ip4_addr_isany_val(gw_addr)) {
 801b8e0:	68fb      	ldr	r3, [r7, #12]
 801b8e2:	2b00      	cmp	r3, #0
 801b8e4:	d108      	bne.n	801b8f8 <dhcp_bind+0x17c>
    /* copy network address */
    ip4_addr_get_network(&gw_addr, &dhcp->offered_ip_addr, &sn_mask);
 801b8e6:	69bb      	ldr	r3, [r7, #24]
 801b8e8:	69da      	ldr	r2, [r3, #28]
 801b8ea:	693b      	ldr	r3, [r7, #16]
 801b8ec:	4013      	ands	r3, r2
 801b8ee:	60fb      	str	r3, [r7, #12]
    /* use first host address on network as gateway */
    ip4_addr_set_u32(&gw_addr, ip4_addr_get_u32(&gw_addr) | PP_HTONL(0x00000001UL));
 801b8f0:	68fb      	ldr	r3, [r7, #12]
 801b8f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801b8f6:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_bind(): IP: 0x%08"X32_F" SN: 0x%08"X32_F" GW: 0x%08"X32_F"\n",
              ip4_addr_get_u32(&dhcp->offered_ip_addr), ip4_addr_get_u32(&sn_mask), ip4_addr_get_u32(&gw_addr)));
  /* netif is now bound to DHCP leased address - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BOUND);
 801b8f8:	210a      	movs	r1, #10
 801b8fa:	69b8      	ldr	r0, [r7, #24]
 801b8fc:	f000 faa0 	bl	801be40 <dhcp_set_state>

  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 801b900:	69bb      	ldr	r3, [r7, #24]
 801b902:	f103 011c 	add.w	r1, r3, #28
 801b906:	f107 030c 	add.w	r3, r7, #12
 801b90a:	f107 0210 	add.w	r2, r7, #16
 801b90e:	6878      	ldr	r0, [r7, #4]
 801b910:	f7f8 fa70 	bl	8013df4 <netif_set_addr>
  /* interface is used by routing now that an address is set */
}
 801b914:	3720      	adds	r7, #32
 801b916:	46bd      	mov	sp, r7
 801b918:	bd80      	pop	{r7, pc}
 801b91a:	bf00      	nop
 801b91c:	080279b0 	.word	0x080279b0
 801b920:	08027b10 	.word	0x08027b10
 801b924:	08027a10 	.word	0x08027a10
 801b928:	08027b2c 	.word	0x08027b2c
 801b92c:	88888889 	.word	0x88888889

0801b930 <dhcp_renew>:
 *
 * @param netif network interface which must renew its lease
 */
err_t
dhcp_renew(struct netif *netif)
{
 801b930:	b580      	push	{r7, lr}
 801b932:	b08a      	sub	sp, #40	; 0x28
 801b934:	af02      	add	r7, sp, #8
 801b936:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801b938:	687b      	ldr	r3, [r7, #4]
 801b93a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b93c:	61bb      	str	r3, [r7, #24]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_renew()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_RENEWING);
 801b93e:	2105      	movs	r1, #5
 801b940:	69b8      	ldr	r0, [r7, #24]
 801b942:	f000 fa7d 	bl	801be40 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801b946:	f107 030c 	add.w	r3, r7, #12
 801b94a:	2203      	movs	r2, #3
 801b94c:	69b9      	ldr	r1, [r7, #24]
 801b94e:	6878      	ldr	r0, [r7, #4]
 801b950:	f000 ff02 	bl	801c758 <dhcp_create_msg>
 801b954:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801b956:	697b      	ldr	r3, [r7, #20]
 801b958:	2b00      	cmp	r3, #0
 801b95a:	d04e      	beq.n	801b9fa <dhcp_renew+0xca>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 801b95c:	697b      	ldr	r3, [r7, #20]
 801b95e:	685b      	ldr	r3, [r3, #4]
 801b960:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801b962:	89b8      	ldrh	r0, [r7, #12]
 801b964:	693b      	ldr	r3, [r7, #16]
 801b966:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b96a:	2302      	movs	r3, #2
 801b96c:	2239      	movs	r2, #57	; 0x39
 801b96e:	f000 fa81 	bl	801be74 <dhcp_option>
 801b972:	4603      	mov	r3, r0
 801b974:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801b976:	89b8      	ldrh	r0, [r7, #12]
 801b978:	693b      	ldr	r3, [r7, #16]
 801b97a:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b97e:	687b      	ldr	r3, [r7, #4]
 801b980:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801b982:	461a      	mov	r2, r3
 801b984:	f000 fad0 	bl	801bf28 <dhcp_option_short>
 801b988:	4603      	mov	r3, r0
 801b98a:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801b98c:	89b8      	ldrh	r0, [r7, #12]
 801b98e:	693b      	ldr	r3, [r7, #16]
 801b990:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b994:	2303      	movs	r3, #3
 801b996:	2237      	movs	r2, #55	; 0x37
 801b998:	f000 fa6c 	bl	801be74 <dhcp_option>
 801b99c:	4603      	mov	r3, r0
 801b99e:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801b9a0:	2300      	movs	r3, #0
 801b9a2:	77bb      	strb	r3, [r7, #30]
 801b9a4:	e00e      	b.n	801b9c4 <dhcp_renew+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801b9a6:	89b8      	ldrh	r0, [r7, #12]
 801b9a8:	693b      	ldr	r3, [r7, #16]
 801b9aa:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b9ae:	7fbb      	ldrb	r3, [r7, #30]
 801b9b0:	4a2a      	ldr	r2, [pc, #168]	; (801ba5c <dhcp_renew+0x12c>)
 801b9b2:	5cd3      	ldrb	r3, [r2, r3]
 801b9b4:	461a      	mov	r2, r3
 801b9b6:	f000 fa91 	bl	801bedc <dhcp_option_byte>
 801b9ba:	4603      	mov	r3, r0
 801b9bc:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801b9be:	7fbb      	ldrb	r3, [r7, #30]
 801b9c0:	3301      	adds	r3, #1
 801b9c2:	77bb      	strb	r3, [r7, #30]
 801b9c4:	7fbb      	ldrb	r3, [r7, #30]
 801b9c6:	2b02      	cmp	r3, #2
 801b9c8:	d9ed      	bls.n	801b9a6 <dhcp_renew+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_RENEWING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801b9ca:	89b8      	ldrh	r0, [r7, #12]
 801b9cc:	693b      	ldr	r3, [r7, #16]
 801b9ce:	33f0      	adds	r3, #240	; 0xf0
 801b9d0:	697a      	ldr	r2, [r7, #20]
 801b9d2:	4619      	mov	r1, r3
 801b9d4:	f000 ff96 	bl	801c904 <dhcp_option_trailer>

    result = udp_sendto_if(dhcp_pcb, p_out, &dhcp->server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801b9d8:	4b21      	ldr	r3, [pc, #132]	; (801ba60 <dhcp_renew+0x130>)
 801b9da:	6818      	ldr	r0, [r3, #0]
 801b9dc:	69bb      	ldr	r3, [r7, #24]
 801b9de:	f103 0218 	add.w	r2, r3, #24
 801b9e2:	687b      	ldr	r3, [r7, #4]
 801b9e4:	9300      	str	r3, [sp, #0]
 801b9e6:	2343      	movs	r3, #67	; 0x43
 801b9e8:	6979      	ldr	r1, [r7, #20]
 801b9ea:	f7fe fe53 	bl	801a694 <udp_sendto_if>
 801b9ee:	4603      	mov	r3, r0
 801b9f0:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 801b9f2:	6978      	ldr	r0, [r7, #20]
 801b9f4:	f7f8 ff0c 	bl	8014810 <pbuf_free>
 801b9f8:	e001      	b.n	801b9fe <dhcp_renew+0xce>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew: RENEWING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_renew: could not allocate DHCP request\n"));
    result = ERR_MEM;
 801b9fa:	23ff      	movs	r3, #255	; 0xff
 801b9fc:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 801b9fe:	69bb      	ldr	r3, [r7, #24]
 801ba00:	799b      	ldrb	r3, [r3, #6]
 801ba02:	2bff      	cmp	r3, #255	; 0xff
 801ba04:	d005      	beq.n	801ba12 <dhcp_renew+0xe2>
    dhcp->tries++;
 801ba06:	69bb      	ldr	r3, [r7, #24]
 801ba08:	799b      	ldrb	r3, [r3, #6]
 801ba0a:	3301      	adds	r3, #1
 801ba0c:	b2da      	uxtb	r2, r3
 801ba0e:	69bb      	ldr	r3, [r7, #24]
 801ba10:	719a      	strb	r2, [r3, #6]
  }
  /* back-off on retries, but to a maximum of 20 seconds */
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 801ba12:	69bb      	ldr	r3, [r7, #24]
 801ba14:	799b      	ldrb	r3, [r3, #6]
 801ba16:	2b09      	cmp	r3, #9
 801ba18:	d80a      	bhi.n	801ba30 <dhcp_renew+0x100>
 801ba1a:	69bb      	ldr	r3, [r7, #24]
 801ba1c:	799b      	ldrb	r3, [r3, #6]
 801ba1e:	b29b      	uxth	r3, r3
 801ba20:	461a      	mov	r2, r3
 801ba22:	0152      	lsls	r2, r2, #5
 801ba24:	1ad2      	subs	r2, r2, r3
 801ba26:	0092      	lsls	r2, r2, #2
 801ba28:	4413      	add	r3, r2
 801ba2a:	011b      	lsls	r3, r3, #4
 801ba2c:	b29b      	uxth	r3, r3
 801ba2e:	e001      	b.n	801ba34 <dhcp_renew+0x104>
 801ba30:	f644 6320 	movw	r3, #20000	; 0x4e20
 801ba34:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801ba36:	89fb      	ldrh	r3, [r7, #14]
 801ba38:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801ba3c:	4a09      	ldr	r2, [pc, #36]	; (801ba64 <dhcp_renew+0x134>)
 801ba3e:	fb82 1203 	smull	r1, r2, r2, r3
 801ba42:	1152      	asrs	r2, r2, #5
 801ba44:	17db      	asrs	r3, r3, #31
 801ba46:	1ad3      	subs	r3, r2, r3
 801ba48:	b29a      	uxth	r2, r3
 801ba4a:	69bb      	ldr	r3, [r7, #24]
 801ba4c:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 801ba4e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801ba52:	4618      	mov	r0, r3
 801ba54:	3720      	adds	r7, #32
 801ba56:	46bd      	mov	sp, r7
 801ba58:	bd80      	pop	{r7, pc}
 801ba5a:	bf00      	nop
 801ba5c:	2000001c 	.word	0x2000001c
 801ba60:	2000c29c 	.word	0x2000c29c
 801ba64:	10624dd3 	.word	0x10624dd3

0801ba68 <dhcp_rebind>:
 *
 * @param netif network interface which must rebind with a DHCP server
 */
static err_t
dhcp_rebind(struct netif *netif)
{
 801ba68:	b580      	push	{r7, lr}
 801ba6a:	b08a      	sub	sp, #40	; 0x28
 801ba6c:	af02      	add	r7, sp, #8
 801ba6e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801ba70:	687b      	ldr	r3, [r7, #4]
 801ba72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801ba74:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBINDING);
 801ba76:	2104      	movs	r1, #4
 801ba78:	69b8      	ldr	r0, [r7, #24]
 801ba7a:	f000 f9e1 	bl	801be40 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801ba7e:	f107 030c 	add.w	r3, r7, #12
 801ba82:	2203      	movs	r2, #3
 801ba84:	69b9      	ldr	r1, [r7, #24]
 801ba86:	6878      	ldr	r0, [r7, #4]
 801ba88:	f000 fe66 	bl	801c758 <dhcp_create_msg>
 801ba8c:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801ba8e:	697b      	ldr	r3, [r7, #20]
 801ba90:	2b00      	cmp	r3, #0
 801ba92:	d04c      	beq.n	801bb2e <dhcp_rebind+0xc6>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 801ba94:	697b      	ldr	r3, [r7, #20]
 801ba96:	685b      	ldr	r3, [r3, #4]
 801ba98:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801ba9a:	89b8      	ldrh	r0, [r7, #12]
 801ba9c:	693b      	ldr	r3, [r7, #16]
 801ba9e:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801baa2:	2302      	movs	r3, #2
 801baa4:	2239      	movs	r2, #57	; 0x39
 801baa6:	f000 f9e5 	bl	801be74 <dhcp_option>
 801baaa:	4603      	mov	r3, r0
 801baac:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801baae:	89b8      	ldrh	r0, [r7, #12]
 801bab0:	693b      	ldr	r3, [r7, #16]
 801bab2:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801bab6:	687b      	ldr	r3, [r7, #4]
 801bab8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801baba:	461a      	mov	r2, r3
 801babc:	f000 fa34 	bl	801bf28 <dhcp_option_short>
 801bac0:	4603      	mov	r3, r0
 801bac2:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801bac4:	89b8      	ldrh	r0, [r7, #12]
 801bac6:	693b      	ldr	r3, [r7, #16]
 801bac8:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801bacc:	2303      	movs	r3, #3
 801bace:	2237      	movs	r2, #55	; 0x37
 801bad0:	f000 f9d0 	bl	801be74 <dhcp_option>
 801bad4:	4603      	mov	r3, r0
 801bad6:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801bad8:	2300      	movs	r3, #0
 801bada:	77bb      	strb	r3, [r7, #30]
 801badc:	e00e      	b.n	801bafc <dhcp_rebind+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801bade:	89b8      	ldrh	r0, [r7, #12]
 801bae0:	693b      	ldr	r3, [r7, #16]
 801bae2:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801bae6:	7fbb      	ldrb	r3, [r7, #30]
 801bae8:	4a29      	ldr	r2, [pc, #164]	; (801bb90 <dhcp_rebind+0x128>)
 801baea:	5cd3      	ldrb	r3, [r2, r3]
 801baec:	461a      	mov	r2, r3
 801baee:	f000 f9f5 	bl	801bedc <dhcp_option_byte>
 801baf2:	4603      	mov	r3, r0
 801baf4:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801baf6:	7fbb      	ldrb	r3, [r7, #30]
 801baf8:	3301      	adds	r3, #1
 801bafa:	77bb      	strb	r3, [r7, #30]
 801bafc:	7fbb      	ldrb	r3, [r7, #30]
 801bafe:	2b02      	cmp	r3, #2
 801bb00:	d9ed      	bls.n	801bade <dhcp_rebind+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBINDING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801bb02:	89b8      	ldrh	r0, [r7, #12]
 801bb04:	693b      	ldr	r3, [r7, #16]
 801bb06:	33f0      	adds	r3, #240	; 0xf0
 801bb08:	697a      	ldr	r2, [r7, #20]
 801bb0a:	4619      	mov	r1, r3
 801bb0c:	f000 fefa 	bl	801c904 <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801bb10:	4b20      	ldr	r3, [pc, #128]	; (801bb94 <dhcp_rebind+0x12c>)
 801bb12:	6818      	ldr	r0, [r3, #0]
 801bb14:	687b      	ldr	r3, [r7, #4]
 801bb16:	9300      	str	r3, [sp, #0]
 801bb18:	2343      	movs	r3, #67	; 0x43
 801bb1a:	4a1f      	ldr	r2, [pc, #124]	; (801bb98 <dhcp_rebind+0x130>)
 801bb1c:	6979      	ldr	r1, [r7, #20]
 801bb1e:	f7fe fdb9 	bl	801a694 <udp_sendto_if>
 801bb22:	4603      	mov	r3, r0
 801bb24:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 801bb26:	6978      	ldr	r0, [r7, #20]
 801bb28:	f7f8 fe72 	bl	8014810 <pbuf_free>
 801bb2c:	e001      	b.n	801bb32 <dhcp_rebind+0xca>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind: REBINDING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_rebind: could not allocate DHCP request\n"));
    result = ERR_MEM;
 801bb2e:	23ff      	movs	r3, #255	; 0xff
 801bb30:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 801bb32:	69bb      	ldr	r3, [r7, #24]
 801bb34:	799b      	ldrb	r3, [r3, #6]
 801bb36:	2bff      	cmp	r3, #255	; 0xff
 801bb38:	d005      	beq.n	801bb46 <dhcp_rebind+0xde>
    dhcp->tries++;
 801bb3a:	69bb      	ldr	r3, [r7, #24]
 801bb3c:	799b      	ldrb	r3, [r3, #6]
 801bb3e:	3301      	adds	r3, #1
 801bb40:	b2da      	uxtb	r2, r3
 801bb42:	69bb      	ldr	r3, [r7, #24]
 801bb44:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801bb46:	69bb      	ldr	r3, [r7, #24]
 801bb48:	799b      	ldrb	r3, [r3, #6]
 801bb4a:	2b09      	cmp	r3, #9
 801bb4c:	d80a      	bhi.n	801bb64 <dhcp_rebind+0xfc>
 801bb4e:	69bb      	ldr	r3, [r7, #24]
 801bb50:	799b      	ldrb	r3, [r3, #6]
 801bb52:	b29b      	uxth	r3, r3
 801bb54:	461a      	mov	r2, r3
 801bb56:	0152      	lsls	r2, r2, #5
 801bb58:	1ad2      	subs	r2, r2, r3
 801bb5a:	0092      	lsls	r2, r2, #2
 801bb5c:	4413      	add	r3, r2
 801bb5e:	00db      	lsls	r3, r3, #3
 801bb60:	b29b      	uxth	r3, r3
 801bb62:	e001      	b.n	801bb68 <dhcp_rebind+0x100>
 801bb64:	f242 7310 	movw	r3, #10000	; 0x2710
 801bb68:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801bb6a:	89fb      	ldrh	r3, [r7, #14]
 801bb6c:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801bb70:	4a0a      	ldr	r2, [pc, #40]	; (801bb9c <dhcp_rebind+0x134>)
 801bb72:	fb82 1203 	smull	r1, r2, r2, r3
 801bb76:	1152      	asrs	r2, r2, #5
 801bb78:	17db      	asrs	r3, r3, #31
 801bb7a:	1ad3      	subs	r3, r2, r3
 801bb7c:	b29a      	uxth	r2, r3
 801bb7e:	69bb      	ldr	r3, [r7, #24]
 801bb80:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 801bb82:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801bb86:	4618      	mov	r0, r3
 801bb88:	3720      	adds	r7, #32
 801bb8a:	46bd      	mov	sp, r7
 801bb8c:	bd80      	pop	{r7, pc}
 801bb8e:	bf00      	nop
 801bb90:	2000001c 	.word	0x2000001c
 801bb94:	2000c29c 	.word	0x2000c29c
 801bb98:	080706a4 	.word	0x080706a4
 801bb9c:	10624dd3 	.word	0x10624dd3

0801bba0 <dhcp_reboot>:
 *
 * @param netif network interface which must reboot
 */
static err_t
dhcp_reboot(struct netif *netif)
{
 801bba0:	b5b0      	push	{r4, r5, r7, lr}
 801bba2:	b08a      	sub	sp, #40	; 0x28
 801bba4:	af02      	add	r7, sp, #8
 801bba6:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801bba8:	687b      	ldr	r3, [r7, #4]
 801bbaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801bbac:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBOOTING);
 801bbae:	2103      	movs	r1, #3
 801bbb0:	69b8      	ldr	r0, [r7, #24]
 801bbb2:	f000 f945 	bl	801be40 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801bbb6:	f107 030c 	add.w	r3, r7, #12
 801bbba:	2203      	movs	r2, #3
 801bbbc:	69b9      	ldr	r1, [r7, #24]
 801bbbe:	6878      	ldr	r0, [r7, #4]
 801bbc0:	f000 fdca 	bl	801c758 <dhcp_create_msg>
 801bbc4:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801bbc6:	697b      	ldr	r3, [r7, #20]
 801bbc8:	2b00      	cmp	r3, #0
 801bbca:	d066      	beq.n	801bc9a <dhcp_reboot+0xfa>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 801bbcc:	697b      	ldr	r3, [r7, #20]
 801bbce:	685b      	ldr	r3, [r3, #4]
 801bbd0:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801bbd2:	89b8      	ldrh	r0, [r7, #12]
 801bbd4:	693b      	ldr	r3, [r7, #16]
 801bbd6:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801bbda:	2302      	movs	r3, #2
 801bbdc:	2239      	movs	r2, #57	; 0x39
 801bbde:	f000 f949 	bl	801be74 <dhcp_option>
 801bbe2:	4603      	mov	r3, r0
 801bbe4:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 801bbe6:	89b8      	ldrh	r0, [r7, #12]
 801bbe8:	693b      	ldr	r3, [r7, #16]
 801bbea:	33f0      	adds	r3, #240	; 0xf0
 801bbec:	f44f 7210 	mov.w	r2, #576	; 0x240
 801bbf0:	4619      	mov	r1, r3
 801bbf2:	f000 f999 	bl	801bf28 <dhcp_option_short>
 801bbf6:	4603      	mov	r3, r0
 801bbf8:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801bbfa:	89b8      	ldrh	r0, [r7, #12]
 801bbfc:	693b      	ldr	r3, [r7, #16]
 801bbfe:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801bc02:	2304      	movs	r3, #4
 801bc04:	2232      	movs	r2, #50	; 0x32
 801bc06:	f000 f935 	bl	801be74 <dhcp_option>
 801bc0a:	4603      	mov	r3, r0
 801bc0c:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801bc0e:	89bc      	ldrh	r4, [r7, #12]
 801bc10:	693b      	ldr	r3, [r7, #16]
 801bc12:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 801bc16:	69bb      	ldr	r3, [r7, #24]
 801bc18:	69db      	ldr	r3, [r3, #28]
 801bc1a:	4618      	mov	r0, r3
 801bc1c:	f7f7 fa55 	bl	80130ca <lwip_htonl>
 801bc20:	4603      	mov	r3, r0
 801bc22:	461a      	mov	r2, r3
 801bc24:	4629      	mov	r1, r5
 801bc26:	4620      	mov	r0, r4
 801bc28:	f000 f9b0 	bl	801bf8c <dhcp_option_long>
 801bc2c:	4603      	mov	r3, r0
 801bc2e:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801bc30:	89b8      	ldrh	r0, [r7, #12]
 801bc32:	693b      	ldr	r3, [r7, #16]
 801bc34:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801bc38:	2303      	movs	r3, #3
 801bc3a:	2237      	movs	r2, #55	; 0x37
 801bc3c:	f000 f91a 	bl	801be74 <dhcp_option>
 801bc40:	4603      	mov	r3, r0
 801bc42:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801bc44:	2300      	movs	r3, #0
 801bc46:	77bb      	strb	r3, [r7, #30]
 801bc48:	e00e      	b.n	801bc68 <dhcp_reboot+0xc8>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801bc4a:	89b8      	ldrh	r0, [r7, #12]
 801bc4c:	693b      	ldr	r3, [r7, #16]
 801bc4e:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801bc52:	7fbb      	ldrb	r3, [r7, #30]
 801bc54:	4a29      	ldr	r2, [pc, #164]	; (801bcfc <dhcp_reboot+0x15c>)
 801bc56:	5cd3      	ldrb	r3, [r2, r3]
 801bc58:	461a      	mov	r2, r3
 801bc5a:	f000 f93f 	bl	801bedc <dhcp_option_byte>
 801bc5e:	4603      	mov	r3, r0
 801bc60:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801bc62:	7fbb      	ldrb	r3, [r7, #30]
 801bc64:	3301      	adds	r3, #1
 801bc66:	77bb      	strb	r3, [r7, #30]
 801bc68:	7fbb      	ldrb	r3, [r7, #30]
 801bc6a:	2b02      	cmp	r3, #2
 801bc6c:	d9ed      	bls.n	801bc4a <dhcp_reboot+0xaa>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBOOTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801bc6e:	89b8      	ldrh	r0, [r7, #12]
 801bc70:	693b      	ldr	r3, [r7, #16]
 801bc72:	33f0      	adds	r3, #240	; 0xf0
 801bc74:	697a      	ldr	r2, [r7, #20]
 801bc76:	4619      	mov	r1, r3
 801bc78:	f000 fe44 	bl	801c904 <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801bc7c:	4b20      	ldr	r3, [pc, #128]	; (801bd00 <dhcp_reboot+0x160>)
 801bc7e:	6818      	ldr	r0, [r3, #0]
 801bc80:	687b      	ldr	r3, [r7, #4]
 801bc82:	9300      	str	r3, [sp, #0]
 801bc84:	2343      	movs	r3, #67	; 0x43
 801bc86:	4a1f      	ldr	r2, [pc, #124]	; (801bd04 <dhcp_reboot+0x164>)
 801bc88:	6979      	ldr	r1, [r7, #20]
 801bc8a:	f7fe fd03 	bl	801a694 <udp_sendto_if>
 801bc8e:	4603      	mov	r3, r0
 801bc90:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 801bc92:	6978      	ldr	r0, [r7, #20]
 801bc94:	f7f8 fdbc 	bl	8014810 <pbuf_free>
 801bc98:	e001      	b.n	801bc9e <dhcp_reboot+0xfe>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot: REBOOTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_reboot: could not allocate DHCP request\n"));
    result = ERR_MEM;
 801bc9a:	23ff      	movs	r3, #255	; 0xff
 801bc9c:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 801bc9e:	69bb      	ldr	r3, [r7, #24]
 801bca0:	799b      	ldrb	r3, [r3, #6]
 801bca2:	2bff      	cmp	r3, #255	; 0xff
 801bca4:	d005      	beq.n	801bcb2 <dhcp_reboot+0x112>
    dhcp->tries++;
 801bca6:	69bb      	ldr	r3, [r7, #24]
 801bca8:	799b      	ldrb	r3, [r3, #6]
 801bcaa:	3301      	adds	r3, #1
 801bcac:	b2da      	uxtb	r2, r3
 801bcae:	69bb      	ldr	r3, [r7, #24]
 801bcb0:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801bcb2:	69bb      	ldr	r3, [r7, #24]
 801bcb4:	799b      	ldrb	r3, [r3, #6]
 801bcb6:	2b09      	cmp	r3, #9
 801bcb8:	d80a      	bhi.n	801bcd0 <dhcp_reboot+0x130>
 801bcba:	69bb      	ldr	r3, [r7, #24]
 801bcbc:	799b      	ldrb	r3, [r3, #6]
 801bcbe:	b29b      	uxth	r3, r3
 801bcc0:	461a      	mov	r2, r3
 801bcc2:	0152      	lsls	r2, r2, #5
 801bcc4:	1ad2      	subs	r2, r2, r3
 801bcc6:	0092      	lsls	r2, r2, #2
 801bcc8:	4413      	add	r3, r2
 801bcca:	00db      	lsls	r3, r3, #3
 801bccc:	b29b      	uxth	r3, r3
 801bcce:	e001      	b.n	801bcd4 <dhcp_reboot+0x134>
 801bcd0:	f242 7310 	movw	r3, #10000	; 0x2710
 801bcd4:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801bcd6:	89fb      	ldrh	r3, [r7, #14]
 801bcd8:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801bcdc:	4a0a      	ldr	r2, [pc, #40]	; (801bd08 <dhcp_reboot+0x168>)
 801bcde:	fb82 1203 	smull	r1, r2, r2, r3
 801bce2:	1152      	asrs	r2, r2, #5
 801bce4:	17db      	asrs	r3, r3, #31
 801bce6:	1ad3      	subs	r3, r2, r3
 801bce8:	b29a      	uxth	r2, r3
 801bcea:	69bb      	ldr	r3, [r7, #24]
 801bcec:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 801bcee:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801bcf2:	4618      	mov	r0, r3
 801bcf4:	3720      	adds	r7, #32
 801bcf6:	46bd      	mov	sp, r7
 801bcf8:	bdb0      	pop	{r4, r5, r7, pc}
 801bcfa:	bf00      	nop
 801bcfc:	2000001c 	.word	0x2000001c
 801bd00:	2000c29c 	.word	0x2000c29c
 801bd04:	080706a4 	.word	0x080706a4
 801bd08:	10624dd3 	.word	0x10624dd3

0801bd0c <dhcp_release_and_stop>:
 *
 * @param netif network interface
 */
void
dhcp_release_and_stop(struct netif *netif)
{
 801bd0c:	b5b0      	push	{r4, r5, r7, lr}
 801bd0e:	b08a      	sub	sp, #40	; 0x28
 801bd10:	af02      	add	r7, sp, #8
 801bd12:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801bd14:	687b      	ldr	r3, [r7, #4]
 801bd16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801bd18:	61fb      	str	r3, [r7, #28]
  ip_addr_t server_ip_addr;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_release_and_stop()\n"));
  if (dhcp == NULL) {
 801bd1a:	69fb      	ldr	r3, [r7, #28]
 801bd1c:	2b00      	cmp	r3, #0
 801bd1e:	f000 8084 	beq.w	801be2a <dhcp_release_and_stop+0x11e>
    return;
  }

  /* already off? -> nothing to do */
  if (dhcp->state == DHCP_STATE_OFF) {
 801bd22:	69fb      	ldr	r3, [r7, #28]
 801bd24:	795b      	ldrb	r3, [r3, #5]
 801bd26:	2b00      	cmp	r3, #0
 801bd28:	f000 8081 	beq.w	801be2e <dhcp_release_and_stop+0x122>
    return;
  }

  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 801bd2c:	69fb      	ldr	r3, [r7, #28]
 801bd2e:	699b      	ldr	r3, [r3, #24]
 801bd30:	613b      	str	r3, [r7, #16]

  /* clean old DHCP offer */
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 801bd32:	69fb      	ldr	r3, [r7, #28]
 801bd34:	2200      	movs	r2, #0
 801bd36:	619a      	str	r2, [r3, #24]
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 801bd38:	69fb      	ldr	r3, [r7, #28]
 801bd3a:	2200      	movs	r2, #0
 801bd3c:	61da      	str	r2, [r3, #28]
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 801bd3e:	69fb      	ldr	r3, [r7, #28]
 801bd40:	2200      	movs	r2, #0
 801bd42:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 801bd44:	69fb      	ldr	r3, [r7, #28]
 801bd46:	2200      	movs	r2, #0
 801bd48:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 801bd4a:	69fb      	ldr	r3, [r7, #28]
 801bd4c:	2200      	movs	r2, #0
 801bd4e:	631a      	str	r2, [r3, #48]	; 0x30
 801bd50:	69fb      	ldr	r3, [r7, #28]
 801bd52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801bd54:	69fb      	ldr	r3, [r7, #28]
 801bd56:	62da      	str	r2, [r3, #44]	; 0x2c
 801bd58:	69fb      	ldr	r3, [r7, #28]
 801bd5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801bd5c:	69fb      	ldr	r3, [r7, #28]
 801bd5e:	629a      	str	r2, [r3, #40]	; 0x28
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 801bd60:	69fb      	ldr	r3, [r7, #28]
 801bd62:	2200      	movs	r2, #0
 801bd64:	829a      	strh	r2, [r3, #20]
 801bd66:	69fb      	ldr	r3, [r7, #28]
 801bd68:	8a9a      	ldrh	r2, [r3, #20]
 801bd6a:	69fb      	ldr	r3, [r7, #28]
 801bd6c:	825a      	strh	r2, [r3, #18]
 801bd6e:	69fb      	ldr	r3, [r7, #28]
 801bd70:	8a5a      	ldrh	r2, [r3, #18]
 801bd72:	69fb      	ldr	r3, [r7, #28]
 801bd74:	821a      	strh	r2, [r3, #16]
 801bd76:	69fb      	ldr	r3, [r7, #28]
 801bd78:	8a1a      	ldrh	r2, [r3, #16]
 801bd7a:	69fb      	ldr	r3, [r7, #28]
 801bd7c:	81da      	strh	r2, [r3, #14]

  /* send release message when current IP was assigned via DHCP */
  if (dhcp_supplied_address(netif)) {
 801bd7e:	6878      	ldr	r0, [r7, #4]
 801bd80:	f000 fdee 	bl	801c960 <dhcp_supplied_address>
 801bd84:	4603      	mov	r3, r0
 801bd86:	2b00      	cmp	r3, #0
 801bd88:	d03b      	beq.n	801be02 <dhcp_release_and_stop+0xf6>
    /* create and initialize the DHCP message header */
    struct pbuf *p_out;
    u16_t options_out_len;
    p_out = dhcp_create_msg(netif, dhcp, DHCP_RELEASE, &options_out_len);
 801bd8a:	f107 030e 	add.w	r3, r7, #14
 801bd8e:	2207      	movs	r2, #7
 801bd90:	69f9      	ldr	r1, [r7, #28]
 801bd92:	6878      	ldr	r0, [r7, #4]
 801bd94:	f000 fce0 	bl	801c758 <dhcp_create_msg>
 801bd98:	61b8      	str	r0, [r7, #24]
    if (p_out != NULL) {
 801bd9a:	69bb      	ldr	r3, [r7, #24]
 801bd9c:	2b00      	cmp	r3, #0
 801bd9e:	d030      	beq.n	801be02 <dhcp_release_and_stop+0xf6>
      struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 801bda0:	69bb      	ldr	r3, [r7, #24]
 801bda2:	685b      	ldr	r3, [r3, #4]
 801bda4:	617b      	str	r3, [r7, #20]
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801bda6:	89f8      	ldrh	r0, [r7, #14]
 801bda8:	697b      	ldr	r3, [r7, #20]
 801bdaa:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801bdae:	2304      	movs	r3, #4
 801bdb0:	2236      	movs	r2, #54	; 0x36
 801bdb2:	f000 f85f 	bl	801be74 <dhcp_option>
 801bdb6:	4603      	mov	r3, r0
 801bdb8:	81fb      	strh	r3, [r7, #14]
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 801bdba:	89fc      	ldrh	r4, [r7, #14]
 801bdbc:	697b      	ldr	r3, [r7, #20]
 801bdbe:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 801bdc2:	693b      	ldr	r3, [r7, #16]
 801bdc4:	4618      	mov	r0, r3
 801bdc6:	f7f7 f980 	bl	80130ca <lwip_htonl>
 801bdca:	4603      	mov	r3, r0
 801bdcc:	461a      	mov	r2, r3
 801bdce:	4629      	mov	r1, r5
 801bdd0:	4620      	mov	r0, r4
 801bdd2:	f000 f8db 	bl	801bf8c <dhcp_option_long>
 801bdd6:	4603      	mov	r3, r0
 801bdd8:	81fb      	strh	r3, [r7, #14]

      LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, dhcp->state, msg_out, DHCP_RELEASE, &options_out_len);
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801bdda:	89f8      	ldrh	r0, [r7, #14]
 801bddc:	697b      	ldr	r3, [r7, #20]
 801bdde:	33f0      	adds	r3, #240	; 0xf0
 801bde0:	69ba      	ldr	r2, [r7, #24]
 801bde2:	4619      	mov	r1, r3
 801bde4:	f000 fd8e 	bl	801c904 <dhcp_option_trailer>

      udp_sendto_if(dhcp_pcb, p_out, &server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801bde8:	4b13      	ldr	r3, [pc, #76]	; (801be38 <dhcp_release_and_stop+0x12c>)
 801bdea:	6818      	ldr	r0, [r3, #0]
 801bdec:	f107 0210 	add.w	r2, r7, #16
 801bdf0:	687b      	ldr	r3, [r7, #4]
 801bdf2:	9300      	str	r3, [sp, #0]
 801bdf4:	2343      	movs	r3, #67	; 0x43
 801bdf6:	69b9      	ldr	r1, [r7, #24]
 801bdf8:	f7fe fc4c 	bl	801a694 <udp_sendto_if>
      pbuf_free(p_out);
 801bdfc:	69b8      	ldr	r0, [r7, #24]
 801bdfe:	f7f8 fd07 	bl	8014810 <pbuf_free>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_release: could not allocate DHCP request\n"));
    }
  }

  /* remove IP address from interface (prevents routing from selecting this interface) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 801be02:	4b0e      	ldr	r3, [pc, #56]	; (801be3c <dhcp_release_and_stop+0x130>)
 801be04:	4a0d      	ldr	r2, [pc, #52]	; (801be3c <dhcp_release_and_stop+0x130>)
 801be06:	490d      	ldr	r1, [pc, #52]	; (801be3c <dhcp_release_and_stop+0x130>)
 801be08:	6878      	ldr	r0, [r7, #4]
 801be0a:	f7f7 fff3 	bl	8013df4 <netif_set_addr>
    autoip_stop(netif);
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */

  dhcp_set_state(dhcp, DHCP_STATE_OFF);
 801be0e:	2100      	movs	r1, #0
 801be10:	69f8      	ldr	r0, [r7, #28]
 801be12:	f000 f815 	bl	801be40 <dhcp_set_state>

  if (dhcp->pcb_allocated != 0) {
 801be16:	69fb      	ldr	r3, [r7, #28]
 801be18:	791b      	ldrb	r3, [r3, #4]
 801be1a:	2b00      	cmp	r3, #0
 801be1c:	d008      	beq.n	801be30 <dhcp_release_and_stop+0x124>
    dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 801be1e:	f7fe ff85 	bl	801ad2c <dhcp_dec_pcb_refcount>
    dhcp->pcb_allocated = 0;
 801be22:	69fb      	ldr	r3, [r7, #28]
 801be24:	2200      	movs	r2, #0
 801be26:	711a      	strb	r2, [r3, #4]
 801be28:	e002      	b.n	801be30 <dhcp_release_and_stop+0x124>
    return;
 801be2a:	bf00      	nop
 801be2c:	e000      	b.n	801be30 <dhcp_release_and_stop+0x124>
    return;
 801be2e:	bf00      	nop
  }
}
 801be30:	3720      	adds	r7, #32
 801be32:	46bd      	mov	sp, r7
 801be34:	bdb0      	pop	{r4, r5, r7, pc}
 801be36:	bf00      	nop
 801be38:	2000c29c 	.word	0x2000c29c
 801be3c:	080706a0 	.word	0x080706a0

0801be40 <dhcp_set_state>:
 *
 * If the state changed, reset the number of tries.
 */
static void
dhcp_set_state(struct dhcp *dhcp, u8_t new_state)
{
 801be40:	b480      	push	{r7}
 801be42:	b083      	sub	sp, #12
 801be44:	af00      	add	r7, sp, #0
 801be46:	6078      	str	r0, [r7, #4]
 801be48:	460b      	mov	r3, r1
 801be4a:	70fb      	strb	r3, [r7, #3]
  if (new_state != dhcp->state) {
 801be4c:	687b      	ldr	r3, [r7, #4]
 801be4e:	795b      	ldrb	r3, [r3, #5]
 801be50:	78fa      	ldrb	r2, [r7, #3]
 801be52:	429a      	cmp	r2, r3
 801be54:	d008      	beq.n	801be68 <dhcp_set_state+0x28>
    dhcp->state = new_state;
 801be56:	687b      	ldr	r3, [r7, #4]
 801be58:	78fa      	ldrb	r2, [r7, #3]
 801be5a:	715a      	strb	r2, [r3, #5]
    dhcp->tries = 0;
 801be5c:	687b      	ldr	r3, [r7, #4]
 801be5e:	2200      	movs	r2, #0
 801be60:	719a      	strb	r2, [r3, #6]
    dhcp->request_timeout = 0;
 801be62:	687b      	ldr	r3, [r7, #4]
 801be64:	2200      	movs	r2, #0
 801be66:	811a      	strh	r2, [r3, #8]
  }
}
 801be68:	bf00      	nop
 801be6a:	370c      	adds	r7, #12
 801be6c:	46bd      	mov	sp, r7
 801be6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801be72:	4770      	bx	lr

0801be74 <dhcp_option>:
 * DHCP message.
 *
 */
static u16_t
dhcp_option(u16_t options_out_len, u8_t *options, u8_t option_type, u8_t option_len)
{
 801be74:	b580      	push	{r7, lr}
 801be76:	b082      	sub	sp, #8
 801be78:	af00      	add	r7, sp, #0
 801be7a:	6039      	str	r1, [r7, #0]
 801be7c:	4611      	mov	r1, r2
 801be7e:	461a      	mov	r2, r3
 801be80:	4603      	mov	r3, r0
 801be82:	80fb      	strh	r3, [r7, #6]
 801be84:	460b      	mov	r3, r1
 801be86:	717b      	strb	r3, [r7, #5]
 801be88:	4613      	mov	r3, r2
 801be8a:	713b      	strb	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 801be8c:	88fa      	ldrh	r2, [r7, #6]
 801be8e:	793b      	ldrb	r3, [r7, #4]
 801be90:	4413      	add	r3, r2
 801be92:	3302      	adds	r3, #2
 801be94:	2b44      	cmp	r3, #68	; 0x44
 801be96:	d906      	bls.n	801bea6 <dhcp_option+0x32>
 801be98:	4b0d      	ldr	r3, [pc, #52]	; (801bed0 <dhcp_option+0x5c>)
 801be9a:	f240 529a 	movw	r2, #1434	; 0x59a
 801be9e:	490d      	ldr	r1, [pc, #52]	; (801bed4 <dhcp_option+0x60>)
 801bea0:	480d      	ldr	r0, [pc, #52]	; (801bed8 <dhcp_option+0x64>)
 801bea2:	f003 f9c1 	bl	801f228 <printf>
  options[options_out_len++] = option_type;
 801bea6:	88fb      	ldrh	r3, [r7, #6]
 801bea8:	1c5a      	adds	r2, r3, #1
 801beaa:	80fa      	strh	r2, [r7, #6]
 801beac:	461a      	mov	r2, r3
 801beae:	683b      	ldr	r3, [r7, #0]
 801beb0:	4413      	add	r3, r2
 801beb2:	797a      	ldrb	r2, [r7, #5]
 801beb4:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = option_len;
 801beb6:	88fb      	ldrh	r3, [r7, #6]
 801beb8:	1c5a      	adds	r2, r3, #1
 801beba:	80fa      	strh	r2, [r7, #6]
 801bebc:	461a      	mov	r2, r3
 801bebe:	683b      	ldr	r3, [r7, #0]
 801bec0:	4413      	add	r3, r2
 801bec2:	793a      	ldrb	r2, [r7, #4]
 801bec4:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 801bec6:	88fb      	ldrh	r3, [r7, #6]
}
 801bec8:	4618      	mov	r0, r3
 801beca:	3708      	adds	r7, #8
 801becc:	46bd      	mov	sp, r7
 801bece:	bd80      	pop	{r7, pc}
 801bed0:	080279b0 	.word	0x080279b0
 801bed4:	08027b44 	.word	0x08027b44
 801bed8:	08027a10 	.word	0x08027a10

0801bedc <dhcp_option_byte>:
 * Concatenate a single byte to the outgoing DHCP message.
 *
 */
static u16_t
dhcp_option_byte(u16_t options_out_len, u8_t *options, u8_t value)
{
 801bedc:	b580      	push	{r7, lr}
 801bede:	b082      	sub	sp, #8
 801bee0:	af00      	add	r7, sp, #0
 801bee2:	4603      	mov	r3, r0
 801bee4:	6039      	str	r1, [r7, #0]
 801bee6:	80fb      	strh	r3, [r7, #6]
 801bee8:	4613      	mov	r3, r2
 801beea:	717b      	strb	r3, [r7, #5]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801beec:	88fb      	ldrh	r3, [r7, #6]
 801beee:	2b43      	cmp	r3, #67	; 0x43
 801bef0:	d906      	bls.n	801bf00 <dhcp_option_byte+0x24>
 801bef2:	4b0a      	ldr	r3, [pc, #40]	; (801bf1c <dhcp_option_byte+0x40>)
 801bef4:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801bef8:	4909      	ldr	r1, [pc, #36]	; (801bf20 <dhcp_option_byte+0x44>)
 801befa:	480a      	ldr	r0, [pc, #40]	; (801bf24 <dhcp_option_byte+0x48>)
 801befc:	f003 f994 	bl	801f228 <printf>
  options[options_out_len++] = value;
 801bf00:	88fb      	ldrh	r3, [r7, #6]
 801bf02:	1c5a      	adds	r2, r3, #1
 801bf04:	80fa      	strh	r2, [r7, #6]
 801bf06:	461a      	mov	r2, r3
 801bf08:	683b      	ldr	r3, [r7, #0]
 801bf0a:	4413      	add	r3, r2
 801bf0c:	797a      	ldrb	r2, [r7, #5]
 801bf0e:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 801bf10:	88fb      	ldrh	r3, [r7, #6]
}
 801bf12:	4618      	mov	r0, r3
 801bf14:	3708      	adds	r7, #8
 801bf16:	46bd      	mov	sp, r7
 801bf18:	bd80      	pop	{r7, pc}
 801bf1a:	bf00      	nop
 801bf1c:	080279b0 	.word	0x080279b0
 801bf20:	08027b88 	.word	0x08027b88
 801bf24:	08027a10 	.word	0x08027a10

0801bf28 <dhcp_option_short>:

static u16_t
dhcp_option_short(u16_t options_out_len, u8_t *options, u16_t value)
{
 801bf28:	b580      	push	{r7, lr}
 801bf2a:	b082      	sub	sp, #8
 801bf2c:	af00      	add	r7, sp, #0
 801bf2e:	4603      	mov	r3, r0
 801bf30:	6039      	str	r1, [r7, #0]
 801bf32:	80fb      	strh	r3, [r7, #6]
 801bf34:	4613      	mov	r3, r2
 801bf36:	80bb      	strh	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 801bf38:	88fb      	ldrh	r3, [r7, #6]
 801bf3a:	3302      	adds	r3, #2
 801bf3c:	2b44      	cmp	r3, #68	; 0x44
 801bf3e:	d906      	bls.n	801bf4e <dhcp_option_short+0x26>
 801bf40:	4b0f      	ldr	r3, [pc, #60]	; (801bf80 <dhcp_option_short+0x58>)
 801bf42:	f240 52ae 	movw	r2, #1454	; 0x5ae
 801bf46:	490f      	ldr	r1, [pc, #60]	; (801bf84 <dhcp_option_short+0x5c>)
 801bf48:	480f      	ldr	r0, [pc, #60]	; (801bf88 <dhcp_option_short+0x60>)
 801bf4a:	f003 f96d 	bl	801f228 <printf>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 801bf4e:	88bb      	ldrh	r3, [r7, #4]
 801bf50:	0a1b      	lsrs	r3, r3, #8
 801bf52:	b29a      	uxth	r2, r3
 801bf54:	88fb      	ldrh	r3, [r7, #6]
 801bf56:	1c59      	adds	r1, r3, #1
 801bf58:	80f9      	strh	r1, [r7, #6]
 801bf5a:	4619      	mov	r1, r3
 801bf5c:	683b      	ldr	r3, [r7, #0]
 801bf5e:	440b      	add	r3, r1
 801bf60:	b2d2      	uxtb	r2, r2
 801bf62:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 801bf64:	88fb      	ldrh	r3, [r7, #6]
 801bf66:	1c5a      	adds	r2, r3, #1
 801bf68:	80fa      	strh	r2, [r7, #6]
 801bf6a:	461a      	mov	r2, r3
 801bf6c:	683b      	ldr	r3, [r7, #0]
 801bf6e:	4413      	add	r3, r2
 801bf70:	88ba      	ldrh	r2, [r7, #4]
 801bf72:	b2d2      	uxtb	r2, r2
 801bf74:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 801bf76:	88fb      	ldrh	r3, [r7, #6]
}
 801bf78:	4618      	mov	r0, r3
 801bf7a:	3708      	adds	r7, #8
 801bf7c:	46bd      	mov	sp, r7
 801bf7e:	bd80      	pop	{r7, pc}
 801bf80:	080279b0 	.word	0x080279b0
 801bf84:	08027bc0 	.word	0x08027bc0
 801bf88:	08027a10 	.word	0x08027a10

0801bf8c <dhcp_option_long>:

static u16_t
dhcp_option_long(u16_t options_out_len, u8_t *options, u32_t value)
{
 801bf8c:	b580      	push	{r7, lr}
 801bf8e:	b084      	sub	sp, #16
 801bf90:	af00      	add	r7, sp, #0
 801bf92:	4603      	mov	r3, r0
 801bf94:	60b9      	str	r1, [r7, #8]
 801bf96:	607a      	str	r2, [r7, #4]
 801bf98:	81fb      	strh	r3, [r7, #14]
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 801bf9a:	89fb      	ldrh	r3, [r7, #14]
 801bf9c:	3304      	adds	r3, #4
 801bf9e:	2b44      	cmp	r3, #68	; 0x44
 801bfa0:	d906      	bls.n	801bfb0 <dhcp_option_long+0x24>
 801bfa2:	4b19      	ldr	r3, [pc, #100]	; (801c008 <dhcp_option_long+0x7c>)
 801bfa4:	f240 52b7 	movw	r2, #1463	; 0x5b7
 801bfa8:	4918      	ldr	r1, [pc, #96]	; (801c00c <dhcp_option_long+0x80>)
 801bfaa:	4819      	ldr	r0, [pc, #100]	; (801c010 <dhcp_option_long+0x84>)
 801bfac:	f003 f93c 	bl	801f228 <printf>
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 801bfb0:	687b      	ldr	r3, [r7, #4]
 801bfb2:	0e1a      	lsrs	r2, r3, #24
 801bfb4:	89fb      	ldrh	r3, [r7, #14]
 801bfb6:	1c59      	adds	r1, r3, #1
 801bfb8:	81f9      	strh	r1, [r7, #14]
 801bfba:	4619      	mov	r1, r3
 801bfbc:	68bb      	ldr	r3, [r7, #8]
 801bfbe:	440b      	add	r3, r1
 801bfc0:	b2d2      	uxtb	r2, r2
 801bfc2:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 801bfc4:	687b      	ldr	r3, [r7, #4]
 801bfc6:	0c1a      	lsrs	r2, r3, #16
 801bfc8:	89fb      	ldrh	r3, [r7, #14]
 801bfca:	1c59      	adds	r1, r3, #1
 801bfcc:	81f9      	strh	r1, [r7, #14]
 801bfce:	4619      	mov	r1, r3
 801bfd0:	68bb      	ldr	r3, [r7, #8]
 801bfd2:	440b      	add	r3, r1
 801bfd4:	b2d2      	uxtb	r2, r2
 801bfd6:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801bfd8:	687b      	ldr	r3, [r7, #4]
 801bfda:	0a1a      	lsrs	r2, r3, #8
 801bfdc:	89fb      	ldrh	r3, [r7, #14]
 801bfde:	1c59      	adds	r1, r3, #1
 801bfe0:	81f9      	strh	r1, [r7, #14]
 801bfe2:	4619      	mov	r1, r3
 801bfe4:	68bb      	ldr	r3, [r7, #8]
 801bfe6:	440b      	add	r3, r1
 801bfe8:	b2d2      	uxtb	r2, r2
 801bfea:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 801bfec:	89fb      	ldrh	r3, [r7, #14]
 801bfee:	1c5a      	adds	r2, r3, #1
 801bff0:	81fa      	strh	r2, [r7, #14]
 801bff2:	461a      	mov	r2, r3
 801bff4:	68bb      	ldr	r3, [r7, #8]
 801bff6:	4413      	add	r3, r2
 801bff8:	687a      	ldr	r2, [r7, #4]
 801bffa:	b2d2      	uxtb	r2, r2
 801bffc:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 801bffe:	89fb      	ldrh	r3, [r7, #14]
}
 801c000:	4618      	mov	r0, r3
 801c002:	3710      	adds	r7, #16
 801c004:	46bd      	mov	sp, r7
 801c006:	bd80      	pop	{r7, pc}
 801c008:	080279b0 	.word	0x080279b0
 801c00c:	08027bfc 	.word	0x08027bfc
 801c010:	08027a10 	.word	0x08027a10

0801c014 <dhcp_parse_reply>:
 * use that further on.
 *
 */
static err_t
dhcp_parse_reply(struct pbuf *p, struct dhcp *dhcp)
{
 801c014:	b580      	push	{r7, lr}
 801c016:	b090      	sub	sp, #64	; 0x40
 801c018:	af00      	add	r7, sp, #0
 801c01a:	6078      	str	r0, [r7, #4]
 801c01c:	6039      	str	r1, [r7, #0]
  u16_t offset;
  u16_t offset_max;
  u16_t options_idx;
  u16_t options_idx_max;
  struct pbuf *q;
  int parse_file_as_options = 0;
 801c01e:	2300      	movs	r3, #0
 801c020:	62fb      	str	r3, [r7, #44]	; 0x2c
  int parse_sname_as_options = 0;
 801c022:	2300      	movs	r3, #0
 801c024:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

  LWIP_UNUSED_ARG(dhcp);

  /* clear received options */
  dhcp_clear_all_options(dhcp);
 801c026:	2208      	movs	r2, #8
 801c028:	2100      	movs	r1, #0
 801c02a:	48b5      	ldr	r0, [pc, #724]	; (801c300 <dhcp_parse_reply+0x2ec>)
 801c02c:	f003 f8f4 	bl	801f218 <memset>
  /* check that beginning of dhcp_msg (up to and including chaddr) is in first pbuf */
  if (p->len < DHCP_SNAME_OFS) {
 801c030:	687b      	ldr	r3, [r7, #4]
 801c032:	895b      	ldrh	r3, [r3, #10]
 801c034:	2b2b      	cmp	r3, #43	; 0x2b
 801c036:	d802      	bhi.n	801c03e <dhcp_parse_reply+0x2a>
    return ERR_BUF;
 801c038:	f06f 0301 	mvn.w	r3, #1
 801c03c:	e2a7      	b.n	801c58e <dhcp_parse_reply+0x57a>
  }
  msg_in = (struct dhcp_msg *)p->payload;
 801c03e:	687b      	ldr	r3, [r7, #4]
 801c040:	685b      	ldr	r3, [r3, #4]
 801c042:	61bb      	str	r3, [r7, #24]
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* parse options */

  /* start with options field */
  options_idx = DHCP_OPTIONS_OFS;
 801c044:	23f0      	movs	r3, #240	; 0xf0
 801c046:	86fb      	strh	r3, [r7, #54]	; 0x36
  /* parse options to the end of the received packet */
  options_idx_max = p->tot_len;
 801c048:	687b      	ldr	r3, [r7, #4]
 801c04a:	891b      	ldrh	r3, [r3, #8]
 801c04c:	86bb      	strh	r3, [r7, #52]	; 0x34
again:
  q = p;
 801c04e:	687b      	ldr	r3, [r7, #4]
 801c050:	633b      	str	r3, [r7, #48]	; 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 801c052:	e00c      	b.n	801c06e <dhcp_parse_reply+0x5a>
    options_idx = (u16_t)(options_idx - q->len);
 801c054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c056:	895b      	ldrh	r3, [r3, #10]
 801c058:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 801c05a:	1ad3      	subs	r3, r2, r3
 801c05c:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = (u16_t)(options_idx_max - q->len);
 801c05e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c060:	895b      	ldrh	r3, [r3, #10]
 801c062:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 801c064:	1ad3      	subs	r3, r2, r3
 801c066:	86bb      	strh	r3, [r7, #52]	; 0x34
    q = q->next;
 801c068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c06a:	681b      	ldr	r3, [r3, #0]
 801c06c:	633b      	str	r3, [r7, #48]	; 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 801c06e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c070:	2b00      	cmp	r3, #0
 801c072:	d004      	beq.n	801c07e <dhcp_parse_reply+0x6a>
 801c074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c076:	895b      	ldrh	r3, [r3, #10]
 801c078:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 801c07a:	429a      	cmp	r2, r3
 801c07c:	d2ea      	bcs.n	801c054 <dhcp_parse_reply+0x40>
  }
  if (q == NULL) {
 801c07e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c080:	2b00      	cmp	r3, #0
 801c082:	d102      	bne.n	801c08a <dhcp_parse_reply+0x76>
    return ERR_BUF;
 801c084:	f06f 0301 	mvn.w	r3, #1
 801c088:	e281      	b.n	801c58e <dhcp_parse_reply+0x57a>
  }
  offset = options_idx;
 801c08a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801c08c:	877b      	strh	r3, [r7, #58]	; 0x3a
  offset_max = options_idx_max;
 801c08e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801c090:	873b      	strh	r3, [r7, #56]	; 0x38
  options = (u8_t *)q->payload;
 801c092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c094:	685b      	ldr	r3, [r3, #4]
 801c096:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* at least 1 byte to read and no end marker, then at least 3 bytes to read? */
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 801c098:	e239      	b.n	801c50e <dhcp_parse_reply+0x4fa>
    u8_t op = options[offset];
 801c09a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801c09c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801c09e:	4413      	add	r3, r2
 801c0a0:	781b      	ldrb	r3, [r3, #0]
 801c0a2:	75fb      	strb	r3, [r7, #23]
    u8_t len;
    u8_t decode_len = 0;
 801c0a4:	2300      	movs	r3, #0
 801c0a6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int decode_idx = -1;
 801c0aa:	f04f 33ff 	mov.w	r3, #4294967295
 801c0ae:	623b      	str	r3, [r7, #32]
    u16_t val_offset = (u16_t)(offset + 2);
 801c0b0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801c0b2:	3302      	adds	r3, #2
 801c0b4:	83fb      	strh	r3, [r7, #30]
    if (val_offset < offset) {
 801c0b6:	8bfa      	ldrh	r2, [r7, #30]
 801c0b8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801c0ba:	429a      	cmp	r2, r3
 801c0bc:	d202      	bcs.n	801c0c4 <dhcp_parse_reply+0xb0>
      /* overflow */
      return ERR_BUF;
 801c0be:	f06f 0301 	mvn.w	r3, #1
 801c0c2:	e264      	b.n	801c58e <dhcp_parse_reply+0x57a>
    }
    /* len byte might be in the next pbuf */
    if ((offset + 1) < q->len) {
 801c0c4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801c0c6:	3301      	adds	r3, #1
 801c0c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801c0ca:	8952      	ldrh	r2, [r2, #10]
 801c0cc:	4293      	cmp	r3, r2
 801c0ce:	da07      	bge.n	801c0e0 <dhcp_parse_reply+0xcc>
      len = options[offset + 1];
 801c0d0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801c0d2:	3301      	adds	r3, #1
 801c0d4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801c0d6:	4413      	add	r3, r2
 801c0d8:	781b      	ldrb	r3, [r3, #0]
 801c0da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801c0de:	e00b      	b.n	801c0f8 <dhcp_parse_reply+0xe4>
    } else {
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 801c0e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c0e2:	681b      	ldr	r3, [r3, #0]
 801c0e4:	2b00      	cmp	r3, #0
 801c0e6:	d004      	beq.n	801c0f2 <dhcp_parse_reply+0xde>
 801c0e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c0ea:	681b      	ldr	r3, [r3, #0]
 801c0ec:	685b      	ldr	r3, [r3, #4]
 801c0ee:	781b      	ldrb	r3, [r3, #0]
 801c0f0:	e000      	b.n	801c0f4 <dhcp_parse_reply+0xe0>
 801c0f2:	2300      	movs	r3, #0
 801c0f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
    /* LWIP_DEBUGF(DHCP_DEBUG, ("msg_offset=%"U16_F", q->len=%"U16_F, msg_offset, q->len)); */
    decode_len = len;
 801c0f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c0fc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    switch (op) {
 801c100:	7dfb      	ldrb	r3, [r7, #23]
 801c102:	2b3b      	cmp	r3, #59	; 0x3b
 801c104:	f200 812c 	bhi.w	801c360 <dhcp_parse_reply+0x34c>
 801c108:	a201      	add	r2, pc, #4	; (adr r2, 801c110 <dhcp_parse_reply+0xfc>)
 801c10a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c10e:	bf00      	nop
 801c110:	0801c201 	.word	0x0801c201
 801c114:	0801c211 	.word	0x0801c211
 801c118:	0801c361 	.word	0x0801c361
 801c11c:	0801c233 	.word	0x0801c233
 801c120:	0801c361 	.word	0x0801c361
 801c124:	0801c361 	.word	0x0801c361
 801c128:	0801c361 	.word	0x0801c361
 801c12c:	0801c361 	.word	0x0801c361
 801c130:	0801c361 	.word	0x0801c361
 801c134:	0801c361 	.word	0x0801c361
 801c138:	0801c361 	.word	0x0801c361
 801c13c:	0801c361 	.word	0x0801c361
 801c140:	0801c361 	.word	0x0801c361
 801c144:	0801c361 	.word	0x0801c361
 801c148:	0801c361 	.word	0x0801c361
 801c14c:	0801c361 	.word	0x0801c361
 801c150:	0801c361 	.word	0x0801c361
 801c154:	0801c361 	.word	0x0801c361
 801c158:	0801c361 	.word	0x0801c361
 801c15c:	0801c361 	.word	0x0801c361
 801c160:	0801c361 	.word	0x0801c361
 801c164:	0801c361 	.word	0x0801c361
 801c168:	0801c361 	.word	0x0801c361
 801c16c:	0801c361 	.word	0x0801c361
 801c170:	0801c361 	.word	0x0801c361
 801c174:	0801c361 	.word	0x0801c361
 801c178:	0801c361 	.word	0x0801c361
 801c17c:	0801c361 	.word	0x0801c361
 801c180:	0801c361 	.word	0x0801c361
 801c184:	0801c361 	.word	0x0801c361
 801c188:	0801c361 	.word	0x0801c361
 801c18c:	0801c361 	.word	0x0801c361
 801c190:	0801c361 	.word	0x0801c361
 801c194:	0801c361 	.word	0x0801c361
 801c198:	0801c361 	.word	0x0801c361
 801c19c:	0801c361 	.word	0x0801c361
 801c1a0:	0801c361 	.word	0x0801c361
 801c1a4:	0801c361 	.word	0x0801c361
 801c1a8:	0801c361 	.word	0x0801c361
 801c1ac:	0801c361 	.word	0x0801c361
 801c1b0:	0801c361 	.word	0x0801c361
 801c1b4:	0801c361 	.word	0x0801c361
 801c1b8:	0801c361 	.word	0x0801c361
 801c1bc:	0801c361 	.word	0x0801c361
 801c1c0:	0801c361 	.word	0x0801c361
 801c1c4:	0801c361 	.word	0x0801c361
 801c1c8:	0801c361 	.word	0x0801c361
 801c1cc:	0801c361 	.word	0x0801c361
 801c1d0:	0801c361 	.word	0x0801c361
 801c1d4:	0801c361 	.word	0x0801c361
 801c1d8:	0801c361 	.word	0x0801c361
 801c1dc:	0801c25f 	.word	0x0801c25f
 801c1e0:	0801c281 	.word	0x0801c281
 801c1e4:	0801c2bd 	.word	0x0801c2bd
 801c1e8:	0801c2df 	.word	0x0801c2df
 801c1ec:	0801c361 	.word	0x0801c361
 801c1f0:	0801c361 	.word	0x0801c361
 801c1f4:	0801c361 	.word	0x0801c361
 801c1f8:	0801c31d 	.word	0x0801c31d
 801c1fc:	0801c33f 	.word	0x0801c33f
      /* case(DHCP_OPTION_END): handled above */
      case (DHCP_OPTION_PAD):
        /* special option: no len encoded */
        decode_len = len = 0;
 801c200:	2300      	movs	r3, #0
 801c202:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801c206:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c20a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        /* will be increased below */
        break;
 801c20e:	e0ab      	b.n	801c368 <dhcp_parse_reply+0x354>
      case (DHCP_OPTION_SUBNET_MASK):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801c210:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c214:	2b04      	cmp	r3, #4
 801c216:	d009      	beq.n	801c22c <dhcp_parse_reply+0x218>
 801c218:	4b3a      	ldr	r3, [pc, #232]	; (801c304 <dhcp_parse_reply+0x2f0>)
 801c21a:	f240 622e 	movw	r2, #1582	; 0x62e
 801c21e:	493a      	ldr	r1, [pc, #232]	; (801c308 <dhcp_parse_reply+0x2f4>)
 801c220:	483a      	ldr	r0, [pc, #232]	; (801c30c <dhcp_parse_reply+0x2f8>)
 801c222:	f003 f801 	bl	801f228 <printf>
 801c226:	f06f 0305 	mvn.w	r3, #5
 801c22a:	e1b0      	b.n	801c58e <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 801c22c:	2306      	movs	r3, #6
 801c22e:	623b      	str	r3, [r7, #32]
        break;
 801c230:	e09a      	b.n	801c368 <dhcp_parse_reply+0x354>
      case (DHCP_OPTION_ROUTER):
        decode_len = 4; /* only copy the first given router */
 801c232:	2304      	movs	r3, #4
 801c234:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801c238:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801c23c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801c240:	429a      	cmp	r2, r3
 801c242:	d209      	bcs.n	801c258 <dhcp_parse_reply+0x244>
 801c244:	4b2f      	ldr	r3, [pc, #188]	; (801c304 <dhcp_parse_reply+0x2f0>)
 801c246:	f240 6233 	movw	r2, #1587	; 0x633
 801c24a:	4931      	ldr	r1, [pc, #196]	; (801c310 <dhcp_parse_reply+0x2fc>)
 801c24c:	482f      	ldr	r0, [pc, #188]	; (801c30c <dhcp_parse_reply+0x2f8>)
 801c24e:	f002 ffeb 	bl	801f228 <printf>
 801c252:	f06f 0305 	mvn.w	r3, #5
 801c256:	e19a      	b.n	801c58e <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 801c258:	2307      	movs	r3, #7
 801c25a:	623b      	str	r3, [r7, #32]
        break;
 801c25c:	e084      	b.n	801c368 <dhcp_parse_reply+0x354>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
        break;
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
      case (DHCP_OPTION_LEASE_TIME):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801c25e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c262:	2b04      	cmp	r3, #4
 801c264:	d009      	beq.n	801c27a <dhcp_parse_reply+0x266>
 801c266:	4b27      	ldr	r3, [pc, #156]	; (801c304 <dhcp_parse_reply+0x2f0>)
 801c268:	f240 6241 	movw	r2, #1601	; 0x641
 801c26c:	4926      	ldr	r1, [pc, #152]	; (801c308 <dhcp_parse_reply+0x2f4>)
 801c26e:	4827      	ldr	r0, [pc, #156]	; (801c30c <dhcp_parse_reply+0x2f8>)
 801c270:	f002 ffda 	bl	801f228 <printf>
 801c274:	f06f 0305 	mvn.w	r3, #5
 801c278:	e189      	b.n	801c58e <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 801c27a:	2303      	movs	r3, #3
 801c27c:	623b      	str	r3, [r7, #32]
        break;
 801c27e:	e073      	b.n	801c368 <dhcp_parse_reply+0x354>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_NTP_SERVER;
        break;
#endif /* LWIP_DHCP_GET_NTP_SRV*/
      case (DHCP_OPTION_OVERLOAD):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801c280:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c284:	2b01      	cmp	r3, #1
 801c286:	d009      	beq.n	801c29c <dhcp_parse_reply+0x288>
 801c288:	4b1e      	ldr	r3, [pc, #120]	; (801c304 <dhcp_parse_reply+0x2f0>)
 801c28a:	f240 624f 	movw	r2, #1615	; 0x64f
 801c28e:	4921      	ldr	r1, [pc, #132]	; (801c314 <dhcp_parse_reply+0x300>)
 801c290:	481e      	ldr	r0, [pc, #120]	; (801c30c <dhcp_parse_reply+0x2f8>)
 801c292:	f002 ffc9 	bl	801f228 <printf>
 801c296:	f06f 0305 	mvn.w	r3, #5
 801c29a:	e178      	b.n	801c58e <dhcp_parse_reply+0x57a>
        /* decode overload only in options, not in file/sname: invalid packet */
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 801c29c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801c29e:	2bf0      	cmp	r3, #240	; 0xf0
 801c2a0:	d009      	beq.n	801c2b6 <dhcp_parse_reply+0x2a2>
 801c2a2:	4b18      	ldr	r3, [pc, #96]	; (801c304 <dhcp_parse_reply+0x2f0>)
 801c2a4:	f240 6251 	movw	r2, #1617	; 0x651
 801c2a8:	491b      	ldr	r1, [pc, #108]	; (801c318 <dhcp_parse_reply+0x304>)
 801c2aa:	4818      	ldr	r0, [pc, #96]	; (801c30c <dhcp_parse_reply+0x2f8>)
 801c2ac:	f002 ffbc 	bl	801f228 <printf>
 801c2b0:	f06f 0305 	mvn.w	r3, #5
 801c2b4:	e16b      	b.n	801c58e <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 801c2b6:	2300      	movs	r3, #0
 801c2b8:	623b      	str	r3, [r7, #32]
        break;
 801c2ba:	e055      	b.n	801c368 <dhcp_parse_reply+0x354>
      case (DHCP_OPTION_MESSAGE_TYPE):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801c2bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c2c0:	2b01      	cmp	r3, #1
 801c2c2:	d009      	beq.n	801c2d8 <dhcp_parse_reply+0x2c4>
 801c2c4:	4b0f      	ldr	r3, [pc, #60]	; (801c304 <dhcp_parse_reply+0x2f0>)
 801c2c6:	f240 6255 	movw	r2, #1621	; 0x655
 801c2ca:	4912      	ldr	r1, [pc, #72]	; (801c314 <dhcp_parse_reply+0x300>)
 801c2cc:	480f      	ldr	r0, [pc, #60]	; (801c30c <dhcp_parse_reply+0x2f8>)
 801c2ce:	f002 ffab 	bl	801f228 <printf>
 801c2d2:	f06f 0305 	mvn.w	r3, #5
 801c2d6:	e15a      	b.n	801c58e <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 801c2d8:	2301      	movs	r3, #1
 801c2da:	623b      	str	r3, [r7, #32]
        break;
 801c2dc:	e044      	b.n	801c368 <dhcp_parse_reply+0x354>
      case (DHCP_OPTION_SERVER_ID):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801c2de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c2e2:	2b04      	cmp	r3, #4
 801c2e4:	d009      	beq.n	801c2fa <dhcp_parse_reply+0x2e6>
 801c2e6:	4b07      	ldr	r3, [pc, #28]	; (801c304 <dhcp_parse_reply+0x2f0>)
 801c2e8:	f240 6259 	movw	r2, #1625	; 0x659
 801c2ec:	4906      	ldr	r1, [pc, #24]	; (801c308 <dhcp_parse_reply+0x2f4>)
 801c2ee:	4807      	ldr	r0, [pc, #28]	; (801c30c <dhcp_parse_reply+0x2f8>)
 801c2f0:	f002 ff9a 	bl	801f228 <printf>
 801c2f4:	f06f 0305 	mvn.w	r3, #5
 801c2f8:	e149      	b.n	801c58e <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 801c2fa:	2302      	movs	r3, #2
 801c2fc:	623b      	str	r3, [r7, #32]
        break;
 801c2fe:	e033      	b.n	801c368 <dhcp_parse_reply+0x354>
 801c300:	2000c294 	.word	0x2000c294
 801c304:	080279b0 	.word	0x080279b0
 801c308:	08027c38 	.word	0x08027c38
 801c30c:	08027a10 	.word	0x08027a10
 801c310:	08027c44 	.word	0x08027c44
 801c314:	08027c58 	.word	0x08027c58
 801c318:	08027c64 	.word	0x08027c64
      case (DHCP_OPTION_T1):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801c31c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c320:	2b04      	cmp	r3, #4
 801c322:	d009      	beq.n	801c338 <dhcp_parse_reply+0x324>
 801c324:	4b9c      	ldr	r3, [pc, #624]	; (801c598 <dhcp_parse_reply+0x584>)
 801c326:	f240 625d 	movw	r2, #1629	; 0x65d
 801c32a:	499c      	ldr	r1, [pc, #624]	; (801c59c <dhcp_parse_reply+0x588>)
 801c32c:	489c      	ldr	r0, [pc, #624]	; (801c5a0 <dhcp_parse_reply+0x58c>)
 801c32e:	f002 ff7b 	bl	801f228 <printf>
 801c332:	f06f 0305 	mvn.w	r3, #5
 801c336:	e12a      	b.n	801c58e <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_T1;
 801c338:	2304      	movs	r3, #4
 801c33a:	623b      	str	r3, [r7, #32]
        break;
 801c33c:	e014      	b.n	801c368 <dhcp_parse_reply+0x354>
      case (DHCP_OPTION_T2):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801c33e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c342:	2b04      	cmp	r3, #4
 801c344:	d009      	beq.n	801c35a <dhcp_parse_reply+0x346>
 801c346:	4b94      	ldr	r3, [pc, #592]	; (801c598 <dhcp_parse_reply+0x584>)
 801c348:	f240 6261 	movw	r2, #1633	; 0x661
 801c34c:	4993      	ldr	r1, [pc, #588]	; (801c59c <dhcp_parse_reply+0x588>)
 801c34e:	4894      	ldr	r0, [pc, #592]	; (801c5a0 <dhcp_parse_reply+0x58c>)
 801c350:	f002 ff6a 	bl	801f228 <printf>
 801c354:	f06f 0305 	mvn.w	r3, #5
 801c358:	e119      	b.n	801c58e <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_T2;
 801c35a:	2305      	movs	r3, #5
 801c35c:	623b      	str	r3, [r7, #32]
        break;
 801c35e:	e003      	b.n	801c368 <dhcp_parse_reply+0x354>
      default:
        decode_len = 0;
 801c360:	2300      	movs	r3, #0
 801c362:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        LWIP_DEBUGF(DHCP_DEBUG, ("skipping option %"U16_F" in options\n", (u16_t)op));
        LWIP_HOOK_DHCP_PARSE_OPTION(ip_current_netif(), dhcp, dhcp->state, msg_in,
                                    dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE) ? (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE) : 0,
                                    op, len, q, val_offset);
        break;
 801c366:	bf00      	nop
    }
    if (op == DHCP_OPTION_PAD) {
 801c368:	7dfb      	ldrb	r3, [r7, #23]
 801c36a:	2b00      	cmp	r3, #0
 801c36c:	d103      	bne.n	801c376 <dhcp_parse_reply+0x362>
      offset++;
 801c36e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801c370:	3301      	adds	r3, #1
 801c372:	877b      	strh	r3, [r7, #58]	; 0x3a
 801c374:	e0a1      	b.n	801c4ba <dhcp_parse_reply+0x4a6>
    } else {
      if (offset + len + 2 > 0xFFFF) {
 801c376:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801c378:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c37c:	4413      	add	r3, r2
 801c37e:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 801c382:	4293      	cmp	r3, r2
 801c384:	dd02      	ble.n	801c38c <dhcp_parse_reply+0x378>
        /* overflow */
        return ERR_BUF;
 801c386:	f06f 0301 	mvn.w	r3, #1
 801c38a:	e100      	b.n	801c58e <dhcp_parse_reply+0x57a>
      }
      offset = (u16_t)(offset + len + 2);
 801c38c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c390:	b29a      	uxth	r2, r3
 801c392:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801c394:	4413      	add	r3, r2
 801c396:	b29b      	uxth	r3, r3
 801c398:	3302      	adds	r3, #2
 801c39a:	877b      	strh	r3, [r7, #58]	; 0x3a
      if (decode_len > 0) {
 801c39c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801c3a0:	2b00      	cmp	r3, #0
 801c3a2:	f000 808a 	beq.w	801c4ba <dhcp_parse_reply+0x4a6>
        u32_t value = 0;
 801c3a6:	2300      	movs	r3, #0
 801c3a8:	60bb      	str	r3, [r7, #8]
        u16_t copy_len;
decode_next:
        LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 801c3aa:	6a3b      	ldr	r3, [r7, #32]
 801c3ac:	2b00      	cmp	r3, #0
 801c3ae:	db02      	blt.n	801c3b6 <dhcp_parse_reply+0x3a2>
 801c3b0:	6a3b      	ldr	r3, [r7, #32]
 801c3b2:	2b07      	cmp	r3, #7
 801c3b4:	dd06      	ble.n	801c3c4 <dhcp_parse_reply+0x3b0>
 801c3b6:	4b78      	ldr	r3, [pc, #480]	; (801c598 <dhcp_parse_reply+0x584>)
 801c3b8:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 801c3bc:	4979      	ldr	r1, [pc, #484]	; (801c5a4 <dhcp_parse_reply+0x590>)
 801c3be:	4878      	ldr	r0, [pc, #480]	; (801c5a0 <dhcp_parse_reply+0x58c>)
 801c3c0:	f002 ff32 	bl	801f228 <printf>
        if (!dhcp_option_given(dhcp, decode_idx)) {
 801c3c4:	4a78      	ldr	r2, [pc, #480]	; (801c5a8 <dhcp_parse_reply+0x594>)
 801c3c6:	6a3b      	ldr	r3, [r7, #32]
 801c3c8:	4413      	add	r3, r2
 801c3ca:	781b      	ldrb	r3, [r3, #0]
 801c3cc:	2b00      	cmp	r3, #0
 801c3ce:	d174      	bne.n	801c4ba <dhcp_parse_reply+0x4a6>
          copy_len = LWIP_MIN(decode_len, 4);
 801c3d0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801c3d4:	2b04      	cmp	r3, #4
 801c3d6:	bf28      	it	cs
 801c3d8:	2304      	movcs	r3, #4
 801c3da:	b2db      	uxtb	r3, r3
 801c3dc:	82bb      	strh	r3, [r7, #20]
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801c3de:	8bfb      	ldrh	r3, [r7, #30]
 801c3e0:	8aba      	ldrh	r2, [r7, #20]
 801c3e2:	f107 0108 	add.w	r1, r7, #8
 801c3e6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801c3e8:	f7f8 fc18 	bl	8014c1c <pbuf_copy_partial>
 801c3ec:	4603      	mov	r3, r0
 801c3ee:	461a      	mov	r2, r3
 801c3f0:	8abb      	ldrh	r3, [r7, #20]
 801c3f2:	4293      	cmp	r3, r2
 801c3f4:	d002      	beq.n	801c3fc <dhcp_parse_reply+0x3e8>
            return ERR_BUF;
 801c3f6:	f06f 0301 	mvn.w	r3, #1
 801c3fa:	e0c8      	b.n	801c58e <dhcp_parse_reply+0x57a>
          }
          if (decode_len > 4) {
 801c3fc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801c400:	2b04      	cmp	r3, #4
 801c402:	d933      	bls.n	801c46c <dhcp_parse_reply+0x458>
            /* decode more than one u32_t */
            u16_t next_val_offset;
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 801c404:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801c408:	f003 0303 	and.w	r3, r3, #3
 801c40c:	b2db      	uxtb	r3, r3
 801c40e:	2b00      	cmp	r3, #0
 801c410:	d009      	beq.n	801c426 <dhcp_parse_reply+0x412>
 801c412:	4b61      	ldr	r3, [pc, #388]	; (801c598 <dhcp_parse_reply+0x584>)
 801c414:	f240 6281 	movw	r2, #1665	; 0x681
 801c418:	4964      	ldr	r1, [pc, #400]	; (801c5ac <dhcp_parse_reply+0x598>)
 801c41a:	4861      	ldr	r0, [pc, #388]	; (801c5a0 <dhcp_parse_reply+0x58c>)
 801c41c:	f002 ff04 	bl	801f228 <printf>
 801c420:	f06f 0305 	mvn.w	r3, #5
 801c424:	e0b3      	b.n	801c58e <dhcp_parse_reply+0x57a>
            dhcp_got_option(dhcp, decode_idx);
 801c426:	4a60      	ldr	r2, [pc, #384]	; (801c5a8 <dhcp_parse_reply+0x594>)
 801c428:	6a3b      	ldr	r3, [r7, #32]
 801c42a:	4413      	add	r3, r2
 801c42c:	2201      	movs	r2, #1
 801c42e:	701a      	strb	r2, [r3, #0]
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 801c430:	68bb      	ldr	r3, [r7, #8]
 801c432:	4618      	mov	r0, r3
 801c434:	f7f6 fe49 	bl	80130ca <lwip_htonl>
 801c438:	4602      	mov	r2, r0
 801c43a:	495d      	ldr	r1, [pc, #372]	; (801c5b0 <dhcp_parse_reply+0x59c>)
 801c43c:	6a3b      	ldr	r3, [r7, #32]
 801c43e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            decode_len = (u8_t)(decode_len - 4);
 801c442:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801c446:	3b04      	subs	r3, #4
 801c448:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            next_val_offset = (u16_t)(val_offset + 4);
 801c44c:	8bfb      	ldrh	r3, [r7, #30]
 801c44e:	3304      	adds	r3, #4
 801c450:	827b      	strh	r3, [r7, #18]
            if (next_val_offset < val_offset) {
 801c452:	8a7a      	ldrh	r2, [r7, #18]
 801c454:	8bfb      	ldrh	r3, [r7, #30]
 801c456:	429a      	cmp	r2, r3
 801c458:	d202      	bcs.n	801c460 <dhcp_parse_reply+0x44c>
              /* overflow */
              return ERR_BUF;
 801c45a:	f06f 0301 	mvn.w	r3, #1
 801c45e:	e096      	b.n	801c58e <dhcp_parse_reply+0x57a>
            }
            val_offset = next_val_offset;
 801c460:	8a7b      	ldrh	r3, [r7, #18]
 801c462:	83fb      	strh	r3, [r7, #30]
            decode_idx++;
 801c464:	6a3b      	ldr	r3, [r7, #32]
 801c466:	3301      	adds	r3, #1
 801c468:	623b      	str	r3, [r7, #32]
            goto decode_next;
 801c46a:	e79e      	b.n	801c3aa <dhcp_parse_reply+0x396>
          } else if (decode_len == 4) {
 801c46c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801c470:	2b04      	cmp	r3, #4
 801c472:	d106      	bne.n	801c482 <dhcp_parse_reply+0x46e>
            value = lwip_ntohl(value);
 801c474:	68bb      	ldr	r3, [r7, #8]
 801c476:	4618      	mov	r0, r3
 801c478:	f7f6 fe27 	bl	80130ca <lwip_htonl>
 801c47c:	4603      	mov	r3, r0
 801c47e:	60bb      	str	r3, [r7, #8]
 801c480:	e011      	b.n	801c4a6 <dhcp_parse_reply+0x492>
          } else {
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 801c482:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801c486:	2b01      	cmp	r3, #1
 801c488:	d009      	beq.n	801c49e <dhcp_parse_reply+0x48a>
 801c48a:	4b43      	ldr	r3, [pc, #268]	; (801c598 <dhcp_parse_reply+0x584>)
 801c48c:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 801c490:	4948      	ldr	r1, [pc, #288]	; (801c5b4 <dhcp_parse_reply+0x5a0>)
 801c492:	4843      	ldr	r0, [pc, #268]	; (801c5a0 <dhcp_parse_reply+0x58c>)
 801c494:	f002 fec8 	bl	801f228 <printf>
 801c498:	f06f 0305 	mvn.w	r3, #5
 801c49c:	e077      	b.n	801c58e <dhcp_parse_reply+0x57a>
            value = ((u8_t *)&value)[0];
 801c49e:	f107 0308 	add.w	r3, r7, #8
 801c4a2:	781b      	ldrb	r3, [r3, #0]
 801c4a4:	60bb      	str	r3, [r7, #8]
          }
          dhcp_got_option(dhcp, decode_idx);
 801c4a6:	4a40      	ldr	r2, [pc, #256]	; (801c5a8 <dhcp_parse_reply+0x594>)
 801c4a8:	6a3b      	ldr	r3, [r7, #32]
 801c4aa:	4413      	add	r3, r2
 801c4ac:	2201      	movs	r2, #1
 801c4ae:	701a      	strb	r2, [r3, #0]
          dhcp_set_option_value(dhcp, decode_idx, value);
 801c4b0:	68ba      	ldr	r2, [r7, #8]
 801c4b2:	493f      	ldr	r1, [pc, #252]	; (801c5b0 <dhcp_parse_reply+0x59c>)
 801c4b4:	6a3b      	ldr	r3, [r7, #32]
 801c4b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }
      }
    }
    if (offset >= q->len) {
 801c4ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c4bc:	895b      	ldrh	r3, [r3, #10]
 801c4be:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801c4c0:	429a      	cmp	r2, r3
 801c4c2:	d324      	bcc.n	801c50e <dhcp_parse_reply+0x4fa>
      offset = (u16_t)(offset - q->len);
 801c4c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c4c6:	895b      	ldrh	r3, [r3, #10]
 801c4c8:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801c4ca:	1ad3      	subs	r3, r2, r3
 801c4cc:	877b      	strh	r3, [r7, #58]	; 0x3a
      offset_max = (u16_t)(offset_max - q->len);
 801c4ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c4d0:	895b      	ldrh	r3, [r3, #10]
 801c4d2:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 801c4d4:	1ad3      	subs	r3, r2, r3
 801c4d6:	873b      	strh	r3, [r7, #56]	; 0x38
      if (offset < offset_max) {
 801c4d8:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801c4da:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801c4dc:	429a      	cmp	r2, r3
 801c4de:	d213      	bcs.n	801c508 <dhcp_parse_reply+0x4f4>
        q = q->next;
 801c4e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c4e2:	681b      	ldr	r3, [r3, #0]
 801c4e4:	633b      	str	r3, [r7, #48]	; 0x30
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 801c4e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c4e8:	2b00      	cmp	r3, #0
 801c4ea:	d109      	bne.n	801c500 <dhcp_parse_reply+0x4ec>
 801c4ec:	4b2a      	ldr	r3, [pc, #168]	; (801c598 <dhcp_parse_reply+0x584>)
 801c4ee:	f240 629d 	movw	r2, #1693	; 0x69d
 801c4f2:	4931      	ldr	r1, [pc, #196]	; (801c5b8 <dhcp_parse_reply+0x5a4>)
 801c4f4:	482a      	ldr	r0, [pc, #168]	; (801c5a0 <dhcp_parse_reply+0x58c>)
 801c4f6:	f002 fe97 	bl	801f228 <printf>
 801c4fa:	f06f 0305 	mvn.w	r3, #5
 801c4fe:	e046      	b.n	801c58e <dhcp_parse_reply+0x57a>
        options = (u8_t *)q->payload;
 801c500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c502:	685b      	ldr	r3, [r3, #4]
 801c504:	63fb      	str	r3, [r7, #60]	; 0x3c
 801c506:	e002      	b.n	801c50e <dhcp_parse_reply+0x4fa>
      } else {
        /* We've run out of bytes, probably no end marker. Don't proceed. */
        return ERR_BUF;
 801c508:	f06f 0301 	mvn.w	r3, #1
 801c50c:	e03f      	b.n	801c58e <dhcp_parse_reply+0x57a>
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 801c50e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c510:	2b00      	cmp	r3, #0
 801c512:	d00a      	beq.n	801c52a <dhcp_parse_reply+0x516>
 801c514:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801c516:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801c518:	429a      	cmp	r2, r3
 801c51a:	d206      	bcs.n	801c52a <dhcp_parse_reply+0x516>
 801c51c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801c51e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801c520:	4413      	add	r3, r2
 801c522:	781b      	ldrb	r3, [r3, #0]
 801c524:	2bff      	cmp	r3, #255	; 0xff
 801c526:	f47f adb8 	bne.w	801c09a <dhcp_parse_reply+0x86>
      }
    }
  }
  /* is this an overloaded message? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 801c52a:	4b1f      	ldr	r3, [pc, #124]	; (801c5a8 <dhcp_parse_reply+0x594>)
 801c52c:	781b      	ldrb	r3, [r3, #0]
 801c52e:	2b00      	cmp	r3, #0
 801c530:	d018      	beq.n	801c564 <dhcp_parse_reply+0x550>
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801c532:	4b1f      	ldr	r3, [pc, #124]	; (801c5b0 <dhcp_parse_reply+0x59c>)
 801c534:	681b      	ldr	r3, [r3, #0]
 801c536:	60fb      	str	r3, [r7, #12]
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801c538:	4b1b      	ldr	r3, [pc, #108]	; (801c5a8 <dhcp_parse_reply+0x594>)
 801c53a:	2200      	movs	r2, #0
 801c53c:	701a      	strb	r2, [r3, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 801c53e:	68fb      	ldr	r3, [r7, #12]
 801c540:	2b01      	cmp	r3, #1
 801c542:	d102      	bne.n	801c54a <dhcp_parse_reply+0x536>
      parse_file_as_options = 1;
 801c544:	2301      	movs	r3, #1
 801c546:	62fb      	str	r3, [r7, #44]	; 0x2c
 801c548:	e00c      	b.n	801c564 <dhcp_parse_reply+0x550>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded file field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 801c54a:	68fb      	ldr	r3, [r7, #12]
 801c54c:	2b02      	cmp	r3, #2
 801c54e:	d102      	bne.n	801c556 <dhcp_parse_reply+0x542>
      parse_sname_as_options = 1;
 801c550:	2301      	movs	r3, #1
 801c552:	62bb      	str	r3, [r7, #40]	; 0x28
 801c554:	e006      	b.n	801c564 <dhcp_parse_reply+0x550>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 801c556:	68fb      	ldr	r3, [r7, #12]
 801c558:	2b03      	cmp	r3, #3
 801c55a:	d103      	bne.n	801c564 <dhcp_parse_reply+0x550>
      parse_sname_as_options = 1;
 801c55c:	2301      	movs	r3, #1
 801c55e:	62bb      	str	r3, [r7, #40]	; 0x28
      parse_file_as_options = 1;
 801c560:	2301      	movs	r3, #1
 801c562:	62fb      	str	r3, [r7, #44]	; 0x2c
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname and file field\n"));
    } else {
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("invalid overload option: %d\n", (int)overload));
    }
  }
  if (parse_file_as_options) {
 801c564:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c566:	2b00      	cmp	r3, #0
 801c568:	d006      	beq.n	801c578 <dhcp_parse_reply+0x564>
    /* if both are overloaded, parse file first and then sname (RFC 2131 ch. 4.1) */
    parse_file_as_options = 0;
 801c56a:	2300      	movs	r3, #0
 801c56c:	62fb      	str	r3, [r7, #44]	; 0x2c
    options_idx = DHCP_FILE_OFS;
 801c56e:	236c      	movs	r3, #108	; 0x6c
 801c570:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = DHCP_FILE_OFS + DHCP_FILE_LEN;
 801c572:	23ec      	movs	r3, #236	; 0xec
 801c574:	86bb      	strh	r3, [r7, #52]	; 0x34
#if LWIP_DHCP_BOOTP_FILE
    file_overloaded = 1;
#endif
    goto again;
 801c576:	e56a      	b.n	801c04e <dhcp_parse_reply+0x3a>
  } else if (parse_sname_as_options) {
 801c578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c57a:	2b00      	cmp	r3, #0
 801c57c:	d006      	beq.n	801c58c <dhcp_parse_reply+0x578>
    parse_sname_as_options = 0;
 801c57e:	2300      	movs	r3, #0
 801c580:	62bb      	str	r3, [r7, #40]	; 0x28
    options_idx = DHCP_SNAME_OFS;
 801c582:	232c      	movs	r3, #44	; 0x2c
 801c584:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = DHCP_SNAME_OFS + DHCP_SNAME_LEN;
 801c586:	236c      	movs	r3, #108	; 0x6c
 801c588:	86bb      	strh	r3, [r7, #52]	; 0x34
    goto again;
 801c58a:	e560      	b.n	801c04e <dhcp_parse_reply+0x3a>
    }
    /* make sure the string is really NULL-terminated */
    dhcp->boot_file_name[DHCP_FILE_LEN-1] = 0;
  }
#endif /* LWIP_DHCP_BOOTP_FILE */ 
  return ERR_OK;
 801c58c:	2300      	movs	r3, #0
}
 801c58e:	4618      	mov	r0, r3
 801c590:	3740      	adds	r7, #64	; 0x40
 801c592:	46bd      	mov	sp, r7
 801c594:	bd80      	pop	{r7, pc}
 801c596:	bf00      	nop
 801c598:	080279b0 	.word	0x080279b0
 801c59c:	08027c38 	.word	0x08027c38
 801c5a0:	08027a10 	.word	0x08027a10
 801c5a4:	08027c7c 	.word	0x08027c7c
 801c5a8:	2000c294 	.word	0x2000c294
 801c5ac:	08027c90 	.word	0x08027c90
 801c5b0:	2000c274 	.word	0x2000c274
 801c5b4:	08027ca8 	.word	0x08027ca8
 801c5b8:	08027cbc 	.word	0x08027cbc

0801c5bc <dhcp_recv>:
/**
 * If an incoming DHCP message is in response to us, then trigger the state machine
 */
static void
dhcp_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 801c5bc:	b580      	push	{r7, lr}
 801c5be:	b08a      	sub	sp, #40	; 0x28
 801c5c0:	af00      	add	r7, sp, #0
 801c5c2:	60f8      	str	r0, [r7, #12]
 801c5c4:	60b9      	str	r1, [r7, #8]
 801c5c6:	607a      	str	r2, [r7, #4]
 801c5c8:	603b      	str	r3, [r7, #0]
  struct netif *netif = ip_current_input_netif();
 801c5ca:	4b60      	ldr	r3, [pc, #384]	; (801c74c <dhcp_recv+0x190>)
 801c5cc:	685b      	ldr	r3, [r3, #4]
 801c5ce:	623b      	str	r3, [r7, #32]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801c5d0:	6a3b      	ldr	r3, [r7, #32]
 801c5d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801c5d4:	61fb      	str	r3, [r7, #28]
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 801c5d6:	687b      	ldr	r3, [r7, #4]
 801c5d8:	685b      	ldr	r3, [r3, #4]
 801c5da:	61bb      	str	r3, [r7, #24]
  struct dhcp_msg *msg_in;

  LWIP_UNUSED_ARG(arg);

  /* Caught DHCP message from netif that does not have DHCP enabled? -> not interested */
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 801c5dc:	69fb      	ldr	r3, [r7, #28]
 801c5de:	2b00      	cmp	r3, #0
 801c5e0:	f000 809d 	beq.w	801c71e <dhcp_recv+0x162>
 801c5e4:	69fb      	ldr	r3, [r7, #28]
 801c5e6:	791b      	ldrb	r3, [r3, #4]
 801c5e8:	2b00      	cmp	r3, #0
 801c5ea:	f000 8098 	beq.w	801c71e <dhcp_recv+0x162>
  /* prevent warnings about unused arguments */
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(addr);
  LWIP_UNUSED_ARG(port);

  if (p->len < DHCP_MIN_REPLY_LEN) {
 801c5ee:	687b      	ldr	r3, [r7, #4]
 801c5f0:	895b      	ldrh	r3, [r3, #10]
 801c5f2:	2b2b      	cmp	r3, #43	; 0x2b
 801c5f4:	f240 8095 	bls.w	801c722 <dhcp_recv+0x166>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP reply message or pbuf too short\n"));
    goto free_pbuf_and_return;
  }

  if (reply_msg->op != DHCP_BOOTREPLY) {
 801c5f8:	69bb      	ldr	r3, [r7, #24]
 801c5fa:	781b      	ldrb	r3, [r3, #0]
 801c5fc:	2b02      	cmp	r3, #2
 801c5fe:	f040 8092 	bne.w	801c726 <dhcp_recv+0x16a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("not a DHCP reply message, but type %"U16_F"\n", (u16_t)reply_msg->op));
    goto free_pbuf_and_return;
  }
  /* iterate through hardware address and match against DHCP message */
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801c602:	2300      	movs	r3, #0
 801c604:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801c608:	e012      	b.n	801c630 <dhcp_recv+0x74>
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 801c60a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c60e:	6a3a      	ldr	r2, [r7, #32]
 801c610:	4413      	add	r3, r2
 801c612:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 801c616:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c61a:	69b9      	ldr	r1, [r7, #24]
 801c61c:	440b      	add	r3, r1
 801c61e:	7f1b      	ldrb	r3, [r3, #28]
 801c620:	429a      	cmp	r2, r3
 801c622:	f040 8082 	bne.w	801c72a <dhcp_recv+0x16e>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801c626:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c62a:	3301      	adds	r3, #1
 801c62c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801c630:	6a3b      	ldr	r3, [r7, #32]
 801c632:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801c636:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801c63a:	429a      	cmp	r2, r3
 801c63c:	d203      	bcs.n	801c646 <dhcp_recv+0x8a>
 801c63e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c642:	2b05      	cmp	r3, #5
 801c644:	d9e1      	bls.n	801c60a <dhcp_recv+0x4e>
                   (u16_t)i, (u16_t)netif->hwaddr[i], (u16_t)i, (u16_t)reply_msg->chaddr[i]));
      goto free_pbuf_and_return;
    }
  }
  /* match transaction ID against what we expected */
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 801c646:	69bb      	ldr	r3, [r7, #24]
 801c648:	685b      	ldr	r3, [r3, #4]
 801c64a:	4618      	mov	r0, r3
 801c64c:	f7f6 fd3d 	bl	80130ca <lwip_htonl>
 801c650:	4602      	mov	r2, r0
 801c652:	69fb      	ldr	r3, [r7, #28]
 801c654:	681b      	ldr	r3, [r3, #0]
 801c656:	429a      	cmp	r2, r3
 801c658:	d169      	bne.n	801c72e <dhcp_recv+0x172>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("transaction id mismatch reply_msg->xid(%"X32_F")!=dhcp->xid(%"X32_F")\n", lwip_ntohl(reply_msg->xid), dhcp->xid));
    goto free_pbuf_and_return;
  }
  /* option fields could be unfold? */
  if (dhcp_parse_reply(p, dhcp) != ERR_OK) {
 801c65a:	69f9      	ldr	r1, [r7, #28]
 801c65c:	6878      	ldr	r0, [r7, #4]
 801c65e:	f7ff fcd9 	bl	801c014 <dhcp_parse_reply>
 801c662:	4603      	mov	r3, r0
 801c664:	2b00      	cmp	r3, #0
 801c666:	d164      	bne.n	801c732 <dhcp_recv+0x176>
    goto free_pbuf_and_return;
  }

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("searching DHCP_OPTION_MESSAGE_TYPE\n"));
  /* obtain pointer to DHCP message type */
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 801c668:	4b39      	ldr	r3, [pc, #228]	; (801c750 <dhcp_recv+0x194>)
 801c66a:	785b      	ldrb	r3, [r3, #1]
 801c66c:	2b00      	cmp	r3, #0
 801c66e:	d062      	beq.n	801c736 <dhcp_recv+0x17a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP_OPTION_MESSAGE_TYPE option not found\n"));
    goto free_pbuf_and_return;
  }

  msg_in = (struct dhcp_msg *)p->payload;
 801c670:	687b      	ldr	r3, [r7, #4]
 801c672:	685b      	ldr	r3, [r3, #4]
 801c674:	617b      	str	r3, [r7, #20]
  /* read DHCP message type */
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 801c676:	4b37      	ldr	r3, [pc, #220]	; (801c754 <dhcp_recv+0x198>)
 801c678:	685b      	ldr	r3, [r3, #4]
 801c67a:	74fb      	strb	r3, [r7, #19]
  /* message type is DHCP ACK? */
  if (msg_type == DHCP_ACK) {
 801c67c:	7cfb      	ldrb	r3, [r7, #19]
 801c67e:	2b05      	cmp	r3, #5
 801c680:	d12a      	bne.n	801c6d8 <dhcp_recv+0x11c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_ACK received\n"));
    /* in requesting state? */
    if (dhcp->state == DHCP_STATE_REQUESTING) {
 801c682:	69fb      	ldr	r3, [r7, #28]
 801c684:	795b      	ldrb	r3, [r3, #5]
 801c686:	2b01      	cmp	r3, #1
 801c688:	d112      	bne.n	801c6b0 <dhcp_recv+0xf4>
      dhcp_handle_ack(netif, msg_in);
 801c68a:	6979      	ldr	r1, [r7, #20]
 801c68c:	6a38      	ldr	r0, [r7, #32]
 801c68e:	f7fe fe17 	bl	801b2c0 <dhcp_handle_ack>
#if DHCP_DOES_ARP_CHECK
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 801c692:	6a3b      	ldr	r3, [r7, #32]
 801c694:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801c698:	f003 0308 	and.w	r3, r3, #8
 801c69c:	2b00      	cmp	r3, #0
 801c69e:	d003      	beq.n	801c6a8 <dhcp_recv+0xec>
        /* check if the acknowledged lease address is already in use */
        dhcp_check(netif);
 801c6a0:	6a38      	ldr	r0, [r7, #32]
 801c6a2:	f7fe fb87 	bl	801adb4 <dhcp_check>
 801c6a6:	e049      	b.n	801c73c <dhcp_recv+0x180>
      } else {
        /* bind interface to the acknowledged lease address */
        dhcp_bind(netif);
 801c6a8:	6a38      	ldr	r0, [r7, #32]
 801c6aa:	f7ff f867 	bl	801b77c <dhcp_bind>
 801c6ae:	e045      	b.n	801c73c <dhcp_recv+0x180>
      /* bind interface to the acknowledged lease address */
      dhcp_bind(netif);
#endif
    }
    /* already bound to the given lease address? */
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 801c6b0:	69fb      	ldr	r3, [r7, #28]
 801c6b2:	795b      	ldrb	r3, [r3, #5]
 801c6b4:	2b03      	cmp	r3, #3
 801c6b6:	d007      	beq.n	801c6c8 <dhcp_recv+0x10c>
 801c6b8:	69fb      	ldr	r3, [r7, #28]
 801c6ba:	795b      	ldrb	r3, [r3, #5]
 801c6bc:	2b04      	cmp	r3, #4
 801c6be:	d003      	beq.n	801c6c8 <dhcp_recv+0x10c>
             (dhcp->state == DHCP_STATE_RENEWING)) {
 801c6c0:	69fb      	ldr	r3, [r7, #28]
 801c6c2:	795b      	ldrb	r3, [r3, #5]
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 801c6c4:	2b05      	cmp	r3, #5
 801c6c6:	d139      	bne.n	801c73c <dhcp_recv+0x180>
      dhcp_handle_ack(netif, msg_in);
 801c6c8:	6979      	ldr	r1, [r7, #20]
 801c6ca:	6a38      	ldr	r0, [r7, #32]
 801c6cc:	f7fe fdf8 	bl	801b2c0 <dhcp_handle_ack>
      dhcp_bind(netif);
 801c6d0:	6a38      	ldr	r0, [r7, #32]
 801c6d2:	f7ff f853 	bl	801b77c <dhcp_bind>
 801c6d6:	e031      	b.n	801c73c <dhcp_recv+0x180>
    }
  }
  /* received a DHCP_NAK in appropriate state? */
  else if ((msg_type == DHCP_NAK) &&
 801c6d8:	7cfb      	ldrb	r3, [r7, #19]
 801c6da:	2b06      	cmp	r3, #6
 801c6dc:	d113      	bne.n	801c706 <dhcp_recv+0x14a>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801c6de:	69fb      	ldr	r3, [r7, #28]
 801c6e0:	795b      	ldrb	r3, [r3, #5]
  else if ((msg_type == DHCP_NAK) &&
 801c6e2:	2b03      	cmp	r3, #3
 801c6e4:	d00b      	beq.n	801c6fe <dhcp_recv+0x142>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801c6e6:	69fb      	ldr	r3, [r7, #28]
 801c6e8:	795b      	ldrb	r3, [r3, #5]
 801c6ea:	2b01      	cmp	r3, #1
 801c6ec:	d007      	beq.n	801c6fe <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 801c6ee:	69fb      	ldr	r3, [r7, #28]
 801c6f0:	795b      	ldrb	r3, [r3, #5]
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801c6f2:	2b04      	cmp	r3, #4
 801c6f4:	d003      	beq.n	801c6fe <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 801c6f6:	69fb      	ldr	r3, [r7, #28]
 801c6f8:	795b      	ldrb	r3, [r3, #5]
 801c6fa:	2b05      	cmp	r3, #5
 801c6fc:	d103      	bne.n	801c706 <dhcp_recv+0x14a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_NAK received\n"));
    dhcp_handle_nak(netif);
 801c6fe:	6a38      	ldr	r0, [r7, #32]
 801c700:	f7fe fb3e 	bl	801ad80 <dhcp_handle_nak>
 801c704:	e01a      	b.n	801c73c <dhcp_recv+0x180>
  }
  /* received a DHCP_OFFER in DHCP_STATE_SELECTING state? */
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 801c706:	7cfb      	ldrb	r3, [r7, #19]
 801c708:	2b02      	cmp	r3, #2
 801c70a:	d116      	bne.n	801c73a <dhcp_recv+0x17e>
 801c70c:	69fb      	ldr	r3, [r7, #28]
 801c70e:	795b      	ldrb	r3, [r3, #5]
 801c710:	2b06      	cmp	r3, #6
 801c712:	d112      	bne.n	801c73a <dhcp_recv+0x17e>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_OFFER received in DHCP_STATE_SELECTING state\n"));
    /* remember offered lease */
    dhcp_handle_offer(netif, msg_in);
 801c714:	6979      	ldr	r1, [r7, #20]
 801c716:	6a38      	ldr	r0, [r7, #32]
 801c718:	f7fe fb80 	bl	801ae1c <dhcp_handle_offer>
 801c71c:	e00e      	b.n	801c73c <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801c71e:	bf00      	nop
 801c720:	e00c      	b.n	801c73c <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801c722:	bf00      	nop
 801c724:	e00a      	b.n	801c73c <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801c726:	bf00      	nop
 801c728:	e008      	b.n	801c73c <dhcp_recv+0x180>
      goto free_pbuf_and_return;
 801c72a:	bf00      	nop
 801c72c:	e006      	b.n	801c73c <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801c72e:	bf00      	nop
 801c730:	e004      	b.n	801c73c <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801c732:	bf00      	nop
 801c734:	e002      	b.n	801c73c <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801c736:	bf00      	nop
 801c738:	e000      	b.n	801c73c <dhcp_recv+0x180>
  }

free_pbuf_and_return:
 801c73a:	bf00      	nop
  pbuf_free(p);
 801c73c:	6878      	ldr	r0, [r7, #4]
 801c73e:	f7f8 f867 	bl	8014810 <pbuf_free>
}
 801c742:	bf00      	nop
 801c744:	3728      	adds	r7, #40	; 0x28
 801c746:	46bd      	mov	sp, r7
 801c748:	bd80      	pop	{r7, pc}
 801c74a:	bf00      	nop
 801c74c:	20008aa0 	.word	0x20008aa0
 801c750:	2000c294 	.word	0x2000c294
 801c754:	2000c274 	.word	0x2000c274

0801c758 <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static struct pbuf *
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type, u16_t *options_out_len)
{
 801c758:	b580      	push	{r7, lr}
 801c75a:	b088      	sub	sp, #32
 801c75c:	af00      	add	r7, sp, #0
 801c75e:	60f8      	str	r0, [r7, #12]
 801c760:	60b9      	str	r1, [r7, #8]
 801c762:	603b      	str	r3, [r7, #0]
 801c764:	4613      	mov	r3, r2
 801c766:	71fb      	strb	r3, [r7, #7]
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 801c768:	68fb      	ldr	r3, [r7, #12]
 801c76a:	2b00      	cmp	r3, #0
 801c76c:	d108      	bne.n	801c780 <dhcp_create_msg+0x28>
 801c76e:	4b5f      	ldr	r3, [pc, #380]	; (801c8ec <dhcp_create_msg+0x194>)
 801c770:	f240 7269 	movw	r2, #1897	; 0x769
 801c774:	495e      	ldr	r1, [pc, #376]	; (801c8f0 <dhcp_create_msg+0x198>)
 801c776:	485f      	ldr	r0, [pc, #380]	; (801c8f4 <dhcp_create_msg+0x19c>)
 801c778:	f002 fd56 	bl	801f228 <printf>
 801c77c:	2300      	movs	r3, #0
 801c77e:	e0b1      	b.n	801c8e4 <dhcp_create_msg+0x18c>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 801c780:	68bb      	ldr	r3, [r7, #8]
 801c782:	2b00      	cmp	r3, #0
 801c784:	d108      	bne.n	801c798 <dhcp_create_msg+0x40>
 801c786:	4b59      	ldr	r3, [pc, #356]	; (801c8ec <dhcp_create_msg+0x194>)
 801c788:	f240 726a 	movw	r2, #1898	; 0x76a
 801c78c:	495a      	ldr	r1, [pc, #360]	; (801c8f8 <dhcp_create_msg+0x1a0>)
 801c78e:	4859      	ldr	r0, [pc, #356]	; (801c8f4 <dhcp_create_msg+0x19c>)
 801c790:	f002 fd4a 	bl	801f228 <printf>
 801c794:	2300      	movs	r3, #0
 801c796:	e0a5      	b.n	801c8e4 <dhcp_create_msg+0x18c>
  p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 801c798:	f44f 7220 	mov.w	r2, #640	; 0x280
 801c79c:	f44f 719a 	mov.w	r1, #308	; 0x134
 801c7a0:	2036      	movs	r0, #54	; 0x36
 801c7a2:	f7f7 fd51 	bl	8014248 <pbuf_alloc>
 801c7a6:	61b8      	str	r0, [r7, #24]
  if (p_out == NULL) {
 801c7a8:	69bb      	ldr	r3, [r7, #24]
 801c7aa:	2b00      	cmp	r3, #0
 801c7ac:	d101      	bne.n	801c7b2 <dhcp_create_msg+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_create_msg(): could not allocate pbuf\n"));
    return NULL;
 801c7ae:	2300      	movs	r3, #0
 801c7b0:	e098      	b.n	801c8e4 <dhcp_create_msg+0x18c>
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 801c7b2:	69bb      	ldr	r3, [r7, #24]
 801c7b4:	895b      	ldrh	r3, [r3, #10]
 801c7b6:	f5b3 7f9a 	cmp.w	r3, #308	; 0x134
 801c7ba:	d206      	bcs.n	801c7ca <dhcp_create_msg+0x72>
 801c7bc:	4b4b      	ldr	r3, [pc, #300]	; (801c8ec <dhcp_create_msg+0x194>)
 801c7be:	f240 7271 	movw	r2, #1905	; 0x771
 801c7c2:	494e      	ldr	r1, [pc, #312]	; (801c8fc <dhcp_create_msg+0x1a4>)
 801c7c4:	484b      	ldr	r0, [pc, #300]	; (801c8f4 <dhcp_create_msg+0x19c>)
 801c7c6:	f002 fd2f 	bl	801f228 <printf>
              (p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 801c7ca:	79fb      	ldrb	r3, [r7, #7]
 801c7cc:	2b03      	cmp	r3, #3
 801c7ce:	d103      	bne.n	801c7d8 <dhcp_create_msg+0x80>
 801c7d0:	68bb      	ldr	r3, [r7, #8]
 801c7d2:	795b      	ldrb	r3, [r3, #5]
 801c7d4:	2b03      	cmp	r3, #3
 801c7d6:	d10d      	bne.n	801c7f4 <dhcp_create_msg+0x9c>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 801c7d8:	68bb      	ldr	r3, [r7, #8]
 801c7da:	799b      	ldrb	r3, [r3, #6]
 801c7dc:	2b00      	cmp	r3, #0
 801c7de:	d105      	bne.n	801c7ec <dhcp_create_msg+0x94>
#if DHCP_CREATE_RAND_XID && defined(LWIP_RAND)
      xid = LWIP_RAND();
 801c7e0:	f002 fd82 	bl	801f2e8 <rand>
 801c7e4:	4603      	mov	r3, r0
 801c7e6:	461a      	mov	r2, r3
 801c7e8:	4b45      	ldr	r3, [pc, #276]	; (801c900 <dhcp_create_msg+0x1a8>)
 801c7ea:	601a      	str	r2, [r3, #0]
#else /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
      xid++;
#endif /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
    }
    dhcp->xid = xid;
 801c7ec:	4b44      	ldr	r3, [pc, #272]	; (801c900 <dhcp_create_msg+0x1a8>)
 801c7ee:	681a      	ldr	r2, [r3, #0]
 801c7f0:	68bb      	ldr	r3, [r7, #8]
 801c7f2:	601a      	str	r2, [r3, #0]
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  msg_out = (struct dhcp_msg *)p_out->payload;
 801c7f4:	69bb      	ldr	r3, [r7, #24]
 801c7f6:	685b      	ldr	r3, [r3, #4]
 801c7f8:	617b      	str	r3, [r7, #20]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 801c7fa:	f44f 729a 	mov.w	r2, #308	; 0x134
 801c7fe:	2100      	movs	r1, #0
 801c800:	6978      	ldr	r0, [r7, #20]
 801c802:	f002 fd09 	bl	801f218 <memset>

  msg_out->op = DHCP_BOOTREQUEST;
 801c806:	697b      	ldr	r3, [r7, #20]
 801c808:	2201      	movs	r2, #1
 801c80a:	701a      	strb	r2, [r3, #0]
  /* @todo: make link layer independent */
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 801c80c:	697b      	ldr	r3, [r7, #20]
 801c80e:	2201      	movs	r2, #1
 801c810:	705a      	strb	r2, [r3, #1]
  msg_out->hlen = netif->hwaddr_len;
 801c812:	68fb      	ldr	r3, [r7, #12]
 801c814:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 801c818:	697b      	ldr	r3, [r7, #20]
 801c81a:	709a      	strb	r2, [r3, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 801c81c:	68bb      	ldr	r3, [r7, #8]
 801c81e:	681b      	ldr	r3, [r3, #0]
 801c820:	4618      	mov	r0, r3
 801c822:	f7f6 fc52 	bl	80130ca <lwip_htonl>
 801c826:	4602      	mov	r2, r0
 801c828:	697b      	ldr	r3, [r7, #20]
 801c82a:	605a      	str	r2, [r3, #4]
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 801c82c:	79fb      	ldrb	r3, [r7, #7]
 801c82e:	2b08      	cmp	r3, #8
 801c830:	d010      	beq.n	801c854 <dhcp_create_msg+0xfc>
 801c832:	79fb      	ldrb	r3, [r7, #7]
 801c834:	2b04      	cmp	r3, #4
 801c836:	d00d      	beq.n	801c854 <dhcp_create_msg+0xfc>
 801c838:	79fb      	ldrb	r3, [r7, #7]
 801c83a:	2b07      	cmp	r3, #7
 801c83c:	d00a      	beq.n	801c854 <dhcp_create_msg+0xfc>
 801c83e:	79fb      	ldrb	r3, [r7, #7]
 801c840:	2b03      	cmp	r3, #3
 801c842:	d10c      	bne.n	801c85e <dhcp_create_msg+0x106>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 801c844:	68bb      	ldr	r3, [r7, #8]
 801c846:	795b      	ldrb	r3, [r3, #5]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 801c848:	2b05      	cmp	r3, #5
 801c84a:	d003      	beq.n	801c854 <dhcp_create_msg+0xfc>
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 801c84c:	68bb      	ldr	r3, [r7, #8]
 801c84e:	795b      	ldrb	r3, [r3, #5]
 801c850:	2b04      	cmp	r3, #4
 801c852:	d104      	bne.n	801c85e <dhcp_create_msg+0x106>
    ip4_addr_copy(msg_out->ciaddr, *netif_ip4_addr(netif));
 801c854:	68fb      	ldr	r3, [r7, #12]
 801c856:	3304      	adds	r3, #4
 801c858:	681a      	ldr	r2, [r3, #0]
 801c85a:	697b      	ldr	r3, [r7, #20]
 801c85c:	60da      	str	r2, [r3, #12]
  }
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801c85e:	2300      	movs	r3, #0
 801c860:	83fb      	strh	r3, [r7, #30]
 801c862:	e00c      	b.n	801c87e <dhcp_create_msg+0x126>
    /* copy netif hardware address (padded with zeroes through memset already) */
    msg_out->chaddr[i] = netif->hwaddr[i];
 801c864:	8bfa      	ldrh	r2, [r7, #30]
 801c866:	8bfb      	ldrh	r3, [r7, #30]
 801c868:	68f9      	ldr	r1, [r7, #12]
 801c86a:	440a      	add	r2, r1
 801c86c:	f892 102a 	ldrb.w	r1, [r2, #42]	; 0x2a
 801c870:	697a      	ldr	r2, [r7, #20]
 801c872:	4413      	add	r3, r2
 801c874:	460a      	mov	r2, r1
 801c876:	771a      	strb	r2, [r3, #28]
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801c878:	8bfb      	ldrh	r3, [r7, #30]
 801c87a:	3301      	adds	r3, #1
 801c87c:	83fb      	strh	r3, [r7, #30]
 801c87e:	8bfb      	ldrh	r3, [r7, #30]
 801c880:	2b05      	cmp	r3, #5
 801c882:	d9ef      	bls.n	801c864 <dhcp_create_msg+0x10c>
  }
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801c884:	697b      	ldr	r3, [r7, #20]
 801c886:	2200      	movs	r2, #0
 801c888:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 801c88c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 801c890:	2200      	movs	r2, #0
 801c892:	f062 027d 	orn	r2, r2, #125	; 0x7d
 801c896:	f883 20ed 	strb.w	r2, [r3, #237]	; 0xed
 801c89a:	2200      	movs	r2, #0
 801c89c:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 801c8a0:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
 801c8a4:	2200      	movs	r2, #0
 801c8a6:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 801c8aa:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
  /* Add option MESSAGE_TYPE */
  options_out_len_loc = dhcp_option(0, msg_out->options, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
 801c8ae:	697b      	ldr	r3, [r7, #20]
 801c8b0:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801c8b4:	2301      	movs	r3, #1
 801c8b6:	2235      	movs	r2, #53	; 0x35
 801c8b8:	2000      	movs	r0, #0
 801c8ba:	f7ff fadb 	bl	801be74 <dhcp_option>
 801c8be:	4603      	mov	r3, r0
 801c8c0:	827b      	strh	r3, [r7, #18]
  options_out_len_loc = dhcp_option_byte(options_out_len_loc, msg_out->options, message_type);
 801c8c2:	697b      	ldr	r3, [r7, #20]
 801c8c4:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801c8c8:	79fa      	ldrb	r2, [r7, #7]
 801c8ca:	8a7b      	ldrh	r3, [r7, #18]
 801c8cc:	4618      	mov	r0, r3
 801c8ce:	f7ff fb05 	bl	801bedc <dhcp_option_byte>
 801c8d2:	4603      	mov	r3, r0
 801c8d4:	827b      	strh	r3, [r7, #18]
  if (options_out_len) {
 801c8d6:	683b      	ldr	r3, [r7, #0]
 801c8d8:	2b00      	cmp	r3, #0
 801c8da:	d002      	beq.n	801c8e2 <dhcp_create_msg+0x18a>
    *options_out_len = options_out_len_loc;
 801c8dc:	683b      	ldr	r3, [r7, #0]
 801c8de:	8a7a      	ldrh	r2, [r7, #18]
 801c8e0:	801a      	strh	r2, [r3, #0]
  }
  return p_out;
 801c8e2:	69bb      	ldr	r3, [r7, #24]
}
 801c8e4:	4618      	mov	r0, r3
 801c8e6:	3720      	adds	r7, #32
 801c8e8:	46bd      	mov	sp, r7
 801c8ea:	bd80      	pop	{r7, pc}
 801c8ec:	080279b0 	.word	0x080279b0
 801c8f0:	08027cd0 	.word	0x08027cd0
 801c8f4:	08027a10 	.word	0x08027a10
 801c8f8:	08027cf0 	.word	0x08027cf0
 801c8fc:	08027d10 	.word	0x08027d10
 801c900:	2000c2a4 	.word	0x2000c2a4

0801c904 <dhcp_option_trailer>:
 * Adds the END option to the DHCP message, and if
 * necessary, up to three padding bytes.
 */
static void
dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out)
{
 801c904:	b580      	push	{r7, lr}
 801c906:	b084      	sub	sp, #16
 801c908:	af00      	add	r7, sp, #0
 801c90a:	4603      	mov	r3, r0
 801c90c:	60b9      	str	r1, [r7, #8]
 801c90e:	607a      	str	r2, [r7, #4]
 801c910:	81fb      	strh	r3, [r7, #14]
  options[options_out_len++] = DHCP_OPTION_END;
 801c912:	89fb      	ldrh	r3, [r7, #14]
 801c914:	1c5a      	adds	r2, r3, #1
 801c916:	81fa      	strh	r2, [r7, #14]
 801c918:	461a      	mov	r2, r3
 801c91a:	68bb      	ldr	r3, [r7, #8]
 801c91c:	4413      	add	r3, r2
 801c91e:	22ff      	movs	r2, #255	; 0xff
 801c920:	701a      	strb	r2, [r3, #0]
  /* packet is too small, or not 4 byte aligned? */
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 801c922:	e007      	b.n	801c934 <dhcp_option_trailer+0x30>
         (options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    options[options_out_len++] = 0;
 801c924:	89fb      	ldrh	r3, [r7, #14]
 801c926:	1c5a      	adds	r2, r3, #1
 801c928:	81fa      	strh	r2, [r7, #14]
 801c92a:	461a      	mov	r2, r3
 801c92c:	68bb      	ldr	r3, [r7, #8]
 801c92e:	4413      	add	r3, r2
 801c930:	2200      	movs	r2, #0
 801c932:	701a      	strb	r2, [r3, #0]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 801c934:	89fb      	ldrh	r3, [r7, #14]
 801c936:	2b43      	cmp	r3, #67	; 0x43
 801c938:	d904      	bls.n	801c944 <dhcp_option_trailer+0x40>
 801c93a:	89fb      	ldrh	r3, [r7, #14]
 801c93c:	f003 0303 	and.w	r3, r3, #3
 801c940:	2b00      	cmp	r3, #0
 801c942:	d002      	beq.n	801c94a <dhcp_option_trailer+0x46>
 801c944:	89fb      	ldrh	r3, [r7, #14]
 801c946:	2b43      	cmp	r3, #67	; 0x43
 801c948:	d9ec      	bls.n	801c924 <dhcp_option_trailer+0x20>
  }
  /* shrink the pbuf to the actual content length */
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 801c94a:	89fb      	ldrh	r3, [r7, #14]
 801c94c:	33f0      	adds	r3, #240	; 0xf0
 801c94e:	b29b      	uxth	r3, r3
 801c950:	4619      	mov	r1, r3
 801c952:	6878      	ldr	r0, [r7, #4]
 801c954:	f7f7 fdd6 	bl	8014504 <pbuf_realloc>
}
 801c958:	bf00      	nop
 801c95a:	3710      	adds	r7, #16
 801c95c:	46bd      	mov	sp, r7
 801c95e:	bd80      	pop	{r7, pc}

0801c960 <dhcp_supplied_address>:
 * @return 1 if DHCP supplied netif->ip_addr (states BOUND or RENEWING),
 *         0 otherwise
 */
u8_t
dhcp_supplied_address(const struct netif *netif)
{
 801c960:	b480      	push	{r7}
 801c962:	b085      	sub	sp, #20
 801c964:	af00      	add	r7, sp, #0
 801c966:	6078      	str	r0, [r7, #4]
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
 801c968:	687b      	ldr	r3, [r7, #4]
 801c96a:	2b00      	cmp	r3, #0
 801c96c:	d017      	beq.n	801c99e <dhcp_supplied_address+0x3e>
 801c96e:	687b      	ldr	r3, [r7, #4]
 801c970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801c972:	2b00      	cmp	r3, #0
 801c974:	d013      	beq.n	801c99e <dhcp_supplied_address+0x3e>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801c976:	687b      	ldr	r3, [r7, #4]
 801c978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801c97a:	60fb      	str	r3, [r7, #12]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801c97c:	68fb      	ldr	r3, [r7, #12]
 801c97e:	795b      	ldrb	r3, [r3, #5]
 801c980:	2b0a      	cmp	r3, #10
 801c982:	d007      	beq.n	801c994 <dhcp_supplied_address+0x34>
 801c984:	68fb      	ldr	r3, [r7, #12]
 801c986:	795b      	ldrb	r3, [r3, #5]
 801c988:	2b05      	cmp	r3, #5
 801c98a:	d003      	beq.n	801c994 <dhcp_supplied_address+0x34>
           (dhcp->state == DHCP_STATE_REBINDING);
 801c98c:	68fb      	ldr	r3, [r7, #12]
 801c98e:	795b      	ldrb	r3, [r3, #5]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801c990:	2b04      	cmp	r3, #4
 801c992:	d101      	bne.n	801c998 <dhcp_supplied_address+0x38>
 801c994:	2301      	movs	r3, #1
 801c996:	e000      	b.n	801c99a <dhcp_supplied_address+0x3a>
 801c998:	2300      	movs	r3, #0
 801c99a:	b2db      	uxtb	r3, r3
 801c99c:	e000      	b.n	801c9a0 <dhcp_supplied_address+0x40>
  }
  return 0;
 801c99e:	2300      	movs	r3, #0
}
 801c9a0:	4618      	mov	r0, r3
 801c9a2:	3714      	adds	r7, #20
 801c9a4:	46bd      	mov	sp, r7
 801c9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c9aa:	4770      	bx	lr

0801c9ac <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801c9ac:	b580      	push	{r7, lr}
 801c9ae:	b082      	sub	sp, #8
 801c9b0:	af00      	add	r7, sp, #0
 801c9b2:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801c9b4:	4915      	ldr	r1, [pc, #84]	; (801ca0c <etharp_free_entry+0x60>)
 801c9b6:	687a      	ldr	r2, [r7, #4]
 801c9b8:	4613      	mov	r3, r2
 801c9ba:	005b      	lsls	r3, r3, #1
 801c9bc:	4413      	add	r3, r2
 801c9be:	00db      	lsls	r3, r3, #3
 801c9c0:	440b      	add	r3, r1
 801c9c2:	681b      	ldr	r3, [r3, #0]
 801c9c4:	2b00      	cmp	r3, #0
 801c9c6:	d013      	beq.n	801c9f0 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801c9c8:	4910      	ldr	r1, [pc, #64]	; (801ca0c <etharp_free_entry+0x60>)
 801c9ca:	687a      	ldr	r2, [r7, #4]
 801c9cc:	4613      	mov	r3, r2
 801c9ce:	005b      	lsls	r3, r3, #1
 801c9d0:	4413      	add	r3, r2
 801c9d2:	00db      	lsls	r3, r3, #3
 801c9d4:	440b      	add	r3, r1
 801c9d6:	681b      	ldr	r3, [r3, #0]
 801c9d8:	4618      	mov	r0, r3
 801c9da:	f7f7 ff19 	bl	8014810 <pbuf_free>
    arp_table[i].q = NULL;
 801c9de:	490b      	ldr	r1, [pc, #44]	; (801ca0c <etharp_free_entry+0x60>)
 801c9e0:	687a      	ldr	r2, [r7, #4]
 801c9e2:	4613      	mov	r3, r2
 801c9e4:	005b      	lsls	r3, r3, #1
 801c9e6:	4413      	add	r3, r2
 801c9e8:	00db      	lsls	r3, r3, #3
 801c9ea:	440b      	add	r3, r1
 801c9ec:	2200      	movs	r2, #0
 801c9ee:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801c9f0:	4906      	ldr	r1, [pc, #24]	; (801ca0c <etharp_free_entry+0x60>)
 801c9f2:	687a      	ldr	r2, [r7, #4]
 801c9f4:	4613      	mov	r3, r2
 801c9f6:	005b      	lsls	r3, r3, #1
 801c9f8:	4413      	add	r3, r2
 801c9fa:	00db      	lsls	r3, r3, #3
 801c9fc:	440b      	add	r3, r1
 801c9fe:	3314      	adds	r3, #20
 801ca00:	2200      	movs	r2, #0
 801ca02:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801ca04:	bf00      	nop
 801ca06:	3708      	adds	r7, #8
 801ca08:	46bd      	mov	sp, r7
 801ca0a:	bd80      	pop	{r7, pc}
 801ca0c:	2000c2a8 	.word	0x2000c2a8

0801ca10 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801ca10:	b580      	push	{r7, lr}
 801ca12:	b082      	sub	sp, #8
 801ca14:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ca16:	2300      	movs	r3, #0
 801ca18:	607b      	str	r3, [r7, #4]
 801ca1a:	e096      	b.n	801cb4a <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801ca1c:	494f      	ldr	r1, [pc, #316]	; (801cb5c <etharp_tmr+0x14c>)
 801ca1e:	687a      	ldr	r2, [r7, #4]
 801ca20:	4613      	mov	r3, r2
 801ca22:	005b      	lsls	r3, r3, #1
 801ca24:	4413      	add	r3, r2
 801ca26:	00db      	lsls	r3, r3, #3
 801ca28:	440b      	add	r3, r1
 801ca2a:	3314      	adds	r3, #20
 801ca2c:	781b      	ldrb	r3, [r3, #0]
 801ca2e:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801ca30:	78fb      	ldrb	r3, [r7, #3]
 801ca32:	2b00      	cmp	r3, #0
 801ca34:	f000 8086 	beq.w	801cb44 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801ca38:	4948      	ldr	r1, [pc, #288]	; (801cb5c <etharp_tmr+0x14c>)
 801ca3a:	687a      	ldr	r2, [r7, #4]
 801ca3c:	4613      	mov	r3, r2
 801ca3e:	005b      	lsls	r3, r3, #1
 801ca40:	4413      	add	r3, r2
 801ca42:	00db      	lsls	r3, r3, #3
 801ca44:	440b      	add	r3, r1
 801ca46:	3312      	adds	r3, #18
 801ca48:	881b      	ldrh	r3, [r3, #0]
 801ca4a:	3301      	adds	r3, #1
 801ca4c:	b298      	uxth	r0, r3
 801ca4e:	4943      	ldr	r1, [pc, #268]	; (801cb5c <etharp_tmr+0x14c>)
 801ca50:	687a      	ldr	r2, [r7, #4]
 801ca52:	4613      	mov	r3, r2
 801ca54:	005b      	lsls	r3, r3, #1
 801ca56:	4413      	add	r3, r2
 801ca58:	00db      	lsls	r3, r3, #3
 801ca5a:	440b      	add	r3, r1
 801ca5c:	3312      	adds	r3, #18
 801ca5e:	4602      	mov	r2, r0
 801ca60:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801ca62:	493e      	ldr	r1, [pc, #248]	; (801cb5c <etharp_tmr+0x14c>)
 801ca64:	687a      	ldr	r2, [r7, #4]
 801ca66:	4613      	mov	r3, r2
 801ca68:	005b      	lsls	r3, r3, #1
 801ca6a:	4413      	add	r3, r2
 801ca6c:	00db      	lsls	r3, r3, #3
 801ca6e:	440b      	add	r3, r1
 801ca70:	3312      	adds	r3, #18
 801ca72:	881b      	ldrh	r3, [r3, #0]
 801ca74:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 801ca78:	d215      	bcs.n	801caa6 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801ca7a:	4938      	ldr	r1, [pc, #224]	; (801cb5c <etharp_tmr+0x14c>)
 801ca7c:	687a      	ldr	r2, [r7, #4]
 801ca7e:	4613      	mov	r3, r2
 801ca80:	005b      	lsls	r3, r3, #1
 801ca82:	4413      	add	r3, r2
 801ca84:	00db      	lsls	r3, r3, #3
 801ca86:	440b      	add	r3, r1
 801ca88:	3314      	adds	r3, #20
 801ca8a:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801ca8c:	2b01      	cmp	r3, #1
 801ca8e:	d10e      	bne.n	801caae <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801ca90:	4932      	ldr	r1, [pc, #200]	; (801cb5c <etharp_tmr+0x14c>)
 801ca92:	687a      	ldr	r2, [r7, #4]
 801ca94:	4613      	mov	r3, r2
 801ca96:	005b      	lsls	r3, r3, #1
 801ca98:	4413      	add	r3, r2
 801ca9a:	00db      	lsls	r3, r3, #3
 801ca9c:	440b      	add	r3, r1
 801ca9e:	3312      	adds	r3, #18
 801caa0:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801caa2:	2b04      	cmp	r3, #4
 801caa4:	d903      	bls.n	801caae <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801caa6:	6878      	ldr	r0, [r7, #4]
 801caa8:	f7ff ff80 	bl	801c9ac <etharp_free_entry>
 801caac:	e04a      	b.n	801cb44 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801caae:	492b      	ldr	r1, [pc, #172]	; (801cb5c <etharp_tmr+0x14c>)
 801cab0:	687a      	ldr	r2, [r7, #4]
 801cab2:	4613      	mov	r3, r2
 801cab4:	005b      	lsls	r3, r3, #1
 801cab6:	4413      	add	r3, r2
 801cab8:	00db      	lsls	r3, r3, #3
 801caba:	440b      	add	r3, r1
 801cabc:	3314      	adds	r3, #20
 801cabe:	781b      	ldrb	r3, [r3, #0]
 801cac0:	2b03      	cmp	r3, #3
 801cac2:	d10a      	bne.n	801cada <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801cac4:	4925      	ldr	r1, [pc, #148]	; (801cb5c <etharp_tmr+0x14c>)
 801cac6:	687a      	ldr	r2, [r7, #4]
 801cac8:	4613      	mov	r3, r2
 801caca:	005b      	lsls	r3, r3, #1
 801cacc:	4413      	add	r3, r2
 801cace:	00db      	lsls	r3, r3, #3
 801cad0:	440b      	add	r3, r1
 801cad2:	3314      	adds	r3, #20
 801cad4:	2204      	movs	r2, #4
 801cad6:	701a      	strb	r2, [r3, #0]
 801cad8:	e034      	b.n	801cb44 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801cada:	4920      	ldr	r1, [pc, #128]	; (801cb5c <etharp_tmr+0x14c>)
 801cadc:	687a      	ldr	r2, [r7, #4]
 801cade:	4613      	mov	r3, r2
 801cae0:	005b      	lsls	r3, r3, #1
 801cae2:	4413      	add	r3, r2
 801cae4:	00db      	lsls	r3, r3, #3
 801cae6:	440b      	add	r3, r1
 801cae8:	3314      	adds	r3, #20
 801caea:	781b      	ldrb	r3, [r3, #0]
 801caec:	2b04      	cmp	r3, #4
 801caee:	d10a      	bne.n	801cb06 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801caf0:	491a      	ldr	r1, [pc, #104]	; (801cb5c <etharp_tmr+0x14c>)
 801caf2:	687a      	ldr	r2, [r7, #4]
 801caf4:	4613      	mov	r3, r2
 801caf6:	005b      	lsls	r3, r3, #1
 801caf8:	4413      	add	r3, r2
 801cafa:	00db      	lsls	r3, r3, #3
 801cafc:	440b      	add	r3, r1
 801cafe:	3314      	adds	r3, #20
 801cb00:	2202      	movs	r2, #2
 801cb02:	701a      	strb	r2, [r3, #0]
 801cb04:	e01e      	b.n	801cb44 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801cb06:	4915      	ldr	r1, [pc, #84]	; (801cb5c <etharp_tmr+0x14c>)
 801cb08:	687a      	ldr	r2, [r7, #4]
 801cb0a:	4613      	mov	r3, r2
 801cb0c:	005b      	lsls	r3, r3, #1
 801cb0e:	4413      	add	r3, r2
 801cb10:	00db      	lsls	r3, r3, #3
 801cb12:	440b      	add	r3, r1
 801cb14:	3314      	adds	r3, #20
 801cb16:	781b      	ldrb	r3, [r3, #0]
 801cb18:	2b01      	cmp	r3, #1
 801cb1a:	d113      	bne.n	801cb44 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801cb1c:	490f      	ldr	r1, [pc, #60]	; (801cb5c <etharp_tmr+0x14c>)
 801cb1e:	687a      	ldr	r2, [r7, #4]
 801cb20:	4613      	mov	r3, r2
 801cb22:	005b      	lsls	r3, r3, #1
 801cb24:	4413      	add	r3, r2
 801cb26:	00db      	lsls	r3, r3, #3
 801cb28:	440b      	add	r3, r1
 801cb2a:	3308      	adds	r3, #8
 801cb2c:	6818      	ldr	r0, [r3, #0]
 801cb2e:	687a      	ldr	r2, [r7, #4]
 801cb30:	4613      	mov	r3, r2
 801cb32:	005b      	lsls	r3, r3, #1
 801cb34:	4413      	add	r3, r2
 801cb36:	00db      	lsls	r3, r3, #3
 801cb38:	4a08      	ldr	r2, [pc, #32]	; (801cb5c <etharp_tmr+0x14c>)
 801cb3a:	4413      	add	r3, r2
 801cb3c:	3304      	adds	r3, #4
 801cb3e:	4619      	mov	r1, r3
 801cb40:	f000 fe72 	bl	801d828 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801cb44:	687b      	ldr	r3, [r7, #4]
 801cb46:	3301      	adds	r3, #1
 801cb48:	607b      	str	r3, [r7, #4]
 801cb4a:	687b      	ldr	r3, [r7, #4]
 801cb4c:	2b09      	cmp	r3, #9
 801cb4e:	f77f af65 	ble.w	801ca1c <etharp_tmr+0xc>
      }
    }
  }
}
 801cb52:	bf00      	nop
 801cb54:	bf00      	nop
 801cb56:	3708      	adds	r7, #8
 801cb58:	46bd      	mov	sp, r7
 801cb5a:	bd80      	pop	{r7, pc}
 801cb5c:	2000c2a8 	.word	0x2000c2a8

0801cb60 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801cb60:	b580      	push	{r7, lr}
 801cb62:	b08a      	sub	sp, #40	; 0x28
 801cb64:	af00      	add	r7, sp, #0
 801cb66:	60f8      	str	r0, [r7, #12]
 801cb68:	460b      	mov	r3, r1
 801cb6a:	607a      	str	r2, [r7, #4]
 801cb6c:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801cb6e:	230a      	movs	r3, #10
 801cb70:	84fb      	strh	r3, [r7, #38]	; 0x26
 801cb72:	230a      	movs	r3, #10
 801cb74:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801cb76:	230a      	movs	r3, #10
 801cb78:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 801cb7a:	2300      	movs	r3, #0
 801cb7c:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801cb7e:	230a      	movs	r3, #10
 801cb80:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801cb82:	2300      	movs	r3, #0
 801cb84:	83bb      	strh	r3, [r7, #28]
 801cb86:	2300      	movs	r3, #0
 801cb88:	837b      	strh	r3, [r7, #26]
 801cb8a:	2300      	movs	r3, #0
 801cb8c:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801cb8e:	2300      	movs	r3, #0
 801cb90:	843b      	strh	r3, [r7, #32]
 801cb92:	e0ae      	b.n	801ccf2 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801cb94:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cb98:	49a6      	ldr	r1, [pc, #664]	; (801ce34 <etharp_find_entry+0x2d4>)
 801cb9a:	4613      	mov	r3, r2
 801cb9c:	005b      	lsls	r3, r3, #1
 801cb9e:	4413      	add	r3, r2
 801cba0:	00db      	lsls	r3, r3, #3
 801cba2:	440b      	add	r3, r1
 801cba4:	3314      	adds	r3, #20
 801cba6:	781b      	ldrb	r3, [r3, #0]
 801cba8:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801cbaa:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801cbae:	2b0a      	cmp	r3, #10
 801cbb0:	d105      	bne.n	801cbbe <etharp_find_entry+0x5e>
 801cbb2:	7dfb      	ldrb	r3, [r7, #23]
 801cbb4:	2b00      	cmp	r3, #0
 801cbb6:	d102      	bne.n	801cbbe <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801cbb8:	8c3b      	ldrh	r3, [r7, #32]
 801cbba:	847b      	strh	r3, [r7, #34]	; 0x22
 801cbbc:	e095      	b.n	801ccea <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801cbbe:	7dfb      	ldrb	r3, [r7, #23]
 801cbc0:	2b00      	cmp	r3, #0
 801cbc2:	f000 8092 	beq.w	801ccea <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801cbc6:	7dfb      	ldrb	r3, [r7, #23]
 801cbc8:	2b01      	cmp	r3, #1
 801cbca:	d009      	beq.n	801cbe0 <etharp_find_entry+0x80>
 801cbcc:	7dfb      	ldrb	r3, [r7, #23]
 801cbce:	2b01      	cmp	r3, #1
 801cbd0:	d806      	bhi.n	801cbe0 <etharp_find_entry+0x80>
 801cbd2:	4b99      	ldr	r3, [pc, #612]	; (801ce38 <etharp_find_entry+0x2d8>)
 801cbd4:	f240 1223 	movw	r2, #291	; 0x123
 801cbd8:	4998      	ldr	r1, [pc, #608]	; (801ce3c <etharp_find_entry+0x2dc>)
 801cbda:	4899      	ldr	r0, [pc, #612]	; (801ce40 <etharp_find_entry+0x2e0>)
 801cbdc:	f002 fb24 	bl	801f228 <printf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801cbe0:	68fb      	ldr	r3, [r7, #12]
 801cbe2:	2b00      	cmp	r3, #0
 801cbe4:	d020      	beq.n	801cc28 <etharp_find_entry+0xc8>
 801cbe6:	68fb      	ldr	r3, [r7, #12]
 801cbe8:	6819      	ldr	r1, [r3, #0]
 801cbea:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cbee:	4891      	ldr	r0, [pc, #580]	; (801ce34 <etharp_find_entry+0x2d4>)
 801cbf0:	4613      	mov	r3, r2
 801cbf2:	005b      	lsls	r3, r3, #1
 801cbf4:	4413      	add	r3, r2
 801cbf6:	00db      	lsls	r3, r3, #3
 801cbf8:	4403      	add	r3, r0
 801cbfa:	3304      	adds	r3, #4
 801cbfc:	681b      	ldr	r3, [r3, #0]
 801cbfe:	4299      	cmp	r1, r3
 801cc00:	d112      	bne.n	801cc28 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801cc02:	687b      	ldr	r3, [r7, #4]
 801cc04:	2b00      	cmp	r3, #0
 801cc06:	d00c      	beq.n	801cc22 <etharp_find_entry+0xc2>
 801cc08:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cc0c:	4989      	ldr	r1, [pc, #548]	; (801ce34 <etharp_find_entry+0x2d4>)
 801cc0e:	4613      	mov	r3, r2
 801cc10:	005b      	lsls	r3, r3, #1
 801cc12:	4413      	add	r3, r2
 801cc14:	00db      	lsls	r3, r3, #3
 801cc16:	440b      	add	r3, r1
 801cc18:	3308      	adds	r3, #8
 801cc1a:	681b      	ldr	r3, [r3, #0]
 801cc1c:	687a      	ldr	r2, [r7, #4]
 801cc1e:	429a      	cmp	r2, r3
 801cc20:	d102      	bne.n	801cc28 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801cc22:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801cc26:	e100      	b.n	801ce2a <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801cc28:	7dfb      	ldrb	r3, [r7, #23]
 801cc2a:	2b01      	cmp	r3, #1
 801cc2c:	d140      	bne.n	801ccb0 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801cc2e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cc32:	4980      	ldr	r1, [pc, #512]	; (801ce34 <etharp_find_entry+0x2d4>)
 801cc34:	4613      	mov	r3, r2
 801cc36:	005b      	lsls	r3, r3, #1
 801cc38:	4413      	add	r3, r2
 801cc3a:	00db      	lsls	r3, r3, #3
 801cc3c:	440b      	add	r3, r1
 801cc3e:	681b      	ldr	r3, [r3, #0]
 801cc40:	2b00      	cmp	r3, #0
 801cc42:	d01a      	beq.n	801cc7a <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801cc44:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cc48:	497a      	ldr	r1, [pc, #488]	; (801ce34 <etharp_find_entry+0x2d4>)
 801cc4a:	4613      	mov	r3, r2
 801cc4c:	005b      	lsls	r3, r3, #1
 801cc4e:	4413      	add	r3, r2
 801cc50:	00db      	lsls	r3, r3, #3
 801cc52:	440b      	add	r3, r1
 801cc54:	3312      	adds	r3, #18
 801cc56:	881b      	ldrh	r3, [r3, #0]
 801cc58:	8bba      	ldrh	r2, [r7, #28]
 801cc5a:	429a      	cmp	r2, r3
 801cc5c:	d845      	bhi.n	801ccea <etharp_find_entry+0x18a>
            old_queue = i;
 801cc5e:	8c3b      	ldrh	r3, [r7, #32]
 801cc60:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801cc62:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cc66:	4973      	ldr	r1, [pc, #460]	; (801ce34 <etharp_find_entry+0x2d4>)
 801cc68:	4613      	mov	r3, r2
 801cc6a:	005b      	lsls	r3, r3, #1
 801cc6c:	4413      	add	r3, r2
 801cc6e:	00db      	lsls	r3, r3, #3
 801cc70:	440b      	add	r3, r1
 801cc72:	3312      	adds	r3, #18
 801cc74:	881b      	ldrh	r3, [r3, #0]
 801cc76:	83bb      	strh	r3, [r7, #28]
 801cc78:	e037      	b.n	801ccea <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801cc7a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cc7e:	496d      	ldr	r1, [pc, #436]	; (801ce34 <etharp_find_entry+0x2d4>)
 801cc80:	4613      	mov	r3, r2
 801cc82:	005b      	lsls	r3, r3, #1
 801cc84:	4413      	add	r3, r2
 801cc86:	00db      	lsls	r3, r3, #3
 801cc88:	440b      	add	r3, r1
 801cc8a:	3312      	adds	r3, #18
 801cc8c:	881b      	ldrh	r3, [r3, #0]
 801cc8e:	8b7a      	ldrh	r2, [r7, #26]
 801cc90:	429a      	cmp	r2, r3
 801cc92:	d82a      	bhi.n	801ccea <etharp_find_entry+0x18a>
            old_pending = i;
 801cc94:	8c3b      	ldrh	r3, [r7, #32]
 801cc96:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 801cc98:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cc9c:	4965      	ldr	r1, [pc, #404]	; (801ce34 <etharp_find_entry+0x2d4>)
 801cc9e:	4613      	mov	r3, r2
 801cca0:	005b      	lsls	r3, r3, #1
 801cca2:	4413      	add	r3, r2
 801cca4:	00db      	lsls	r3, r3, #3
 801cca6:	440b      	add	r3, r1
 801cca8:	3312      	adds	r3, #18
 801ccaa:	881b      	ldrh	r3, [r3, #0]
 801ccac:	837b      	strh	r3, [r7, #26]
 801ccae:	e01c      	b.n	801ccea <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801ccb0:	7dfb      	ldrb	r3, [r7, #23]
 801ccb2:	2b01      	cmp	r3, #1
 801ccb4:	d919      	bls.n	801ccea <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801ccb6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ccba:	495e      	ldr	r1, [pc, #376]	; (801ce34 <etharp_find_entry+0x2d4>)
 801ccbc:	4613      	mov	r3, r2
 801ccbe:	005b      	lsls	r3, r3, #1
 801ccc0:	4413      	add	r3, r2
 801ccc2:	00db      	lsls	r3, r3, #3
 801ccc4:	440b      	add	r3, r1
 801ccc6:	3312      	adds	r3, #18
 801ccc8:	881b      	ldrh	r3, [r3, #0]
 801ccca:	8b3a      	ldrh	r2, [r7, #24]
 801cccc:	429a      	cmp	r2, r3
 801ccce:	d80c      	bhi.n	801ccea <etharp_find_entry+0x18a>
            old_stable = i;
 801ccd0:	8c3b      	ldrh	r3, [r7, #32]
 801ccd2:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 801ccd4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ccd8:	4956      	ldr	r1, [pc, #344]	; (801ce34 <etharp_find_entry+0x2d4>)
 801ccda:	4613      	mov	r3, r2
 801ccdc:	005b      	lsls	r3, r3, #1
 801ccde:	4413      	add	r3, r2
 801cce0:	00db      	lsls	r3, r3, #3
 801cce2:	440b      	add	r3, r1
 801cce4:	3312      	adds	r3, #18
 801cce6:	881b      	ldrh	r3, [r3, #0]
 801cce8:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ccea:	8c3b      	ldrh	r3, [r7, #32]
 801ccec:	3301      	adds	r3, #1
 801ccee:	b29b      	uxth	r3, r3
 801ccf0:	843b      	strh	r3, [r7, #32]
 801ccf2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801ccf6:	2b09      	cmp	r3, #9
 801ccf8:	f77f af4c 	ble.w	801cb94 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801ccfc:	7afb      	ldrb	r3, [r7, #11]
 801ccfe:	f003 0302 	and.w	r3, r3, #2
 801cd02:	2b00      	cmp	r3, #0
 801cd04:	d108      	bne.n	801cd18 <etharp_find_entry+0x1b8>
 801cd06:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801cd0a:	2b0a      	cmp	r3, #10
 801cd0c:	d107      	bne.n	801cd1e <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801cd0e:	7afb      	ldrb	r3, [r7, #11]
 801cd10:	f003 0301 	and.w	r3, r3, #1
 801cd14:	2b00      	cmp	r3, #0
 801cd16:	d102      	bne.n	801cd1e <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801cd18:	f04f 33ff 	mov.w	r3, #4294967295
 801cd1c:	e085      	b.n	801ce2a <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801cd1e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801cd22:	2b09      	cmp	r3, #9
 801cd24:	dc02      	bgt.n	801cd2c <etharp_find_entry+0x1cc>
    i = empty;
 801cd26:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801cd28:	843b      	strh	r3, [r7, #32]
 801cd2a:	e039      	b.n	801cda0 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801cd2c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 801cd30:	2b09      	cmp	r3, #9
 801cd32:	dc14      	bgt.n	801cd5e <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801cd34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801cd36:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801cd38:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cd3c:	493d      	ldr	r1, [pc, #244]	; (801ce34 <etharp_find_entry+0x2d4>)
 801cd3e:	4613      	mov	r3, r2
 801cd40:	005b      	lsls	r3, r3, #1
 801cd42:	4413      	add	r3, r2
 801cd44:	00db      	lsls	r3, r3, #3
 801cd46:	440b      	add	r3, r1
 801cd48:	681b      	ldr	r3, [r3, #0]
 801cd4a:	2b00      	cmp	r3, #0
 801cd4c:	d018      	beq.n	801cd80 <etharp_find_entry+0x220>
 801cd4e:	4b3a      	ldr	r3, [pc, #232]	; (801ce38 <etharp_find_entry+0x2d8>)
 801cd50:	f240 126d 	movw	r2, #365	; 0x16d
 801cd54:	493b      	ldr	r1, [pc, #236]	; (801ce44 <etharp_find_entry+0x2e4>)
 801cd56:	483a      	ldr	r0, [pc, #232]	; (801ce40 <etharp_find_entry+0x2e0>)
 801cd58:	f002 fa66 	bl	801f228 <printf>
 801cd5c:	e010      	b.n	801cd80 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801cd5e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801cd62:	2b09      	cmp	r3, #9
 801cd64:	dc02      	bgt.n	801cd6c <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801cd66:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801cd68:	843b      	strh	r3, [r7, #32]
 801cd6a:	e009      	b.n	801cd80 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801cd6c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801cd70:	2b09      	cmp	r3, #9
 801cd72:	dc02      	bgt.n	801cd7a <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801cd74:	8bfb      	ldrh	r3, [r7, #30]
 801cd76:	843b      	strh	r3, [r7, #32]
 801cd78:	e002      	b.n	801cd80 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801cd7a:	f04f 33ff 	mov.w	r3, #4294967295
 801cd7e:	e054      	b.n	801ce2a <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801cd80:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801cd84:	2b09      	cmp	r3, #9
 801cd86:	dd06      	ble.n	801cd96 <etharp_find_entry+0x236>
 801cd88:	4b2b      	ldr	r3, [pc, #172]	; (801ce38 <etharp_find_entry+0x2d8>)
 801cd8a:	f240 127f 	movw	r2, #383	; 0x17f
 801cd8e:	492e      	ldr	r1, [pc, #184]	; (801ce48 <etharp_find_entry+0x2e8>)
 801cd90:	482b      	ldr	r0, [pc, #172]	; (801ce40 <etharp_find_entry+0x2e0>)
 801cd92:	f002 fa49 	bl	801f228 <printf>
    etharp_free_entry(i);
 801cd96:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801cd9a:	4618      	mov	r0, r3
 801cd9c:	f7ff fe06 	bl	801c9ac <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801cda0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801cda4:	2b09      	cmp	r3, #9
 801cda6:	dd06      	ble.n	801cdb6 <etharp_find_entry+0x256>
 801cda8:	4b23      	ldr	r3, [pc, #140]	; (801ce38 <etharp_find_entry+0x2d8>)
 801cdaa:	f240 1283 	movw	r2, #387	; 0x183
 801cdae:	4926      	ldr	r1, [pc, #152]	; (801ce48 <etharp_find_entry+0x2e8>)
 801cdb0:	4823      	ldr	r0, [pc, #140]	; (801ce40 <etharp_find_entry+0x2e0>)
 801cdb2:	f002 fa39 	bl	801f228 <printf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801cdb6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cdba:	491e      	ldr	r1, [pc, #120]	; (801ce34 <etharp_find_entry+0x2d4>)
 801cdbc:	4613      	mov	r3, r2
 801cdbe:	005b      	lsls	r3, r3, #1
 801cdc0:	4413      	add	r3, r2
 801cdc2:	00db      	lsls	r3, r3, #3
 801cdc4:	440b      	add	r3, r1
 801cdc6:	3314      	adds	r3, #20
 801cdc8:	781b      	ldrb	r3, [r3, #0]
 801cdca:	2b00      	cmp	r3, #0
 801cdcc:	d006      	beq.n	801cddc <etharp_find_entry+0x27c>
 801cdce:	4b1a      	ldr	r3, [pc, #104]	; (801ce38 <etharp_find_entry+0x2d8>)
 801cdd0:	f44f 72c2 	mov.w	r2, #388	; 0x184
 801cdd4:	491d      	ldr	r1, [pc, #116]	; (801ce4c <etharp_find_entry+0x2ec>)
 801cdd6:	481a      	ldr	r0, [pc, #104]	; (801ce40 <etharp_find_entry+0x2e0>)
 801cdd8:	f002 fa26 	bl	801f228 <printf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801cddc:	68fb      	ldr	r3, [r7, #12]
 801cdde:	2b00      	cmp	r3, #0
 801cde0:	d00b      	beq.n	801cdfa <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801cde2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cde6:	68fb      	ldr	r3, [r7, #12]
 801cde8:	6819      	ldr	r1, [r3, #0]
 801cdea:	4812      	ldr	r0, [pc, #72]	; (801ce34 <etharp_find_entry+0x2d4>)
 801cdec:	4613      	mov	r3, r2
 801cdee:	005b      	lsls	r3, r3, #1
 801cdf0:	4413      	add	r3, r2
 801cdf2:	00db      	lsls	r3, r3, #3
 801cdf4:	4403      	add	r3, r0
 801cdf6:	3304      	adds	r3, #4
 801cdf8:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801cdfa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cdfe:	490d      	ldr	r1, [pc, #52]	; (801ce34 <etharp_find_entry+0x2d4>)
 801ce00:	4613      	mov	r3, r2
 801ce02:	005b      	lsls	r3, r3, #1
 801ce04:	4413      	add	r3, r2
 801ce06:	00db      	lsls	r3, r3, #3
 801ce08:	440b      	add	r3, r1
 801ce0a:	3312      	adds	r3, #18
 801ce0c:	2200      	movs	r2, #0
 801ce0e:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801ce10:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ce14:	4907      	ldr	r1, [pc, #28]	; (801ce34 <etharp_find_entry+0x2d4>)
 801ce16:	4613      	mov	r3, r2
 801ce18:	005b      	lsls	r3, r3, #1
 801ce1a:	4413      	add	r3, r2
 801ce1c:	00db      	lsls	r3, r3, #3
 801ce1e:	440b      	add	r3, r1
 801ce20:	3308      	adds	r3, #8
 801ce22:	687a      	ldr	r2, [r7, #4]
 801ce24:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801ce26:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801ce2a:	4618      	mov	r0, r3
 801ce2c:	3728      	adds	r7, #40	; 0x28
 801ce2e:	46bd      	mov	sp, r7
 801ce30:	bd80      	pop	{r7, pc}
 801ce32:	bf00      	nop
 801ce34:	2000c2a8 	.word	0x2000c2a8
 801ce38:	08027d50 	.word	0x08027d50
 801ce3c:	08027d88 	.word	0x08027d88
 801ce40:	08027dc8 	.word	0x08027dc8
 801ce44:	08027df0 	.word	0x08027df0
 801ce48:	08027e08 	.word	0x08027e08
 801ce4c:	08027e1c 	.word	0x08027e1c

0801ce50 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801ce50:	b580      	push	{r7, lr}
 801ce52:	b088      	sub	sp, #32
 801ce54:	af02      	add	r7, sp, #8
 801ce56:	60f8      	str	r0, [r7, #12]
 801ce58:	60b9      	str	r1, [r7, #8]
 801ce5a:	607a      	str	r2, [r7, #4]
 801ce5c:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801ce5e:	68fb      	ldr	r3, [r7, #12]
 801ce60:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801ce64:	2b06      	cmp	r3, #6
 801ce66:	d006      	beq.n	801ce76 <etharp_update_arp_entry+0x26>
 801ce68:	4b48      	ldr	r3, [pc, #288]	; (801cf8c <etharp_update_arp_entry+0x13c>)
 801ce6a:	f240 12a9 	movw	r2, #425	; 0x1a9
 801ce6e:	4948      	ldr	r1, [pc, #288]	; (801cf90 <etharp_update_arp_entry+0x140>)
 801ce70:	4848      	ldr	r0, [pc, #288]	; (801cf94 <etharp_update_arp_entry+0x144>)
 801ce72:	f002 f9d9 	bl	801f228 <printf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801ce76:	68bb      	ldr	r3, [r7, #8]
 801ce78:	2b00      	cmp	r3, #0
 801ce7a:	d012      	beq.n	801cea2 <etharp_update_arp_entry+0x52>
 801ce7c:	68bb      	ldr	r3, [r7, #8]
 801ce7e:	681b      	ldr	r3, [r3, #0]
 801ce80:	2b00      	cmp	r3, #0
 801ce82:	d00e      	beq.n	801cea2 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801ce84:	68bb      	ldr	r3, [r7, #8]
 801ce86:	681b      	ldr	r3, [r3, #0]
 801ce88:	68f9      	ldr	r1, [r7, #12]
 801ce8a:	4618      	mov	r0, r3
 801ce8c:	f001 f920 	bl	801e0d0 <ip4_addr_isbroadcast_u32>
 801ce90:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801ce92:	2b00      	cmp	r3, #0
 801ce94:	d105      	bne.n	801cea2 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801ce96:	68bb      	ldr	r3, [r7, #8]
 801ce98:	681b      	ldr	r3, [r3, #0]
 801ce9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801ce9e:	2be0      	cmp	r3, #224	; 0xe0
 801cea0:	d102      	bne.n	801cea8 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801cea2:	f06f 030f 	mvn.w	r3, #15
 801cea6:	e06c      	b.n	801cf82 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801cea8:	78fb      	ldrb	r3, [r7, #3]
 801ceaa:	68fa      	ldr	r2, [r7, #12]
 801ceac:	4619      	mov	r1, r3
 801ceae:	68b8      	ldr	r0, [r7, #8]
 801ceb0:	f7ff fe56 	bl	801cb60 <etharp_find_entry>
 801ceb4:	4603      	mov	r3, r0
 801ceb6:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801ceb8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801cebc:	2b00      	cmp	r3, #0
 801cebe:	da02      	bge.n	801cec6 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801cec0:	8afb      	ldrh	r3, [r7, #22]
 801cec2:	b25b      	sxtb	r3, r3
 801cec4:	e05d      	b.n	801cf82 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801cec6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ceca:	4933      	ldr	r1, [pc, #204]	; (801cf98 <etharp_update_arp_entry+0x148>)
 801cecc:	4613      	mov	r3, r2
 801cece:	005b      	lsls	r3, r3, #1
 801ced0:	4413      	add	r3, r2
 801ced2:	00db      	lsls	r3, r3, #3
 801ced4:	440b      	add	r3, r1
 801ced6:	3314      	adds	r3, #20
 801ced8:	2202      	movs	r2, #2
 801ceda:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801cedc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801cee0:	492d      	ldr	r1, [pc, #180]	; (801cf98 <etharp_update_arp_entry+0x148>)
 801cee2:	4613      	mov	r3, r2
 801cee4:	005b      	lsls	r3, r3, #1
 801cee6:	4413      	add	r3, r2
 801cee8:	00db      	lsls	r3, r3, #3
 801ceea:	440b      	add	r3, r1
 801ceec:	3308      	adds	r3, #8
 801ceee:	68fa      	ldr	r2, [r7, #12]
 801cef0:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801cef2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801cef6:	4613      	mov	r3, r2
 801cef8:	005b      	lsls	r3, r3, #1
 801cefa:	4413      	add	r3, r2
 801cefc:	00db      	lsls	r3, r3, #3
 801cefe:	3308      	adds	r3, #8
 801cf00:	4a25      	ldr	r2, [pc, #148]	; (801cf98 <etharp_update_arp_entry+0x148>)
 801cf02:	4413      	add	r3, r2
 801cf04:	3304      	adds	r3, #4
 801cf06:	2206      	movs	r2, #6
 801cf08:	6879      	ldr	r1, [r7, #4]
 801cf0a:	4618      	mov	r0, r3
 801cf0c:	f002 f95c 	bl	801f1c8 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801cf10:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801cf14:	4920      	ldr	r1, [pc, #128]	; (801cf98 <etharp_update_arp_entry+0x148>)
 801cf16:	4613      	mov	r3, r2
 801cf18:	005b      	lsls	r3, r3, #1
 801cf1a:	4413      	add	r3, r2
 801cf1c:	00db      	lsls	r3, r3, #3
 801cf1e:	440b      	add	r3, r1
 801cf20:	3312      	adds	r3, #18
 801cf22:	2200      	movs	r2, #0
 801cf24:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801cf26:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801cf2a:	491b      	ldr	r1, [pc, #108]	; (801cf98 <etharp_update_arp_entry+0x148>)
 801cf2c:	4613      	mov	r3, r2
 801cf2e:	005b      	lsls	r3, r3, #1
 801cf30:	4413      	add	r3, r2
 801cf32:	00db      	lsls	r3, r3, #3
 801cf34:	440b      	add	r3, r1
 801cf36:	681b      	ldr	r3, [r3, #0]
 801cf38:	2b00      	cmp	r3, #0
 801cf3a:	d021      	beq.n	801cf80 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801cf3c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801cf40:	4915      	ldr	r1, [pc, #84]	; (801cf98 <etharp_update_arp_entry+0x148>)
 801cf42:	4613      	mov	r3, r2
 801cf44:	005b      	lsls	r3, r3, #1
 801cf46:	4413      	add	r3, r2
 801cf48:	00db      	lsls	r3, r3, #3
 801cf4a:	440b      	add	r3, r1
 801cf4c:	681b      	ldr	r3, [r3, #0]
 801cf4e:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801cf50:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801cf54:	4910      	ldr	r1, [pc, #64]	; (801cf98 <etharp_update_arp_entry+0x148>)
 801cf56:	4613      	mov	r3, r2
 801cf58:	005b      	lsls	r3, r3, #1
 801cf5a:	4413      	add	r3, r2
 801cf5c:	00db      	lsls	r3, r3, #3
 801cf5e:	440b      	add	r3, r1
 801cf60:	2200      	movs	r2, #0
 801cf62:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801cf64:	68fb      	ldr	r3, [r7, #12]
 801cf66:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 801cf6a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801cf6e:	9300      	str	r3, [sp, #0]
 801cf70:	687b      	ldr	r3, [r7, #4]
 801cf72:	6939      	ldr	r1, [r7, #16]
 801cf74:	68f8      	ldr	r0, [r7, #12]
 801cf76:	f001 ffb9 	bl	801eeec <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801cf7a:	6938      	ldr	r0, [r7, #16]
 801cf7c:	f7f7 fc48 	bl	8014810 <pbuf_free>
  }
  return ERR_OK;
 801cf80:	2300      	movs	r3, #0
}
 801cf82:	4618      	mov	r0, r3
 801cf84:	3718      	adds	r7, #24
 801cf86:	46bd      	mov	sp, r7
 801cf88:	bd80      	pop	{r7, pc}
 801cf8a:	bf00      	nop
 801cf8c:	08027d50 	.word	0x08027d50
 801cf90:	08027e48 	.word	0x08027e48
 801cf94:	08027dc8 	.word	0x08027dc8
 801cf98:	2000c2a8 	.word	0x2000c2a8

0801cf9c <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801cf9c:	b580      	push	{r7, lr}
 801cf9e:	b084      	sub	sp, #16
 801cfa0:	af00      	add	r7, sp, #0
 801cfa2:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801cfa4:	2300      	movs	r3, #0
 801cfa6:	60fb      	str	r3, [r7, #12]
 801cfa8:	e01e      	b.n	801cfe8 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801cfaa:	4913      	ldr	r1, [pc, #76]	; (801cff8 <etharp_cleanup_netif+0x5c>)
 801cfac:	68fa      	ldr	r2, [r7, #12]
 801cfae:	4613      	mov	r3, r2
 801cfb0:	005b      	lsls	r3, r3, #1
 801cfb2:	4413      	add	r3, r2
 801cfb4:	00db      	lsls	r3, r3, #3
 801cfb6:	440b      	add	r3, r1
 801cfb8:	3314      	adds	r3, #20
 801cfba:	781b      	ldrb	r3, [r3, #0]
 801cfbc:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801cfbe:	7afb      	ldrb	r3, [r7, #11]
 801cfc0:	2b00      	cmp	r3, #0
 801cfc2:	d00e      	beq.n	801cfe2 <etharp_cleanup_netif+0x46>
 801cfc4:	490c      	ldr	r1, [pc, #48]	; (801cff8 <etharp_cleanup_netif+0x5c>)
 801cfc6:	68fa      	ldr	r2, [r7, #12]
 801cfc8:	4613      	mov	r3, r2
 801cfca:	005b      	lsls	r3, r3, #1
 801cfcc:	4413      	add	r3, r2
 801cfce:	00db      	lsls	r3, r3, #3
 801cfd0:	440b      	add	r3, r1
 801cfd2:	3308      	adds	r3, #8
 801cfd4:	681b      	ldr	r3, [r3, #0]
 801cfd6:	687a      	ldr	r2, [r7, #4]
 801cfd8:	429a      	cmp	r2, r3
 801cfda:	d102      	bne.n	801cfe2 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801cfdc:	68f8      	ldr	r0, [r7, #12]
 801cfde:	f7ff fce5 	bl	801c9ac <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801cfe2:	68fb      	ldr	r3, [r7, #12]
 801cfe4:	3301      	adds	r3, #1
 801cfe6:	60fb      	str	r3, [r7, #12]
 801cfe8:	68fb      	ldr	r3, [r7, #12]
 801cfea:	2b09      	cmp	r3, #9
 801cfec:	dddd      	ble.n	801cfaa <etharp_cleanup_netif+0xe>
    }
  }
}
 801cfee:	bf00      	nop
 801cff0:	bf00      	nop
 801cff2:	3710      	adds	r7, #16
 801cff4:	46bd      	mov	sp, r7
 801cff6:	bd80      	pop	{r7, pc}
 801cff8:	2000c2a8 	.word	0x2000c2a8

0801cffc <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801cffc:	b5b0      	push	{r4, r5, r7, lr}
 801cffe:	b08a      	sub	sp, #40	; 0x28
 801d000:	af04      	add	r7, sp, #16
 801d002:	6078      	str	r0, [r7, #4]
 801d004:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801d006:	683b      	ldr	r3, [r7, #0]
 801d008:	2b00      	cmp	r3, #0
 801d00a:	d107      	bne.n	801d01c <etharp_input+0x20>
 801d00c:	4b3f      	ldr	r3, [pc, #252]	; (801d10c <etharp_input+0x110>)
 801d00e:	f240 228a 	movw	r2, #650	; 0x28a
 801d012:	493f      	ldr	r1, [pc, #252]	; (801d110 <etharp_input+0x114>)
 801d014:	483f      	ldr	r0, [pc, #252]	; (801d114 <etharp_input+0x118>)
 801d016:	f002 f907 	bl	801f228 <printf>
 801d01a:	e074      	b.n	801d106 <etharp_input+0x10a>

  hdr = (struct etharp_hdr *)p->payload;
 801d01c:	687b      	ldr	r3, [r7, #4]
 801d01e:	685b      	ldr	r3, [r3, #4]
 801d020:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801d022:	693b      	ldr	r3, [r7, #16]
 801d024:	881b      	ldrh	r3, [r3, #0]
 801d026:	b29b      	uxth	r3, r3
 801d028:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801d02c:	d10c      	bne.n	801d048 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801d02e:	693b      	ldr	r3, [r7, #16]
 801d030:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801d032:	2b06      	cmp	r3, #6
 801d034:	d108      	bne.n	801d048 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801d036:	693b      	ldr	r3, [r7, #16]
 801d038:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801d03a:	2b04      	cmp	r3, #4
 801d03c:	d104      	bne.n	801d048 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801d03e:	693b      	ldr	r3, [r7, #16]
 801d040:	885b      	ldrh	r3, [r3, #2]
 801d042:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801d044:	2b08      	cmp	r3, #8
 801d046:	d003      	beq.n	801d050 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801d048:	6878      	ldr	r0, [r7, #4]
 801d04a:	f7f7 fbe1 	bl	8014810 <pbuf_free>
    return;
 801d04e:	e05a      	b.n	801d106 <etharp_input+0x10a>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801d050:	693b      	ldr	r3, [r7, #16]
 801d052:	330e      	adds	r3, #14
 801d054:	681b      	ldr	r3, [r3, #0]
 801d056:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801d058:	693b      	ldr	r3, [r7, #16]
 801d05a:	3318      	adds	r3, #24
 801d05c:	681b      	ldr	r3, [r3, #0]
 801d05e:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801d060:	683b      	ldr	r3, [r7, #0]
 801d062:	3304      	adds	r3, #4
 801d064:	681b      	ldr	r3, [r3, #0]
 801d066:	2b00      	cmp	r3, #0
 801d068:	d102      	bne.n	801d070 <etharp_input+0x74>
    for_us = 0;
 801d06a:	2300      	movs	r3, #0
 801d06c:	75fb      	strb	r3, [r7, #23]
 801d06e:	e009      	b.n	801d084 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801d070:	68ba      	ldr	r2, [r7, #8]
 801d072:	683b      	ldr	r3, [r7, #0]
 801d074:	3304      	adds	r3, #4
 801d076:	681b      	ldr	r3, [r3, #0]
 801d078:	429a      	cmp	r2, r3
 801d07a:	bf0c      	ite	eq
 801d07c:	2301      	moveq	r3, #1
 801d07e:	2300      	movne	r3, #0
 801d080:	b2db      	uxtb	r3, r3
 801d082:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801d084:	693b      	ldr	r3, [r7, #16]
 801d086:	f103 0208 	add.w	r2, r3, #8
 801d08a:	7dfb      	ldrb	r3, [r7, #23]
 801d08c:	2b00      	cmp	r3, #0
 801d08e:	d001      	beq.n	801d094 <etharp_input+0x98>
 801d090:	2301      	movs	r3, #1
 801d092:	e000      	b.n	801d096 <etharp_input+0x9a>
 801d094:	2302      	movs	r3, #2
 801d096:	f107 010c 	add.w	r1, r7, #12
 801d09a:	6838      	ldr	r0, [r7, #0]
 801d09c:	f7ff fed8 	bl	801ce50 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801d0a0:	693b      	ldr	r3, [r7, #16]
 801d0a2:	88db      	ldrh	r3, [r3, #6]
 801d0a4:	b29b      	uxth	r3, r3
 801d0a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801d0aa:	d003      	beq.n	801d0b4 <etharp_input+0xb8>
 801d0ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801d0b0:	d01e      	beq.n	801d0f0 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801d0b2:	e025      	b.n	801d100 <etharp_input+0x104>
      if (for_us) {
 801d0b4:	7dfb      	ldrb	r3, [r7, #23]
 801d0b6:	2b00      	cmp	r3, #0
 801d0b8:	d021      	beq.n	801d0fe <etharp_input+0x102>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801d0ba:	683b      	ldr	r3, [r7, #0]
 801d0bc:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 801d0c0:	693b      	ldr	r3, [r7, #16]
 801d0c2:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801d0c6:	683b      	ldr	r3, [r7, #0]
 801d0c8:	f103 052a 	add.w	r5, r3, #42	; 0x2a
 801d0cc:	683b      	ldr	r3, [r7, #0]
 801d0ce:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801d0d0:	693a      	ldr	r2, [r7, #16]
 801d0d2:	3208      	adds	r2, #8
        etharp_raw(netif,
 801d0d4:	2102      	movs	r1, #2
 801d0d6:	9103      	str	r1, [sp, #12]
 801d0d8:	f107 010c 	add.w	r1, r7, #12
 801d0dc:	9102      	str	r1, [sp, #8]
 801d0de:	9201      	str	r2, [sp, #4]
 801d0e0:	9300      	str	r3, [sp, #0]
 801d0e2:	462b      	mov	r3, r5
 801d0e4:	4622      	mov	r2, r4
 801d0e6:	4601      	mov	r1, r0
 801d0e8:	6838      	ldr	r0, [r7, #0]
 801d0ea:	f000 faef 	bl	801d6cc <etharp_raw>
      break;
 801d0ee:	e006      	b.n	801d0fe <etharp_input+0x102>
      dhcp_arp_reply(netif, &sipaddr);
 801d0f0:	f107 030c 	add.w	r3, r7, #12
 801d0f4:	4619      	mov	r1, r3
 801d0f6:	6838      	ldr	r0, [r7, #0]
 801d0f8:	f7fe f9fc 	bl	801b4f4 <dhcp_arp_reply>
      break;
 801d0fc:	e000      	b.n	801d100 <etharp_input+0x104>
      break;
 801d0fe:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801d100:	6878      	ldr	r0, [r7, #4]
 801d102:	f7f7 fb85 	bl	8014810 <pbuf_free>
}
 801d106:	3718      	adds	r7, #24
 801d108:	46bd      	mov	sp, r7
 801d10a:	bdb0      	pop	{r4, r5, r7, pc}
 801d10c:	08027d50 	.word	0x08027d50
 801d110:	08027ea0 	.word	0x08027ea0
 801d114:	08027dc8 	.word	0x08027dc8

0801d118 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801d118:	b580      	push	{r7, lr}
 801d11a:	b086      	sub	sp, #24
 801d11c:	af02      	add	r7, sp, #8
 801d11e:	60f8      	str	r0, [r7, #12]
 801d120:	60b9      	str	r1, [r7, #8]
 801d122:	4613      	mov	r3, r2
 801d124:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801d126:	79fa      	ldrb	r2, [r7, #7]
 801d128:	4944      	ldr	r1, [pc, #272]	; (801d23c <etharp_output_to_arp_index+0x124>)
 801d12a:	4613      	mov	r3, r2
 801d12c:	005b      	lsls	r3, r3, #1
 801d12e:	4413      	add	r3, r2
 801d130:	00db      	lsls	r3, r3, #3
 801d132:	440b      	add	r3, r1
 801d134:	3314      	adds	r3, #20
 801d136:	781b      	ldrb	r3, [r3, #0]
 801d138:	2b01      	cmp	r3, #1
 801d13a:	d806      	bhi.n	801d14a <etharp_output_to_arp_index+0x32>
 801d13c:	4b40      	ldr	r3, [pc, #256]	; (801d240 <etharp_output_to_arp_index+0x128>)
 801d13e:	f240 22ee 	movw	r2, #750	; 0x2ee
 801d142:	4940      	ldr	r1, [pc, #256]	; (801d244 <etharp_output_to_arp_index+0x12c>)
 801d144:	4840      	ldr	r0, [pc, #256]	; (801d248 <etharp_output_to_arp_index+0x130>)
 801d146:	f002 f86f 	bl	801f228 <printf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801d14a:	79fa      	ldrb	r2, [r7, #7]
 801d14c:	493b      	ldr	r1, [pc, #236]	; (801d23c <etharp_output_to_arp_index+0x124>)
 801d14e:	4613      	mov	r3, r2
 801d150:	005b      	lsls	r3, r3, #1
 801d152:	4413      	add	r3, r2
 801d154:	00db      	lsls	r3, r3, #3
 801d156:	440b      	add	r3, r1
 801d158:	3314      	adds	r3, #20
 801d15a:	781b      	ldrb	r3, [r3, #0]
 801d15c:	2b02      	cmp	r3, #2
 801d15e:	d153      	bne.n	801d208 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801d160:	79fa      	ldrb	r2, [r7, #7]
 801d162:	4936      	ldr	r1, [pc, #216]	; (801d23c <etharp_output_to_arp_index+0x124>)
 801d164:	4613      	mov	r3, r2
 801d166:	005b      	lsls	r3, r3, #1
 801d168:	4413      	add	r3, r2
 801d16a:	00db      	lsls	r3, r3, #3
 801d16c:	440b      	add	r3, r1
 801d16e:	3312      	adds	r3, #18
 801d170:	881b      	ldrh	r3, [r3, #0]
 801d172:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801d176:	d919      	bls.n	801d1ac <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801d178:	79fa      	ldrb	r2, [r7, #7]
 801d17a:	4613      	mov	r3, r2
 801d17c:	005b      	lsls	r3, r3, #1
 801d17e:	4413      	add	r3, r2
 801d180:	00db      	lsls	r3, r3, #3
 801d182:	4a2e      	ldr	r2, [pc, #184]	; (801d23c <etharp_output_to_arp_index+0x124>)
 801d184:	4413      	add	r3, r2
 801d186:	3304      	adds	r3, #4
 801d188:	4619      	mov	r1, r3
 801d18a:	68f8      	ldr	r0, [r7, #12]
 801d18c:	f000 fb4c 	bl	801d828 <etharp_request>
 801d190:	4603      	mov	r3, r0
 801d192:	2b00      	cmp	r3, #0
 801d194:	d138      	bne.n	801d208 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801d196:	79fa      	ldrb	r2, [r7, #7]
 801d198:	4928      	ldr	r1, [pc, #160]	; (801d23c <etharp_output_to_arp_index+0x124>)
 801d19a:	4613      	mov	r3, r2
 801d19c:	005b      	lsls	r3, r3, #1
 801d19e:	4413      	add	r3, r2
 801d1a0:	00db      	lsls	r3, r3, #3
 801d1a2:	440b      	add	r3, r1
 801d1a4:	3314      	adds	r3, #20
 801d1a6:	2203      	movs	r2, #3
 801d1a8:	701a      	strb	r2, [r3, #0]
 801d1aa:	e02d      	b.n	801d208 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801d1ac:	79fa      	ldrb	r2, [r7, #7]
 801d1ae:	4923      	ldr	r1, [pc, #140]	; (801d23c <etharp_output_to_arp_index+0x124>)
 801d1b0:	4613      	mov	r3, r2
 801d1b2:	005b      	lsls	r3, r3, #1
 801d1b4:	4413      	add	r3, r2
 801d1b6:	00db      	lsls	r3, r3, #3
 801d1b8:	440b      	add	r3, r1
 801d1ba:	3312      	adds	r3, #18
 801d1bc:	881b      	ldrh	r3, [r3, #0]
 801d1be:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 801d1c2:	d321      	bcc.n	801d208 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801d1c4:	79fa      	ldrb	r2, [r7, #7]
 801d1c6:	4613      	mov	r3, r2
 801d1c8:	005b      	lsls	r3, r3, #1
 801d1ca:	4413      	add	r3, r2
 801d1cc:	00db      	lsls	r3, r3, #3
 801d1ce:	4a1b      	ldr	r2, [pc, #108]	; (801d23c <etharp_output_to_arp_index+0x124>)
 801d1d0:	4413      	add	r3, r2
 801d1d2:	1d19      	adds	r1, r3, #4
 801d1d4:	79fa      	ldrb	r2, [r7, #7]
 801d1d6:	4613      	mov	r3, r2
 801d1d8:	005b      	lsls	r3, r3, #1
 801d1da:	4413      	add	r3, r2
 801d1dc:	00db      	lsls	r3, r3, #3
 801d1de:	3308      	adds	r3, #8
 801d1e0:	4a16      	ldr	r2, [pc, #88]	; (801d23c <etharp_output_to_arp_index+0x124>)
 801d1e2:	4413      	add	r3, r2
 801d1e4:	3304      	adds	r3, #4
 801d1e6:	461a      	mov	r2, r3
 801d1e8:	68f8      	ldr	r0, [r7, #12]
 801d1ea:	f000 fafb 	bl	801d7e4 <etharp_request_dst>
 801d1ee:	4603      	mov	r3, r0
 801d1f0:	2b00      	cmp	r3, #0
 801d1f2:	d109      	bne.n	801d208 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801d1f4:	79fa      	ldrb	r2, [r7, #7]
 801d1f6:	4911      	ldr	r1, [pc, #68]	; (801d23c <etharp_output_to_arp_index+0x124>)
 801d1f8:	4613      	mov	r3, r2
 801d1fa:	005b      	lsls	r3, r3, #1
 801d1fc:	4413      	add	r3, r2
 801d1fe:	00db      	lsls	r3, r3, #3
 801d200:	440b      	add	r3, r1
 801d202:	3314      	adds	r3, #20
 801d204:	2203      	movs	r2, #3
 801d206:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801d208:	68fb      	ldr	r3, [r7, #12]
 801d20a:	f103 012a 	add.w	r1, r3, #42	; 0x2a
 801d20e:	79fa      	ldrb	r2, [r7, #7]
 801d210:	4613      	mov	r3, r2
 801d212:	005b      	lsls	r3, r3, #1
 801d214:	4413      	add	r3, r2
 801d216:	00db      	lsls	r3, r3, #3
 801d218:	3308      	adds	r3, #8
 801d21a:	4a08      	ldr	r2, [pc, #32]	; (801d23c <etharp_output_to_arp_index+0x124>)
 801d21c:	4413      	add	r3, r2
 801d21e:	3304      	adds	r3, #4
 801d220:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801d224:	9200      	str	r2, [sp, #0]
 801d226:	460a      	mov	r2, r1
 801d228:	68b9      	ldr	r1, [r7, #8]
 801d22a:	68f8      	ldr	r0, [r7, #12]
 801d22c:	f001 fe5e 	bl	801eeec <ethernet_output>
 801d230:	4603      	mov	r3, r0
}
 801d232:	4618      	mov	r0, r3
 801d234:	3710      	adds	r7, #16
 801d236:	46bd      	mov	sp, r7
 801d238:	bd80      	pop	{r7, pc}
 801d23a:	bf00      	nop
 801d23c:	2000c2a8 	.word	0x2000c2a8
 801d240:	08027d50 	.word	0x08027d50
 801d244:	08027ec0 	.word	0x08027ec0
 801d248:	08027dc8 	.word	0x08027dc8

0801d24c <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801d24c:	b580      	push	{r7, lr}
 801d24e:	b08a      	sub	sp, #40	; 0x28
 801d250:	af02      	add	r7, sp, #8
 801d252:	60f8      	str	r0, [r7, #12]
 801d254:	60b9      	str	r1, [r7, #8]
 801d256:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801d258:	687b      	ldr	r3, [r7, #4]
 801d25a:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801d25c:	68fb      	ldr	r3, [r7, #12]
 801d25e:	2b00      	cmp	r3, #0
 801d260:	d106      	bne.n	801d270 <etharp_output+0x24>
 801d262:	4b73      	ldr	r3, [pc, #460]	; (801d430 <etharp_output+0x1e4>)
 801d264:	f240 321e 	movw	r2, #798	; 0x31e
 801d268:	4972      	ldr	r1, [pc, #456]	; (801d434 <etharp_output+0x1e8>)
 801d26a:	4873      	ldr	r0, [pc, #460]	; (801d438 <etharp_output+0x1ec>)
 801d26c:	f001 ffdc 	bl	801f228 <printf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801d270:	68bb      	ldr	r3, [r7, #8]
 801d272:	2b00      	cmp	r3, #0
 801d274:	d106      	bne.n	801d284 <etharp_output+0x38>
 801d276:	4b6e      	ldr	r3, [pc, #440]	; (801d430 <etharp_output+0x1e4>)
 801d278:	f240 321f 	movw	r2, #799	; 0x31f
 801d27c:	496f      	ldr	r1, [pc, #444]	; (801d43c <etharp_output+0x1f0>)
 801d27e:	486e      	ldr	r0, [pc, #440]	; (801d438 <etharp_output+0x1ec>)
 801d280:	f001 ffd2 	bl	801f228 <printf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801d284:	687b      	ldr	r3, [r7, #4]
 801d286:	2b00      	cmp	r3, #0
 801d288:	d106      	bne.n	801d298 <etharp_output+0x4c>
 801d28a:	4b69      	ldr	r3, [pc, #420]	; (801d430 <etharp_output+0x1e4>)
 801d28c:	f44f 7248 	mov.w	r2, #800	; 0x320
 801d290:	496b      	ldr	r1, [pc, #428]	; (801d440 <etharp_output+0x1f4>)
 801d292:	4869      	ldr	r0, [pc, #420]	; (801d438 <etharp_output+0x1ec>)
 801d294:	f001 ffc8 	bl	801f228 <printf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801d298:	687b      	ldr	r3, [r7, #4]
 801d29a:	681b      	ldr	r3, [r3, #0]
 801d29c:	68f9      	ldr	r1, [r7, #12]
 801d29e:	4618      	mov	r0, r3
 801d2a0:	f000 ff16 	bl	801e0d0 <ip4_addr_isbroadcast_u32>
 801d2a4:	4603      	mov	r3, r0
 801d2a6:	2b00      	cmp	r3, #0
 801d2a8:	d002      	beq.n	801d2b0 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801d2aa:	4b66      	ldr	r3, [pc, #408]	; (801d444 <etharp_output+0x1f8>)
 801d2ac:	61fb      	str	r3, [r7, #28]
 801d2ae:	e0af      	b.n	801d410 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801d2b0:	687b      	ldr	r3, [r7, #4]
 801d2b2:	681b      	ldr	r3, [r3, #0]
 801d2b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801d2b8:	2be0      	cmp	r3, #224	; 0xe0
 801d2ba:	d118      	bne.n	801d2ee <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801d2bc:	2301      	movs	r3, #1
 801d2be:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801d2c0:	2300      	movs	r3, #0
 801d2c2:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801d2c4:	235e      	movs	r3, #94	; 0x5e
 801d2c6:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801d2c8:	687b      	ldr	r3, [r7, #4]
 801d2ca:	3301      	adds	r3, #1
 801d2cc:	781b      	ldrb	r3, [r3, #0]
 801d2ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801d2d2:	b2db      	uxtb	r3, r3
 801d2d4:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801d2d6:	687b      	ldr	r3, [r7, #4]
 801d2d8:	3302      	adds	r3, #2
 801d2da:	781b      	ldrb	r3, [r3, #0]
 801d2dc:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801d2de:	687b      	ldr	r3, [r7, #4]
 801d2e0:	3303      	adds	r3, #3
 801d2e2:	781b      	ldrb	r3, [r3, #0]
 801d2e4:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801d2e6:	f107 0310 	add.w	r3, r7, #16
 801d2ea:	61fb      	str	r3, [r7, #28]
 801d2ec:	e090      	b.n	801d410 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801d2ee:	687b      	ldr	r3, [r7, #4]
 801d2f0:	681a      	ldr	r2, [r3, #0]
 801d2f2:	68fb      	ldr	r3, [r7, #12]
 801d2f4:	3304      	adds	r3, #4
 801d2f6:	681b      	ldr	r3, [r3, #0]
 801d2f8:	405a      	eors	r2, r3
 801d2fa:	68fb      	ldr	r3, [r7, #12]
 801d2fc:	3308      	adds	r3, #8
 801d2fe:	681b      	ldr	r3, [r3, #0]
 801d300:	4013      	ands	r3, r2
 801d302:	2b00      	cmp	r3, #0
 801d304:	d012      	beq.n	801d32c <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801d306:	687b      	ldr	r3, [r7, #4]
 801d308:	681b      	ldr	r3, [r3, #0]
 801d30a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801d30c:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801d310:	4293      	cmp	r3, r2
 801d312:	d00b      	beq.n	801d32c <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801d314:	68fb      	ldr	r3, [r7, #12]
 801d316:	330c      	adds	r3, #12
 801d318:	681b      	ldr	r3, [r3, #0]
 801d31a:	2b00      	cmp	r3, #0
 801d31c:	d003      	beq.n	801d326 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801d31e:	68fb      	ldr	r3, [r7, #12]
 801d320:	330c      	adds	r3, #12
 801d322:	61bb      	str	r3, [r7, #24]
 801d324:	e002      	b.n	801d32c <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801d326:	f06f 0303 	mvn.w	r3, #3
 801d32a:	e07d      	b.n	801d428 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801d32c:	4b46      	ldr	r3, [pc, #280]	; (801d448 <etharp_output+0x1fc>)
 801d32e:	781b      	ldrb	r3, [r3, #0]
 801d330:	4619      	mov	r1, r3
 801d332:	4a46      	ldr	r2, [pc, #280]	; (801d44c <etharp_output+0x200>)
 801d334:	460b      	mov	r3, r1
 801d336:	005b      	lsls	r3, r3, #1
 801d338:	440b      	add	r3, r1
 801d33a:	00db      	lsls	r3, r3, #3
 801d33c:	4413      	add	r3, r2
 801d33e:	3314      	adds	r3, #20
 801d340:	781b      	ldrb	r3, [r3, #0]
 801d342:	2b01      	cmp	r3, #1
 801d344:	d925      	bls.n	801d392 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801d346:	4b40      	ldr	r3, [pc, #256]	; (801d448 <etharp_output+0x1fc>)
 801d348:	781b      	ldrb	r3, [r3, #0]
 801d34a:	4619      	mov	r1, r3
 801d34c:	4a3f      	ldr	r2, [pc, #252]	; (801d44c <etharp_output+0x200>)
 801d34e:	460b      	mov	r3, r1
 801d350:	005b      	lsls	r3, r3, #1
 801d352:	440b      	add	r3, r1
 801d354:	00db      	lsls	r3, r3, #3
 801d356:	4413      	add	r3, r2
 801d358:	3308      	adds	r3, #8
 801d35a:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801d35c:	68fa      	ldr	r2, [r7, #12]
 801d35e:	429a      	cmp	r2, r3
 801d360:	d117      	bne.n	801d392 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801d362:	69bb      	ldr	r3, [r7, #24]
 801d364:	681a      	ldr	r2, [r3, #0]
 801d366:	4b38      	ldr	r3, [pc, #224]	; (801d448 <etharp_output+0x1fc>)
 801d368:	781b      	ldrb	r3, [r3, #0]
 801d36a:	4618      	mov	r0, r3
 801d36c:	4937      	ldr	r1, [pc, #220]	; (801d44c <etharp_output+0x200>)
 801d36e:	4603      	mov	r3, r0
 801d370:	005b      	lsls	r3, r3, #1
 801d372:	4403      	add	r3, r0
 801d374:	00db      	lsls	r3, r3, #3
 801d376:	440b      	add	r3, r1
 801d378:	3304      	adds	r3, #4
 801d37a:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801d37c:	429a      	cmp	r2, r3
 801d37e:	d108      	bne.n	801d392 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801d380:	4b31      	ldr	r3, [pc, #196]	; (801d448 <etharp_output+0x1fc>)
 801d382:	781b      	ldrb	r3, [r3, #0]
 801d384:	461a      	mov	r2, r3
 801d386:	68b9      	ldr	r1, [r7, #8]
 801d388:	68f8      	ldr	r0, [r7, #12]
 801d38a:	f7ff fec5 	bl	801d118 <etharp_output_to_arp_index>
 801d38e:	4603      	mov	r3, r0
 801d390:	e04a      	b.n	801d428 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801d392:	2300      	movs	r3, #0
 801d394:	75fb      	strb	r3, [r7, #23]
 801d396:	e031      	b.n	801d3fc <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801d398:	7dfa      	ldrb	r2, [r7, #23]
 801d39a:	492c      	ldr	r1, [pc, #176]	; (801d44c <etharp_output+0x200>)
 801d39c:	4613      	mov	r3, r2
 801d39e:	005b      	lsls	r3, r3, #1
 801d3a0:	4413      	add	r3, r2
 801d3a2:	00db      	lsls	r3, r3, #3
 801d3a4:	440b      	add	r3, r1
 801d3a6:	3314      	adds	r3, #20
 801d3a8:	781b      	ldrb	r3, [r3, #0]
 801d3aa:	2b01      	cmp	r3, #1
 801d3ac:	d923      	bls.n	801d3f6 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801d3ae:	7dfa      	ldrb	r2, [r7, #23]
 801d3b0:	4926      	ldr	r1, [pc, #152]	; (801d44c <etharp_output+0x200>)
 801d3b2:	4613      	mov	r3, r2
 801d3b4:	005b      	lsls	r3, r3, #1
 801d3b6:	4413      	add	r3, r2
 801d3b8:	00db      	lsls	r3, r3, #3
 801d3ba:	440b      	add	r3, r1
 801d3bc:	3308      	adds	r3, #8
 801d3be:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801d3c0:	68fa      	ldr	r2, [r7, #12]
 801d3c2:	429a      	cmp	r2, r3
 801d3c4:	d117      	bne.n	801d3f6 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801d3c6:	69bb      	ldr	r3, [r7, #24]
 801d3c8:	6819      	ldr	r1, [r3, #0]
 801d3ca:	7dfa      	ldrb	r2, [r7, #23]
 801d3cc:	481f      	ldr	r0, [pc, #124]	; (801d44c <etharp_output+0x200>)
 801d3ce:	4613      	mov	r3, r2
 801d3d0:	005b      	lsls	r3, r3, #1
 801d3d2:	4413      	add	r3, r2
 801d3d4:	00db      	lsls	r3, r3, #3
 801d3d6:	4403      	add	r3, r0
 801d3d8:	3304      	adds	r3, #4
 801d3da:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801d3dc:	4299      	cmp	r1, r3
 801d3de:	d10a      	bne.n	801d3f6 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801d3e0:	4a19      	ldr	r2, [pc, #100]	; (801d448 <etharp_output+0x1fc>)
 801d3e2:	7dfb      	ldrb	r3, [r7, #23]
 801d3e4:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801d3e6:	7dfb      	ldrb	r3, [r7, #23]
 801d3e8:	461a      	mov	r2, r3
 801d3ea:	68b9      	ldr	r1, [r7, #8]
 801d3ec:	68f8      	ldr	r0, [r7, #12]
 801d3ee:	f7ff fe93 	bl	801d118 <etharp_output_to_arp_index>
 801d3f2:	4603      	mov	r3, r0
 801d3f4:	e018      	b.n	801d428 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801d3f6:	7dfb      	ldrb	r3, [r7, #23]
 801d3f8:	3301      	adds	r3, #1
 801d3fa:	75fb      	strb	r3, [r7, #23]
 801d3fc:	7dfb      	ldrb	r3, [r7, #23]
 801d3fe:	2b09      	cmp	r3, #9
 801d400:	d9ca      	bls.n	801d398 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801d402:	68ba      	ldr	r2, [r7, #8]
 801d404:	69b9      	ldr	r1, [r7, #24]
 801d406:	68f8      	ldr	r0, [r7, #12]
 801d408:	f000 f822 	bl	801d450 <etharp_query>
 801d40c:	4603      	mov	r3, r0
 801d40e:	e00b      	b.n	801d428 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801d410:	68fb      	ldr	r3, [r7, #12]
 801d412:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 801d416:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801d41a:	9300      	str	r3, [sp, #0]
 801d41c:	69fb      	ldr	r3, [r7, #28]
 801d41e:	68b9      	ldr	r1, [r7, #8]
 801d420:	68f8      	ldr	r0, [r7, #12]
 801d422:	f001 fd63 	bl	801eeec <ethernet_output>
 801d426:	4603      	mov	r3, r0
}
 801d428:	4618      	mov	r0, r3
 801d42a:	3720      	adds	r7, #32
 801d42c:	46bd      	mov	sp, r7
 801d42e:	bd80      	pop	{r7, pc}
 801d430:	08027d50 	.word	0x08027d50
 801d434:	08027ea0 	.word	0x08027ea0
 801d438:	08027dc8 	.word	0x08027dc8
 801d43c:	08027ef0 	.word	0x08027ef0
 801d440:	08027e90 	.word	0x08027e90
 801d444:	080706a8 	.word	0x080706a8
 801d448:	2000c398 	.word	0x2000c398
 801d44c:	2000c2a8 	.word	0x2000c2a8

0801d450 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801d450:	b580      	push	{r7, lr}
 801d452:	b08c      	sub	sp, #48	; 0x30
 801d454:	af02      	add	r7, sp, #8
 801d456:	60f8      	str	r0, [r7, #12]
 801d458:	60b9      	str	r1, [r7, #8]
 801d45a:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801d45c:	68fb      	ldr	r3, [r7, #12]
 801d45e:	332a      	adds	r3, #42	; 0x2a
 801d460:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801d462:	23ff      	movs	r3, #255	; 0xff
 801d464:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 801d468:	2300      	movs	r3, #0
 801d46a:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801d46c:	68bb      	ldr	r3, [r7, #8]
 801d46e:	681b      	ldr	r3, [r3, #0]
 801d470:	68f9      	ldr	r1, [r7, #12]
 801d472:	4618      	mov	r0, r3
 801d474:	f000 fe2c 	bl	801e0d0 <ip4_addr_isbroadcast_u32>
 801d478:	4603      	mov	r3, r0
 801d47a:	2b00      	cmp	r3, #0
 801d47c:	d10c      	bne.n	801d498 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801d47e:	68bb      	ldr	r3, [r7, #8]
 801d480:	681b      	ldr	r3, [r3, #0]
 801d482:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801d486:	2be0      	cmp	r3, #224	; 0xe0
 801d488:	d006      	beq.n	801d498 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801d48a:	68bb      	ldr	r3, [r7, #8]
 801d48c:	2b00      	cmp	r3, #0
 801d48e:	d003      	beq.n	801d498 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801d490:	68bb      	ldr	r3, [r7, #8]
 801d492:	681b      	ldr	r3, [r3, #0]
 801d494:	2b00      	cmp	r3, #0
 801d496:	d102      	bne.n	801d49e <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801d498:	f06f 030f 	mvn.w	r3, #15
 801d49c:	e101      	b.n	801d6a2 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801d49e:	68fa      	ldr	r2, [r7, #12]
 801d4a0:	2101      	movs	r1, #1
 801d4a2:	68b8      	ldr	r0, [r7, #8]
 801d4a4:	f7ff fb5c 	bl	801cb60 <etharp_find_entry>
 801d4a8:	4603      	mov	r3, r0
 801d4aa:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801d4ac:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801d4b0:	2b00      	cmp	r3, #0
 801d4b2:	da02      	bge.n	801d4ba <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801d4b4:	8a7b      	ldrh	r3, [r7, #18]
 801d4b6:	b25b      	sxtb	r3, r3
 801d4b8:	e0f3      	b.n	801d6a2 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801d4ba:	8a7b      	ldrh	r3, [r7, #18]
 801d4bc:	2b7e      	cmp	r3, #126	; 0x7e
 801d4be:	d906      	bls.n	801d4ce <etharp_query+0x7e>
 801d4c0:	4b7a      	ldr	r3, [pc, #488]	; (801d6ac <etharp_query+0x25c>)
 801d4c2:	f240 32c1 	movw	r2, #961	; 0x3c1
 801d4c6:	497a      	ldr	r1, [pc, #488]	; (801d6b0 <etharp_query+0x260>)
 801d4c8:	487a      	ldr	r0, [pc, #488]	; (801d6b4 <etharp_query+0x264>)
 801d4ca:	f001 fead 	bl	801f228 <printf>
  i = (netif_addr_idx_t)i_err;
 801d4ce:	8a7b      	ldrh	r3, [r7, #18]
 801d4d0:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801d4d2:	7c7a      	ldrb	r2, [r7, #17]
 801d4d4:	4978      	ldr	r1, [pc, #480]	; (801d6b8 <etharp_query+0x268>)
 801d4d6:	4613      	mov	r3, r2
 801d4d8:	005b      	lsls	r3, r3, #1
 801d4da:	4413      	add	r3, r2
 801d4dc:	00db      	lsls	r3, r3, #3
 801d4de:	440b      	add	r3, r1
 801d4e0:	3314      	adds	r3, #20
 801d4e2:	781b      	ldrb	r3, [r3, #0]
 801d4e4:	2b00      	cmp	r3, #0
 801d4e6:	d115      	bne.n	801d514 <etharp_query+0xc4>
    is_new_entry = 1;
 801d4e8:	2301      	movs	r3, #1
 801d4ea:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801d4ec:	7c7a      	ldrb	r2, [r7, #17]
 801d4ee:	4972      	ldr	r1, [pc, #456]	; (801d6b8 <etharp_query+0x268>)
 801d4f0:	4613      	mov	r3, r2
 801d4f2:	005b      	lsls	r3, r3, #1
 801d4f4:	4413      	add	r3, r2
 801d4f6:	00db      	lsls	r3, r3, #3
 801d4f8:	440b      	add	r3, r1
 801d4fa:	3314      	adds	r3, #20
 801d4fc:	2201      	movs	r2, #1
 801d4fe:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801d500:	7c7a      	ldrb	r2, [r7, #17]
 801d502:	496d      	ldr	r1, [pc, #436]	; (801d6b8 <etharp_query+0x268>)
 801d504:	4613      	mov	r3, r2
 801d506:	005b      	lsls	r3, r3, #1
 801d508:	4413      	add	r3, r2
 801d50a:	00db      	lsls	r3, r3, #3
 801d50c:	440b      	add	r3, r1
 801d50e:	3308      	adds	r3, #8
 801d510:	68fa      	ldr	r2, [r7, #12]
 801d512:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801d514:	7c7a      	ldrb	r2, [r7, #17]
 801d516:	4968      	ldr	r1, [pc, #416]	; (801d6b8 <etharp_query+0x268>)
 801d518:	4613      	mov	r3, r2
 801d51a:	005b      	lsls	r3, r3, #1
 801d51c:	4413      	add	r3, r2
 801d51e:	00db      	lsls	r3, r3, #3
 801d520:	440b      	add	r3, r1
 801d522:	3314      	adds	r3, #20
 801d524:	781b      	ldrb	r3, [r3, #0]
 801d526:	2b01      	cmp	r3, #1
 801d528:	d011      	beq.n	801d54e <etharp_query+0xfe>
 801d52a:	7c7a      	ldrb	r2, [r7, #17]
 801d52c:	4962      	ldr	r1, [pc, #392]	; (801d6b8 <etharp_query+0x268>)
 801d52e:	4613      	mov	r3, r2
 801d530:	005b      	lsls	r3, r3, #1
 801d532:	4413      	add	r3, r2
 801d534:	00db      	lsls	r3, r3, #3
 801d536:	440b      	add	r3, r1
 801d538:	3314      	adds	r3, #20
 801d53a:	781b      	ldrb	r3, [r3, #0]
 801d53c:	2b01      	cmp	r3, #1
 801d53e:	d806      	bhi.n	801d54e <etharp_query+0xfe>
 801d540:	4b5a      	ldr	r3, [pc, #360]	; (801d6ac <etharp_query+0x25c>)
 801d542:	f240 32cd 	movw	r2, #973	; 0x3cd
 801d546:	495d      	ldr	r1, [pc, #372]	; (801d6bc <etharp_query+0x26c>)
 801d548:	485a      	ldr	r0, [pc, #360]	; (801d6b4 <etharp_query+0x264>)
 801d54a:	f001 fe6d 	bl	801f228 <printf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801d54e:	6a3b      	ldr	r3, [r7, #32]
 801d550:	2b00      	cmp	r3, #0
 801d552:	d102      	bne.n	801d55a <etharp_query+0x10a>
 801d554:	687b      	ldr	r3, [r7, #4]
 801d556:	2b00      	cmp	r3, #0
 801d558:	d10c      	bne.n	801d574 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801d55a:	68b9      	ldr	r1, [r7, #8]
 801d55c:	68f8      	ldr	r0, [r7, #12]
 801d55e:	f000 f963 	bl	801d828 <etharp_request>
 801d562:	4603      	mov	r3, r0
 801d564:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801d568:	687b      	ldr	r3, [r7, #4]
 801d56a:	2b00      	cmp	r3, #0
 801d56c:	d102      	bne.n	801d574 <etharp_query+0x124>
      return result;
 801d56e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801d572:	e096      	b.n	801d6a2 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801d574:	687b      	ldr	r3, [r7, #4]
 801d576:	2b00      	cmp	r3, #0
 801d578:	d106      	bne.n	801d588 <etharp_query+0x138>
 801d57a:	4b4c      	ldr	r3, [pc, #304]	; (801d6ac <etharp_query+0x25c>)
 801d57c:	f240 32e1 	movw	r2, #993	; 0x3e1
 801d580:	494f      	ldr	r1, [pc, #316]	; (801d6c0 <etharp_query+0x270>)
 801d582:	484c      	ldr	r0, [pc, #304]	; (801d6b4 <etharp_query+0x264>)
 801d584:	f001 fe50 	bl	801f228 <printf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801d588:	7c7a      	ldrb	r2, [r7, #17]
 801d58a:	494b      	ldr	r1, [pc, #300]	; (801d6b8 <etharp_query+0x268>)
 801d58c:	4613      	mov	r3, r2
 801d58e:	005b      	lsls	r3, r3, #1
 801d590:	4413      	add	r3, r2
 801d592:	00db      	lsls	r3, r3, #3
 801d594:	440b      	add	r3, r1
 801d596:	3314      	adds	r3, #20
 801d598:	781b      	ldrb	r3, [r3, #0]
 801d59a:	2b01      	cmp	r3, #1
 801d59c:	d917      	bls.n	801d5ce <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801d59e:	4a49      	ldr	r2, [pc, #292]	; (801d6c4 <etharp_query+0x274>)
 801d5a0:	7c7b      	ldrb	r3, [r7, #17]
 801d5a2:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801d5a4:	7c7a      	ldrb	r2, [r7, #17]
 801d5a6:	4613      	mov	r3, r2
 801d5a8:	005b      	lsls	r3, r3, #1
 801d5aa:	4413      	add	r3, r2
 801d5ac:	00db      	lsls	r3, r3, #3
 801d5ae:	3308      	adds	r3, #8
 801d5b0:	4a41      	ldr	r2, [pc, #260]	; (801d6b8 <etharp_query+0x268>)
 801d5b2:	4413      	add	r3, r2
 801d5b4:	3304      	adds	r3, #4
 801d5b6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801d5ba:	9200      	str	r2, [sp, #0]
 801d5bc:	697a      	ldr	r2, [r7, #20]
 801d5be:	6879      	ldr	r1, [r7, #4]
 801d5c0:	68f8      	ldr	r0, [r7, #12]
 801d5c2:	f001 fc93 	bl	801eeec <ethernet_output>
 801d5c6:	4603      	mov	r3, r0
 801d5c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801d5cc:	e067      	b.n	801d69e <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801d5ce:	7c7a      	ldrb	r2, [r7, #17]
 801d5d0:	4939      	ldr	r1, [pc, #228]	; (801d6b8 <etharp_query+0x268>)
 801d5d2:	4613      	mov	r3, r2
 801d5d4:	005b      	lsls	r3, r3, #1
 801d5d6:	4413      	add	r3, r2
 801d5d8:	00db      	lsls	r3, r3, #3
 801d5da:	440b      	add	r3, r1
 801d5dc:	3314      	adds	r3, #20
 801d5de:	781b      	ldrb	r3, [r3, #0]
 801d5e0:	2b01      	cmp	r3, #1
 801d5e2:	d15c      	bne.n	801d69e <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801d5e4:	2300      	movs	r3, #0
 801d5e6:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801d5e8:	687b      	ldr	r3, [r7, #4]
 801d5ea:	61fb      	str	r3, [r7, #28]
    while (p) {
 801d5ec:	e01c      	b.n	801d628 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801d5ee:	69fb      	ldr	r3, [r7, #28]
 801d5f0:	895a      	ldrh	r2, [r3, #10]
 801d5f2:	69fb      	ldr	r3, [r7, #28]
 801d5f4:	891b      	ldrh	r3, [r3, #8]
 801d5f6:	429a      	cmp	r2, r3
 801d5f8:	d10a      	bne.n	801d610 <etharp_query+0x1c0>
 801d5fa:	69fb      	ldr	r3, [r7, #28]
 801d5fc:	681b      	ldr	r3, [r3, #0]
 801d5fe:	2b00      	cmp	r3, #0
 801d600:	d006      	beq.n	801d610 <etharp_query+0x1c0>
 801d602:	4b2a      	ldr	r3, [pc, #168]	; (801d6ac <etharp_query+0x25c>)
 801d604:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801d608:	492f      	ldr	r1, [pc, #188]	; (801d6c8 <etharp_query+0x278>)
 801d60a:	482a      	ldr	r0, [pc, #168]	; (801d6b4 <etharp_query+0x264>)
 801d60c:	f001 fe0c 	bl	801f228 <printf>
      if (PBUF_NEEDS_COPY(p)) {
 801d610:	69fb      	ldr	r3, [r7, #28]
 801d612:	7b1b      	ldrb	r3, [r3, #12]
 801d614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801d618:	2b00      	cmp	r3, #0
 801d61a:	d002      	beq.n	801d622 <etharp_query+0x1d2>
        copy_needed = 1;
 801d61c:	2301      	movs	r3, #1
 801d61e:	61bb      	str	r3, [r7, #24]
        break;
 801d620:	e005      	b.n	801d62e <etharp_query+0x1de>
      }
      p = p->next;
 801d622:	69fb      	ldr	r3, [r7, #28]
 801d624:	681b      	ldr	r3, [r3, #0]
 801d626:	61fb      	str	r3, [r7, #28]
    while (p) {
 801d628:	69fb      	ldr	r3, [r7, #28]
 801d62a:	2b00      	cmp	r3, #0
 801d62c:	d1df      	bne.n	801d5ee <etharp_query+0x19e>
    }
    if (copy_needed) {
 801d62e:	69bb      	ldr	r3, [r7, #24]
 801d630:	2b00      	cmp	r3, #0
 801d632:	d007      	beq.n	801d644 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801d634:	687a      	ldr	r2, [r7, #4]
 801d636:	f44f 7120 	mov.w	r1, #640	; 0x280
 801d63a:	200e      	movs	r0, #14
 801d63c:	f7f7 fb60 	bl	8014d00 <pbuf_clone>
 801d640:	61f8      	str	r0, [r7, #28]
 801d642:	e004      	b.n	801d64e <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801d644:	687b      	ldr	r3, [r7, #4]
 801d646:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801d648:	69f8      	ldr	r0, [r7, #28]
 801d64a:	f7f7 f987 	bl	801495c <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801d64e:	69fb      	ldr	r3, [r7, #28]
 801d650:	2b00      	cmp	r3, #0
 801d652:	d021      	beq.n	801d698 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801d654:	7c7a      	ldrb	r2, [r7, #17]
 801d656:	4918      	ldr	r1, [pc, #96]	; (801d6b8 <etharp_query+0x268>)
 801d658:	4613      	mov	r3, r2
 801d65a:	005b      	lsls	r3, r3, #1
 801d65c:	4413      	add	r3, r2
 801d65e:	00db      	lsls	r3, r3, #3
 801d660:	440b      	add	r3, r1
 801d662:	681b      	ldr	r3, [r3, #0]
 801d664:	2b00      	cmp	r3, #0
 801d666:	d00a      	beq.n	801d67e <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801d668:	7c7a      	ldrb	r2, [r7, #17]
 801d66a:	4913      	ldr	r1, [pc, #76]	; (801d6b8 <etharp_query+0x268>)
 801d66c:	4613      	mov	r3, r2
 801d66e:	005b      	lsls	r3, r3, #1
 801d670:	4413      	add	r3, r2
 801d672:	00db      	lsls	r3, r3, #3
 801d674:	440b      	add	r3, r1
 801d676:	681b      	ldr	r3, [r3, #0]
 801d678:	4618      	mov	r0, r3
 801d67a:	f7f7 f8c9 	bl	8014810 <pbuf_free>
      }
      arp_table[i].q = p;
 801d67e:	7c7a      	ldrb	r2, [r7, #17]
 801d680:	490d      	ldr	r1, [pc, #52]	; (801d6b8 <etharp_query+0x268>)
 801d682:	4613      	mov	r3, r2
 801d684:	005b      	lsls	r3, r3, #1
 801d686:	4413      	add	r3, r2
 801d688:	00db      	lsls	r3, r3, #3
 801d68a:	440b      	add	r3, r1
 801d68c:	69fa      	ldr	r2, [r7, #28]
 801d68e:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801d690:	2300      	movs	r3, #0
 801d692:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801d696:	e002      	b.n	801d69e <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801d698:	23ff      	movs	r3, #255	; 0xff
 801d69a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 801d69e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801d6a2:	4618      	mov	r0, r3
 801d6a4:	3728      	adds	r7, #40	; 0x28
 801d6a6:	46bd      	mov	sp, r7
 801d6a8:	bd80      	pop	{r7, pc}
 801d6aa:	bf00      	nop
 801d6ac:	08027d50 	.word	0x08027d50
 801d6b0:	08027efc 	.word	0x08027efc
 801d6b4:	08027dc8 	.word	0x08027dc8
 801d6b8:	2000c2a8 	.word	0x2000c2a8
 801d6bc:	08027f0c 	.word	0x08027f0c
 801d6c0:	08027ef0 	.word	0x08027ef0
 801d6c4:	2000c398 	.word	0x2000c398
 801d6c8:	08027f34 	.word	0x08027f34

0801d6cc <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801d6cc:	b580      	push	{r7, lr}
 801d6ce:	b08a      	sub	sp, #40	; 0x28
 801d6d0:	af02      	add	r7, sp, #8
 801d6d2:	60f8      	str	r0, [r7, #12]
 801d6d4:	60b9      	str	r1, [r7, #8]
 801d6d6:	607a      	str	r2, [r7, #4]
 801d6d8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801d6da:	2300      	movs	r3, #0
 801d6dc:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801d6de:	68fb      	ldr	r3, [r7, #12]
 801d6e0:	2b00      	cmp	r3, #0
 801d6e2:	d106      	bne.n	801d6f2 <etharp_raw+0x26>
 801d6e4:	4b3a      	ldr	r3, [pc, #232]	; (801d7d0 <etharp_raw+0x104>)
 801d6e6:	f240 4257 	movw	r2, #1111	; 0x457
 801d6ea:	493a      	ldr	r1, [pc, #232]	; (801d7d4 <etharp_raw+0x108>)
 801d6ec:	483a      	ldr	r0, [pc, #232]	; (801d7d8 <etharp_raw+0x10c>)
 801d6ee:	f001 fd9b 	bl	801f228 <printf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801d6f2:	f44f 7220 	mov.w	r2, #640	; 0x280
 801d6f6:	211c      	movs	r1, #28
 801d6f8:	200e      	movs	r0, #14
 801d6fa:	f7f6 fda5 	bl	8014248 <pbuf_alloc>
 801d6fe:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801d700:	69bb      	ldr	r3, [r7, #24]
 801d702:	2b00      	cmp	r3, #0
 801d704:	d102      	bne.n	801d70c <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801d706:	f04f 33ff 	mov.w	r3, #4294967295
 801d70a:	e05d      	b.n	801d7c8 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801d70c:	69bb      	ldr	r3, [r7, #24]
 801d70e:	895b      	ldrh	r3, [r3, #10]
 801d710:	2b1b      	cmp	r3, #27
 801d712:	d806      	bhi.n	801d722 <etharp_raw+0x56>
 801d714:	4b2e      	ldr	r3, [pc, #184]	; (801d7d0 <etharp_raw+0x104>)
 801d716:	f240 4262 	movw	r2, #1122	; 0x462
 801d71a:	4930      	ldr	r1, [pc, #192]	; (801d7dc <etharp_raw+0x110>)
 801d71c:	482e      	ldr	r0, [pc, #184]	; (801d7d8 <etharp_raw+0x10c>)
 801d71e:	f001 fd83 	bl	801f228 <printf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801d722:	69bb      	ldr	r3, [r7, #24]
 801d724:	685b      	ldr	r3, [r3, #4]
 801d726:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801d728:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801d72a:	4618      	mov	r0, r3
 801d72c:	f7f5 fcb8 	bl	80130a0 <lwip_htons>
 801d730:	4603      	mov	r3, r0
 801d732:	461a      	mov	r2, r3
 801d734:	697b      	ldr	r3, [r7, #20]
 801d736:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801d738:	68fb      	ldr	r3, [r7, #12]
 801d73a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801d73e:	2b06      	cmp	r3, #6
 801d740:	d006      	beq.n	801d750 <etharp_raw+0x84>
 801d742:	4b23      	ldr	r3, [pc, #140]	; (801d7d0 <etharp_raw+0x104>)
 801d744:	f240 4269 	movw	r2, #1129	; 0x469
 801d748:	4925      	ldr	r1, [pc, #148]	; (801d7e0 <etharp_raw+0x114>)
 801d74a:	4823      	ldr	r0, [pc, #140]	; (801d7d8 <etharp_raw+0x10c>)
 801d74c:	f001 fd6c 	bl	801f228 <printf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801d750:	697b      	ldr	r3, [r7, #20]
 801d752:	3308      	adds	r3, #8
 801d754:	2206      	movs	r2, #6
 801d756:	6839      	ldr	r1, [r7, #0]
 801d758:	4618      	mov	r0, r3
 801d75a:	f001 fd35 	bl	801f1c8 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801d75e:	697b      	ldr	r3, [r7, #20]
 801d760:	3312      	adds	r3, #18
 801d762:	2206      	movs	r2, #6
 801d764:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801d766:	4618      	mov	r0, r3
 801d768:	f001 fd2e 	bl	801f1c8 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801d76c:	697b      	ldr	r3, [r7, #20]
 801d76e:	330e      	adds	r3, #14
 801d770:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801d772:	6812      	ldr	r2, [r2, #0]
 801d774:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801d776:	697b      	ldr	r3, [r7, #20]
 801d778:	3318      	adds	r3, #24
 801d77a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801d77c:	6812      	ldr	r2, [r2, #0]
 801d77e:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801d780:	697b      	ldr	r3, [r7, #20]
 801d782:	2200      	movs	r2, #0
 801d784:	701a      	strb	r2, [r3, #0]
 801d786:	2200      	movs	r2, #0
 801d788:	f042 0201 	orr.w	r2, r2, #1
 801d78c:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801d78e:	697b      	ldr	r3, [r7, #20]
 801d790:	2200      	movs	r2, #0
 801d792:	f042 0208 	orr.w	r2, r2, #8
 801d796:	709a      	strb	r2, [r3, #2]
 801d798:	2200      	movs	r2, #0
 801d79a:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801d79c:	697b      	ldr	r3, [r7, #20]
 801d79e:	2206      	movs	r2, #6
 801d7a0:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801d7a2:	697b      	ldr	r3, [r7, #20]
 801d7a4:	2204      	movs	r2, #4
 801d7a6:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801d7a8:	f640 0306 	movw	r3, #2054	; 0x806
 801d7ac:	9300      	str	r3, [sp, #0]
 801d7ae:	687b      	ldr	r3, [r7, #4]
 801d7b0:	68ba      	ldr	r2, [r7, #8]
 801d7b2:	69b9      	ldr	r1, [r7, #24]
 801d7b4:	68f8      	ldr	r0, [r7, #12]
 801d7b6:	f001 fb99 	bl	801eeec <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801d7ba:	69b8      	ldr	r0, [r7, #24]
 801d7bc:	f7f7 f828 	bl	8014810 <pbuf_free>
  p = NULL;
 801d7c0:	2300      	movs	r3, #0
 801d7c2:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801d7c4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801d7c8:	4618      	mov	r0, r3
 801d7ca:	3720      	adds	r7, #32
 801d7cc:	46bd      	mov	sp, r7
 801d7ce:	bd80      	pop	{r7, pc}
 801d7d0:	08027d50 	.word	0x08027d50
 801d7d4:	08027ea0 	.word	0x08027ea0
 801d7d8:	08027dc8 	.word	0x08027dc8
 801d7dc:	08027f50 	.word	0x08027f50
 801d7e0:	08027f84 	.word	0x08027f84

0801d7e4 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801d7e4:	b580      	push	{r7, lr}
 801d7e6:	b088      	sub	sp, #32
 801d7e8:	af04      	add	r7, sp, #16
 801d7ea:	60f8      	str	r0, [r7, #12]
 801d7ec:	60b9      	str	r1, [r7, #8]
 801d7ee:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d7f0:	68fb      	ldr	r3, [r7, #12]
 801d7f2:	f103 012a 	add.w	r1, r3, #42	; 0x2a
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801d7f6:	68fb      	ldr	r3, [r7, #12]
 801d7f8:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 801d7fc:	68fb      	ldr	r3, [r7, #12]
 801d7fe:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d800:	2201      	movs	r2, #1
 801d802:	9203      	str	r2, [sp, #12]
 801d804:	68ba      	ldr	r2, [r7, #8]
 801d806:	9202      	str	r2, [sp, #8]
 801d808:	4a06      	ldr	r2, [pc, #24]	; (801d824 <etharp_request_dst+0x40>)
 801d80a:	9201      	str	r2, [sp, #4]
 801d80c:	9300      	str	r3, [sp, #0]
 801d80e:	4603      	mov	r3, r0
 801d810:	687a      	ldr	r2, [r7, #4]
 801d812:	68f8      	ldr	r0, [r7, #12]
 801d814:	f7ff ff5a 	bl	801d6cc <etharp_raw>
 801d818:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801d81a:	4618      	mov	r0, r3
 801d81c:	3710      	adds	r7, #16
 801d81e:	46bd      	mov	sp, r7
 801d820:	bd80      	pop	{r7, pc}
 801d822:	bf00      	nop
 801d824:	080706b0 	.word	0x080706b0

0801d828 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801d828:	b580      	push	{r7, lr}
 801d82a:	b082      	sub	sp, #8
 801d82c:	af00      	add	r7, sp, #0
 801d82e:	6078      	str	r0, [r7, #4]
 801d830:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801d832:	4a05      	ldr	r2, [pc, #20]	; (801d848 <etharp_request+0x20>)
 801d834:	6839      	ldr	r1, [r7, #0]
 801d836:	6878      	ldr	r0, [r7, #4]
 801d838:	f7ff ffd4 	bl	801d7e4 <etharp_request_dst>
 801d83c:	4603      	mov	r3, r0
}
 801d83e:	4618      	mov	r0, r3
 801d840:	3708      	adds	r7, #8
 801d842:	46bd      	mov	sp, r7
 801d844:	bd80      	pop	{r7, pc}
 801d846:	bf00      	nop
 801d848:	080706a8 	.word	0x080706a8

0801d84c <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801d84c:	b580      	push	{r7, lr}
 801d84e:	b08e      	sub	sp, #56	; 0x38
 801d850:	af04      	add	r7, sp, #16
 801d852:	6078      	str	r0, [r7, #4]
 801d854:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801d856:	4b79      	ldr	r3, [pc, #484]	; (801da3c <icmp_input+0x1f0>)
 801d858:	689b      	ldr	r3, [r3, #8]
 801d85a:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801d85c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d85e:	781b      	ldrb	r3, [r3, #0]
 801d860:	f003 030f 	and.w	r3, r3, #15
 801d864:	b2db      	uxtb	r3, r3
 801d866:	009b      	lsls	r3, r3, #2
 801d868:	b2db      	uxtb	r3, r3
 801d86a:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 801d86c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801d86e:	2b13      	cmp	r3, #19
 801d870:	f240 80cd 	bls.w	801da0e <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801d874:	687b      	ldr	r3, [r7, #4]
 801d876:	895b      	ldrh	r3, [r3, #10]
 801d878:	2b03      	cmp	r3, #3
 801d87a:	f240 80ca 	bls.w	801da12 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801d87e:	687b      	ldr	r3, [r7, #4]
 801d880:	685b      	ldr	r3, [r3, #4]
 801d882:	781b      	ldrb	r3, [r3, #0]
 801d884:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801d888:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801d88c:	2b00      	cmp	r3, #0
 801d88e:	f000 80b7 	beq.w	801da00 <icmp_input+0x1b4>
 801d892:	2b08      	cmp	r3, #8
 801d894:	f040 80b7 	bne.w	801da06 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801d898:	4b69      	ldr	r3, [pc, #420]	; (801da40 <icmp_input+0x1f4>)
 801d89a:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801d89c:	4b67      	ldr	r3, [pc, #412]	; (801da3c <icmp_input+0x1f0>)
 801d89e:	695b      	ldr	r3, [r3, #20]
 801d8a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801d8a4:	2be0      	cmp	r3, #224	; 0xe0
 801d8a6:	f000 80bb 	beq.w	801da20 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801d8aa:	4b64      	ldr	r3, [pc, #400]	; (801da3c <icmp_input+0x1f0>)
 801d8ac:	695b      	ldr	r3, [r3, #20]
 801d8ae:	4a63      	ldr	r2, [pc, #396]	; (801da3c <icmp_input+0x1f0>)
 801d8b0:	6812      	ldr	r2, [r2, #0]
 801d8b2:	4611      	mov	r1, r2
 801d8b4:	4618      	mov	r0, r3
 801d8b6:	f000 fc0b 	bl	801e0d0 <ip4_addr_isbroadcast_u32>
 801d8ba:	4603      	mov	r3, r0
 801d8bc:	2b00      	cmp	r3, #0
 801d8be:	f040 80b1 	bne.w	801da24 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801d8c2:	687b      	ldr	r3, [r7, #4]
 801d8c4:	891b      	ldrh	r3, [r3, #8]
 801d8c6:	2b07      	cmp	r3, #7
 801d8c8:	f240 80a5 	bls.w	801da16 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801d8cc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801d8ce:	330e      	adds	r3, #14
 801d8d0:	4619      	mov	r1, r3
 801d8d2:	6878      	ldr	r0, [r7, #4]
 801d8d4:	f7f6 ff06 	bl	80146e4 <pbuf_add_header>
 801d8d8:	4603      	mov	r3, r0
 801d8da:	2b00      	cmp	r3, #0
 801d8dc:	d04b      	beq.n	801d976 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801d8de:	687b      	ldr	r3, [r7, #4]
 801d8e0:	891a      	ldrh	r2, [r3, #8]
 801d8e2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801d8e4:	4413      	add	r3, r2
 801d8e6:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801d8e8:	687b      	ldr	r3, [r7, #4]
 801d8ea:	891b      	ldrh	r3, [r3, #8]
 801d8ec:	8b7a      	ldrh	r2, [r7, #26]
 801d8ee:	429a      	cmp	r2, r3
 801d8f0:	f0c0 809a 	bcc.w	801da28 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801d8f4:	8b7b      	ldrh	r3, [r7, #26]
 801d8f6:	f44f 7220 	mov.w	r2, #640	; 0x280
 801d8fa:	4619      	mov	r1, r3
 801d8fc:	200e      	movs	r0, #14
 801d8fe:	f7f6 fca3 	bl	8014248 <pbuf_alloc>
 801d902:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801d904:	697b      	ldr	r3, [r7, #20]
 801d906:	2b00      	cmp	r3, #0
 801d908:	f000 8090 	beq.w	801da2c <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801d90c:	697b      	ldr	r3, [r7, #20]
 801d90e:	895b      	ldrh	r3, [r3, #10]
 801d910:	461a      	mov	r2, r3
 801d912:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801d914:	3308      	adds	r3, #8
 801d916:	429a      	cmp	r2, r3
 801d918:	d203      	bcs.n	801d922 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801d91a:	6978      	ldr	r0, [r7, #20]
 801d91c:	f7f6 ff78 	bl	8014810 <pbuf_free>
          goto icmperr;
 801d920:	e085      	b.n	801da2e <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801d922:	697b      	ldr	r3, [r7, #20]
 801d924:	685b      	ldr	r3, [r3, #4]
 801d926:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801d928:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801d92a:	4618      	mov	r0, r3
 801d92c:	f001 fc4c 	bl	801f1c8 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801d930:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801d932:	4619      	mov	r1, r3
 801d934:	6978      	ldr	r0, [r7, #20]
 801d936:	f7f6 fee5 	bl	8014704 <pbuf_remove_header>
 801d93a:	4603      	mov	r3, r0
 801d93c:	2b00      	cmp	r3, #0
 801d93e:	d009      	beq.n	801d954 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801d940:	4b40      	ldr	r3, [pc, #256]	; (801da44 <icmp_input+0x1f8>)
 801d942:	22b6      	movs	r2, #182	; 0xb6
 801d944:	4940      	ldr	r1, [pc, #256]	; (801da48 <icmp_input+0x1fc>)
 801d946:	4841      	ldr	r0, [pc, #260]	; (801da4c <icmp_input+0x200>)
 801d948:	f001 fc6e 	bl	801f228 <printf>
          pbuf_free(r);
 801d94c:	6978      	ldr	r0, [r7, #20]
 801d94e:	f7f6 ff5f 	bl	8014810 <pbuf_free>
          goto icmperr;
 801d952:	e06c      	b.n	801da2e <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801d954:	6879      	ldr	r1, [r7, #4]
 801d956:	6978      	ldr	r0, [r7, #20]
 801d958:	f7f7 f88e 	bl	8014a78 <pbuf_copy>
 801d95c:	4603      	mov	r3, r0
 801d95e:	2b00      	cmp	r3, #0
 801d960:	d003      	beq.n	801d96a <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801d962:	6978      	ldr	r0, [r7, #20]
 801d964:	f7f6 ff54 	bl	8014810 <pbuf_free>
          goto icmperr;
 801d968:	e061      	b.n	801da2e <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801d96a:	6878      	ldr	r0, [r7, #4]
 801d96c:	f7f6 ff50 	bl	8014810 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801d970:	697b      	ldr	r3, [r7, #20]
 801d972:	607b      	str	r3, [r7, #4]
 801d974:	e00f      	b.n	801d996 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801d976:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801d978:	330e      	adds	r3, #14
 801d97a:	4619      	mov	r1, r3
 801d97c:	6878      	ldr	r0, [r7, #4]
 801d97e:	f7f6 fec1 	bl	8014704 <pbuf_remove_header>
 801d982:	4603      	mov	r3, r0
 801d984:	2b00      	cmp	r3, #0
 801d986:	d006      	beq.n	801d996 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801d988:	4b2e      	ldr	r3, [pc, #184]	; (801da44 <icmp_input+0x1f8>)
 801d98a:	22c7      	movs	r2, #199	; 0xc7
 801d98c:	4930      	ldr	r1, [pc, #192]	; (801da50 <icmp_input+0x204>)
 801d98e:	482f      	ldr	r0, [pc, #188]	; (801da4c <icmp_input+0x200>)
 801d990:	f001 fc4a 	bl	801f228 <printf>
          goto icmperr;
 801d994:	e04b      	b.n	801da2e <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801d996:	687b      	ldr	r3, [r7, #4]
 801d998:	685b      	ldr	r3, [r3, #4]
 801d99a:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801d99c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801d99e:	4619      	mov	r1, r3
 801d9a0:	6878      	ldr	r0, [r7, #4]
 801d9a2:	f7f6 fe9f 	bl	80146e4 <pbuf_add_header>
 801d9a6:	4603      	mov	r3, r0
 801d9a8:	2b00      	cmp	r3, #0
 801d9aa:	d12b      	bne.n	801da04 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801d9ac:	687b      	ldr	r3, [r7, #4]
 801d9ae:	685b      	ldr	r3, [r3, #4]
 801d9b0:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801d9b2:	69fb      	ldr	r3, [r7, #28]
 801d9b4:	681a      	ldr	r2, [r3, #0]
 801d9b6:	68fb      	ldr	r3, [r7, #12]
 801d9b8:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801d9ba:	4b20      	ldr	r3, [pc, #128]	; (801da3c <icmp_input+0x1f0>)
 801d9bc:	691a      	ldr	r2, [r3, #16]
 801d9be:	68fb      	ldr	r3, [r7, #12]
 801d9c0:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801d9c2:	693b      	ldr	r3, [r7, #16]
 801d9c4:	2200      	movs	r2, #0
 801d9c6:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801d9c8:	693b      	ldr	r3, [r7, #16]
 801d9ca:	2200      	movs	r2, #0
 801d9cc:	709a      	strb	r2, [r3, #2]
 801d9ce:	2200      	movs	r2, #0
 801d9d0:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801d9d2:	68fb      	ldr	r3, [r7, #12]
 801d9d4:	22ff      	movs	r2, #255	; 0xff
 801d9d6:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801d9d8:	68fb      	ldr	r3, [r7, #12]
 801d9da:	2200      	movs	r2, #0
 801d9dc:	729a      	strb	r2, [r3, #10]
 801d9de:	2200      	movs	r2, #0
 801d9e0:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801d9e2:	683b      	ldr	r3, [r7, #0]
 801d9e4:	9302      	str	r3, [sp, #8]
 801d9e6:	2301      	movs	r3, #1
 801d9e8:	9301      	str	r3, [sp, #4]
 801d9ea:	2300      	movs	r3, #0
 801d9ec:	9300      	str	r3, [sp, #0]
 801d9ee:	23ff      	movs	r3, #255	; 0xff
 801d9f0:	2200      	movs	r2, #0
 801d9f2:	69f9      	ldr	r1, [r7, #28]
 801d9f4:	6878      	ldr	r0, [r7, #4]
 801d9f6:	f000 fa93 	bl	801df20 <ip4_output_if>
 801d9fa:	4603      	mov	r3, r0
 801d9fc:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801d9fe:	e001      	b.n	801da04 <icmp_input+0x1b8>
      break;
 801da00:	bf00      	nop
 801da02:	e000      	b.n	801da06 <icmp_input+0x1ba>
      break;
 801da04:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801da06:	6878      	ldr	r0, [r7, #4]
 801da08:	f7f6 ff02 	bl	8014810 <pbuf_free>
  return;
 801da0c:	e013      	b.n	801da36 <icmp_input+0x1ea>
    goto lenerr;
 801da0e:	bf00      	nop
 801da10:	e002      	b.n	801da18 <icmp_input+0x1cc>
    goto lenerr;
 801da12:	bf00      	nop
 801da14:	e000      	b.n	801da18 <icmp_input+0x1cc>
        goto lenerr;
 801da16:	bf00      	nop
lenerr:
  pbuf_free(p);
 801da18:	6878      	ldr	r0, [r7, #4]
 801da1a:	f7f6 fef9 	bl	8014810 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801da1e:	e00a      	b.n	801da36 <icmp_input+0x1ea>
        goto icmperr;
 801da20:	bf00      	nop
 801da22:	e004      	b.n	801da2e <icmp_input+0x1e2>
        goto icmperr;
 801da24:	bf00      	nop
 801da26:	e002      	b.n	801da2e <icmp_input+0x1e2>
          goto icmperr;
 801da28:	bf00      	nop
 801da2a:	e000      	b.n	801da2e <icmp_input+0x1e2>
          goto icmperr;
 801da2c:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801da2e:	6878      	ldr	r0, [r7, #4]
 801da30:	f7f6 feee 	bl	8014810 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801da34:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801da36:	3728      	adds	r7, #40	; 0x28
 801da38:	46bd      	mov	sp, r7
 801da3a:	bd80      	pop	{r7, pc}
 801da3c:	20008aa0 	.word	0x20008aa0
 801da40:	20008ab4 	.word	0x20008ab4
 801da44:	08027fc8 	.word	0x08027fc8
 801da48:	08028000 	.word	0x08028000
 801da4c:	08028038 	.word	0x08028038
 801da50:	08028060 	.word	0x08028060

0801da54 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801da54:	b580      	push	{r7, lr}
 801da56:	b082      	sub	sp, #8
 801da58:	af00      	add	r7, sp, #0
 801da5a:	6078      	str	r0, [r7, #4]
 801da5c:	460b      	mov	r3, r1
 801da5e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801da60:	78fb      	ldrb	r3, [r7, #3]
 801da62:	461a      	mov	r2, r3
 801da64:	2103      	movs	r1, #3
 801da66:	6878      	ldr	r0, [r7, #4]
 801da68:	f000 f814 	bl	801da94 <icmp_send_response>
}
 801da6c:	bf00      	nop
 801da6e:	3708      	adds	r7, #8
 801da70:	46bd      	mov	sp, r7
 801da72:	bd80      	pop	{r7, pc}

0801da74 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801da74:	b580      	push	{r7, lr}
 801da76:	b082      	sub	sp, #8
 801da78:	af00      	add	r7, sp, #0
 801da7a:	6078      	str	r0, [r7, #4]
 801da7c:	460b      	mov	r3, r1
 801da7e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801da80:	78fb      	ldrb	r3, [r7, #3]
 801da82:	461a      	mov	r2, r3
 801da84:	210b      	movs	r1, #11
 801da86:	6878      	ldr	r0, [r7, #4]
 801da88:	f000 f804 	bl	801da94 <icmp_send_response>
}
 801da8c:	bf00      	nop
 801da8e:	3708      	adds	r7, #8
 801da90:	46bd      	mov	sp, r7
 801da92:	bd80      	pop	{r7, pc}

0801da94 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801da94:	b580      	push	{r7, lr}
 801da96:	b08c      	sub	sp, #48	; 0x30
 801da98:	af04      	add	r7, sp, #16
 801da9a:	6078      	str	r0, [r7, #4]
 801da9c:	460b      	mov	r3, r1
 801da9e:	70fb      	strb	r3, [r7, #3]
 801daa0:	4613      	mov	r3, r2
 801daa2:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801daa4:	f44f 7220 	mov.w	r2, #640	; 0x280
 801daa8:	2124      	movs	r1, #36	; 0x24
 801daaa:	2022      	movs	r0, #34	; 0x22
 801daac:	f7f6 fbcc 	bl	8014248 <pbuf_alloc>
 801dab0:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801dab2:	69fb      	ldr	r3, [r7, #28]
 801dab4:	2b00      	cmp	r3, #0
 801dab6:	d04c      	beq.n	801db52 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801dab8:	69fb      	ldr	r3, [r7, #28]
 801daba:	895b      	ldrh	r3, [r3, #10]
 801dabc:	2b23      	cmp	r3, #35	; 0x23
 801dabe:	d806      	bhi.n	801dace <icmp_send_response+0x3a>
 801dac0:	4b26      	ldr	r3, [pc, #152]	; (801db5c <icmp_send_response+0xc8>)
 801dac2:	f44f 72b4 	mov.w	r2, #360	; 0x168
 801dac6:	4926      	ldr	r1, [pc, #152]	; (801db60 <icmp_send_response+0xcc>)
 801dac8:	4826      	ldr	r0, [pc, #152]	; (801db64 <icmp_send_response+0xd0>)
 801daca:	f001 fbad 	bl	801f228 <printf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801dace:	687b      	ldr	r3, [r7, #4]
 801dad0:	685b      	ldr	r3, [r3, #4]
 801dad2:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801dad4:	69fb      	ldr	r3, [r7, #28]
 801dad6:	685b      	ldr	r3, [r3, #4]
 801dad8:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801dada:	697b      	ldr	r3, [r7, #20]
 801dadc:	78fa      	ldrb	r2, [r7, #3]
 801dade:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801dae0:	697b      	ldr	r3, [r7, #20]
 801dae2:	78ba      	ldrb	r2, [r7, #2]
 801dae4:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801dae6:	697b      	ldr	r3, [r7, #20]
 801dae8:	2200      	movs	r2, #0
 801daea:	711a      	strb	r2, [r3, #4]
 801daec:	2200      	movs	r2, #0
 801daee:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801daf0:	697b      	ldr	r3, [r7, #20]
 801daf2:	2200      	movs	r2, #0
 801daf4:	719a      	strb	r2, [r3, #6]
 801daf6:	2200      	movs	r2, #0
 801daf8:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801dafa:	69fb      	ldr	r3, [r7, #28]
 801dafc:	685b      	ldr	r3, [r3, #4]
 801dafe:	f103 0008 	add.w	r0, r3, #8
 801db02:	687b      	ldr	r3, [r7, #4]
 801db04:	685b      	ldr	r3, [r3, #4]
 801db06:	221c      	movs	r2, #28
 801db08:	4619      	mov	r1, r3
 801db0a:	f001 fb5d 	bl	801f1c8 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801db0e:	69bb      	ldr	r3, [r7, #24]
 801db10:	68db      	ldr	r3, [r3, #12]
 801db12:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801db14:	f107 030c 	add.w	r3, r7, #12
 801db18:	4618      	mov	r0, r3
 801db1a:	f000 f825 	bl	801db68 <ip4_route>
 801db1e:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801db20:	693b      	ldr	r3, [r7, #16]
 801db22:	2b00      	cmp	r3, #0
 801db24:	d011      	beq.n	801db4a <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801db26:	697b      	ldr	r3, [r7, #20]
 801db28:	2200      	movs	r2, #0
 801db2a:	709a      	strb	r2, [r3, #2]
 801db2c:	2200      	movs	r2, #0
 801db2e:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801db30:	f107 020c 	add.w	r2, r7, #12
 801db34:	693b      	ldr	r3, [r7, #16]
 801db36:	9302      	str	r3, [sp, #8]
 801db38:	2301      	movs	r3, #1
 801db3a:	9301      	str	r3, [sp, #4]
 801db3c:	2300      	movs	r3, #0
 801db3e:	9300      	str	r3, [sp, #0]
 801db40:	23ff      	movs	r3, #255	; 0xff
 801db42:	2100      	movs	r1, #0
 801db44:	69f8      	ldr	r0, [r7, #28]
 801db46:	f000 f9eb 	bl	801df20 <ip4_output_if>
  }
  pbuf_free(q);
 801db4a:	69f8      	ldr	r0, [r7, #28]
 801db4c:	f7f6 fe60 	bl	8014810 <pbuf_free>
 801db50:	e000      	b.n	801db54 <icmp_send_response+0xc0>
    return;
 801db52:	bf00      	nop
}
 801db54:	3720      	adds	r7, #32
 801db56:	46bd      	mov	sp, r7
 801db58:	bd80      	pop	{r7, pc}
 801db5a:	bf00      	nop
 801db5c:	08027fc8 	.word	0x08027fc8
 801db60:	08028094 	.word	0x08028094
 801db64:	08028038 	.word	0x08028038

0801db68 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801db68:	b480      	push	{r7}
 801db6a:	b085      	sub	sp, #20
 801db6c:	af00      	add	r7, sp, #0
 801db6e:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801db70:	4b33      	ldr	r3, [pc, #204]	; (801dc40 <ip4_route+0xd8>)
 801db72:	681b      	ldr	r3, [r3, #0]
 801db74:	60fb      	str	r3, [r7, #12]
 801db76:	e036      	b.n	801dbe6 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801db78:	68fb      	ldr	r3, [r7, #12]
 801db7a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801db7e:	f003 0301 	and.w	r3, r3, #1
 801db82:	b2db      	uxtb	r3, r3
 801db84:	2b00      	cmp	r3, #0
 801db86:	d02b      	beq.n	801dbe0 <ip4_route+0x78>
 801db88:	68fb      	ldr	r3, [r7, #12]
 801db8a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801db8e:	089b      	lsrs	r3, r3, #2
 801db90:	f003 0301 	and.w	r3, r3, #1
 801db94:	b2db      	uxtb	r3, r3
 801db96:	2b00      	cmp	r3, #0
 801db98:	d022      	beq.n	801dbe0 <ip4_route+0x78>
 801db9a:	68fb      	ldr	r3, [r7, #12]
 801db9c:	3304      	adds	r3, #4
 801db9e:	681b      	ldr	r3, [r3, #0]
 801dba0:	2b00      	cmp	r3, #0
 801dba2:	d01d      	beq.n	801dbe0 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801dba4:	687b      	ldr	r3, [r7, #4]
 801dba6:	681a      	ldr	r2, [r3, #0]
 801dba8:	68fb      	ldr	r3, [r7, #12]
 801dbaa:	3304      	adds	r3, #4
 801dbac:	681b      	ldr	r3, [r3, #0]
 801dbae:	405a      	eors	r2, r3
 801dbb0:	68fb      	ldr	r3, [r7, #12]
 801dbb2:	3308      	adds	r3, #8
 801dbb4:	681b      	ldr	r3, [r3, #0]
 801dbb6:	4013      	ands	r3, r2
 801dbb8:	2b00      	cmp	r3, #0
 801dbba:	d101      	bne.n	801dbc0 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801dbbc:	68fb      	ldr	r3, [r7, #12]
 801dbbe:	e038      	b.n	801dc32 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801dbc0:	68fb      	ldr	r3, [r7, #12]
 801dbc2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801dbc6:	f003 0302 	and.w	r3, r3, #2
 801dbca:	2b00      	cmp	r3, #0
 801dbcc:	d108      	bne.n	801dbe0 <ip4_route+0x78>
 801dbce:	687b      	ldr	r3, [r7, #4]
 801dbd0:	681a      	ldr	r2, [r3, #0]
 801dbd2:	68fb      	ldr	r3, [r7, #12]
 801dbd4:	330c      	adds	r3, #12
 801dbd6:	681b      	ldr	r3, [r3, #0]
 801dbd8:	429a      	cmp	r2, r3
 801dbda:	d101      	bne.n	801dbe0 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801dbdc:	68fb      	ldr	r3, [r7, #12]
 801dbde:	e028      	b.n	801dc32 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801dbe0:	68fb      	ldr	r3, [r7, #12]
 801dbe2:	681b      	ldr	r3, [r3, #0]
 801dbe4:	60fb      	str	r3, [r7, #12]
 801dbe6:	68fb      	ldr	r3, [r7, #12]
 801dbe8:	2b00      	cmp	r3, #0
 801dbea:	d1c5      	bne.n	801db78 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801dbec:	4b15      	ldr	r3, [pc, #84]	; (801dc44 <ip4_route+0xdc>)
 801dbee:	681b      	ldr	r3, [r3, #0]
 801dbf0:	2b00      	cmp	r3, #0
 801dbf2:	d01a      	beq.n	801dc2a <ip4_route+0xc2>
 801dbf4:	4b13      	ldr	r3, [pc, #76]	; (801dc44 <ip4_route+0xdc>)
 801dbf6:	681b      	ldr	r3, [r3, #0]
 801dbf8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801dbfc:	f003 0301 	and.w	r3, r3, #1
 801dc00:	2b00      	cmp	r3, #0
 801dc02:	d012      	beq.n	801dc2a <ip4_route+0xc2>
 801dc04:	4b0f      	ldr	r3, [pc, #60]	; (801dc44 <ip4_route+0xdc>)
 801dc06:	681b      	ldr	r3, [r3, #0]
 801dc08:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801dc0c:	f003 0304 	and.w	r3, r3, #4
 801dc10:	2b00      	cmp	r3, #0
 801dc12:	d00a      	beq.n	801dc2a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801dc14:	4b0b      	ldr	r3, [pc, #44]	; (801dc44 <ip4_route+0xdc>)
 801dc16:	681b      	ldr	r3, [r3, #0]
 801dc18:	3304      	adds	r3, #4
 801dc1a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801dc1c:	2b00      	cmp	r3, #0
 801dc1e:	d004      	beq.n	801dc2a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801dc20:	687b      	ldr	r3, [r7, #4]
 801dc22:	681b      	ldr	r3, [r3, #0]
 801dc24:	b2db      	uxtb	r3, r3
 801dc26:	2b7f      	cmp	r3, #127	; 0x7f
 801dc28:	d101      	bne.n	801dc2e <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801dc2a:	2300      	movs	r3, #0
 801dc2c:	e001      	b.n	801dc32 <ip4_route+0xca>
  }

  return netif_default;
 801dc2e:	4b05      	ldr	r3, [pc, #20]	; (801dc44 <ip4_route+0xdc>)
 801dc30:	681b      	ldr	r3, [r3, #0]
}
 801dc32:	4618      	mov	r0, r3
 801dc34:	3714      	adds	r7, #20
 801dc36:	46bd      	mov	sp, r7
 801dc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dc3c:	4770      	bx	lr
 801dc3e:	bf00      	nop
 801dc40:	2000c208 	.word	0x2000c208
 801dc44:	2000c20c 	.word	0x2000c20c

0801dc48 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801dc48:	b580      	push	{r7, lr}
 801dc4a:	b082      	sub	sp, #8
 801dc4c:	af00      	add	r7, sp, #0
 801dc4e:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801dc50:	687b      	ldr	r3, [r7, #4]
 801dc52:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801dc56:	f003 0301 	and.w	r3, r3, #1
 801dc5a:	b2db      	uxtb	r3, r3
 801dc5c:	2b00      	cmp	r3, #0
 801dc5e:	d016      	beq.n	801dc8e <ip4_input_accept+0x46>
 801dc60:	687b      	ldr	r3, [r7, #4]
 801dc62:	3304      	adds	r3, #4
 801dc64:	681b      	ldr	r3, [r3, #0]
 801dc66:	2b00      	cmp	r3, #0
 801dc68:	d011      	beq.n	801dc8e <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801dc6a:	4b0b      	ldr	r3, [pc, #44]	; (801dc98 <ip4_input_accept+0x50>)
 801dc6c:	695a      	ldr	r2, [r3, #20]
 801dc6e:	687b      	ldr	r3, [r7, #4]
 801dc70:	3304      	adds	r3, #4
 801dc72:	681b      	ldr	r3, [r3, #0]
 801dc74:	429a      	cmp	r2, r3
 801dc76:	d008      	beq.n	801dc8a <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801dc78:	4b07      	ldr	r3, [pc, #28]	; (801dc98 <ip4_input_accept+0x50>)
 801dc7a:	695b      	ldr	r3, [r3, #20]
 801dc7c:	6879      	ldr	r1, [r7, #4]
 801dc7e:	4618      	mov	r0, r3
 801dc80:	f000 fa26 	bl	801e0d0 <ip4_addr_isbroadcast_u32>
 801dc84:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801dc86:	2b00      	cmp	r3, #0
 801dc88:	d001      	beq.n	801dc8e <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801dc8a:	2301      	movs	r3, #1
 801dc8c:	e000      	b.n	801dc90 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801dc8e:	2300      	movs	r3, #0
}
 801dc90:	4618      	mov	r0, r3
 801dc92:	3708      	adds	r7, #8
 801dc94:	46bd      	mov	sp, r7
 801dc96:	bd80      	pop	{r7, pc}
 801dc98:	20008aa0 	.word	0x20008aa0

0801dc9c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801dc9c:	b580      	push	{r7, lr}
 801dc9e:	b088      	sub	sp, #32
 801dca0:	af00      	add	r7, sp, #0
 801dca2:	6078      	str	r0, [r7, #4]
 801dca4:	6039      	str	r1, [r7, #0]
  const struct ip_hdr *iphdr;
  struct netif *netif;
  u16_t iphdr_hlen;
  u16_t iphdr_len;
#if IP_ACCEPT_LINK_LAYER_ADDRESSING || LWIP_IGMP
  int check_ip_src = 1;
 801dca6:	2301      	movs	r3, #1
 801dca8:	617b      	str	r3, [r7, #20]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801dcaa:	687b      	ldr	r3, [r7, #4]
 801dcac:	685b      	ldr	r3, [r3, #4]
 801dcae:	61fb      	str	r3, [r7, #28]
  if (IPH_V(iphdr) != 4) {
 801dcb0:	69fb      	ldr	r3, [r7, #28]
 801dcb2:	781b      	ldrb	r3, [r3, #0]
 801dcb4:	091b      	lsrs	r3, r3, #4
 801dcb6:	b2db      	uxtb	r3, r3
 801dcb8:	2b04      	cmp	r3, #4
 801dcba:	d004      	beq.n	801dcc6 <ip4_input+0x2a>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801dcbc:	6878      	ldr	r0, [r7, #4]
 801dcbe:	f7f6 fda7 	bl	8014810 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801dcc2:	2300      	movs	r3, #0
 801dcc4:	e123      	b.n	801df0e <ip4_input+0x272>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801dcc6:	69fb      	ldr	r3, [r7, #28]
 801dcc8:	781b      	ldrb	r3, [r3, #0]
 801dcca:	f003 030f 	and.w	r3, r3, #15
 801dcce:	b2db      	uxtb	r3, r3
 801dcd0:	009b      	lsls	r3, r3, #2
 801dcd2:	b2db      	uxtb	r3, r3
 801dcd4:	827b      	strh	r3, [r7, #18]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801dcd6:	69fb      	ldr	r3, [r7, #28]
 801dcd8:	885b      	ldrh	r3, [r3, #2]
 801dcda:	b29b      	uxth	r3, r3
 801dcdc:	4618      	mov	r0, r3
 801dcde:	f7f5 f9df 	bl	80130a0 <lwip_htons>
 801dce2:	4603      	mov	r3, r0
 801dce4:	823b      	strh	r3, [r7, #16]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801dce6:	687b      	ldr	r3, [r7, #4]
 801dce8:	891b      	ldrh	r3, [r3, #8]
 801dcea:	8a3a      	ldrh	r2, [r7, #16]
 801dcec:	429a      	cmp	r2, r3
 801dcee:	d204      	bcs.n	801dcfa <ip4_input+0x5e>
    pbuf_realloc(p, iphdr_len);
 801dcf0:	8a3b      	ldrh	r3, [r7, #16]
 801dcf2:	4619      	mov	r1, r3
 801dcf4:	6878      	ldr	r0, [r7, #4]
 801dcf6:	f7f6 fc05 	bl	8014504 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801dcfa:	687b      	ldr	r3, [r7, #4]
 801dcfc:	895b      	ldrh	r3, [r3, #10]
 801dcfe:	8a7a      	ldrh	r2, [r7, #18]
 801dd00:	429a      	cmp	r2, r3
 801dd02:	d807      	bhi.n	801dd14 <ip4_input+0x78>
 801dd04:	687b      	ldr	r3, [r7, #4]
 801dd06:	891b      	ldrh	r3, [r3, #8]
 801dd08:	8a3a      	ldrh	r2, [r7, #16]
 801dd0a:	429a      	cmp	r2, r3
 801dd0c:	d802      	bhi.n	801dd14 <ip4_input+0x78>
 801dd0e:	8a7b      	ldrh	r3, [r7, #18]
 801dd10:	2b13      	cmp	r3, #19
 801dd12:	d804      	bhi.n	801dd1e <ip4_input+0x82>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801dd14:	6878      	ldr	r0, [r7, #4]
 801dd16:	f7f6 fd7b 	bl	8014810 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801dd1a:	2300      	movs	r3, #0
 801dd1c:	e0f7      	b.n	801df0e <ip4_input+0x272>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801dd1e:	69fb      	ldr	r3, [r7, #28]
 801dd20:	691b      	ldr	r3, [r3, #16]
 801dd22:	4a7d      	ldr	r2, [pc, #500]	; (801df18 <ip4_input+0x27c>)
 801dd24:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801dd26:	69fb      	ldr	r3, [r7, #28]
 801dd28:	68db      	ldr	r3, [r3, #12]
 801dd2a:	4a7b      	ldr	r2, [pc, #492]	; (801df18 <ip4_input+0x27c>)
 801dd2c:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801dd2e:	4b7a      	ldr	r3, [pc, #488]	; (801df18 <ip4_input+0x27c>)
 801dd30:	695b      	ldr	r3, [r3, #20]
 801dd32:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801dd36:	2be0      	cmp	r3, #224	; 0xe0
 801dd38:	d112      	bne.n	801dd60 <ip4_input+0xc4>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801dd3a:	683b      	ldr	r3, [r7, #0]
 801dd3c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801dd40:	f003 0301 	and.w	r3, r3, #1
 801dd44:	b2db      	uxtb	r3, r3
 801dd46:	2b00      	cmp	r3, #0
 801dd48:	d007      	beq.n	801dd5a <ip4_input+0xbe>
 801dd4a:	683b      	ldr	r3, [r7, #0]
 801dd4c:	3304      	adds	r3, #4
 801dd4e:	681b      	ldr	r3, [r3, #0]
 801dd50:	2b00      	cmp	r3, #0
 801dd52:	d002      	beq.n	801dd5a <ip4_input+0xbe>
      netif = inp;
 801dd54:	683b      	ldr	r3, [r7, #0]
 801dd56:	61bb      	str	r3, [r7, #24]
 801dd58:	e02a      	b.n	801ddb0 <ip4_input+0x114>
    } else {
      netif = NULL;
 801dd5a:	2300      	movs	r3, #0
 801dd5c:	61bb      	str	r3, [r7, #24]
 801dd5e:	e027      	b.n	801ddb0 <ip4_input+0x114>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801dd60:	6838      	ldr	r0, [r7, #0]
 801dd62:	f7ff ff71 	bl	801dc48 <ip4_input_accept>
 801dd66:	4603      	mov	r3, r0
 801dd68:	2b00      	cmp	r3, #0
 801dd6a:	d002      	beq.n	801dd72 <ip4_input+0xd6>
      netif = inp;
 801dd6c:	683b      	ldr	r3, [r7, #0]
 801dd6e:	61bb      	str	r3, [r7, #24]
 801dd70:	e01e      	b.n	801ddb0 <ip4_input+0x114>
    } else {
      netif = NULL;
 801dd72:	2300      	movs	r3, #0
 801dd74:	61bb      	str	r3, [r7, #24]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801dd76:	4b68      	ldr	r3, [pc, #416]	; (801df18 <ip4_input+0x27c>)
 801dd78:	695b      	ldr	r3, [r3, #20]
 801dd7a:	b2db      	uxtb	r3, r3
 801dd7c:	2b7f      	cmp	r3, #127	; 0x7f
 801dd7e:	d017      	beq.n	801ddb0 <ip4_input+0x114>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801dd80:	4b66      	ldr	r3, [pc, #408]	; (801df1c <ip4_input+0x280>)
 801dd82:	681b      	ldr	r3, [r3, #0]
 801dd84:	61bb      	str	r3, [r7, #24]
 801dd86:	e00e      	b.n	801dda6 <ip4_input+0x10a>
          if (netif == inp) {
 801dd88:	69ba      	ldr	r2, [r7, #24]
 801dd8a:	683b      	ldr	r3, [r7, #0]
 801dd8c:	429a      	cmp	r2, r3
 801dd8e:	d006      	beq.n	801dd9e <ip4_input+0x102>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801dd90:	69b8      	ldr	r0, [r7, #24]
 801dd92:	f7ff ff59 	bl	801dc48 <ip4_input_accept>
 801dd96:	4603      	mov	r3, r0
 801dd98:	2b00      	cmp	r3, #0
 801dd9a:	d108      	bne.n	801ddae <ip4_input+0x112>
 801dd9c:	e000      	b.n	801dda0 <ip4_input+0x104>
            continue;
 801dd9e:	bf00      	nop
        NETIF_FOREACH(netif) {
 801dda0:	69bb      	ldr	r3, [r7, #24]
 801dda2:	681b      	ldr	r3, [r3, #0]
 801dda4:	61bb      	str	r3, [r7, #24]
 801dda6:	69bb      	ldr	r3, [r7, #24]
 801dda8:	2b00      	cmp	r3, #0
 801ddaa:	d1ed      	bne.n	801dd88 <ip4_input+0xec>
 801ddac:	e000      	b.n	801ddb0 <ip4_input+0x114>
            break;
 801ddae:	bf00      	nop
   * If you want to accept private broadcast communication while a netif is down,
   * define LWIP_IP_ACCEPT_UDP_PORT(dst_port), e.g.:
   *
   * #define LWIP_IP_ACCEPT_UDP_PORT(dst_port) ((dst_port) == PP_NTOHS(12345))
   */
  if (netif == NULL) {
 801ddb0:	69bb      	ldr	r3, [r7, #24]
 801ddb2:	2b00      	cmp	r3, #0
 801ddb4:	d111      	bne.n	801ddda <ip4_input+0x13e>
    /* remote port is DHCP server? */
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 801ddb6:	69fb      	ldr	r3, [r7, #28]
 801ddb8:	7a5b      	ldrb	r3, [r3, #9]
 801ddba:	2b11      	cmp	r3, #17
 801ddbc:	d10d      	bne.n	801ddda <ip4_input+0x13e>
      const struct udp_hdr *udphdr = (const struct udp_hdr *)((const u8_t *)iphdr + iphdr_hlen);
 801ddbe:	8a7b      	ldrh	r3, [r7, #18]
 801ddc0:	69fa      	ldr	r2, [r7, #28]
 801ddc2:	4413      	add	r3, r2
 801ddc4:	60fb      	str	r3, [r7, #12]
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: UDP packet to DHCP client port %"U16_F"\n",
                                              lwip_ntohs(udphdr->dest)));
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 801ddc6:	68fb      	ldr	r3, [r7, #12]
 801ddc8:	885b      	ldrh	r3, [r3, #2]
 801ddca:	b29b      	uxth	r3, r3
 801ddcc:	f5b3 4f88 	cmp.w	r3, #17408	; 0x4400
 801ddd0:	d103      	bne.n	801ddda <ip4_input+0x13e>
        LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: DHCP packet accepted.\n"));
        netif = inp;
 801ddd2:	683b      	ldr	r3, [r7, #0]
 801ddd4:	61bb      	str	r3, [r7, #24]
        check_ip_src = 0;
 801ddd6:	2300      	movs	r3, #0
 801ddd8:	617b      	str	r3, [r7, #20]
  }
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */

  /* broadcast or multicast packet source address? Compliant with RFC 1122: 3.2.1.3 */
#if LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING
  if (check_ip_src
 801ddda:	697b      	ldr	r3, [r7, #20]
 801dddc:	2b00      	cmp	r3, #0
 801ddde:	d017      	beq.n	801de10 <ip4_input+0x174>
#if IP_ACCEPT_LINK_LAYER_ADDRESSING
      /* DHCP servers need 0.0.0.0 to be allowed as source address (RFC 1.1.2.2: 3.2.1.3/a) */
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 801dde0:	4b4d      	ldr	r3, [pc, #308]	; (801df18 <ip4_input+0x27c>)
 801dde2:	691b      	ldr	r3, [r3, #16]
 801dde4:	2b00      	cmp	r3, #0
 801dde6:	d013      	beq.n	801de10 <ip4_input+0x174>
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801dde8:	4b4b      	ldr	r3, [pc, #300]	; (801df18 <ip4_input+0x27c>)
 801ddea:	691b      	ldr	r3, [r3, #16]
 801ddec:	6839      	ldr	r1, [r7, #0]
 801ddee:	4618      	mov	r0, r3
 801ddf0:	f000 f96e 	bl	801e0d0 <ip4_addr_isbroadcast_u32>
 801ddf4:	4603      	mov	r3, r0
 801ddf6:	2b00      	cmp	r3, #0
 801ddf8:	d105      	bne.n	801de06 <ip4_input+0x16a>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801ddfa:	4b47      	ldr	r3, [pc, #284]	; (801df18 <ip4_input+0x27c>)
 801ddfc:	691b      	ldr	r3, [r3, #16]
 801ddfe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801de02:	2be0      	cmp	r3, #224	; 0xe0
 801de04:	d104      	bne.n	801de10 <ip4_input+0x174>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801de06:	6878      	ldr	r0, [r7, #4]
 801de08:	f7f6 fd02 	bl	8014810 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801de0c:	2300      	movs	r3, #0
 801de0e:	e07e      	b.n	801df0e <ip4_input+0x272>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801de10:	69bb      	ldr	r3, [r7, #24]
 801de12:	2b00      	cmp	r3, #0
 801de14:	d104      	bne.n	801de20 <ip4_input+0x184>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801de16:	6878      	ldr	r0, [r7, #4]
 801de18:	f7f6 fcfa 	bl	8014810 <pbuf_free>
    return ERR_OK;
 801de1c:	2300      	movs	r3, #0
 801de1e:	e076      	b.n	801df0e <ip4_input+0x272>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801de20:	69fb      	ldr	r3, [r7, #28]
 801de22:	88db      	ldrh	r3, [r3, #6]
 801de24:	b29b      	uxth	r3, r3
 801de26:	461a      	mov	r2, r3
 801de28:	f64f 733f 	movw	r3, #65343	; 0xff3f
 801de2c:	4013      	ands	r3, r2
 801de2e:	2b00      	cmp	r3, #0
 801de30:	d00b      	beq.n	801de4a <ip4_input+0x1ae>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801de32:	6878      	ldr	r0, [r7, #4]
 801de34:	f000 fc92 	bl	801e75c <ip4_reass>
 801de38:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801de3a:	687b      	ldr	r3, [r7, #4]
 801de3c:	2b00      	cmp	r3, #0
 801de3e:	d101      	bne.n	801de44 <ip4_input+0x1a8>
      return ERR_OK;
 801de40:	2300      	movs	r3, #0
 801de42:	e064      	b.n	801df0e <ip4_input+0x272>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801de44:	687b      	ldr	r3, [r7, #4]
 801de46:	685b      	ldr	r3, [r3, #4]
 801de48:	61fb      	str	r3, [r7, #28]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801de4a:	4a33      	ldr	r2, [pc, #204]	; (801df18 <ip4_input+0x27c>)
 801de4c:	69bb      	ldr	r3, [r7, #24]
 801de4e:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801de50:	4a31      	ldr	r2, [pc, #196]	; (801df18 <ip4_input+0x27c>)
 801de52:	683b      	ldr	r3, [r7, #0]
 801de54:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801de56:	4a30      	ldr	r2, [pc, #192]	; (801df18 <ip4_input+0x27c>)
 801de58:	69fb      	ldr	r3, [r7, #28]
 801de5a:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801de5c:	69fb      	ldr	r3, [r7, #28]
 801de5e:	781b      	ldrb	r3, [r3, #0]
 801de60:	f003 030f 	and.w	r3, r3, #15
 801de64:	b2db      	uxtb	r3, r3
 801de66:	009b      	lsls	r3, r3, #2
 801de68:	b2db      	uxtb	r3, r3
 801de6a:	b29a      	uxth	r2, r3
 801de6c:	4b2a      	ldr	r3, [pc, #168]	; (801df18 <ip4_input+0x27c>)
 801de6e:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801de70:	8a7b      	ldrh	r3, [r7, #18]
 801de72:	4619      	mov	r1, r3
 801de74:	6878      	ldr	r0, [r7, #4]
 801de76:	f7f6 fc45 	bl	8014704 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801de7a:	69fb      	ldr	r3, [r7, #28]
 801de7c:	7a5b      	ldrb	r3, [r3, #9]
 801de7e:	2b11      	cmp	r3, #17
 801de80:	d006      	beq.n	801de90 <ip4_input+0x1f4>
 801de82:	2b11      	cmp	r3, #17
 801de84:	dc13      	bgt.n	801deae <ip4_input+0x212>
 801de86:	2b01      	cmp	r3, #1
 801de88:	d00c      	beq.n	801dea4 <ip4_input+0x208>
 801de8a:	2b06      	cmp	r3, #6
 801de8c:	d005      	beq.n	801de9a <ip4_input+0x1fe>
 801de8e:	e00e      	b.n	801deae <ip4_input+0x212>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801de90:	6839      	ldr	r1, [r7, #0]
 801de92:	6878      	ldr	r0, [r7, #4]
 801de94:	f7fc faea 	bl	801a46c <udp_input>
        break;
 801de98:	e026      	b.n	801dee8 <ip4_input+0x24c>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801de9a:	6839      	ldr	r1, [r7, #0]
 801de9c:	6878      	ldr	r0, [r7, #4]
 801de9e:	f7f8 fafb 	bl	8016498 <tcp_input>
        break;
 801dea2:	e021      	b.n	801dee8 <ip4_input+0x24c>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801dea4:	6839      	ldr	r1, [r7, #0]
 801dea6:	6878      	ldr	r0, [r7, #4]
 801dea8:	f7ff fcd0 	bl	801d84c <icmp_input>
        break;
 801deac:	e01c      	b.n	801dee8 <ip4_input+0x24c>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801deae:	4b1a      	ldr	r3, [pc, #104]	; (801df18 <ip4_input+0x27c>)
 801deb0:	695b      	ldr	r3, [r3, #20]
 801deb2:	69b9      	ldr	r1, [r7, #24]
 801deb4:	4618      	mov	r0, r3
 801deb6:	f000 f90b 	bl	801e0d0 <ip4_addr_isbroadcast_u32>
 801deba:	4603      	mov	r3, r0
 801debc:	2b00      	cmp	r3, #0
 801debe:	d10f      	bne.n	801dee0 <ip4_input+0x244>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801dec0:	4b15      	ldr	r3, [pc, #84]	; (801df18 <ip4_input+0x27c>)
 801dec2:	695b      	ldr	r3, [r3, #20]
 801dec4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801dec8:	2be0      	cmp	r3, #224	; 0xe0
 801deca:	d009      	beq.n	801dee0 <ip4_input+0x244>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801decc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801ded0:	4619      	mov	r1, r3
 801ded2:	6878      	ldr	r0, [r7, #4]
 801ded4:	f7f6 fc89 	bl	80147ea <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801ded8:	2102      	movs	r1, #2
 801deda:	6878      	ldr	r0, [r7, #4]
 801dedc:	f7ff fdba 	bl	801da54 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801dee0:	6878      	ldr	r0, [r7, #4]
 801dee2:	f7f6 fc95 	bl	8014810 <pbuf_free>
        break;
 801dee6:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801dee8:	4b0b      	ldr	r3, [pc, #44]	; (801df18 <ip4_input+0x27c>)
 801deea:	2200      	movs	r2, #0
 801deec:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801deee:	4b0a      	ldr	r3, [pc, #40]	; (801df18 <ip4_input+0x27c>)
 801def0:	2200      	movs	r2, #0
 801def2:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801def4:	4b08      	ldr	r3, [pc, #32]	; (801df18 <ip4_input+0x27c>)
 801def6:	2200      	movs	r2, #0
 801def8:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801defa:	4b07      	ldr	r3, [pc, #28]	; (801df18 <ip4_input+0x27c>)
 801defc:	2200      	movs	r2, #0
 801defe:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801df00:	4b05      	ldr	r3, [pc, #20]	; (801df18 <ip4_input+0x27c>)
 801df02:	2200      	movs	r2, #0
 801df04:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801df06:	4b04      	ldr	r3, [pc, #16]	; (801df18 <ip4_input+0x27c>)
 801df08:	2200      	movs	r2, #0
 801df0a:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801df0c:	2300      	movs	r3, #0
}
 801df0e:	4618      	mov	r0, r3
 801df10:	3720      	adds	r7, #32
 801df12:	46bd      	mov	sp, r7
 801df14:	bd80      	pop	{r7, pc}
 801df16:	bf00      	nop
 801df18:	20008aa0 	.word	0x20008aa0
 801df1c:	2000c208 	.word	0x2000c208

0801df20 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801df20:	b580      	push	{r7, lr}
 801df22:	b08a      	sub	sp, #40	; 0x28
 801df24:	af04      	add	r7, sp, #16
 801df26:	60f8      	str	r0, [r7, #12]
 801df28:	60b9      	str	r1, [r7, #8]
 801df2a:	607a      	str	r2, [r7, #4]
 801df2c:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801df2e:	68bb      	ldr	r3, [r7, #8]
 801df30:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801df32:	687b      	ldr	r3, [r7, #4]
 801df34:	2b00      	cmp	r3, #0
 801df36:	d009      	beq.n	801df4c <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801df38:	68bb      	ldr	r3, [r7, #8]
 801df3a:	2b00      	cmp	r3, #0
 801df3c:	d003      	beq.n	801df46 <ip4_output_if+0x26>
 801df3e:	68bb      	ldr	r3, [r7, #8]
 801df40:	681b      	ldr	r3, [r3, #0]
 801df42:	2b00      	cmp	r3, #0
 801df44:	d102      	bne.n	801df4c <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801df46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801df48:	3304      	adds	r3, #4
 801df4a:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801df4c:	78fa      	ldrb	r2, [r7, #3]
 801df4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801df50:	9302      	str	r3, [sp, #8]
 801df52:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801df56:	9301      	str	r3, [sp, #4]
 801df58:	f897 3020 	ldrb.w	r3, [r7, #32]
 801df5c:	9300      	str	r3, [sp, #0]
 801df5e:	4613      	mov	r3, r2
 801df60:	687a      	ldr	r2, [r7, #4]
 801df62:	6979      	ldr	r1, [r7, #20]
 801df64:	68f8      	ldr	r0, [r7, #12]
 801df66:	f000 f805 	bl	801df74 <ip4_output_if_src>
 801df6a:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801df6c:	4618      	mov	r0, r3
 801df6e:	3718      	adds	r7, #24
 801df70:	46bd      	mov	sp, r7
 801df72:	bd80      	pop	{r7, pc}

0801df74 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801df74:	b580      	push	{r7, lr}
 801df76:	b088      	sub	sp, #32
 801df78:	af00      	add	r7, sp, #0
 801df7a:	60f8      	str	r0, [r7, #12]
 801df7c:	60b9      	str	r1, [r7, #8]
 801df7e:	607a      	str	r2, [r7, #4]
 801df80:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801df82:	68fb      	ldr	r3, [r7, #12]
 801df84:	7b9b      	ldrb	r3, [r3, #14]
 801df86:	2b01      	cmp	r3, #1
 801df88:	d006      	beq.n	801df98 <ip4_output_if_src+0x24>
 801df8a:	4b4b      	ldr	r3, [pc, #300]	; (801e0b8 <ip4_output_if_src+0x144>)
 801df8c:	f44f 7255 	mov.w	r2, #852	; 0x354
 801df90:	494a      	ldr	r1, [pc, #296]	; (801e0bc <ip4_output_if_src+0x148>)
 801df92:	484b      	ldr	r0, [pc, #300]	; (801e0c0 <ip4_output_if_src+0x14c>)
 801df94:	f001 f948 	bl	801f228 <printf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801df98:	687b      	ldr	r3, [r7, #4]
 801df9a:	2b00      	cmp	r3, #0
 801df9c:	d060      	beq.n	801e060 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801df9e:	2314      	movs	r3, #20
 801dfa0:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801dfa2:	2114      	movs	r1, #20
 801dfa4:	68f8      	ldr	r0, [r7, #12]
 801dfa6:	f7f6 fb9d 	bl	80146e4 <pbuf_add_header>
 801dfaa:	4603      	mov	r3, r0
 801dfac:	2b00      	cmp	r3, #0
 801dfae:	d002      	beq.n	801dfb6 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801dfb0:	f06f 0301 	mvn.w	r3, #1
 801dfb4:	e07c      	b.n	801e0b0 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801dfb6:	68fb      	ldr	r3, [r7, #12]
 801dfb8:	685b      	ldr	r3, [r3, #4]
 801dfba:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801dfbc:	68fb      	ldr	r3, [r7, #12]
 801dfbe:	895b      	ldrh	r3, [r3, #10]
 801dfc0:	2b13      	cmp	r3, #19
 801dfc2:	d806      	bhi.n	801dfd2 <ip4_output_if_src+0x5e>
 801dfc4:	4b3c      	ldr	r3, [pc, #240]	; (801e0b8 <ip4_output_if_src+0x144>)
 801dfc6:	f44f 7262 	mov.w	r2, #904	; 0x388
 801dfca:	493e      	ldr	r1, [pc, #248]	; (801e0c4 <ip4_output_if_src+0x150>)
 801dfcc:	483c      	ldr	r0, [pc, #240]	; (801e0c0 <ip4_output_if_src+0x14c>)
 801dfce:	f001 f92b 	bl	801f228 <printf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801dfd2:	69fb      	ldr	r3, [r7, #28]
 801dfd4:	78fa      	ldrb	r2, [r7, #3]
 801dfd6:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801dfd8:	69fb      	ldr	r3, [r7, #28]
 801dfda:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801dfde:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801dfe0:	687b      	ldr	r3, [r7, #4]
 801dfe2:	681a      	ldr	r2, [r3, #0]
 801dfe4:	69fb      	ldr	r3, [r7, #28]
 801dfe6:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801dfe8:	8b7b      	ldrh	r3, [r7, #26]
 801dfea:	089b      	lsrs	r3, r3, #2
 801dfec:	b29b      	uxth	r3, r3
 801dfee:	b2db      	uxtb	r3, r3
 801dff0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801dff4:	b2da      	uxtb	r2, r3
 801dff6:	69fb      	ldr	r3, [r7, #28]
 801dff8:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801dffa:	69fb      	ldr	r3, [r7, #28]
 801dffc:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801e000:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801e002:	68fb      	ldr	r3, [r7, #12]
 801e004:	891b      	ldrh	r3, [r3, #8]
 801e006:	4618      	mov	r0, r3
 801e008:	f7f5 f84a 	bl	80130a0 <lwip_htons>
 801e00c:	4603      	mov	r3, r0
 801e00e:	461a      	mov	r2, r3
 801e010:	69fb      	ldr	r3, [r7, #28]
 801e012:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801e014:	69fb      	ldr	r3, [r7, #28]
 801e016:	2200      	movs	r2, #0
 801e018:	719a      	strb	r2, [r3, #6]
 801e01a:	2200      	movs	r2, #0
 801e01c:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801e01e:	4b2a      	ldr	r3, [pc, #168]	; (801e0c8 <ip4_output_if_src+0x154>)
 801e020:	881b      	ldrh	r3, [r3, #0]
 801e022:	4618      	mov	r0, r3
 801e024:	f7f5 f83c 	bl	80130a0 <lwip_htons>
 801e028:	4603      	mov	r3, r0
 801e02a:	461a      	mov	r2, r3
 801e02c:	69fb      	ldr	r3, [r7, #28]
 801e02e:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801e030:	4b25      	ldr	r3, [pc, #148]	; (801e0c8 <ip4_output_if_src+0x154>)
 801e032:	881b      	ldrh	r3, [r3, #0]
 801e034:	3301      	adds	r3, #1
 801e036:	b29a      	uxth	r2, r3
 801e038:	4b23      	ldr	r3, [pc, #140]	; (801e0c8 <ip4_output_if_src+0x154>)
 801e03a:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801e03c:	68bb      	ldr	r3, [r7, #8]
 801e03e:	2b00      	cmp	r3, #0
 801e040:	d104      	bne.n	801e04c <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801e042:	4b22      	ldr	r3, [pc, #136]	; (801e0cc <ip4_output_if_src+0x158>)
 801e044:	681a      	ldr	r2, [r3, #0]
 801e046:	69fb      	ldr	r3, [r7, #28]
 801e048:	60da      	str	r2, [r3, #12]
 801e04a:	e003      	b.n	801e054 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801e04c:	68bb      	ldr	r3, [r7, #8]
 801e04e:	681a      	ldr	r2, [r3, #0]
 801e050:	69fb      	ldr	r3, [r7, #28]
 801e052:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801e054:	69fb      	ldr	r3, [r7, #28]
 801e056:	2200      	movs	r2, #0
 801e058:	729a      	strb	r2, [r3, #10]
 801e05a:	2200      	movs	r2, #0
 801e05c:	72da      	strb	r2, [r3, #11]
 801e05e:	e00f      	b.n	801e080 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801e060:	68fb      	ldr	r3, [r7, #12]
 801e062:	895b      	ldrh	r3, [r3, #10]
 801e064:	2b13      	cmp	r3, #19
 801e066:	d802      	bhi.n	801e06e <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801e068:	f06f 0301 	mvn.w	r3, #1
 801e06c:	e020      	b.n	801e0b0 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801e06e:	68fb      	ldr	r3, [r7, #12]
 801e070:	685b      	ldr	r3, [r3, #4]
 801e072:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801e074:	69fb      	ldr	r3, [r7, #28]
 801e076:	691b      	ldr	r3, [r3, #16]
 801e078:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801e07a:	f107 0314 	add.w	r3, r7, #20
 801e07e:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801e080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e082:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801e084:	2b00      	cmp	r3, #0
 801e086:	d00c      	beq.n	801e0a2 <ip4_output_if_src+0x12e>
 801e088:	68fb      	ldr	r3, [r7, #12]
 801e08a:	891a      	ldrh	r2, [r3, #8]
 801e08c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e08e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801e090:	429a      	cmp	r2, r3
 801e092:	d906      	bls.n	801e0a2 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801e094:	687a      	ldr	r2, [r7, #4]
 801e096:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801e098:	68f8      	ldr	r0, [r7, #12]
 801e09a:	f000 fd53 	bl	801eb44 <ip4_frag>
 801e09e:	4603      	mov	r3, r0
 801e0a0:	e006      	b.n	801e0b0 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801e0a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e0a4:	695b      	ldr	r3, [r3, #20]
 801e0a6:	687a      	ldr	r2, [r7, #4]
 801e0a8:	68f9      	ldr	r1, [r7, #12]
 801e0aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801e0ac:	4798      	blx	r3
 801e0ae:	4603      	mov	r3, r0
}
 801e0b0:	4618      	mov	r0, r3
 801e0b2:	3720      	adds	r7, #32
 801e0b4:	46bd      	mov	sp, r7
 801e0b6:	bd80      	pop	{r7, pc}
 801e0b8:	080280c0 	.word	0x080280c0
 801e0bc:	080280f4 	.word	0x080280f4
 801e0c0:	08028100 	.word	0x08028100
 801e0c4:	08028128 	.word	0x08028128
 801e0c8:	2000c39a 	.word	0x2000c39a
 801e0cc:	080706a0 	.word	0x080706a0

0801e0d0 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801e0d0:	b480      	push	{r7}
 801e0d2:	b085      	sub	sp, #20
 801e0d4:	af00      	add	r7, sp, #0
 801e0d6:	6078      	str	r0, [r7, #4]
 801e0d8:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801e0da:	687b      	ldr	r3, [r7, #4]
 801e0dc:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801e0de:	687b      	ldr	r3, [r7, #4]
 801e0e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801e0e4:	d002      	beq.n	801e0ec <ip4_addr_isbroadcast_u32+0x1c>
 801e0e6:	687b      	ldr	r3, [r7, #4]
 801e0e8:	2b00      	cmp	r3, #0
 801e0ea:	d101      	bne.n	801e0f0 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801e0ec:	2301      	movs	r3, #1
 801e0ee:	e02a      	b.n	801e146 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801e0f0:	683b      	ldr	r3, [r7, #0]
 801e0f2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801e0f6:	f003 0302 	and.w	r3, r3, #2
 801e0fa:	2b00      	cmp	r3, #0
 801e0fc:	d101      	bne.n	801e102 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801e0fe:	2300      	movs	r3, #0
 801e100:	e021      	b.n	801e146 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801e102:	683b      	ldr	r3, [r7, #0]
 801e104:	3304      	adds	r3, #4
 801e106:	681b      	ldr	r3, [r3, #0]
 801e108:	687a      	ldr	r2, [r7, #4]
 801e10a:	429a      	cmp	r2, r3
 801e10c:	d101      	bne.n	801e112 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801e10e:	2300      	movs	r3, #0
 801e110:	e019      	b.n	801e146 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801e112:	68fa      	ldr	r2, [r7, #12]
 801e114:	683b      	ldr	r3, [r7, #0]
 801e116:	3304      	adds	r3, #4
 801e118:	681b      	ldr	r3, [r3, #0]
 801e11a:	405a      	eors	r2, r3
 801e11c:	683b      	ldr	r3, [r7, #0]
 801e11e:	3308      	adds	r3, #8
 801e120:	681b      	ldr	r3, [r3, #0]
 801e122:	4013      	ands	r3, r2
 801e124:	2b00      	cmp	r3, #0
 801e126:	d10d      	bne.n	801e144 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801e128:	683b      	ldr	r3, [r7, #0]
 801e12a:	3308      	adds	r3, #8
 801e12c:	681b      	ldr	r3, [r3, #0]
 801e12e:	43da      	mvns	r2, r3
 801e130:	687b      	ldr	r3, [r7, #4]
 801e132:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801e134:	683b      	ldr	r3, [r7, #0]
 801e136:	3308      	adds	r3, #8
 801e138:	681b      	ldr	r3, [r3, #0]
 801e13a:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801e13c:	429a      	cmp	r2, r3
 801e13e:	d101      	bne.n	801e144 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801e140:	2301      	movs	r3, #1
 801e142:	e000      	b.n	801e146 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801e144:	2300      	movs	r3, #0
  }
}
 801e146:	4618      	mov	r0, r3
 801e148:	3714      	adds	r7, #20
 801e14a:	46bd      	mov	sp, r7
 801e14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e150:	4770      	bx	lr
	...

0801e154 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801e154:	b580      	push	{r7, lr}
 801e156:	b084      	sub	sp, #16
 801e158:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801e15a:	2300      	movs	r3, #0
 801e15c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801e15e:	4b12      	ldr	r3, [pc, #72]	; (801e1a8 <ip_reass_tmr+0x54>)
 801e160:	681b      	ldr	r3, [r3, #0]
 801e162:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801e164:	e018      	b.n	801e198 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801e166:	68fb      	ldr	r3, [r7, #12]
 801e168:	7fdb      	ldrb	r3, [r3, #31]
 801e16a:	2b00      	cmp	r3, #0
 801e16c:	d00b      	beq.n	801e186 <ip_reass_tmr+0x32>
      r->timer--;
 801e16e:	68fb      	ldr	r3, [r7, #12]
 801e170:	7fdb      	ldrb	r3, [r3, #31]
 801e172:	3b01      	subs	r3, #1
 801e174:	b2da      	uxtb	r2, r3
 801e176:	68fb      	ldr	r3, [r7, #12]
 801e178:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801e17a:	68fb      	ldr	r3, [r7, #12]
 801e17c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801e17e:	68fb      	ldr	r3, [r7, #12]
 801e180:	681b      	ldr	r3, [r3, #0]
 801e182:	60fb      	str	r3, [r7, #12]
 801e184:	e008      	b.n	801e198 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801e186:	68fb      	ldr	r3, [r7, #12]
 801e188:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801e18a:	68fb      	ldr	r3, [r7, #12]
 801e18c:	681b      	ldr	r3, [r3, #0]
 801e18e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801e190:	68b9      	ldr	r1, [r7, #8]
 801e192:	6878      	ldr	r0, [r7, #4]
 801e194:	f000 f80a 	bl	801e1ac <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801e198:	68fb      	ldr	r3, [r7, #12]
 801e19a:	2b00      	cmp	r3, #0
 801e19c:	d1e3      	bne.n	801e166 <ip_reass_tmr+0x12>
    }
  }
}
 801e19e:	bf00      	nop
 801e1a0:	bf00      	nop
 801e1a2:	3710      	adds	r7, #16
 801e1a4:	46bd      	mov	sp, r7
 801e1a6:	bd80      	pop	{r7, pc}
 801e1a8:	2000c39c 	.word	0x2000c39c

0801e1ac <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801e1ac:	b580      	push	{r7, lr}
 801e1ae:	b088      	sub	sp, #32
 801e1b0:	af00      	add	r7, sp, #0
 801e1b2:	6078      	str	r0, [r7, #4]
 801e1b4:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801e1b6:	2300      	movs	r3, #0
 801e1b8:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801e1ba:	683a      	ldr	r2, [r7, #0]
 801e1bc:	687b      	ldr	r3, [r7, #4]
 801e1be:	429a      	cmp	r2, r3
 801e1c0:	d105      	bne.n	801e1ce <ip_reass_free_complete_datagram+0x22>
 801e1c2:	4b45      	ldr	r3, [pc, #276]	; (801e2d8 <ip_reass_free_complete_datagram+0x12c>)
 801e1c4:	22ab      	movs	r2, #171	; 0xab
 801e1c6:	4945      	ldr	r1, [pc, #276]	; (801e2dc <ip_reass_free_complete_datagram+0x130>)
 801e1c8:	4845      	ldr	r0, [pc, #276]	; (801e2e0 <ip_reass_free_complete_datagram+0x134>)
 801e1ca:	f001 f82d 	bl	801f228 <printf>
  if (prev != NULL) {
 801e1ce:	683b      	ldr	r3, [r7, #0]
 801e1d0:	2b00      	cmp	r3, #0
 801e1d2:	d00a      	beq.n	801e1ea <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801e1d4:	683b      	ldr	r3, [r7, #0]
 801e1d6:	681b      	ldr	r3, [r3, #0]
 801e1d8:	687a      	ldr	r2, [r7, #4]
 801e1da:	429a      	cmp	r2, r3
 801e1dc:	d005      	beq.n	801e1ea <ip_reass_free_complete_datagram+0x3e>
 801e1de:	4b3e      	ldr	r3, [pc, #248]	; (801e2d8 <ip_reass_free_complete_datagram+0x12c>)
 801e1e0:	22ad      	movs	r2, #173	; 0xad
 801e1e2:	4940      	ldr	r1, [pc, #256]	; (801e2e4 <ip_reass_free_complete_datagram+0x138>)
 801e1e4:	483e      	ldr	r0, [pc, #248]	; (801e2e0 <ip_reass_free_complete_datagram+0x134>)
 801e1e6:	f001 f81f 	bl	801f228 <printf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801e1ea:	687b      	ldr	r3, [r7, #4]
 801e1ec:	685b      	ldr	r3, [r3, #4]
 801e1ee:	685b      	ldr	r3, [r3, #4]
 801e1f0:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801e1f2:	697b      	ldr	r3, [r7, #20]
 801e1f4:	889b      	ldrh	r3, [r3, #4]
 801e1f6:	b29b      	uxth	r3, r3
 801e1f8:	2b00      	cmp	r3, #0
 801e1fa:	d12a      	bne.n	801e252 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801e1fc:	687b      	ldr	r3, [r7, #4]
 801e1fe:	685b      	ldr	r3, [r3, #4]
 801e200:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801e202:	697b      	ldr	r3, [r7, #20]
 801e204:	681a      	ldr	r2, [r3, #0]
 801e206:	687b      	ldr	r3, [r7, #4]
 801e208:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801e20a:	69bb      	ldr	r3, [r7, #24]
 801e20c:	6858      	ldr	r0, [r3, #4]
 801e20e:	687b      	ldr	r3, [r7, #4]
 801e210:	3308      	adds	r3, #8
 801e212:	2214      	movs	r2, #20
 801e214:	4619      	mov	r1, r3
 801e216:	f000 ffd7 	bl	801f1c8 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801e21a:	2101      	movs	r1, #1
 801e21c:	69b8      	ldr	r0, [r7, #24]
 801e21e:	f7ff fc29 	bl	801da74 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801e222:	69b8      	ldr	r0, [r7, #24]
 801e224:	f7f6 fb82 	bl	801492c <pbuf_clen>
 801e228:	4603      	mov	r3, r0
 801e22a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801e22c:	8bfa      	ldrh	r2, [r7, #30]
 801e22e:	8a7b      	ldrh	r3, [r7, #18]
 801e230:	4413      	add	r3, r2
 801e232:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801e236:	db05      	blt.n	801e244 <ip_reass_free_complete_datagram+0x98>
 801e238:	4b27      	ldr	r3, [pc, #156]	; (801e2d8 <ip_reass_free_complete_datagram+0x12c>)
 801e23a:	22bc      	movs	r2, #188	; 0xbc
 801e23c:	492a      	ldr	r1, [pc, #168]	; (801e2e8 <ip_reass_free_complete_datagram+0x13c>)
 801e23e:	4828      	ldr	r0, [pc, #160]	; (801e2e0 <ip_reass_free_complete_datagram+0x134>)
 801e240:	f000 fff2 	bl	801f228 <printf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801e244:	8bfa      	ldrh	r2, [r7, #30]
 801e246:	8a7b      	ldrh	r3, [r7, #18]
 801e248:	4413      	add	r3, r2
 801e24a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801e24c:	69b8      	ldr	r0, [r7, #24]
 801e24e:	f7f6 fadf 	bl	8014810 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801e252:	687b      	ldr	r3, [r7, #4]
 801e254:	685b      	ldr	r3, [r3, #4]
 801e256:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801e258:	e01f      	b.n	801e29a <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801e25a:	69bb      	ldr	r3, [r7, #24]
 801e25c:	685b      	ldr	r3, [r3, #4]
 801e25e:	617b      	str	r3, [r7, #20]
    pcur = p;
 801e260:	69bb      	ldr	r3, [r7, #24]
 801e262:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801e264:	697b      	ldr	r3, [r7, #20]
 801e266:	681b      	ldr	r3, [r3, #0]
 801e268:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801e26a:	68f8      	ldr	r0, [r7, #12]
 801e26c:	f7f6 fb5e 	bl	801492c <pbuf_clen>
 801e270:	4603      	mov	r3, r0
 801e272:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801e274:	8bfa      	ldrh	r2, [r7, #30]
 801e276:	8a7b      	ldrh	r3, [r7, #18]
 801e278:	4413      	add	r3, r2
 801e27a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801e27e:	db05      	blt.n	801e28c <ip_reass_free_complete_datagram+0xe0>
 801e280:	4b15      	ldr	r3, [pc, #84]	; (801e2d8 <ip_reass_free_complete_datagram+0x12c>)
 801e282:	22cc      	movs	r2, #204	; 0xcc
 801e284:	4918      	ldr	r1, [pc, #96]	; (801e2e8 <ip_reass_free_complete_datagram+0x13c>)
 801e286:	4816      	ldr	r0, [pc, #88]	; (801e2e0 <ip_reass_free_complete_datagram+0x134>)
 801e288:	f000 ffce 	bl	801f228 <printf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801e28c:	8bfa      	ldrh	r2, [r7, #30]
 801e28e:	8a7b      	ldrh	r3, [r7, #18]
 801e290:	4413      	add	r3, r2
 801e292:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801e294:	68f8      	ldr	r0, [r7, #12]
 801e296:	f7f6 fabb 	bl	8014810 <pbuf_free>
  while (p != NULL) {
 801e29a:	69bb      	ldr	r3, [r7, #24]
 801e29c:	2b00      	cmp	r3, #0
 801e29e:	d1dc      	bne.n	801e25a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801e2a0:	6839      	ldr	r1, [r7, #0]
 801e2a2:	6878      	ldr	r0, [r7, #4]
 801e2a4:	f000 f8c2 	bl	801e42c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801e2a8:	4b10      	ldr	r3, [pc, #64]	; (801e2ec <ip_reass_free_complete_datagram+0x140>)
 801e2aa:	881b      	ldrh	r3, [r3, #0]
 801e2ac:	8bfa      	ldrh	r2, [r7, #30]
 801e2ae:	429a      	cmp	r2, r3
 801e2b0:	d905      	bls.n	801e2be <ip_reass_free_complete_datagram+0x112>
 801e2b2:	4b09      	ldr	r3, [pc, #36]	; (801e2d8 <ip_reass_free_complete_datagram+0x12c>)
 801e2b4:	22d2      	movs	r2, #210	; 0xd2
 801e2b6:	490e      	ldr	r1, [pc, #56]	; (801e2f0 <ip_reass_free_complete_datagram+0x144>)
 801e2b8:	4809      	ldr	r0, [pc, #36]	; (801e2e0 <ip_reass_free_complete_datagram+0x134>)
 801e2ba:	f000 ffb5 	bl	801f228 <printf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801e2be:	4b0b      	ldr	r3, [pc, #44]	; (801e2ec <ip_reass_free_complete_datagram+0x140>)
 801e2c0:	881a      	ldrh	r2, [r3, #0]
 801e2c2:	8bfb      	ldrh	r3, [r7, #30]
 801e2c4:	1ad3      	subs	r3, r2, r3
 801e2c6:	b29a      	uxth	r2, r3
 801e2c8:	4b08      	ldr	r3, [pc, #32]	; (801e2ec <ip_reass_free_complete_datagram+0x140>)
 801e2ca:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801e2cc:	8bfb      	ldrh	r3, [r7, #30]
}
 801e2ce:	4618      	mov	r0, r3
 801e2d0:	3720      	adds	r7, #32
 801e2d2:	46bd      	mov	sp, r7
 801e2d4:	bd80      	pop	{r7, pc}
 801e2d6:	bf00      	nop
 801e2d8:	08028158 	.word	0x08028158
 801e2dc:	08028194 	.word	0x08028194
 801e2e0:	080281a0 	.word	0x080281a0
 801e2e4:	080281c8 	.word	0x080281c8
 801e2e8:	080281dc 	.word	0x080281dc
 801e2ec:	2000c3a0 	.word	0x2000c3a0
 801e2f0:	080281fc 	.word	0x080281fc

0801e2f4 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801e2f4:	b580      	push	{r7, lr}
 801e2f6:	b08a      	sub	sp, #40	; 0x28
 801e2f8:	af00      	add	r7, sp, #0
 801e2fa:	6078      	str	r0, [r7, #4]
 801e2fc:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801e2fe:	2300      	movs	r3, #0
 801e300:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801e302:	2300      	movs	r3, #0
 801e304:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801e306:	2300      	movs	r3, #0
 801e308:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801e30a:	2300      	movs	r3, #0
 801e30c:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801e30e:	2300      	movs	r3, #0
 801e310:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801e312:	4b28      	ldr	r3, [pc, #160]	; (801e3b4 <ip_reass_remove_oldest_datagram+0xc0>)
 801e314:	681b      	ldr	r3, [r3, #0]
 801e316:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801e318:	e030      	b.n	801e37c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801e31a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e31c:	695a      	ldr	r2, [r3, #20]
 801e31e:	687b      	ldr	r3, [r7, #4]
 801e320:	68db      	ldr	r3, [r3, #12]
 801e322:	429a      	cmp	r2, r3
 801e324:	d10c      	bne.n	801e340 <ip_reass_remove_oldest_datagram+0x4c>
 801e326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e328:	699a      	ldr	r2, [r3, #24]
 801e32a:	687b      	ldr	r3, [r7, #4]
 801e32c:	691b      	ldr	r3, [r3, #16]
 801e32e:	429a      	cmp	r2, r3
 801e330:	d106      	bne.n	801e340 <ip_reass_remove_oldest_datagram+0x4c>
 801e332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e334:	899a      	ldrh	r2, [r3, #12]
 801e336:	687b      	ldr	r3, [r7, #4]
 801e338:	889b      	ldrh	r3, [r3, #4]
 801e33a:	b29b      	uxth	r3, r3
 801e33c:	429a      	cmp	r2, r3
 801e33e:	d014      	beq.n	801e36a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801e340:	693b      	ldr	r3, [r7, #16]
 801e342:	3301      	adds	r3, #1
 801e344:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801e346:	6a3b      	ldr	r3, [r7, #32]
 801e348:	2b00      	cmp	r3, #0
 801e34a:	d104      	bne.n	801e356 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801e34c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e34e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801e350:	69fb      	ldr	r3, [r7, #28]
 801e352:	61bb      	str	r3, [r7, #24]
 801e354:	e009      	b.n	801e36a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801e356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e358:	7fda      	ldrb	r2, [r3, #31]
 801e35a:	6a3b      	ldr	r3, [r7, #32]
 801e35c:	7fdb      	ldrb	r3, [r3, #31]
 801e35e:	429a      	cmp	r2, r3
 801e360:	d803      	bhi.n	801e36a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801e362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e364:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801e366:	69fb      	ldr	r3, [r7, #28]
 801e368:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801e36a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e36c:	681b      	ldr	r3, [r3, #0]
 801e36e:	2b00      	cmp	r3, #0
 801e370:	d001      	beq.n	801e376 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801e372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e374:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801e376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e378:	681b      	ldr	r3, [r3, #0]
 801e37a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801e37c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e37e:	2b00      	cmp	r3, #0
 801e380:	d1cb      	bne.n	801e31a <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801e382:	6a3b      	ldr	r3, [r7, #32]
 801e384:	2b00      	cmp	r3, #0
 801e386:	d008      	beq.n	801e39a <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801e388:	69b9      	ldr	r1, [r7, #24]
 801e38a:	6a38      	ldr	r0, [r7, #32]
 801e38c:	f7ff ff0e 	bl	801e1ac <ip_reass_free_complete_datagram>
 801e390:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801e392:	697a      	ldr	r2, [r7, #20]
 801e394:	68fb      	ldr	r3, [r7, #12]
 801e396:	4413      	add	r3, r2
 801e398:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801e39a:	697a      	ldr	r2, [r7, #20]
 801e39c:	683b      	ldr	r3, [r7, #0]
 801e39e:	429a      	cmp	r2, r3
 801e3a0:	da02      	bge.n	801e3a8 <ip_reass_remove_oldest_datagram+0xb4>
 801e3a2:	693b      	ldr	r3, [r7, #16]
 801e3a4:	2b01      	cmp	r3, #1
 801e3a6:	dcac      	bgt.n	801e302 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801e3a8:	697b      	ldr	r3, [r7, #20]
}
 801e3aa:	4618      	mov	r0, r3
 801e3ac:	3728      	adds	r7, #40	; 0x28
 801e3ae:	46bd      	mov	sp, r7
 801e3b0:	bd80      	pop	{r7, pc}
 801e3b2:	bf00      	nop
 801e3b4:	2000c39c 	.word	0x2000c39c

0801e3b8 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801e3b8:	b580      	push	{r7, lr}
 801e3ba:	b084      	sub	sp, #16
 801e3bc:	af00      	add	r7, sp, #0
 801e3be:	6078      	str	r0, [r7, #4]
 801e3c0:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801e3c2:	2004      	movs	r0, #4
 801e3c4:	f7f5 fb22 	bl	8013a0c <memp_malloc>
 801e3c8:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801e3ca:	68fb      	ldr	r3, [r7, #12]
 801e3cc:	2b00      	cmp	r3, #0
 801e3ce:	d110      	bne.n	801e3f2 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801e3d0:	6839      	ldr	r1, [r7, #0]
 801e3d2:	6878      	ldr	r0, [r7, #4]
 801e3d4:	f7ff ff8e 	bl	801e2f4 <ip_reass_remove_oldest_datagram>
 801e3d8:	4602      	mov	r2, r0
 801e3da:	683b      	ldr	r3, [r7, #0]
 801e3dc:	4293      	cmp	r3, r2
 801e3de:	dc03      	bgt.n	801e3e8 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801e3e0:	2004      	movs	r0, #4
 801e3e2:	f7f5 fb13 	bl	8013a0c <memp_malloc>
 801e3e6:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801e3e8:	68fb      	ldr	r3, [r7, #12]
 801e3ea:	2b00      	cmp	r3, #0
 801e3ec:	d101      	bne.n	801e3f2 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801e3ee:	2300      	movs	r3, #0
 801e3f0:	e016      	b.n	801e420 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801e3f2:	2220      	movs	r2, #32
 801e3f4:	2100      	movs	r1, #0
 801e3f6:	68f8      	ldr	r0, [r7, #12]
 801e3f8:	f000 ff0e 	bl	801f218 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801e3fc:	68fb      	ldr	r3, [r7, #12]
 801e3fe:	220f      	movs	r2, #15
 801e400:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801e402:	4b09      	ldr	r3, [pc, #36]	; (801e428 <ip_reass_enqueue_new_datagram+0x70>)
 801e404:	681a      	ldr	r2, [r3, #0]
 801e406:	68fb      	ldr	r3, [r7, #12]
 801e408:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801e40a:	4a07      	ldr	r2, [pc, #28]	; (801e428 <ip_reass_enqueue_new_datagram+0x70>)
 801e40c:	68fb      	ldr	r3, [r7, #12]
 801e40e:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801e410:	68fb      	ldr	r3, [r7, #12]
 801e412:	3308      	adds	r3, #8
 801e414:	2214      	movs	r2, #20
 801e416:	6879      	ldr	r1, [r7, #4]
 801e418:	4618      	mov	r0, r3
 801e41a:	f000 fed5 	bl	801f1c8 <memcpy>
  return ipr;
 801e41e:	68fb      	ldr	r3, [r7, #12]
}
 801e420:	4618      	mov	r0, r3
 801e422:	3710      	adds	r7, #16
 801e424:	46bd      	mov	sp, r7
 801e426:	bd80      	pop	{r7, pc}
 801e428:	2000c39c 	.word	0x2000c39c

0801e42c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801e42c:	b580      	push	{r7, lr}
 801e42e:	b082      	sub	sp, #8
 801e430:	af00      	add	r7, sp, #0
 801e432:	6078      	str	r0, [r7, #4]
 801e434:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801e436:	4b10      	ldr	r3, [pc, #64]	; (801e478 <ip_reass_dequeue_datagram+0x4c>)
 801e438:	681b      	ldr	r3, [r3, #0]
 801e43a:	687a      	ldr	r2, [r7, #4]
 801e43c:	429a      	cmp	r2, r3
 801e43e:	d104      	bne.n	801e44a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801e440:	687b      	ldr	r3, [r7, #4]
 801e442:	681b      	ldr	r3, [r3, #0]
 801e444:	4a0c      	ldr	r2, [pc, #48]	; (801e478 <ip_reass_dequeue_datagram+0x4c>)
 801e446:	6013      	str	r3, [r2, #0]
 801e448:	e00d      	b.n	801e466 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801e44a:	683b      	ldr	r3, [r7, #0]
 801e44c:	2b00      	cmp	r3, #0
 801e44e:	d106      	bne.n	801e45e <ip_reass_dequeue_datagram+0x32>
 801e450:	4b0a      	ldr	r3, [pc, #40]	; (801e47c <ip_reass_dequeue_datagram+0x50>)
 801e452:	f240 1245 	movw	r2, #325	; 0x145
 801e456:	490a      	ldr	r1, [pc, #40]	; (801e480 <ip_reass_dequeue_datagram+0x54>)
 801e458:	480a      	ldr	r0, [pc, #40]	; (801e484 <ip_reass_dequeue_datagram+0x58>)
 801e45a:	f000 fee5 	bl	801f228 <printf>
    prev->next = ipr->next;
 801e45e:	687b      	ldr	r3, [r7, #4]
 801e460:	681a      	ldr	r2, [r3, #0]
 801e462:	683b      	ldr	r3, [r7, #0]
 801e464:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801e466:	6879      	ldr	r1, [r7, #4]
 801e468:	2004      	movs	r0, #4
 801e46a:	f7f5 fb21 	bl	8013ab0 <memp_free>
}
 801e46e:	bf00      	nop
 801e470:	3708      	adds	r7, #8
 801e472:	46bd      	mov	sp, r7
 801e474:	bd80      	pop	{r7, pc}
 801e476:	bf00      	nop
 801e478:	2000c39c 	.word	0x2000c39c
 801e47c:	08028158 	.word	0x08028158
 801e480:	08028220 	.word	0x08028220
 801e484:	080281a0 	.word	0x080281a0

0801e488 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801e488:	b580      	push	{r7, lr}
 801e48a:	b08c      	sub	sp, #48	; 0x30
 801e48c:	af00      	add	r7, sp, #0
 801e48e:	60f8      	str	r0, [r7, #12]
 801e490:	60b9      	str	r1, [r7, #8]
 801e492:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801e494:	2300      	movs	r3, #0
 801e496:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801e498:	2301      	movs	r3, #1
 801e49a:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801e49c:	68bb      	ldr	r3, [r7, #8]
 801e49e:	685b      	ldr	r3, [r3, #4]
 801e4a0:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801e4a2:	69fb      	ldr	r3, [r7, #28]
 801e4a4:	885b      	ldrh	r3, [r3, #2]
 801e4a6:	b29b      	uxth	r3, r3
 801e4a8:	4618      	mov	r0, r3
 801e4aa:	f7f4 fdf9 	bl	80130a0 <lwip_htons>
 801e4ae:	4603      	mov	r3, r0
 801e4b0:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801e4b2:	69fb      	ldr	r3, [r7, #28]
 801e4b4:	781b      	ldrb	r3, [r3, #0]
 801e4b6:	f003 030f 	and.w	r3, r3, #15
 801e4ba:	b2db      	uxtb	r3, r3
 801e4bc:	009b      	lsls	r3, r3, #2
 801e4be:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801e4c0:	7e7b      	ldrb	r3, [r7, #25]
 801e4c2:	b29b      	uxth	r3, r3
 801e4c4:	8b7a      	ldrh	r2, [r7, #26]
 801e4c6:	429a      	cmp	r2, r3
 801e4c8:	d202      	bcs.n	801e4d0 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801e4ca:	f04f 33ff 	mov.w	r3, #4294967295
 801e4ce:	e135      	b.n	801e73c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801e4d0:	7e7b      	ldrb	r3, [r7, #25]
 801e4d2:	b29b      	uxth	r3, r3
 801e4d4:	8b7a      	ldrh	r2, [r7, #26]
 801e4d6:	1ad3      	subs	r3, r2, r3
 801e4d8:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801e4da:	69fb      	ldr	r3, [r7, #28]
 801e4dc:	88db      	ldrh	r3, [r3, #6]
 801e4de:	b29b      	uxth	r3, r3
 801e4e0:	4618      	mov	r0, r3
 801e4e2:	f7f4 fddd 	bl	80130a0 <lwip_htons>
 801e4e6:	4603      	mov	r3, r0
 801e4e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801e4ec:	b29b      	uxth	r3, r3
 801e4ee:	00db      	lsls	r3, r3, #3
 801e4f0:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801e4f2:	68bb      	ldr	r3, [r7, #8]
 801e4f4:	685b      	ldr	r3, [r3, #4]
 801e4f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801e4f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e4fa:	2200      	movs	r2, #0
 801e4fc:	701a      	strb	r2, [r3, #0]
 801e4fe:	2200      	movs	r2, #0
 801e500:	705a      	strb	r2, [r3, #1]
 801e502:	2200      	movs	r2, #0
 801e504:	709a      	strb	r2, [r3, #2]
 801e506:	2200      	movs	r2, #0
 801e508:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801e50a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e50c:	8afa      	ldrh	r2, [r7, #22]
 801e50e:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801e510:	8afa      	ldrh	r2, [r7, #22]
 801e512:	8b7b      	ldrh	r3, [r7, #26]
 801e514:	4413      	add	r3, r2
 801e516:	b29a      	uxth	r2, r3
 801e518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e51a:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801e51c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e51e:	88db      	ldrh	r3, [r3, #6]
 801e520:	b29b      	uxth	r3, r3
 801e522:	8afa      	ldrh	r2, [r7, #22]
 801e524:	429a      	cmp	r2, r3
 801e526:	d902      	bls.n	801e52e <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801e528:	f04f 33ff 	mov.w	r3, #4294967295
 801e52c:	e106      	b.n	801e73c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801e52e:	68fb      	ldr	r3, [r7, #12]
 801e530:	685b      	ldr	r3, [r3, #4]
 801e532:	627b      	str	r3, [r7, #36]	; 0x24
 801e534:	e068      	b.n	801e608 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801e536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e538:	685b      	ldr	r3, [r3, #4]
 801e53a:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801e53c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e53e:	889b      	ldrh	r3, [r3, #4]
 801e540:	b29a      	uxth	r2, r3
 801e542:	693b      	ldr	r3, [r7, #16]
 801e544:	889b      	ldrh	r3, [r3, #4]
 801e546:	b29b      	uxth	r3, r3
 801e548:	429a      	cmp	r2, r3
 801e54a:	d235      	bcs.n	801e5b8 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801e54c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e54e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801e550:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801e552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e554:	2b00      	cmp	r3, #0
 801e556:	d020      	beq.n	801e59a <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801e558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e55a:	889b      	ldrh	r3, [r3, #4]
 801e55c:	b29a      	uxth	r2, r3
 801e55e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e560:	88db      	ldrh	r3, [r3, #6]
 801e562:	b29b      	uxth	r3, r3
 801e564:	429a      	cmp	r2, r3
 801e566:	d307      	bcc.n	801e578 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801e568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e56a:	88db      	ldrh	r3, [r3, #6]
 801e56c:	b29a      	uxth	r2, r3
 801e56e:	693b      	ldr	r3, [r7, #16]
 801e570:	889b      	ldrh	r3, [r3, #4]
 801e572:	b29b      	uxth	r3, r3
 801e574:	429a      	cmp	r2, r3
 801e576:	d902      	bls.n	801e57e <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801e578:	f04f 33ff 	mov.w	r3, #4294967295
 801e57c:	e0de      	b.n	801e73c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801e57e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e580:	68ba      	ldr	r2, [r7, #8]
 801e582:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801e584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e586:	88db      	ldrh	r3, [r3, #6]
 801e588:	b29a      	uxth	r2, r3
 801e58a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e58c:	889b      	ldrh	r3, [r3, #4]
 801e58e:	b29b      	uxth	r3, r3
 801e590:	429a      	cmp	r2, r3
 801e592:	d03d      	beq.n	801e610 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801e594:	2300      	movs	r3, #0
 801e596:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801e598:	e03a      	b.n	801e610 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801e59a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e59c:	88db      	ldrh	r3, [r3, #6]
 801e59e:	b29a      	uxth	r2, r3
 801e5a0:	693b      	ldr	r3, [r7, #16]
 801e5a2:	889b      	ldrh	r3, [r3, #4]
 801e5a4:	b29b      	uxth	r3, r3
 801e5a6:	429a      	cmp	r2, r3
 801e5a8:	d902      	bls.n	801e5b0 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801e5aa:	f04f 33ff 	mov.w	r3, #4294967295
 801e5ae:	e0c5      	b.n	801e73c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801e5b0:	68fb      	ldr	r3, [r7, #12]
 801e5b2:	68ba      	ldr	r2, [r7, #8]
 801e5b4:	605a      	str	r2, [r3, #4]
      break;
 801e5b6:	e02b      	b.n	801e610 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801e5b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e5ba:	889b      	ldrh	r3, [r3, #4]
 801e5bc:	b29a      	uxth	r2, r3
 801e5be:	693b      	ldr	r3, [r7, #16]
 801e5c0:	889b      	ldrh	r3, [r3, #4]
 801e5c2:	b29b      	uxth	r3, r3
 801e5c4:	429a      	cmp	r2, r3
 801e5c6:	d102      	bne.n	801e5ce <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801e5c8:	f04f 33ff 	mov.w	r3, #4294967295
 801e5cc:	e0b6      	b.n	801e73c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801e5ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e5d0:	889b      	ldrh	r3, [r3, #4]
 801e5d2:	b29a      	uxth	r2, r3
 801e5d4:	693b      	ldr	r3, [r7, #16]
 801e5d6:	88db      	ldrh	r3, [r3, #6]
 801e5d8:	b29b      	uxth	r3, r3
 801e5da:	429a      	cmp	r2, r3
 801e5dc:	d202      	bcs.n	801e5e4 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801e5de:	f04f 33ff 	mov.w	r3, #4294967295
 801e5e2:	e0ab      	b.n	801e73c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801e5e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e5e6:	2b00      	cmp	r3, #0
 801e5e8:	d009      	beq.n	801e5fe <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801e5ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e5ec:	88db      	ldrh	r3, [r3, #6]
 801e5ee:	b29a      	uxth	r2, r3
 801e5f0:	693b      	ldr	r3, [r7, #16]
 801e5f2:	889b      	ldrh	r3, [r3, #4]
 801e5f4:	b29b      	uxth	r3, r3
 801e5f6:	429a      	cmp	r2, r3
 801e5f8:	d001      	beq.n	801e5fe <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801e5fa:	2300      	movs	r3, #0
 801e5fc:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801e5fe:	693b      	ldr	r3, [r7, #16]
 801e600:	681b      	ldr	r3, [r3, #0]
 801e602:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 801e604:	693b      	ldr	r3, [r7, #16]
 801e606:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801e608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e60a:	2b00      	cmp	r3, #0
 801e60c:	d193      	bne.n	801e536 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801e60e:	e000      	b.n	801e612 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801e610:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801e612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e614:	2b00      	cmp	r3, #0
 801e616:	d12d      	bne.n	801e674 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801e618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e61a:	2b00      	cmp	r3, #0
 801e61c:	d01c      	beq.n	801e658 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801e61e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e620:	88db      	ldrh	r3, [r3, #6]
 801e622:	b29a      	uxth	r2, r3
 801e624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e626:	889b      	ldrh	r3, [r3, #4]
 801e628:	b29b      	uxth	r3, r3
 801e62a:	429a      	cmp	r2, r3
 801e62c:	d906      	bls.n	801e63c <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801e62e:	4b45      	ldr	r3, [pc, #276]	; (801e744 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801e630:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 801e634:	4944      	ldr	r1, [pc, #272]	; (801e748 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801e636:	4845      	ldr	r0, [pc, #276]	; (801e74c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801e638:	f000 fdf6 	bl	801f228 <printf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801e63c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e63e:	68ba      	ldr	r2, [r7, #8]
 801e640:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801e642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e644:	88db      	ldrh	r3, [r3, #6]
 801e646:	b29a      	uxth	r2, r3
 801e648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e64a:	889b      	ldrh	r3, [r3, #4]
 801e64c:	b29b      	uxth	r3, r3
 801e64e:	429a      	cmp	r2, r3
 801e650:	d010      	beq.n	801e674 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801e652:	2300      	movs	r3, #0
 801e654:	623b      	str	r3, [r7, #32]
 801e656:	e00d      	b.n	801e674 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801e658:	68fb      	ldr	r3, [r7, #12]
 801e65a:	685b      	ldr	r3, [r3, #4]
 801e65c:	2b00      	cmp	r3, #0
 801e65e:	d006      	beq.n	801e66e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801e660:	4b38      	ldr	r3, [pc, #224]	; (801e744 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801e662:	f44f 72df 	mov.w	r2, #446	; 0x1be
 801e666:	493a      	ldr	r1, [pc, #232]	; (801e750 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801e668:	4838      	ldr	r0, [pc, #224]	; (801e74c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801e66a:	f000 fddd 	bl	801f228 <printf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801e66e:	68fb      	ldr	r3, [r7, #12]
 801e670:	68ba      	ldr	r2, [r7, #8]
 801e672:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801e674:	687b      	ldr	r3, [r7, #4]
 801e676:	2b00      	cmp	r3, #0
 801e678:	d105      	bne.n	801e686 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801e67a:	68fb      	ldr	r3, [r7, #12]
 801e67c:	7f9b      	ldrb	r3, [r3, #30]
 801e67e:	f003 0301 	and.w	r3, r3, #1
 801e682:	2b00      	cmp	r3, #0
 801e684:	d059      	beq.n	801e73a <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801e686:	6a3b      	ldr	r3, [r7, #32]
 801e688:	2b00      	cmp	r3, #0
 801e68a:	d04f      	beq.n	801e72c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801e68c:	68fb      	ldr	r3, [r7, #12]
 801e68e:	685b      	ldr	r3, [r3, #4]
 801e690:	2b00      	cmp	r3, #0
 801e692:	d006      	beq.n	801e6a2 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801e694:	68fb      	ldr	r3, [r7, #12]
 801e696:	685b      	ldr	r3, [r3, #4]
 801e698:	685b      	ldr	r3, [r3, #4]
 801e69a:	889b      	ldrh	r3, [r3, #4]
 801e69c:	b29b      	uxth	r3, r3
 801e69e:	2b00      	cmp	r3, #0
 801e6a0:	d002      	beq.n	801e6a8 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801e6a2:	2300      	movs	r3, #0
 801e6a4:	623b      	str	r3, [r7, #32]
 801e6a6:	e041      	b.n	801e72c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801e6a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e6aa:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 801e6ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e6ae:	681b      	ldr	r3, [r3, #0]
 801e6b0:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801e6b2:	e012      	b.n	801e6da <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801e6b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e6b6:	685b      	ldr	r3, [r3, #4]
 801e6b8:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801e6ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e6bc:	88db      	ldrh	r3, [r3, #6]
 801e6be:	b29a      	uxth	r2, r3
 801e6c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e6c2:	889b      	ldrh	r3, [r3, #4]
 801e6c4:	b29b      	uxth	r3, r3
 801e6c6:	429a      	cmp	r2, r3
 801e6c8:	d002      	beq.n	801e6d0 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801e6ca:	2300      	movs	r3, #0
 801e6cc:	623b      	str	r3, [r7, #32]
            break;
 801e6ce:	e007      	b.n	801e6e0 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801e6d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e6d2:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 801e6d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e6d6:	681b      	ldr	r3, [r3, #0]
 801e6d8:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801e6da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e6dc:	2b00      	cmp	r3, #0
 801e6de:	d1e9      	bne.n	801e6b4 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801e6e0:	6a3b      	ldr	r3, [r7, #32]
 801e6e2:	2b00      	cmp	r3, #0
 801e6e4:	d022      	beq.n	801e72c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801e6e6:	68fb      	ldr	r3, [r7, #12]
 801e6e8:	685b      	ldr	r3, [r3, #4]
 801e6ea:	2b00      	cmp	r3, #0
 801e6ec:	d106      	bne.n	801e6fc <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801e6ee:	4b15      	ldr	r3, [pc, #84]	; (801e744 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801e6f0:	f240 12df 	movw	r2, #479	; 0x1df
 801e6f4:	4917      	ldr	r1, [pc, #92]	; (801e754 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801e6f6:	4815      	ldr	r0, [pc, #84]	; (801e74c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801e6f8:	f000 fd96 	bl	801f228 <printf>
          LWIP_ASSERT("sanity check",
 801e6fc:	68fb      	ldr	r3, [r7, #12]
 801e6fe:	685b      	ldr	r3, [r3, #4]
 801e700:	685b      	ldr	r3, [r3, #4]
 801e702:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801e704:	429a      	cmp	r2, r3
 801e706:	d106      	bne.n	801e716 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801e708:	4b0e      	ldr	r3, [pc, #56]	; (801e744 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801e70a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801e70e:	4911      	ldr	r1, [pc, #68]	; (801e754 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801e710:	480e      	ldr	r0, [pc, #56]	; (801e74c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801e712:	f000 fd89 	bl	801f228 <printf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801e716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e718:	681b      	ldr	r3, [r3, #0]
 801e71a:	2b00      	cmp	r3, #0
 801e71c:	d006      	beq.n	801e72c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801e71e:	4b09      	ldr	r3, [pc, #36]	; (801e744 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801e720:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 801e724:	490c      	ldr	r1, [pc, #48]	; (801e758 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801e726:	4809      	ldr	r0, [pc, #36]	; (801e74c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801e728:	f000 fd7e 	bl	801f228 <printf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801e72c:	6a3b      	ldr	r3, [r7, #32]
 801e72e:	2b00      	cmp	r3, #0
 801e730:	bf14      	ite	ne
 801e732:	2301      	movne	r3, #1
 801e734:	2300      	moveq	r3, #0
 801e736:	b2db      	uxtb	r3, r3
 801e738:	e000      	b.n	801e73c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801e73a:	2300      	movs	r3, #0
}
 801e73c:	4618      	mov	r0, r3
 801e73e:	3730      	adds	r7, #48	; 0x30
 801e740:	46bd      	mov	sp, r7
 801e742:	bd80      	pop	{r7, pc}
 801e744:	08028158 	.word	0x08028158
 801e748:	0802823c 	.word	0x0802823c
 801e74c:	080281a0 	.word	0x080281a0
 801e750:	0802825c 	.word	0x0802825c
 801e754:	08028294 	.word	0x08028294
 801e758:	080282a4 	.word	0x080282a4

0801e75c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801e75c:	b580      	push	{r7, lr}
 801e75e:	b08e      	sub	sp, #56	; 0x38
 801e760:	af00      	add	r7, sp, #0
 801e762:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801e764:	687b      	ldr	r3, [r7, #4]
 801e766:	685b      	ldr	r3, [r3, #4]
 801e768:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801e76a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e76c:	781b      	ldrb	r3, [r3, #0]
 801e76e:	f003 030f 	and.w	r3, r3, #15
 801e772:	b2db      	uxtb	r3, r3
 801e774:	009b      	lsls	r3, r3, #2
 801e776:	b2db      	uxtb	r3, r3
 801e778:	2b14      	cmp	r3, #20
 801e77a:	f040 8171 	bne.w	801ea60 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801e77e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e780:	88db      	ldrh	r3, [r3, #6]
 801e782:	b29b      	uxth	r3, r3
 801e784:	4618      	mov	r0, r3
 801e786:	f7f4 fc8b 	bl	80130a0 <lwip_htons>
 801e78a:	4603      	mov	r3, r0
 801e78c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801e790:	b29b      	uxth	r3, r3
 801e792:	00db      	lsls	r3, r3, #3
 801e794:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801e796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e798:	885b      	ldrh	r3, [r3, #2]
 801e79a:	b29b      	uxth	r3, r3
 801e79c:	4618      	mov	r0, r3
 801e79e:	f7f4 fc7f 	bl	80130a0 <lwip_htons>
 801e7a2:	4603      	mov	r3, r0
 801e7a4:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801e7a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e7a8:	781b      	ldrb	r3, [r3, #0]
 801e7aa:	f003 030f 	and.w	r3, r3, #15
 801e7ae:	b2db      	uxtb	r3, r3
 801e7b0:	009b      	lsls	r3, r3, #2
 801e7b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 801e7b6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801e7ba:	b29b      	uxth	r3, r3
 801e7bc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801e7be:	429a      	cmp	r2, r3
 801e7c0:	f0c0 8150 	bcc.w	801ea64 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801e7c4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801e7c8:	b29b      	uxth	r3, r3
 801e7ca:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801e7cc:	1ad3      	subs	r3, r2, r3
 801e7ce:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801e7d0:	6878      	ldr	r0, [r7, #4]
 801e7d2:	f7f6 f8ab 	bl	801492c <pbuf_clen>
 801e7d6:	4603      	mov	r3, r0
 801e7d8:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801e7da:	4b8c      	ldr	r3, [pc, #560]	; (801ea0c <ip4_reass+0x2b0>)
 801e7dc:	881b      	ldrh	r3, [r3, #0]
 801e7de:	461a      	mov	r2, r3
 801e7e0:	8c3b      	ldrh	r3, [r7, #32]
 801e7e2:	4413      	add	r3, r2
 801e7e4:	2b0a      	cmp	r3, #10
 801e7e6:	dd10      	ble.n	801e80a <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801e7e8:	8c3b      	ldrh	r3, [r7, #32]
 801e7ea:	4619      	mov	r1, r3
 801e7ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801e7ee:	f7ff fd81 	bl	801e2f4 <ip_reass_remove_oldest_datagram>
 801e7f2:	4603      	mov	r3, r0
 801e7f4:	2b00      	cmp	r3, #0
 801e7f6:	f000 8137 	beq.w	801ea68 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801e7fa:	4b84      	ldr	r3, [pc, #528]	; (801ea0c <ip4_reass+0x2b0>)
 801e7fc:	881b      	ldrh	r3, [r3, #0]
 801e7fe:	461a      	mov	r2, r3
 801e800:	8c3b      	ldrh	r3, [r7, #32]
 801e802:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801e804:	2b0a      	cmp	r3, #10
 801e806:	f300 812f 	bgt.w	801ea68 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801e80a:	4b81      	ldr	r3, [pc, #516]	; (801ea10 <ip4_reass+0x2b4>)
 801e80c:	681b      	ldr	r3, [r3, #0]
 801e80e:	633b      	str	r3, [r7, #48]	; 0x30
 801e810:	e015      	b.n	801e83e <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801e812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e814:	695a      	ldr	r2, [r3, #20]
 801e816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e818:	68db      	ldr	r3, [r3, #12]
 801e81a:	429a      	cmp	r2, r3
 801e81c:	d10c      	bne.n	801e838 <ip4_reass+0xdc>
 801e81e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e820:	699a      	ldr	r2, [r3, #24]
 801e822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e824:	691b      	ldr	r3, [r3, #16]
 801e826:	429a      	cmp	r2, r3
 801e828:	d106      	bne.n	801e838 <ip4_reass+0xdc>
 801e82a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e82c:	899a      	ldrh	r2, [r3, #12]
 801e82e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e830:	889b      	ldrh	r3, [r3, #4]
 801e832:	b29b      	uxth	r3, r3
 801e834:	429a      	cmp	r2, r3
 801e836:	d006      	beq.n	801e846 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801e838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e83a:	681b      	ldr	r3, [r3, #0]
 801e83c:	633b      	str	r3, [r7, #48]	; 0x30
 801e83e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e840:	2b00      	cmp	r3, #0
 801e842:	d1e6      	bne.n	801e812 <ip4_reass+0xb6>
 801e844:	e000      	b.n	801e848 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801e846:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801e848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e84a:	2b00      	cmp	r3, #0
 801e84c:	d109      	bne.n	801e862 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801e84e:	8c3b      	ldrh	r3, [r7, #32]
 801e850:	4619      	mov	r1, r3
 801e852:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801e854:	f7ff fdb0 	bl	801e3b8 <ip_reass_enqueue_new_datagram>
 801e858:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801e85a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e85c:	2b00      	cmp	r3, #0
 801e85e:	d11c      	bne.n	801e89a <ip4_reass+0x13e>
      goto nullreturn;
 801e860:	e105      	b.n	801ea6e <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801e862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e864:	88db      	ldrh	r3, [r3, #6]
 801e866:	b29b      	uxth	r3, r3
 801e868:	4618      	mov	r0, r3
 801e86a:	f7f4 fc19 	bl	80130a0 <lwip_htons>
 801e86e:	4603      	mov	r3, r0
 801e870:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801e874:	2b00      	cmp	r3, #0
 801e876:	d110      	bne.n	801e89a <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801e878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e87a:	89db      	ldrh	r3, [r3, #14]
 801e87c:	4618      	mov	r0, r3
 801e87e:	f7f4 fc0f 	bl	80130a0 <lwip_htons>
 801e882:	4603      	mov	r3, r0
 801e884:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801e888:	2b00      	cmp	r3, #0
 801e88a:	d006      	beq.n	801e89a <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801e88c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e88e:	3308      	adds	r3, #8
 801e890:	2214      	movs	r2, #20
 801e892:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801e894:	4618      	mov	r0, r3
 801e896:	f000 fc97 	bl	801f1c8 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801e89a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e89c:	88db      	ldrh	r3, [r3, #6]
 801e89e:	b29b      	uxth	r3, r3
 801e8a0:	f003 0320 	and.w	r3, r3, #32
 801e8a4:	2b00      	cmp	r3, #0
 801e8a6:	bf0c      	ite	eq
 801e8a8:	2301      	moveq	r3, #1
 801e8aa:	2300      	movne	r3, #0
 801e8ac:	b2db      	uxtb	r3, r3
 801e8ae:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801e8b0:	69fb      	ldr	r3, [r7, #28]
 801e8b2:	2b00      	cmp	r3, #0
 801e8b4:	d00e      	beq.n	801e8d4 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801e8b6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801e8b8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801e8ba:	4413      	add	r3, r2
 801e8bc:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801e8be:	8b7a      	ldrh	r2, [r7, #26]
 801e8c0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801e8c2:	429a      	cmp	r2, r3
 801e8c4:	f0c0 80a0 	bcc.w	801ea08 <ip4_reass+0x2ac>
 801e8c8:	8b7b      	ldrh	r3, [r7, #26]
 801e8ca:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801e8ce:	4293      	cmp	r3, r2
 801e8d0:	f200 809a 	bhi.w	801ea08 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801e8d4:	69fa      	ldr	r2, [r7, #28]
 801e8d6:	6879      	ldr	r1, [r7, #4]
 801e8d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801e8da:	f7ff fdd5 	bl	801e488 <ip_reass_chain_frag_into_datagram_and_validate>
 801e8de:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801e8e0:	697b      	ldr	r3, [r7, #20]
 801e8e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 801e8e6:	f000 809b 	beq.w	801ea20 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801e8ea:	4b48      	ldr	r3, [pc, #288]	; (801ea0c <ip4_reass+0x2b0>)
 801e8ec:	881a      	ldrh	r2, [r3, #0]
 801e8ee:	8c3b      	ldrh	r3, [r7, #32]
 801e8f0:	4413      	add	r3, r2
 801e8f2:	b29a      	uxth	r2, r3
 801e8f4:	4b45      	ldr	r3, [pc, #276]	; (801ea0c <ip4_reass+0x2b0>)
 801e8f6:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801e8f8:	69fb      	ldr	r3, [r7, #28]
 801e8fa:	2b00      	cmp	r3, #0
 801e8fc:	d00d      	beq.n	801e91a <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801e8fe:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801e900:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801e902:	4413      	add	r3, r2
 801e904:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801e906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e908:	8a7a      	ldrh	r2, [r7, #18]
 801e90a:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801e90c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e90e:	7f9b      	ldrb	r3, [r3, #30]
 801e910:	f043 0301 	orr.w	r3, r3, #1
 801e914:	b2da      	uxtb	r2, r3
 801e916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e918:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801e91a:	697b      	ldr	r3, [r7, #20]
 801e91c:	2b01      	cmp	r3, #1
 801e91e:	d171      	bne.n	801ea04 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801e920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e922:	8b9b      	ldrh	r3, [r3, #28]
 801e924:	3314      	adds	r3, #20
 801e926:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801e928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e92a:	685b      	ldr	r3, [r3, #4]
 801e92c:	685b      	ldr	r3, [r3, #4]
 801e92e:	681b      	ldr	r3, [r3, #0]
 801e930:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801e932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e934:	685b      	ldr	r3, [r3, #4]
 801e936:	685b      	ldr	r3, [r3, #4]
 801e938:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801e93a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e93c:	3308      	adds	r3, #8
 801e93e:	2214      	movs	r2, #20
 801e940:	4619      	mov	r1, r3
 801e942:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801e944:	f000 fc40 	bl	801f1c8 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801e948:	8a3b      	ldrh	r3, [r7, #16]
 801e94a:	4618      	mov	r0, r3
 801e94c:	f7f4 fba8 	bl	80130a0 <lwip_htons>
 801e950:	4603      	mov	r3, r0
 801e952:	461a      	mov	r2, r3
 801e954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e956:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801e958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e95a:	2200      	movs	r2, #0
 801e95c:	719a      	strb	r2, [r3, #6]
 801e95e:	2200      	movs	r2, #0
 801e960:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801e962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e964:	2200      	movs	r2, #0
 801e966:	729a      	strb	r2, [r3, #10]
 801e968:	2200      	movs	r2, #0
 801e96a:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801e96c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e96e:	685b      	ldr	r3, [r3, #4]
 801e970:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801e972:	e00d      	b.n	801e990 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801e974:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801e976:	685b      	ldr	r3, [r3, #4]
 801e978:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801e97a:	2114      	movs	r1, #20
 801e97c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801e97e:	f7f5 fec1 	bl	8014704 <pbuf_remove_header>
      pbuf_cat(p, r);
 801e982:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801e984:	6878      	ldr	r0, [r7, #4]
 801e986:	f7f6 f811 	bl	80149ac <pbuf_cat>
      r = iprh->next_pbuf;
 801e98a:	68fb      	ldr	r3, [r7, #12]
 801e98c:	681b      	ldr	r3, [r3, #0]
 801e98e:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801e990:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801e992:	2b00      	cmp	r3, #0
 801e994:	d1ee      	bne.n	801e974 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801e996:	4b1e      	ldr	r3, [pc, #120]	; (801ea10 <ip4_reass+0x2b4>)
 801e998:	681b      	ldr	r3, [r3, #0]
 801e99a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801e99c:	429a      	cmp	r2, r3
 801e99e:	d102      	bne.n	801e9a6 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801e9a0:	2300      	movs	r3, #0
 801e9a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 801e9a4:	e010      	b.n	801e9c8 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801e9a6:	4b1a      	ldr	r3, [pc, #104]	; (801ea10 <ip4_reass+0x2b4>)
 801e9a8:	681b      	ldr	r3, [r3, #0]
 801e9aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 801e9ac:	e007      	b.n	801e9be <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801e9ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e9b0:	681b      	ldr	r3, [r3, #0]
 801e9b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801e9b4:	429a      	cmp	r2, r3
 801e9b6:	d006      	beq.n	801e9c6 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801e9b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e9ba:	681b      	ldr	r3, [r3, #0]
 801e9bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 801e9be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e9c0:	2b00      	cmp	r3, #0
 801e9c2:	d1f4      	bne.n	801e9ae <ip4_reass+0x252>
 801e9c4:	e000      	b.n	801e9c8 <ip4_reass+0x26c>
          break;
 801e9c6:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801e9c8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801e9ca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801e9cc:	f7ff fd2e 	bl	801e42c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801e9d0:	6878      	ldr	r0, [r7, #4]
 801e9d2:	f7f5 ffab 	bl	801492c <pbuf_clen>
 801e9d6:	4603      	mov	r3, r0
 801e9d8:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801e9da:	4b0c      	ldr	r3, [pc, #48]	; (801ea0c <ip4_reass+0x2b0>)
 801e9dc:	881b      	ldrh	r3, [r3, #0]
 801e9de:	8c3a      	ldrh	r2, [r7, #32]
 801e9e0:	429a      	cmp	r2, r3
 801e9e2:	d906      	bls.n	801e9f2 <ip4_reass+0x296>
 801e9e4:	4b0b      	ldr	r3, [pc, #44]	; (801ea14 <ip4_reass+0x2b8>)
 801e9e6:	f240 229b 	movw	r2, #667	; 0x29b
 801e9ea:	490b      	ldr	r1, [pc, #44]	; (801ea18 <ip4_reass+0x2bc>)
 801e9ec:	480b      	ldr	r0, [pc, #44]	; (801ea1c <ip4_reass+0x2c0>)
 801e9ee:	f000 fc1b 	bl	801f228 <printf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801e9f2:	4b06      	ldr	r3, [pc, #24]	; (801ea0c <ip4_reass+0x2b0>)
 801e9f4:	881a      	ldrh	r2, [r3, #0]
 801e9f6:	8c3b      	ldrh	r3, [r7, #32]
 801e9f8:	1ad3      	subs	r3, r2, r3
 801e9fa:	b29a      	uxth	r2, r3
 801e9fc:	4b03      	ldr	r3, [pc, #12]	; (801ea0c <ip4_reass+0x2b0>)
 801e9fe:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801ea00:	687b      	ldr	r3, [r7, #4]
 801ea02:	e038      	b.n	801ea76 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801ea04:	2300      	movs	r3, #0
 801ea06:	e036      	b.n	801ea76 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801ea08:	bf00      	nop
 801ea0a:	e00a      	b.n	801ea22 <ip4_reass+0x2c6>
 801ea0c:	2000c3a0 	.word	0x2000c3a0
 801ea10:	2000c39c 	.word	0x2000c39c
 801ea14:	08028158 	.word	0x08028158
 801ea18:	080282c8 	.word	0x080282c8
 801ea1c:	080281a0 	.word	0x080281a0
    goto nullreturn_ipr;
 801ea20:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801ea22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ea24:	2b00      	cmp	r3, #0
 801ea26:	d106      	bne.n	801ea36 <ip4_reass+0x2da>
 801ea28:	4b15      	ldr	r3, [pc, #84]	; (801ea80 <ip4_reass+0x324>)
 801ea2a:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801ea2e:	4915      	ldr	r1, [pc, #84]	; (801ea84 <ip4_reass+0x328>)
 801ea30:	4815      	ldr	r0, [pc, #84]	; (801ea88 <ip4_reass+0x32c>)
 801ea32:	f000 fbf9 	bl	801f228 <printf>
  if (ipr->p == NULL) {
 801ea36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ea38:	685b      	ldr	r3, [r3, #4]
 801ea3a:	2b00      	cmp	r3, #0
 801ea3c:	d116      	bne.n	801ea6c <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801ea3e:	4b13      	ldr	r3, [pc, #76]	; (801ea8c <ip4_reass+0x330>)
 801ea40:	681b      	ldr	r3, [r3, #0]
 801ea42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801ea44:	429a      	cmp	r2, r3
 801ea46:	d006      	beq.n	801ea56 <ip4_reass+0x2fa>
 801ea48:	4b0d      	ldr	r3, [pc, #52]	; (801ea80 <ip4_reass+0x324>)
 801ea4a:	f240 22ab 	movw	r2, #683	; 0x2ab
 801ea4e:	4910      	ldr	r1, [pc, #64]	; (801ea90 <ip4_reass+0x334>)
 801ea50:	480d      	ldr	r0, [pc, #52]	; (801ea88 <ip4_reass+0x32c>)
 801ea52:	f000 fbe9 	bl	801f228 <printf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801ea56:	2100      	movs	r1, #0
 801ea58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801ea5a:	f7ff fce7 	bl	801e42c <ip_reass_dequeue_datagram>
 801ea5e:	e006      	b.n	801ea6e <ip4_reass+0x312>
    goto nullreturn;
 801ea60:	bf00      	nop
 801ea62:	e004      	b.n	801ea6e <ip4_reass+0x312>
    goto nullreturn;
 801ea64:	bf00      	nop
 801ea66:	e002      	b.n	801ea6e <ip4_reass+0x312>
      goto nullreturn;
 801ea68:	bf00      	nop
 801ea6a:	e000      	b.n	801ea6e <ip4_reass+0x312>
  }

nullreturn:
 801ea6c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801ea6e:	6878      	ldr	r0, [r7, #4]
 801ea70:	f7f5 fece 	bl	8014810 <pbuf_free>
  return NULL;
 801ea74:	2300      	movs	r3, #0
}
 801ea76:	4618      	mov	r0, r3
 801ea78:	3738      	adds	r7, #56	; 0x38
 801ea7a:	46bd      	mov	sp, r7
 801ea7c:	bd80      	pop	{r7, pc}
 801ea7e:	bf00      	nop
 801ea80:	08028158 	.word	0x08028158
 801ea84:	080282e4 	.word	0x080282e4
 801ea88:	080281a0 	.word	0x080281a0
 801ea8c:	2000c39c 	.word	0x2000c39c
 801ea90:	080282f0 	.word	0x080282f0

0801ea94 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801ea94:	b580      	push	{r7, lr}
 801ea96:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801ea98:	2005      	movs	r0, #5
 801ea9a:	f7f4 ffb7 	bl	8013a0c <memp_malloc>
 801ea9e:	4603      	mov	r3, r0
}
 801eaa0:	4618      	mov	r0, r3
 801eaa2:	bd80      	pop	{r7, pc}

0801eaa4 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801eaa4:	b580      	push	{r7, lr}
 801eaa6:	b082      	sub	sp, #8
 801eaa8:	af00      	add	r7, sp, #0
 801eaaa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801eaac:	687b      	ldr	r3, [r7, #4]
 801eaae:	2b00      	cmp	r3, #0
 801eab0:	d106      	bne.n	801eac0 <ip_frag_free_pbuf_custom_ref+0x1c>
 801eab2:	4b07      	ldr	r3, [pc, #28]	; (801ead0 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801eab4:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801eab8:	4906      	ldr	r1, [pc, #24]	; (801ead4 <ip_frag_free_pbuf_custom_ref+0x30>)
 801eaba:	4807      	ldr	r0, [pc, #28]	; (801ead8 <ip_frag_free_pbuf_custom_ref+0x34>)
 801eabc:	f000 fbb4 	bl	801f228 <printf>
  memp_free(MEMP_FRAG_PBUF, p);
 801eac0:	6879      	ldr	r1, [r7, #4]
 801eac2:	2005      	movs	r0, #5
 801eac4:	f7f4 fff4 	bl	8013ab0 <memp_free>
}
 801eac8:	bf00      	nop
 801eaca:	3708      	adds	r7, #8
 801eacc:	46bd      	mov	sp, r7
 801eace:	bd80      	pop	{r7, pc}
 801ead0:	08028158 	.word	0x08028158
 801ead4:	08028310 	.word	0x08028310
 801ead8:	080281a0 	.word	0x080281a0

0801eadc <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801eadc:	b580      	push	{r7, lr}
 801eade:	b084      	sub	sp, #16
 801eae0:	af00      	add	r7, sp, #0
 801eae2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801eae4:	687b      	ldr	r3, [r7, #4]
 801eae6:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801eae8:	68fb      	ldr	r3, [r7, #12]
 801eaea:	2b00      	cmp	r3, #0
 801eaec:	d106      	bne.n	801eafc <ipfrag_free_pbuf_custom+0x20>
 801eaee:	4b11      	ldr	r3, [pc, #68]	; (801eb34 <ipfrag_free_pbuf_custom+0x58>)
 801eaf0:	f240 22ce 	movw	r2, #718	; 0x2ce
 801eaf4:	4910      	ldr	r1, [pc, #64]	; (801eb38 <ipfrag_free_pbuf_custom+0x5c>)
 801eaf6:	4811      	ldr	r0, [pc, #68]	; (801eb3c <ipfrag_free_pbuf_custom+0x60>)
 801eaf8:	f000 fb96 	bl	801f228 <printf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801eafc:	68fa      	ldr	r2, [r7, #12]
 801eafe:	687b      	ldr	r3, [r7, #4]
 801eb00:	429a      	cmp	r2, r3
 801eb02:	d006      	beq.n	801eb12 <ipfrag_free_pbuf_custom+0x36>
 801eb04:	4b0b      	ldr	r3, [pc, #44]	; (801eb34 <ipfrag_free_pbuf_custom+0x58>)
 801eb06:	f240 22cf 	movw	r2, #719	; 0x2cf
 801eb0a:	490d      	ldr	r1, [pc, #52]	; (801eb40 <ipfrag_free_pbuf_custom+0x64>)
 801eb0c:	480b      	ldr	r0, [pc, #44]	; (801eb3c <ipfrag_free_pbuf_custom+0x60>)
 801eb0e:	f000 fb8b 	bl	801f228 <printf>
  if (pcr->original != NULL) {
 801eb12:	68fb      	ldr	r3, [r7, #12]
 801eb14:	695b      	ldr	r3, [r3, #20]
 801eb16:	2b00      	cmp	r3, #0
 801eb18:	d004      	beq.n	801eb24 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801eb1a:	68fb      	ldr	r3, [r7, #12]
 801eb1c:	695b      	ldr	r3, [r3, #20]
 801eb1e:	4618      	mov	r0, r3
 801eb20:	f7f5 fe76 	bl	8014810 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801eb24:	68f8      	ldr	r0, [r7, #12]
 801eb26:	f7ff ffbd 	bl	801eaa4 <ip_frag_free_pbuf_custom_ref>
}
 801eb2a:	bf00      	nop
 801eb2c:	3710      	adds	r7, #16
 801eb2e:	46bd      	mov	sp, r7
 801eb30:	bd80      	pop	{r7, pc}
 801eb32:	bf00      	nop
 801eb34:	08028158 	.word	0x08028158
 801eb38:	0802831c 	.word	0x0802831c
 801eb3c:	080281a0 	.word	0x080281a0
 801eb40:	08028328 	.word	0x08028328

0801eb44 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801eb44:	b580      	push	{r7, lr}
 801eb46:	b094      	sub	sp, #80	; 0x50
 801eb48:	af02      	add	r7, sp, #8
 801eb4a:	60f8      	str	r0, [r7, #12]
 801eb4c:	60b9      	str	r1, [r7, #8]
 801eb4e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801eb50:	2300      	movs	r3, #0
 801eb52:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801eb56:	68bb      	ldr	r3, [r7, #8]
 801eb58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801eb5a:	3b14      	subs	r3, #20
 801eb5c:	2b00      	cmp	r3, #0
 801eb5e:	da00      	bge.n	801eb62 <ip4_frag+0x1e>
 801eb60:	3307      	adds	r3, #7
 801eb62:	10db      	asrs	r3, r3, #3
 801eb64:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801eb66:	2314      	movs	r3, #20
 801eb68:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801eb6a:	68fb      	ldr	r3, [r7, #12]
 801eb6c:	685b      	ldr	r3, [r3, #4]
 801eb6e:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 801eb70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801eb72:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801eb74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801eb76:	781b      	ldrb	r3, [r3, #0]
 801eb78:	f003 030f 	and.w	r3, r3, #15
 801eb7c:	b2db      	uxtb	r3, r3
 801eb7e:	009b      	lsls	r3, r3, #2
 801eb80:	b2db      	uxtb	r3, r3
 801eb82:	2b14      	cmp	r3, #20
 801eb84:	d002      	beq.n	801eb8c <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801eb86:	f06f 0305 	mvn.w	r3, #5
 801eb8a:	e110      	b.n	801edae <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801eb8c:	68fb      	ldr	r3, [r7, #12]
 801eb8e:	895b      	ldrh	r3, [r3, #10]
 801eb90:	2b13      	cmp	r3, #19
 801eb92:	d809      	bhi.n	801eba8 <ip4_frag+0x64>
 801eb94:	4b88      	ldr	r3, [pc, #544]	; (801edb8 <ip4_frag+0x274>)
 801eb96:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801eb9a:	4988      	ldr	r1, [pc, #544]	; (801edbc <ip4_frag+0x278>)
 801eb9c:	4888      	ldr	r0, [pc, #544]	; (801edc0 <ip4_frag+0x27c>)
 801eb9e:	f000 fb43 	bl	801f228 <printf>
 801eba2:	f06f 0305 	mvn.w	r3, #5
 801eba6:	e102      	b.n	801edae <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801eba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ebaa:	88db      	ldrh	r3, [r3, #6]
 801ebac:	b29b      	uxth	r3, r3
 801ebae:	4618      	mov	r0, r3
 801ebb0:	f7f4 fa76 	bl	80130a0 <lwip_htons>
 801ebb4:	4603      	mov	r3, r0
 801ebb6:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 801ebb8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801ebba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ebbe:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801ebc2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801ebc4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801ebc8:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801ebca:	68fb      	ldr	r3, [r7, #12]
 801ebcc:	891b      	ldrh	r3, [r3, #8]
 801ebce:	3b14      	subs	r3, #20
 801ebd0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 801ebd4:	e0e1      	b.n	801ed9a <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801ebd6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801ebd8:	00db      	lsls	r3, r3, #3
 801ebda:	b29b      	uxth	r3, r3
 801ebdc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801ebe0:	4293      	cmp	r3, r2
 801ebe2:	bf28      	it	cs
 801ebe4:	4613      	movcs	r3, r2
 801ebe6:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801ebe8:	f44f 7220 	mov.w	r2, #640	; 0x280
 801ebec:	2114      	movs	r1, #20
 801ebee:	200e      	movs	r0, #14
 801ebf0:	f7f5 fb2a 	bl	8014248 <pbuf_alloc>
 801ebf4:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801ebf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ebf8:	2b00      	cmp	r3, #0
 801ebfa:	f000 80d5 	beq.w	801eda8 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801ebfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ec00:	895b      	ldrh	r3, [r3, #10]
 801ec02:	2b13      	cmp	r3, #19
 801ec04:	d806      	bhi.n	801ec14 <ip4_frag+0xd0>
 801ec06:	4b6c      	ldr	r3, [pc, #432]	; (801edb8 <ip4_frag+0x274>)
 801ec08:	f44f 7249 	mov.w	r2, #804	; 0x324
 801ec0c:	496d      	ldr	r1, [pc, #436]	; (801edc4 <ip4_frag+0x280>)
 801ec0e:	486c      	ldr	r0, [pc, #432]	; (801edc0 <ip4_frag+0x27c>)
 801ec10:	f000 fb0a 	bl	801f228 <printf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801ec14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ec16:	685b      	ldr	r3, [r3, #4]
 801ec18:	2214      	movs	r2, #20
 801ec1a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801ec1c:	4618      	mov	r0, r3
 801ec1e:	f000 fad3 	bl	801f1c8 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801ec22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ec24:	685b      	ldr	r3, [r3, #4]
 801ec26:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 801ec28:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801ec2a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 801ec2e:	e064      	b.n	801ecfa <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801ec30:	68fb      	ldr	r3, [r7, #12]
 801ec32:	895a      	ldrh	r2, [r3, #10]
 801ec34:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801ec36:	1ad3      	subs	r3, r2, r3
 801ec38:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801ec3a:	68fb      	ldr	r3, [r7, #12]
 801ec3c:	895b      	ldrh	r3, [r3, #10]
 801ec3e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801ec40:	429a      	cmp	r2, r3
 801ec42:	d906      	bls.n	801ec52 <ip4_frag+0x10e>
 801ec44:	4b5c      	ldr	r3, [pc, #368]	; (801edb8 <ip4_frag+0x274>)
 801ec46:	f240 322d 	movw	r2, #813	; 0x32d
 801ec4a:	495f      	ldr	r1, [pc, #380]	; (801edc8 <ip4_frag+0x284>)
 801ec4c:	485c      	ldr	r0, [pc, #368]	; (801edc0 <ip4_frag+0x27c>)
 801ec4e:	f000 faeb 	bl	801f228 <printf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801ec52:	8bfa      	ldrh	r2, [r7, #30]
 801ec54:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801ec58:	4293      	cmp	r3, r2
 801ec5a:	bf28      	it	cs
 801ec5c:	4613      	movcs	r3, r2
 801ec5e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801ec62:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801ec66:	2b00      	cmp	r3, #0
 801ec68:	d105      	bne.n	801ec76 <ip4_frag+0x132>
        poff = 0;
 801ec6a:	2300      	movs	r3, #0
 801ec6c:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801ec6e:	68fb      	ldr	r3, [r7, #12]
 801ec70:	681b      	ldr	r3, [r3, #0]
 801ec72:	60fb      	str	r3, [r7, #12]
        continue;
 801ec74:	e041      	b.n	801ecfa <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801ec76:	f7ff ff0d 	bl	801ea94 <ip_frag_alloc_pbuf_custom_ref>
 801ec7a:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801ec7c:	69bb      	ldr	r3, [r7, #24]
 801ec7e:	2b00      	cmp	r3, #0
 801ec80:	d103      	bne.n	801ec8a <ip4_frag+0x146>
        pbuf_free(rambuf);
 801ec82:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801ec84:	f7f5 fdc4 	bl	8014810 <pbuf_free>
        goto memerr;
 801ec88:	e08f      	b.n	801edaa <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801ec8a:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801ec8c:	68fb      	ldr	r3, [r7, #12]
 801ec8e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801ec90:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801ec92:	4413      	add	r3, r2
 801ec94:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 801ec98:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 801ec9c:	9201      	str	r2, [sp, #4]
 801ec9e:	9300      	str	r3, [sp, #0]
 801eca0:	4603      	mov	r3, r0
 801eca2:	2241      	movs	r2, #65	; 0x41
 801eca4:	2000      	movs	r0, #0
 801eca6:	f7f5 fbf9 	bl	801449c <pbuf_alloced_custom>
 801ecaa:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801ecac:	697b      	ldr	r3, [r7, #20]
 801ecae:	2b00      	cmp	r3, #0
 801ecb0:	d106      	bne.n	801ecc0 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801ecb2:	69b8      	ldr	r0, [r7, #24]
 801ecb4:	f7ff fef6 	bl	801eaa4 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801ecb8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801ecba:	f7f5 fda9 	bl	8014810 <pbuf_free>
        goto memerr;
 801ecbe:	e074      	b.n	801edaa <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801ecc0:	68f8      	ldr	r0, [r7, #12]
 801ecc2:	f7f5 fe4b 	bl	801495c <pbuf_ref>
      pcr->original = p;
 801ecc6:	69bb      	ldr	r3, [r7, #24]
 801ecc8:	68fa      	ldr	r2, [r7, #12]
 801ecca:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801eccc:	69bb      	ldr	r3, [r7, #24]
 801ecce:	4a3f      	ldr	r2, [pc, #252]	; (801edcc <ip4_frag+0x288>)
 801ecd0:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801ecd2:	6979      	ldr	r1, [r7, #20]
 801ecd4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801ecd6:	f7f5 fe69 	bl	80149ac <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801ecda:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 801ecde:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801ece2:	1ad3      	subs	r3, r2, r3
 801ece4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 801ece8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801ecec:	2b00      	cmp	r3, #0
 801ecee:	d004      	beq.n	801ecfa <ip4_frag+0x1b6>
        poff = 0;
 801ecf0:	2300      	movs	r3, #0
 801ecf2:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801ecf4:	68fb      	ldr	r3, [r7, #12]
 801ecf6:	681b      	ldr	r3, [r3, #0]
 801ecf8:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801ecfa:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801ecfe:	2b00      	cmp	r3, #0
 801ed00:	d196      	bne.n	801ec30 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801ed02:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801ed04:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801ed08:	4413      	add	r3, r2
 801ed0a:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801ed0c:	68bb      	ldr	r3, [r7, #8]
 801ed0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801ed10:	f1a3 0213 	sub.w	r2, r3, #19
 801ed14:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801ed18:	429a      	cmp	r2, r3
 801ed1a:	bfcc      	ite	gt
 801ed1c:	2301      	movgt	r3, #1
 801ed1e:	2300      	movle	r3, #0
 801ed20:	b2db      	uxtb	r3, r3
 801ed22:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801ed24:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801ed28:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ed2c:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 801ed2e:	6a3b      	ldr	r3, [r7, #32]
 801ed30:	2b00      	cmp	r3, #0
 801ed32:	d002      	beq.n	801ed3a <ip4_frag+0x1f6>
 801ed34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ed36:	2b00      	cmp	r3, #0
 801ed38:	d003      	beq.n	801ed42 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801ed3a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801ed3c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801ed40:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801ed42:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801ed44:	4618      	mov	r0, r3
 801ed46:	f7f4 f9ab 	bl	80130a0 <lwip_htons>
 801ed4a:	4603      	mov	r3, r0
 801ed4c:	461a      	mov	r2, r3
 801ed4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ed50:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801ed52:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801ed54:	3314      	adds	r3, #20
 801ed56:	b29b      	uxth	r3, r3
 801ed58:	4618      	mov	r0, r3
 801ed5a:	f7f4 f9a1 	bl	80130a0 <lwip_htons>
 801ed5e:	4603      	mov	r3, r0
 801ed60:	461a      	mov	r2, r3
 801ed62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ed64:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801ed66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ed68:	2200      	movs	r2, #0
 801ed6a:	729a      	strb	r2, [r3, #10]
 801ed6c:	2200      	movs	r2, #0
 801ed6e:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801ed70:	68bb      	ldr	r3, [r7, #8]
 801ed72:	695b      	ldr	r3, [r3, #20]
 801ed74:	687a      	ldr	r2, [r7, #4]
 801ed76:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801ed78:	68b8      	ldr	r0, [r7, #8]
 801ed7a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801ed7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801ed7e:	f7f5 fd47 	bl	8014810 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801ed82:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801ed86:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801ed88:	1ad3      	subs	r3, r2, r3
 801ed8a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 801ed8e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801ed92:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801ed94:	4413      	add	r3, r2
 801ed96:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 801ed9a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801ed9e:	2b00      	cmp	r3, #0
 801eda0:	f47f af19 	bne.w	801ebd6 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801eda4:	2300      	movs	r3, #0
 801eda6:	e002      	b.n	801edae <ip4_frag+0x26a>
      goto memerr;
 801eda8:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801edaa:	f04f 33ff 	mov.w	r3, #4294967295
}
 801edae:	4618      	mov	r0, r3
 801edb0:	3748      	adds	r7, #72	; 0x48
 801edb2:	46bd      	mov	sp, r7
 801edb4:	bd80      	pop	{r7, pc}
 801edb6:	bf00      	nop
 801edb8:	08028158 	.word	0x08028158
 801edbc:	08028334 	.word	0x08028334
 801edc0:	080281a0 	.word	0x080281a0
 801edc4:	08028350 	.word	0x08028350
 801edc8:	08028370 	.word	0x08028370
 801edcc:	0801eadd 	.word	0x0801eadd

0801edd0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801edd0:	b580      	push	{r7, lr}
 801edd2:	b086      	sub	sp, #24
 801edd4:	af00      	add	r7, sp, #0
 801edd6:	6078      	str	r0, [r7, #4]
 801edd8:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801edda:	230e      	movs	r3, #14
 801eddc:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801edde:	687b      	ldr	r3, [r7, #4]
 801ede0:	895b      	ldrh	r3, [r3, #10]
 801ede2:	2b0e      	cmp	r3, #14
 801ede4:	d96e      	bls.n	801eec4 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801ede6:	687b      	ldr	r3, [r7, #4]
 801ede8:	7bdb      	ldrb	r3, [r3, #15]
 801edea:	2b00      	cmp	r3, #0
 801edec:	d106      	bne.n	801edfc <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801edee:	683b      	ldr	r3, [r7, #0]
 801edf0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801edf4:	3301      	adds	r3, #1
 801edf6:	b2da      	uxtb	r2, r3
 801edf8:	687b      	ldr	r3, [r7, #4]
 801edfa:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801edfc:	687b      	ldr	r3, [r7, #4]
 801edfe:	685b      	ldr	r3, [r3, #4]
 801ee00:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801ee02:	693b      	ldr	r3, [r7, #16]
 801ee04:	7b1a      	ldrb	r2, [r3, #12]
 801ee06:	7b5b      	ldrb	r3, [r3, #13]
 801ee08:	021b      	lsls	r3, r3, #8
 801ee0a:	4313      	orrs	r3, r2
 801ee0c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801ee0e:	693b      	ldr	r3, [r7, #16]
 801ee10:	781b      	ldrb	r3, [r3, #0]
 801ee12:	f003 0301 	and.w	r3, r3, #1
 801ee16:	2b00      	cmp	r3, #0
 801ee18:	d023      	beq.n	801ee62 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801ee1a:	693b      	ldr	r3, [r7, #16]
 801ee1c:	781b      	ldrb	r3, [r3, #0]
 801ee1e:	2b01      	cmp	r3, #1
 801ee20:	d10f      	bne.n	801ee42 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801ee22:	693b      	ldr	r3, [r7, #16]
 801ee24:	785b      	ldrb	r3, [r3, #1]
 801ee26:	2b00      	cmp	r3, #0
 801ee28:	d11b      	bne.n	801ee62 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801ee2a:	693b      	ldr	r3, [r7, #16]
 801ee2c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801ee2e:	2b5e      	cmp	r3, #94	; 0x5e
 801ee30:	d117      	bne.n	801ee62 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801ee32:	687b      	ldr	r3, [r7, #4]
 801ee34:	7b5b      	ldrb	r3, [r3, #13]
 801ee36:	f043 0310 	orr.w	r3, r3, #16
 801ee3a:	b2da      	uxtb	r2, r3
 801ee3c:	687b      	ldr	r3, [r7, #4]
 801ee3e:	735a      	strb	r2, [r3, #13]
 801ee40:	e00f      	b.n	801ee62 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801ee42:	693b      	ldr	r3, [r7, #16]
 801ee44:	2206      	movs	r2, #6
 801ee46:	4928      	ldr	r1, [pc, #160]	; (801eee8 <ethernet_input+0x118>)
 801ee48:	4618      	mov	r0, r3
 801ee4a:	f000 f9ad 	bl	801f1a8 <memcmp>
 801ee4e:	4603      	mov	r3, r0
 801ee50:	2b00      	cmp	r3, #0
 801ee52:	d106      	bne.n	801ee62 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801ee54:	687b      	ldr	r3, [r7, #4]
 801ee56:	7b5b      	ldrb	r3, [r3, #13]
 801ee58:	f043 0308 	orr.w	r3, r3, #8
 801ee5c:	b2da      	uxtb	r2, r3
 801ee5e:	687b      	ldr	r3, [r7, #4]
 801ee60:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801ee62:	89fb      	ldrh	r3, [r7, #14]
 801ee64:	2b08      	cmp	r3, #8
 801ee66:	d003      	beq.n	801ee70 <ethernet_input+0xa0>
 801ee68:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 801ee6c:	d014      	beq.n	801ee98 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801ee6e:	e032      	b.n	801eed6 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801ee70:	683b      	ldr	r3, [r7, #0]
 801ee72:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801ee76:	f003 0308 	and.w	r3, r3, #8
 801ee7a:	2b00      	cmp	r3, #0
 801ee7c:	d024      	beq.n	801eec8 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801ee7e:	8afb      	ldrh	r3, [r7, #22]
 801ee80:	4619      	mov	r1, r3
 801ee82:	6878      	ldr	r0, [r7, #4]
 801ee84:	f7f5 fc3e 	bl	8014704 <pbuf_remove_header>
 801ee88:	4603      	mov	r3, r0
 801ee8a:	2b00      	cmp	r3, #0
 801ee8c:	d11e      	bne.n	801eecc <ethernet_input+0xfc>
        ip4_input(p, netif);
 801ee8e:	6839      	ldr	r1, [r7, #0]
 801ee90:	6878      	ldr	r0, [r7, #4]
 801ee92:	f7fe ff03 	bl	801dc9c <ip4_input>
      break;
 801ee96:	e013      	b.n	801eec0 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801ee98:	683b      	ldr	r3, [r7, #0]
 801ee9a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801ee9e:	f003 0308 	and.w	r3, r3, #8
 801eea2:	2b00      	cmp	r3, #0
 801eea4:	d014      	beq.n	801eed0 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801eea6:	8afb      	ldrh	r3, [r7, #22]
 801eea8:	4619      	mov	r1, r3
 801eeaa:	6878      	ldr	r0, [r7, #4]
 801eeac:	f7f5 fc2a 	bl	8014704 <pbuf_remove_header>
 801eeb0:	4603      	mov	r3, r0
 801eeb2:	2b00      	cmp	r3, #0
 801eeb4:	d10e      	bne.n	801eed4 <ethernet_input+0x104>
        etharp_input(p, netif);
 801eeb6:	6839      	ldr	r1, [r7, #0]
 801eeb8:	6878      	ldr	r0, [r7, #4]
 801eeba:	f7fe f89f 	bl	801cffc <etharp_input>
      break;
 801eebe:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801eec0:	2300      	movs	r3, #0
 801eec2:	e00c      	b.n	801eede <ethernet_input+0x10e>
    goto free_and_return;
 801eec4:	bf00      	nop
 801eec6:	e006      	b.n	801eed6 <ethernet_input+0x106>
        goto free_and_return;
 801eec8:	bf00      	nop
 801eeca:	e004      	b.n	801eed6 <ethernet_input+0x106>
        goto free_and_return;
 801eecc:	bf00      	nop
 801eece:	e002      	b.n	801eed6 <ethernet_input+0x106>
        goto free_and_return;
 801eed0:	bf00      	nop
 801eed2:	e000      	b.n	801eed6 <ethernet_input+0x106>
        goto free_and_return;
 801eed4:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801eed6:	6878      	ldr	r0, [r7, #4]
 801eed8:	f7f5 fc9a 	bl	8014810 <pbuf_free>
  return ERR_OK;
 801eedc:	2300      	movs	r3, #0
}
 801eede:	4618      	mov	r0, r3
 801eee0:	3718      	adds	r7, #24
 801eee2:	46bd      	mov	sp, r7
 801eee4:	bd80      	pop	{r7, pc}
 801eee6:	bf00      	nop
 801eee8:	080706a8 	.word	0x080706a8

0801eeec <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801eeec:	b580      	push	{r7, lr}
 801eeee:	b086      	sub	sp, #24
 801eef0:	af00      	add	r7, sp, #0
 801eef2:	60f8      	str	r0, [r7, #12]
 801eef4:	60b9      	str	r1, [r7, #8]
 801eef6:	607a      	str	r2, [r7, #4]
 801eef8:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801eefa:	8c3b      	ldrh	r3, [r7, #32]
 801eefc:	4618      	mov	r0, r3
 801eefe:	f7f4 f8cf 	bl	80130a0 <lwip_htons>
 801ef02:	4603      	mov	r3, r0
 801ef04:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801ef06:	210e      	movs	r1, #14
 801ef08:	68b8      	ldr	r0, [r7, #8]
 801ef0a:	f7f5 fbeb 	bl	80146e4 <pbuf_add_header>
 801ef0e:	4603      	mov	r3, r0
 801ef10:	2b00      	cmp	r3, #0
 801ef12:	d125      	bne.n	801ef60 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801ef14:	68bb      	ldr	r3, [r7, #8]
 801ef16:	685b      	ldr	r3, [r3, #4]
 801ef18:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801ef1a:	693b      	ldr	r3, [r7, #16]
 801ef1c:	8afa      	ldrh	r2, [r7, #22]
 801ef1e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801ef20:	693b      	ldr	r3, [r7, #16]
 801ef22:	2206      	movs	r2, #6
 801ef24:	6839      	ldr	r1, [r7, #0]
 801ef26:	4618      	mov	r0, r3
 801ef28:	f000 f94e 	bl	801f1c8 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801ef2c:	693b      	ldr	r3, [r7, #16]
 801ef2e:	3306      	adds	r3, #6
 801ef30:	2206      	movs	r2, #6
 801ef32:	6879      	ldr	r1, [r7, #4]
 801ef34:	4618      	mov	r0, r3
 801ef36:	f000 f947 	bl	801f1c8 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801ef3a:	68fb      	ldr	r3, [r7, #12]
 801ef3c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801ef40:	2b06      	cmp	r3, #6
 801ef42:	d006      	beq.n	801ef52 <ethernet_output+0x66>
 801ef44:	4b0a      	ldr	r3, [pc, #40]	; (801ef70 <ethernet_output+0x84>)
 801ef46:	f44f 7299 	mov.w	r2, #306	; 0x132
 801ef4a:	490a      	ldr	r1, [pc, #40]	; (801ef74 <ethernet_output+0x88>)
 801ef4c:	480a      	ldr	r0, [pc, #40]	; (801ef78 <ethernet_output+0x8c>)
 801ef4e:	f000 f96b 	bl	801f228 <printf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801ef52:	68fb      	ldr	r3, [r7, #12]
 801ef54:	699b      	ldr	r3, [r3, #24]
 801ef56:	68b9      	ldr	r1, [r7, #8]
 801ef58:	68f8      	ldr	r0, [r7, #12]
 801ef5a:	4798      	blx	r3
 801ef5c:	4603      	mov	r3, r0
 801ef5e:	e002      	b.n	801ef66 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801ef60:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801ef62:	f06f 0301 	mvn.w	r3, #1
}
 801ef66:	4618      	mov	r0, r3
 801ef68:	3718      	adds	r7, #24
 801ef6a:	46bd      	mov	sp, r7
 801ef6c:	bd80      	pop	{r7, pc}
 801ef6e:	bf00      	nop
 801ef70:	08028380 	.word	0x08028380
 801ef74:	080283b8 	.word	0x080283b8
 801ef78:	080283ec 	.word	0x080283ec

0801ef7c <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801ef7c:	b580      	push	{r7, lr}
 801ef7e:	b082      	sub	sp, #8
 801ef80:	af00      	add	r7, sp, #0
 801ef82:	6078      	str	r0, [r7, #4]
 801ef84:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 801ef86:	683b      	ldr	r3, [r7, #0]
 801ef88:	2200      	movs	r2, #0
 801ef8a:	2104      	movs	r1, #4
 801ef8c:	4618      	mov	r0, r3
 801ef8e:	f7f0 f93b 	bl	800f208 <osMessageQueueNew>
 801ef92:	4602      	mov	r2, r0
 801ef94:	687b      	ldr	r3, [r7, #4]
 801ef96:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801ef98:	687b      	ldr	r3, [r7, #4]
 801ef9a:	681b      	ldr	r3, [r3, #0]
 801ef9c:	2b00      	cmp	r3, #0
 801ef9e:	d102      	bne.n	801efa6 <sys_mbox_new+0x2a>
    return ERR_MEM;
 801efa0:	f04f 33ff 	mov.w	r3, #4294967295
 801efa4:	e000      	b.n	801efa8 <sys_mbox_new+0x2c>

  return ERR_OK;
 801efa6:	2300      	movs	r3, #0
}
 801efa8:	4618      	mov	r0, r3
 801efaa:	3708      	adds	r7, #8
 801efac:	46bd      	mov	sp, r7
 801efae:	bd80      	pop	{r7, pc}

0801efb0 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801efb0:	b580      	push	{r7, lr}
 801efb2:	b084      	sub	sp, #16
 801efb4:	af00      	add	r7, sp, #0
 801efb6:	6078      	str	r0, [r7, #4]
 801efb8:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 801efba:	687b      	ldr	r3, [r7, #4]
 801efbc:	6818      	ldr	r0, [r3, #0]
 801efbe:	4639      	mov	r1, r7
 801efc0:	2300      	movs	r3, #0
 801efc2:	2200      	movs	r2, #0
 801efc4:	f7f0 f994 	bl	800f2f0 <osMessageQueuePut>
 801efc8:	4603      	mov	r3, r0
 801efca:	2b00      	cmp	r3, #0
 801efcc:	d102      	bne.n	801efd4 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 801efce:	2300      	movs	r3, #0
 801efd0:	73fb      	strb	r3, [r7, #15]
 801efd2:	e001      	b.n	801efd8 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801efd4:	23ff      	movs	r3, #255	; 0xff
 801efd6:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801efd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801efdc:	4618      	mov	r0, r3
 801efde:	3710      	adds	r7, #16
 801efe0:	46bd      	mov	sp, r7
 801efe2:	bd80      	pop	{r7, pc}

0801efe4 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801efe4:	b580      	push	{r7, lr}
 801efe6:	b086      	sub	sp, #24
 801efe8:	af00      	add	r7, sp, #0
 801efea:	60f8      	str	r0, [r7, #12]
 801efec:	60b9      	str	r1, [r7, #8]
 801efee:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 801eff0:	f7ef fdf6 	bl	800ebe0 <osKernelGetTickCount>
 801eff4:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 801eff6:	687b      	ldr	r3, [r7, #4]
 801eff8:	2b00      	cmp	r3, #0
 801effa:	d013      	beq.n	801f024 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 801effc:	68fb      	ldr	r3, [r7, #12]
 801effe:	6818      	ldr	r0, [r3, #0]
 801f000:	687b      	ldr	r3, [r7, #4]
 801f002:	2200      	movs	r2, #0
 801f004:	68b9      	ldr	r1, [r7, #8]
 801f006:	f7f0 f9d3 	bl	800f3b0 <osMessageQueueGet>
 801f00a:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 801f00c:	693b      	ldr	r3, [r7, #16]
 801f00e:	2b00      	cmp	r3, #0
 801f010:	d105      	bne.n	801f01e <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 801f012:	f7ef fde5 	bl	800ebe0 <osKernelGetTickCount>
 801f016:	4602      	mov	r2, r0
 801f018:	697b      	ldr	r3, [r7, #20]
 801f01a:	1ad3      	subs	r3, r2, r3
 801f01c:	e00f      	b.n	801f03e <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801f01e:	f04f 33ff 	mov.w	r3, #4294967295
 801f022:	e00c      	b.n	801f03e <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 801f024:	68fb      	ldr	r3, [r7, #12]
 801f026:	6818      	ldr	r0, [r3, #0]
 801f028:	f04f 33ff 	mov.w	r3, #4294967295
 801f02c:	2200      	movs	r2, #0
 801f02e:	68b9      	ldr	r1, [r7, #8]
 801f030:	f7f0 f9be 	bl	800f3b0 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 801f034:	f7ef fdd4 	bl	800ebe0 <osKernelGetTickCount>
 801f038:	4602      	mov	r2, r0
 801f03a:	697b      	ldr	r3, [r7, #20]
 801f03c:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801f03e:	4618      	mov	r0, r3
 801f040:	3718      	adds	r7, #24
 801f042:	46bd      	mov	sp, r7
 801f044:	bd80      	pop	{r7, pc}

0801f046 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801f046:	b480      	push	{r7}
 801f048:	b083      	sub	sp, #12
 801f04a:	af00      	add	r7, sp, #0
 801f04c:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801f04e:	687b      	ldr	r3, [r7, #4]
 801f050:	681b      	ldr	r3, [r3, #0]
 801f052:	2b00      	cmp	r3, #0
 801f054:	d101      	bne.n	801f05a <sys_mbox_valid+0x14>
    return 0;
 801f056:	2300      	movs	r3, #0
 801f058:	e000      	b.n	801f05c <sys_mbox_valid+0x16>
  else
    return 1;
 801f05a:	2301      	movs	r3, #1
}
 801f05c:	4618      	mov	r0, r3
 801f05e:	370c      	adds	r7, #12
 801f060:	46bd      	mov	sp, r7
 801f062:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f066:	4770      	bx	lr

0801f068 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801f068:	b580      	push	{r7, lr}
 801f06a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 801f06c:	2000      	movs	r0, #0
 801f06e:	f7ef fe79 	bl	800ed64 <osMutexNew>
 801f072:	4603      	mov	r3, r0
 801f074:	4a01      	ldr	r2, [pc, #4]	; (801f07c <sys_init+0x14>)
 801f076:	6013      	str	r3, [r2, #0]
#endif
}
 801f078:	bf00      	nop
 801f07a:	bd80      	pop	{r7, pc}
 801f07c:	2000c3a8 	.word	0x2000c3a8

0801f080 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801f080:	b580      	push	{r7, lr}
 801f082:	b082      	sub	sp, #8
 801f084:	af00      	add	r7, sp, #0
 801f086:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 801f088:	2000      	movs	r0, #0
 801f08a:	f7ef fe6b 	bl	800ed64 <osMutexNew>
 801f08e:	4602      	mov	r2, r0
 801f090:	687b      	ldr	r3, [r7, #4]
 801f092:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 801f094:	687b      	ldr	r3, [r7, #4]
 801f096:	681b      	ldr	r3, [r3, #0]
 801f098:	2b00      	cmp	r3, #0
 801f09a:	d102      	bne.n	801f0a2 <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801f09c:	f04f 33ff 	mov.w	r3, #4294967295
 801f0a0:	e000      	b.n	801f0a4 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801f0a2:	2300      	movs	r3, #0
}
 801f0a4:	4618      	mov	r0, r3
 801f0a6:	3708      	adds	r7, #8
 801f0a8:	46bd      	mov	sp, r7
 801f0aa:	bd80      	pop	{r7, pc}

0801f0ac <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801f0ac:	b580      	push	{r7, lr}
 801f0ae:	b082      	sub	sp, #8
 801f0b0:	af00      	add	r7, sp, #0
 801f0b2:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 801f0b4:	687b      	ldr	r3, [r7, #4]
 801f0b6:	681b      	ldr	r3, [r3, #0]
 801f0b8:	f04f 31ff 	mov.w	r1, #4294967295
 801f0bc:	4618      	mov	r0, r3
 801f0be:	f7ef fed7 	bl	800ee70 <osMutexAcquire>
#endif
}
 801f0c2:	bf00      	nop
 801f0c4:	3708      	adds	r7, #8
 801f0c6:	46bd      	mov	sp, r7
 801f0c8:	bd80      	pop	{r7, pc}

0801f0ca <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801f0ca:	b580      	push	{r7, lr}
 801f0cc:	b082      	sub	sp, #8
 801f0ce:	af00      	add	r7, sp, #0
 801f0d0:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801f0d2:	687b      	ldr	r3, [r7, #4]
 801f0d4:	681b      	ldr	r3, [r3, #0]
 801f0d6:	4618      	mov	r0, r3
 801f0d8:	f7ef ff15 	bl	800ef06 <osMutexRelease>
}
 801f0dc:	bf00      	nop
 801f0de:	3708      	adds	r7, #8
 801f0e0:	46bd      	mov	sp, r7
 801f0e2:	bd80      	pop	{r7, pc}

0801f0e4 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801f0e4:	b580      	push	{r7, lr}
 801f0e6:	b08e      	sub	sp, #56	; 0x38
 801f0e8:	af00      	add	r7, sp, #0
 801f0ea:	60f8      	str	r0, [r7, #12]
 801f0ec:	60b9      	str	r1, [r7, #8]
 801f0ee:	607a      	str	r2, [r7, #4]
 801f0f0:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 801f0f2:	f107 0314 	add.w	r3, r7, #20
 801f0f6:	2224      	movs	r2, #36	; 0x24
 801f0f8:	2100      	movs	r1, #0
 801f0fa:	4618      	mov	r0, r3
 801f0fc:	f000 f88c 	bl	801f218 <memset>
 801f100:	68fb      	ldr	r3, [r7, #12]
 801f102:	617b      	str	r3, [r7, #20]
 801f104:	683b      	ldr	r3, [r7, #0]
 801f106:	62bb      	str	r3, [r7, #40]	; 0x28
 801f108:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801f10a:	62fb      	str	r3, [r7, #44]	; 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 801f10c:	f107 0314 	add.w	r3, r7, #20
 801f110:	461a      	mov	r2, r3
 801f112:	6879      	ldr	r1, [r7, #4]
 801f114:	68b8      	ldr	r0, [r7, #8]
 801f116:	f7ef fd78 	bl	800ec0a <osThreadNew>
 801f11a:	4603      	mov	r3, r0
#endif
}
 801f11c:	4618      	mov	r0, r3
 801f11e:	3738      	adds	r7, #56	; 0x38
 801f120:	46bd      	mov	sp, r7
 801f122:	bd80      	pop	{r7, pc}

0801f124 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801f124:	b580      	push	{r7, lr}
 801f126:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 801f128:	4b04      	ldr	r3, [pc, #16]	; (801f13c <sys_arch_protect+0x18>)
 801f12a:	681b      	ldr	r3, [r3, #0]
 801f12c:	f04f 31ff 	mov.w	r1, #4294967295
 801f130:	4618      	mov	r0, r3
 801f132:	f7ef fe9d 	bl	800ee70 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 801f136:	2301      	movs	r3, #1
}
 801f138:	4618      	mov	r0, r3
 801f13a:	bd80      	pop	{r7, pc}
 801f13c:	2000c3a8 	.word	0x2000c3a8

0801f140 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801f140:	b580      	push	{r7, lr}
 801f142:	b082      	sub	sp, #8
 801f144:	af00      	add	r7, sp, #0
 801f146:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801f148:	4b04      	ldr	r3, [pc, #16]	; (801f15c <sys_arch_unprotect+0x1c>)
 801f14a:	681b      	ldr	r3, [r3, #0]
 801f14c:	4618      	mov	r0, r3
 801f14e:	f7ef feda 	bl	800ef06 <osMutexRelease>
}
 801f152:	bf00      	nop
 801f154:	3708      	adds	r7, #8
 801f156:	46bd      	mov	sp, r7
 801f158:	bd80      	pop	{r7, pc}
 801f15a:	bf00      	nop
 801f15c:	2000c3a8 	.word	0x2000c3a8

0801f160 <__libc_init_array>:
 801f160:	b570      	push	{r4, r5, r6, lr}
 801f162:	4d0d      	ldr	r5, [pc, #52]	; (801f198 <__libc_init_array+0x38>)
 801f164:	4c0d      	ldr	r4, [pc, #52]	; (801f19c <__libc_init_array+0x3c>)
 801f166:	1b64      	subs	r4, r4, r5
 801f168:	10a4      	asrs	r4, r4, #2
 801f16a:	2600      	movs	r6, #0
 801f16c:	42a6      	cmp	r6, r4
 801f16e:	d109      	bne.n	801f184 <__libc_init_array+0x24>
 801f170:	4d0b      	ldr	r5, [pc, #44]	; (801f1a0 <__libc_init_array+0x40>)
 801f172:	4c0c      	ldr	r4, [pc, #48]	; (801f1a4 <__libc_init_array+0x44>)
 801f174:	f006 f84a 	bl	802520c <_init>
 801f178:	1b64      	subs	r4, r4, r5
 801f17a:	10a4      	asrs	r4, r4, #2
 801f17c:	2600      	movs	r6, #0
 801f17e:	42a6      	cmp	r6, r4
 801f180:	d105      	bne.n	801f18e <__libc_init_array+0x2e>
 801f182:	bd70      	pop	{r4, r5, r6, pc}
 801f184:	f855 3b04 	ldr.w	r3, [r5], #4
 801f188:	4798      	blx	r3
 801f18a:	3601      	adds	r6, #1
 801f18c:	e7ee      	b.n	801f16c <__libc_init_array+0xc>
 801f18e:	f855 3b04 	ldr.w	r3, [r5], #4
 801f192:	4798      	blx	r3
 801f194:	3601      	adds	r6, #1
 801f196:	e7f2      	b.n	801f17e <__libc_init_array+0x1e>
 801f198:	08070a74 	.word	0x08070a74
 801f19c:	08070a74 	.word	0x08070a74
 801f1a0:	08070a74 	.word	0x08070a74
 801f1a4:	08070a7c 	.word	0x08070a7c

0801f1a8 <memcmp>:
 801f1a8:	b510      	push	{r4, lr}
 801f1aa:	3901      	subs	r1, #1
 801f1ac:	4402      	add	r2, r0
 801f1ae:	4290      	cmp	r0, r2
 801f1b0:	d101      	bne.n	801f1b6 <memcmp+0xe>
 801f1b2:	2000      	movs	r0, #0
 801f1b4:	e005      	b.n	801f1c2 <memcmp+0x1a>
 801f1b6:	7803      	ldrb	r3, [r0, #0]
 801f1b8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801f1bc:	42a3      	cmp	r3, r4
 801f1be:	d001      	beq.n	801f1c4 <memcmp+0x1c>
 801f1c0:	1b18      	subs	r0, r3, r4
 801f1c2:	bd10      	pop	{r4, pc}
 801f1c4:	3001      	adds	r0, #1
 801f1c6:	e7f2      	b.n	801f1ae <memcmp+0x6>

0801f1c8 <memcpy>:
 801f1c8:	440a      	add	r2, r1
 801f1ca:	4291      	cmp	r1, r2
 801f1cc:	f100 33ff 	add.w	r3, r0, #4294967295
 801f1d0:	d100      	bne.n	801f1d4 <memcpy+0xc>
 801f1d2:	4770      	bx	lr
 801f1d4:	b510      	push	{r4, lr}
 801f1d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 801f1da:	f803 4f01 	strb.w	r4, [r3, #1]!
 801f1de:	4291      	cmp	r1, r2
 801f1e0:	d1f9      	bne.n	801f1d6 <memcpy+0xe>
 801f1e2:	bd10      	pop	{r4, pc}

0801f1e4 <memmove>:
 801f1e4:	4288      	cmp	r0, r1
 801f1e6:	b510      	push	{r4, lr}
 801f1e8:	eb01 0402 	add.w	r4, r1, r2
 801f1ec:	d902      	bls.n	801f1f4 <memmove+0x10>
 801f1ee:	4284      	cmp	r4, r0
 801f1f0:	4623      	mov	r3, r4
 801f1f2:	d807      	bhi.n	801f204 <memmove+0x20>
 801f1f4:	1e43      	subs	r3, r0, #1
 801f1f6:	42a1      	cmp	r1, r4
 801f1f8:	d008      	beq.n	801f20c <memmove+0x28>
 801f1fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 801f1fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 801f202:	e7f8      	b.n	801f1f6 <memmove+0x12>
 801f204:	4402      	add	r2, r0
 801f206:	4601      	mov	r1, r0
 801f208:	428a      	cmp	r2, r1
 801f20a:	d100      	bne.n	801f20e <memmove+0x2a>
 801f20c:	bd10      	pop	{r4, pc}
 801f20e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801f212:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801f216:	e7f7      	b.n	801f208 <memmove+0x24>

0801f218 <memset>:
 801f218:	4402      	add	r2, r0
 801f21a:	4603      	mov	r3, r0
 801f21c:	4293      	cmp	r3, r2
 801f21e:	d100      	bne.n	801f222 <memset+0xa>
 801f220:	4770      	bx	lr
 801f222:	f803 1b01 	strb.w	r1, [r3], #1
 801f226:	e7f9      	b.n	801f21c <memset+0x4>

0801f228 <printf>:
 801f228:	b40f      	push	{r0, r1, r2, r3}
 801f22a:	b507      	push	{r0, r1, r2, lr}
 801f22c:	4906      	ldr	r1, [pc, #24]	; (801f248 <printf+0x20>)
 801f22e:	ab04      	add	r3, sp, #16
 801f230:	6808      	ldr	r0, [r1, #0]
 801f232:	f853 2b04 	ldr.w	r2, [r3], #4
 801f236:	6881      	ldr	r1, [r0, #8]
 801f238:	9301      	str	r3, [sp, #4]
 801f23a:	f001 fa7d 	bl	8020738 <_vfprintf_r>
 801f23e:	b003      	add	sp, #12
 801f240:	f85d eb04 	ldr.w	lr, [sp], #4
 801f244:	b004      	add	sp, #16
 801f246:	4770      	bx	lr
 801f248:	20000020 	.word	0x20000020

0801f24c <_puts_r>:
 801f24c:	b530      	push	{r4, r5, lr}
 801f24e:	4605      	mov	r5, r0
 801f250:	b089      	sub	sp, #36	; 0x24
 801f252:	4608      	mov	r0, r1
 801f254:	460c      	mov	r4, r1
 801f256:	f7e0 ffcb 	bl	80001f0 <strlen>
 801f25a:	4b1e      	ldr	r3, [pc, #120]	; (801f2d4 <_puts_r+0x88>)
 801f25c:	9306      	str	r3, [sp, #24]
 801f25e:	2301      	movs	r3, #1
 801f260:	e9cd 4004 	strd	r4, r0, [sp, #16]
 801f264:	9307      	str	r3, [sp, #28]
 801f266:	4418      	add	r0, r3
 801f268:	ab04      	add	r3, sp, #16
 801f26a:	9301      	str	r3, [sp, #4]
 801f26c:	2302      	movs	r3, #2
 801f26e:	9302      	str	r3, [sp, #8]
 801f270:	6bab      	ldr	r3, [r5, #56]	; 0x38
 801f272:	68ac      	ldr	r4, [r5, #8]
 801f274:	9003      	str	r0, [sp, #12]
 801f276:	b913      	cbnz	r3, 801f27e <_puts_r+0x32>
 801f278:	4628      	mov	r0, r5
 801f27a:	f003 fca3 	bl	8022bc4 <__sinit>
 801f27e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801f280:	07db      	lsls	r3, r3, #31
 801f282:	d405      	bmi.n	801f290 <_puts_r+0x44>
 801f284:	89a3      	ldrh	r3, [r4, #12]
 801f286:	0598      	lsls	r0, r3, #22
 801f288:	d402      	bmi.n	801f290 <_puts_r+0x44>
 801f28a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801f28c:	f003 ff5a 	bl	8023144 <__retarget_lock_acquire_recursive>
 801f290:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f294:	0499      	lsls	r1, r3, #18
 801f296:	d406      	bmi.n	801f2a6 <_puts_r+0x5a>
 801f298:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801f29c:	81a3      	strh	r3, [r4, #12]
 801f29e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801f2a0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 801f2a4:	6663      	str	r3, [r4, #100]	; 0x64
 801f2a6:	4628      	mov	r0, r5
 801f2a8:	aa01      	add	r2, sp, #4
 801f2aa:	4621      	mov	r1, r4
 801f2ac:	f003 fdda 	bl	8022e64 <__sfvwrite_r>
 801f2b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801f2b2:	2800      	cmp	r0, #0
 801f2b4:	bf14      	ite	ne
 801f2b6:	f04f 35ff 	movne.w	r5, #4294967295
 801f2ba:	250a      	moveq	r5, #10
 801f2bc:	07da      	lsls	r2, r3, #31
 801f2be:	d405      	bmi.n	801f2cc <_puts_r+0x80>
 801f2c0:	89a3      	ldrh	r3, [r4, #12]
 801f2c2:	059b      	lsls	r3, r3, #22
 801f2c4:	d402      	bmi.n	801f2cc <_puts_r+0x80>
 801f2c6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801f2c8:	f003 ff3d 	bl	8023146 <__retarget_lock_release_recursive>
 801f2cc:	4628      	mov	r0, r5
 801f2ce:	b009      	add	sp, #36	; 0x24
 801f2d0:	bd30      	pop	{r4, r5, pc}
 801f2d2:	bf00      	nop
 801f2d4:	08070a5e 	.word	0x08070a5e

0801f2d8 <puts>:
 801f2d8:	4b02      	ldr	r3, [pc, #8]	; (801f2e4 <puts+0xc>)
 801f2da:	4601      	mov	r1, r0
 801f2dc:	6818      	ldr	r0, [r3, #0]
 801f2de:	f7ff bfb5 	b.w	801f24c <_puts_r>
 801f2e2:	bf00      	nop
 801f2e4:	20000020 	.word	0x20000020

0801f2e8 <rand>:
 801f2e8:	4b0a      	ldr	r3, [pc, #40]	; (801f314 <rand+0x2c>)
 801f2ea:	4a0b      	ldr	r2, [pc, #44]	; (801f318 <rand+0x30>)
 801f2ec:	490b      	ldr	r1, [pc, #44]	; (801f31c <rand+0x34>)
 801f2ee:	b510      	push	{r4, lr}
 801f2f0:	681c      	ldr	r4, [r3, #0]
 801f2f2:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 801f2f6:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
 801f2fa:	4342      	muls	r2, r0
 801f2fc:	fb01 2203 	mla	r2, r1, r3, r2
 801f300:	fba0 0101 	umull	r0, r1, r0, r1
 801f304:	1c43      	adds	r3, r0, #1
 801f306:	eb42 0001 	adc.w	r0, r2, r1
 801f30a:	e9c4 302a 	strd	r3, r0, [r4, #168]	; 0xa8
 801f30e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801f312:	bd10      	pop	{r4, pc}
 801f314:	20000020 	.word	0x20000020
 801f318:	5851f42d 	.word	0x5851f42d
 801f31c:	4c957f2d 	.word	0x4c957f2d

0801f320 <sprintf>:
 801f320:	b40e      	push	{r1, r2, r3}
 801f322:	b500      	push	{lr}
 801f324:	b09c      	sub	sp, #112	; 0x70
 801f326:	ab1d      	add	r3, sp, #116	; 0x74
 801f328:	9002      	str	r0, [sp, #8]
 801f32a:	9006      	str	r0, [sp, #24]
 801f32c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801f330:	4809      	ldr	r0, [pc, #36]	; (801f358 <sprintf+0x38>)
 801f332:	9107      	str	r1, [sp, #28]
 801f334:	9104      	str	r1, [sp, #16]
 801f336:	4909      	ldr	r1, [pc, #36]	; (801f35c <sprintf+0x3c>)
 801f338:	f853 2b04 	ldr.w	r2, [r3], #4
 801f33c:	9105      	str	r1, [sp, #20]
 801f33e:	6800      	ldr	r0, [r0, #0]
 801f340:	9301      	str	r3, [sp, #4]
 801f342:	a902      	add	r1, sp, #8
 801f344:	f000 f814 	bl	801f370 <_svfprintf_r>
 801f348:	9b02      	ldr	r3, [sp, #8]
 801f34a:	2200      	movs	r2, #0
 801f34c:	701a      	strb	r2, [r3, #0]
 801f34e:	b01c      	add	sp, #112	; 0x70
 801f350:	f85d eb04 	ldr.w	lr, [sp], #4
 801f354:	b003      	add	sp, #12
 801f356:	4770      	bx	lr
 801f358:	20000020 	.word	0x20000020
 801f35c:	ffff0208 	.word	0xffff0208

0801f360 <strcpy>:
 801f360:	4603      	mov	r3, r0
 801f362:	f811 2b01 	ldrb.w	r2, [r1], #1
 801f366:	f803 2b01 	strb.w	r2, [r3], #1
 801f36a:	2a00      	cmp	r2, #0
 801f36c:	d1f9      	bne.n	801f362 <strcpy+0x2>
 801f36e:	4770      	bx	lr

0801f370 <_svfprintf_r>:
 801f370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f374:	ed2d 8b04 	vpush	{d8-d9}
 801f378:	b0cf      	sub	sp, #316	; 0x13c
 801f37a:	4688      	mov	r8, r1
 801f37c:	4691      	mov	r9, r2
 801f37e:	461e      	mov	r6, r3
 801f380:	4682      	mov	sl, r0
 801f382:	f003 fed9 	bl	8023138 <_localeconv_r>
 801f386:	6803      	ldr	r3, [r0, #0]
 801f388:	9313      	str	r3, [sp, #76]	; 0x4c
 801f38a:	4618      	mov	r0, r3
 801f38c:	f7e0 ff30 	bl	80001f0 <strlen>
 801f390:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 801f394:	900d      	str	r0, [sp, #52]	; 0x34
 801f396:	0618      	lsls	r0, r3, #24
 801f398:	d51a      	bpl.n	801f3d0 <_svfprintf_r+0x60>
 801f39a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801f39e:	b9bb      	cbnz	r3, 801f3d0 <_svfprintf_r+0x60>
 801f3a0:	2140      	movs	r1, #64	; 0x40
 801f3a2:	4650      	mov	r0, sl
 801f3a4:	f003 ff3c 	bl	8023220 <_malloc_r>
 801f3a8:	f8c8 0000 	str.w	r0, [r8]
 801f3ac:	f8c8 0010 	str.w	r0, [r8, #16]
 801f3b0:	b958      	cbnz	r0, 801f3ca <_svfprintf_r+0x5a>
 801f3b2:	230c      	movs	r3, #12
 801f3b4:	f8ca 3000 	str.w	r3, [sl]
 801f3b8:	f04f 33ff 	mov.w	r3, #4294967295
 801f3bc:	930c      	str	r3, [sp, #48]	; 0x30
 801f3be:	980c      	ldr	r0, [sp, #48]	; 0x30
 801f3c0:	b04f      	add	sp, #316	; 0x13c
 801f3c2:	ecbd 8b04 	vpop	{d8-d9}
 801f3c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f3ca:	2340      	movs	r3, #64	; 0x40
 801f3cc:	f8c8 3014 	str.w	r3, [r8, #20]
 801f3d0:	ed9f 7b93 	vldr	d7, [pc, #588]	; 801f620 <_svfprintf_r+0x2b0>
 801f3d4:	2500      	movs	r5, #0
 801f3d6:	e9cd 5523 	strd	r5, r5, [sp, #140]	; 0x8c
 801f3da:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 801f3de:	e9cd 5515 	strd	r5, r5, [sp, #84]	; 0x54
 801f3e2:	ac25      	add	r4, sp, #148	; 0x94
 801f3e4:	9422      	str	r4, [sp, #136]	; 0x88
 801f3e6:	9505      	str	r5, [sp, #20]
 801f3e8:	950a      	str	r5, [sp, #40]	; 0x28
 801f3ea:	9512      	str	r5, [sp, #72]	; 0x48
 801f3ec:	9514      	str	r5, [sp, #80]	; 0x50
 801f3ee:	950c      	str	r5, [sp, #48]	; 0x30
 801f3f0:	464b      	mov	r3, r9
 801f3f2:	461d      	mov	r5, r3
 801f3f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f3f8:	b10a      	cbz	r2, 801f3fe <_svfprintf_r+0x8e>
 801f3fa:	2a25      	cmp	r2, #37	; 0x25
 801f3fc:	d1f9      	bne.n	801f3f2 <_svfprintf_r+0x82>
 801f3fe:	ebb5 0709 	subs.w	r7, r5, r9
 801f402:	d00d      	beq.n	801f420 <_svfprintf_r+0xb0>
 801f404:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801f406:	443b      	add	r3, r7
 801f408:	9324      	str	r3, [sp, #144]	; 0x90
 801f40a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801f40c:	3301      	adds	r3, #1
 801f40e:	2b07      	cmp	r3, #7
 801f410:	e9c4 9700 	strd	r9, r7, [r4]
 801f414:	9323      	str	r3, [sp, #140]	; 0x8c
 801f416:	dc79      	bgt.n	801f50c <_svfprintf_r+0x19c>
 801f418:	3408      	adds	r4, #8
 801f41a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801f41c:	443b      	add	r3, r7
 801f41e:	930c      	str	r3, [sp, #48]	; 0x30
 801f420:	782b      	ldrb	r3, [r5, #0]
 801f422:	2b00      	cmp	r3, #0
 801f424:	f001 8148 	beq.w	80206b8 <_svfprintf_r+0x1348>
 801f428:	2300      	movs	r3, #0
 801f42a:	f04f 32ff 	mov.w	r2, #4294967295
 801f42e:	9204      	str	r2, [sp, #16]
 801f430:	3501      	adds	r5, #1
 801f432:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 801f436:	9310      	str	r3, [sp, #64]	; 0x40
 801f438:	469b      	mov	fp, r3
 801f43a:	270a      	movs	r7, #10
 801f43c:	222b      	movs	r2, #43	; 0x2b
 801f43e:	462b      	mov	r3, r5
 801f440:	f813 1b01 	ldrb.w	r1, [r3], #1
 801f444:	9106      	str	r1, [sp, #24]
 801f446:	930b      	str	r3, [sp, #44]	; 0x2c
 801f448:	9b06      	ldr	r3, [sp, #24]
 801f44a:	3b20      	subs	r3, #32
 801f44c:	2b5a      	cmp	r3, #90	; 0x5a
 801f44e:	f200 85bf 	bhi.w	801ffd0 <_svfprintf_r+0xc60>
 801f452:	e8df f013 	tbh	[pc, r3, lsl #1]
 801f456:	007e      	.short	0x007e
 801f458:	05bd05bd 	.word	0x05bd05bd
 801f45c:	05bd0086 	.word	0x05bd0086
 801f460:	05bd05bd 	.word	0x05bd05bd
 801f464:	05bd0065 	.word	0x05bd0065
 801f468:	008905bd 	.word	0x008905bd
 801f46c:	05bd0093 	.word	0x05bd0093
 801f470:	00960090 	.word	0x00960090
 801f474:	00b305bd 	.word	0x00b305bd
 801f478:	00b600b6 	.word	0x00b600b6
 801f47c:	00b600b6 	.word	0x00b600b6
 801f480:	00b600b6 	.word	0x00b600b6
 801f484:	00b600b6 	.word	0x00b600b6
 801f488:	05bd00b6 	.word	0x05bd00b6
 801f48c:	05bd05bd 	.word	0x05bd05bd
 801f490:	05bd05bd 	.word	0x05bd05bd
 801f494:	05bd05bd 	.word	0x05bd05bd
 801f498:	05bd012c 	.word	0x05bd012c
 801f49c:	00fc00e9 	.word	0x00fc00e9
 801f4a0:	012c012c 	.word	0x012c012c
 801f4a4:	05bd012c 	.word	0x05bd012c
 801f4a8:	05bd05bd 	.word	0x05bd05bd
 801f4ac:	00c605bd 	.word	0x00c605bd
 801f4b0:	05bd05bd 	.word	0x05bd05bd
 801f4b4:	05bd0498 	.word	0x05bd0498
 801f4b8:	05bd05bd 	.word	0x05bd05bd
 801f4bc:	05bd04e2 	.word	0x05bd04e2
 801f4c0:	05bd0503 	.word	0x05bd0503
 801f4c4:	052505bd 	.word	0x052505bd
 801f4c8:	05bd05bd 	.word	0x05bd05bd
 801f4cc:	05bd05bd 	.word	0x05bd05bd
 801f4d0:	05bd05bd 	.word	0x05bd05bd
 801f4d4:	05bd05bd 	.word	0x05bd05bd
 801f4d8:	05bd012c 	.word	0x05bd012c
 801f4dc:	00fe00e9 	.word	0x00fe00e9
 801f4e0:	012c012c 	.word	0x012c012c
 801f4e4:	00c9012c 	.word	0x00c9012c
 801f4e8:	00dd00fe 	.word	0x00dd00fe
 801f4ec:	00d605bd 	.word	0x00d605bd
 801f4f0:	047305bd 	.word	0x047305bd
 801f4f4:	04d0049a 	.word	0x04d0049a
 801f4f8:	05bd00dd 	.word	0x05bd00dd
 801f4fc:	007c04e2 	.word	0x007c04e2
 801f500:	05bd0505 	.word	0x05bd0505
 801f504:	054405bd 	.word	0x054405bd
 801f508:	007c05bd 	.word	0x007c05bd
 801f50c:	aa22      	add	r2, sp, #136	; 0x88
 801f50e:	4641      	mov	r1, r8
 801f510:	4650      	mov	r0, sl
 801f512:	f004 fe45 	bl	80241a0 <__ssprint_r>
 801f516:	2800      	cmp	r0, #0
 801f518:	f040 8137 	bne.w	801f78a <_svfprintf_r+0x41a>
 801f51c:	ac25      	add	r4, sp, #148	; 0x94
 801f51e:	e77c      	b.n	801f41a <_svfprintf_r+0xaa>
 801f520:	4650      	mov	r0, sl
 801f522:	f003 fe09 	bl	8023138 <_localeconv_r>
 801f526:	6843      	ldr	r3, [r0, #4]
 801f528:	9314      	str	r3, [sp, #80]	; 0x50
 801f52a:	4618      	mov	r0, r3
 801f52c:	f7e0 fe60 	bl	80001f0 <strlen>
 801f530:	9012      	str	r0, [sp, #72]	; 0x48
 801f532:	4650      	mov	r0, sl
 801f534:	f003 fe00 	bl	8023138 <_localeconv_r>
 801f538:	6883      	ldr	r3, [r0, #8]
 801f53a:	930a      	str	r3, [sp, #40]	; 0x28
 801f53c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801f53e:	222b      	movs	r2, #43	; 0x2b
 801f540:	b12b      	cbz	r3, 801f54e <_svfprintf_r+0x1de>
 801f542:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801f544:	b11b      	cbz	r3, 801f54e <_svfprintf_r+0x1de>
 801f546:	781b      	ldrb	r3, [r3, #0]
 801f548:	b10b      	cbz	r3, 801f54e <_svfprintf_r+0x1de>
 801f54a:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 801f54e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 801f550:	e775      	b.n	801f43e <_svfprintf_r+0xce>
 801f552:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 801f556:	2b00      	cmp	r3, #0
 801f558:	d1f9      	bne.n	801f54e <_svfprintf_r+0x1de>
 801f55a:	2320      	movs	r3, #32
 801f55c:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 801f560:	e7f5      	b.n	801f54e <_svfprintf_r+0x1de>
 801f562:	f04b 0b01 	orr.w	fp, fp, #1
 801f566:	e7f2      	b.n	801f54e <_svfprintf_r+0x1de>
 801f568:	f856 3b04 	ldr.w	r3, [r6], #4
 801f56c:	9310      	str	r3, [sp, #64]	; 0x40
 801f56e:	2b00      	cmp	r3, #0
 801f570:	daed      	bge.n	801f54e <_svfprintf_r+0x1de>
 801f572:	425b      	negs	r3, r3
 801f574:	9310      	str	r3, [sp, #64]	; 0x40
 801f576:	f04b 0b04 	orr.w	fp, fp, #4
 801f57a:	e7e8      	b.n	801f54e <_svfprintf_r+0x1de>
 801f57c:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 801f580:	e7e5      	b.n	801f54e <_svfprintf_r+0x1de>
 801f582:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 801f584:	f815 3b01 	ldrb.w	r3, [r5], #1
 801f588:	9306      	str	r3, [sp, #24]
 801f58a:	2b2a      	cmp	r3, #42	; 0x2a
 801f58c:	d113      	bne.n	801f5b6 <_svfprintf_r+0x246>
 801f58e:	f856 0b04 	ldr.w	r0, [r6], #4
 801f592:	950b      	str	r5, [sp, #44]	; 0x2c
 801f594:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 801f598:	9304      	str	r3, [sp, #16]
 801f59a:	e7d8      	b.n	801f54e <_svfprintf_r+0x1de>
 801f59c:	9904      	ldr	r1, [sp, #16]
 801f59e:	fb07 3301 	mla	r3, r7, r1, r3
 801f5a2:	9304      	str	r3, [sp, #16]
 801f5a4:	f815 3b01 	ldrb.w	r3, [r5], #1
 801f5a8:	9306      	str	r3, [sp, #24]
 801f5aa:	9b06      	ldr	r3, [sp, #24]
 801f5ac:	3b30      	subs	r3, #48	; 0x30
 801f5ae:	2b09      	cmp	r3, #9
 801f5b0:	d9f4      	bls.n	801f59c <_svfprintf_r+0x22c>
 801f5b2:	950b      	str	r5, [sp, #44]	; 0x2c
 801f5b4:	e748      	b.n	801f448 <_svfprintf_r+0xd8>
 801f5b6:	2300      	movs	r3, #0
 801f5b8:	9304      	str	r3, [sp, #16]
 801f5ba:	e7f6      	b.n	801f5aa <_svfprintf_r+0x23a>
 801f5bc:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 801f5c0:	e7c5      	b.n	801f54e <_svfprintf_r+0x1de>
 801f5c2:	2300      	movs	r3, #0
 801f5c4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 801f5c6:	9310      	str	r3, [sp, #64]	; 0x40
 801f5c8:	9b06      	ldr	r3, [sp, #24]
 801f5ca:	9910      	ldr	r1, [sp, #64]	; 0x40
 801f5cc:	3b30      	subs	r3, #48	; 0x30
 801f5ce:	fb07 3301 	mla	r3, r7, r1, r3
 801f5d2:	9310      	str	r3, [sp, #64]	; 0x40
 801f5d4:	f815 3b01 	ldrb.w	r3, [r5], #1
 801f5d8:	9306      	str	r3, [sp, #24]
 801f5da:	3b30      	subs	r3, #48	; 0x30
 801f5dc:	2b09      	cmp	r3, #9
 801f5de:	d9f3      	bls.n	801f5c8 <_svfprintf_r+0x258>
 801f5e0:	e7e7      	b.n	801f5b2 <_svfprintf_r+0x242>
 801f5e2:	f04b 0b08 	orr.w	fp, fp, #8
 801f5e6:	e7b2      	b.n	801f54e <_svfprintf_r+0x1de>
 801f5e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801f5ea:	781b      	ldrb	r3, [r3, #0]
 801f5ec:	2b68      	cmp	r3, #104	; 0x68
 801f5ee:	bf01      	itttt	eq
 801f5f0:	9b0b      	ldreq	r3, [sp, #44]	; 0x2c
 801f5f2:	3301      	addeq	r3, #1
 801f5f4:	930b      	streq	r3, [sp, #44]	; 0x2c
 801f5f6:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 801f5fa:	bf18      	it	ne
 801f5fc:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 801f600:	e7a5      	b.n	801f54e <_svfprintf_r+0x1de>
 801f602:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801f604:	781b      	ldrb	r3, [r3, #0]
 801f606:	2b6c      	cmp	r3, #108	; 0x6c
 801f608:	d105      	bne.n	801f616 <_svfprintf_r+0x2a6>
 801f60a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801f60c:	3301      	adds	r3, #1
 801f60e:	930b      	str	r3, [sp, #44]	; 0x2c
 801f610:	f04b 0b20 	orr.w	fp, fp, #32
 801f614:	e79b      	b.n	801f54e <_svfprintf_r+0x1de>
 801f616:	f04b 0b10 	orr.w	fp, fp, #16
 801f61a:	e798      	b.n	801f54e <_svfprintf_r+0x1de>
 801f61c:	f3af 8000 	nop.w
	...
 801f628:	4632      	mov	r2, r6
 801f62a:	2000      	movs	r0, #0
 801f62c:	f852 3b04 	ldr.w	r3, [r2], #4
 801f630:	9207      	str	r2, [sp, #28]
 801f632:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 801f636:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 801f63a:	2301      	movs	r3, #1
 801f63c:	e9cd 0008 	strd	r0, r0, [sp, #32]
 801f640:	9003      	str	r0, [sp, #12]
 801f642:	9304      	str	r3, [sp, #16]
 801f644:	4606      	mov	r6, r0
 801f646:	4605      	mov	r5, r0
 801f648:	f10d 09d4 	add.w	r9, sp, #212	; 0xd4
 801f64c:	e1bc      	b.n	801f9c8 <_svfprintf_r+0x658>
 801f64e:	f04b 0b10 	orr.w	fp, fp, #16
 801f652:	f01b 0f20 	tst.w	fp, #32
 801f656:	d012      	beq.n	801f67e <_svfprintf_r+0x30e>
 801f658:	1df3      	adds	r3, r6, #7
 801f65a:	f023 0307 	bic.w	r3, r3, #7
 801f65e:	461a      	mov	r2, r3
 801f660:	685d      	ldr	r5, [r3, #4]
 801f662:	f852 6b08 	ldr.w	r6, [r2], #8
 801f666:	9207      	str	r2, [sp, #28]
 801f668:	2d00      	cmp	r5, #0
 801f66a:	da06      	bge.n	801f67a <_svfprintf_r+0x30a>
 801f66c:	4276      	negs	r6, r6
 801f66e:	f04f 032d 	mov.w	r3, #45	; 0x2d
 801f672:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 801f676:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 801f67a:	2301      	movs	r3, #1
 801f67c:	e396      	b.n	801fdac <_svfprintf_r+0xa3c>
 801f67e:	4633      	mov	r3, r6
 801f680:	f01b 0f10 	tst.w	fp, #16
 801f684:	f853 5b04 	ldr.w	r5, [r3], #4
 801f688:	9307      	str	r3, [sp, #28]
 801f68a:	d002      	beq.n	801f692 <_svfprintf_r+0x322>
 801f68c:	462e      	mov	r6, r5
 801f68e:	17ed      	asrs	r5, r5, #31
 801f690:	e7ea      	b.n	801f668 <_svfprintf_r+0x2f8>
 801f692:	f01b 0f40 	tst.w	fp, #64	; 0x40
 801f696:	d003      	beq.n	801f6a0 <_svfprintf_r+0x330>
 801f698:	b22e      	sxth	r6, r5
 801f69a:	f345 35c0 	sbfx	r5, r5, #15, #1
 801f69e:	e7e3      	b.n	801f668 <_svfprintf_r+0x2f8>
 801f6a0:	f41b 7f00 	tst.w	fp, #512	; 0x200
 801f6a4:	d0f2      	beq.n	801f68c <_svfprintf_r+0x31c>
 801f6a6:	b26e      	sxtb	r6, r5
 801f6a8:	f345 15c0 	sbfx	r5, r5, #7, #1
 801f6ac:	e7dc      	b.n	801f668 <_svfprintf_r+0x2f8>
 801f6ae:	3607      	adds	r6, #7
 801f6b0:	f026 0307 	bic.w	r3, r6, #7
 801f6b4:	ecb3 7b02 	vldmia	r3!, {d7}
 801f6b8:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 801f6bc:	9307      	str	r3, [sp, #28]
 801f6be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801f6c0:	ee09 3a10 	vmov	s18, r3
 801f6c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801f6c6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801f6ca:	ee09 3a90 	vmov	s19, r3
 801f6ce:	f04f 32ff 	mov.w	r2, #4294967295
 801f6d2:	4b3a      	ldr	r3, [pc, #232]	; (801f7bc <_svfprintf_r+0x44c>)
 801f6d4:	ec51 0b19 	vmov	r0, r1, d9
 801f6d8:	f7e1 fa38 	bl	8000b4c <__aeabi_dcmpun>
 801f6dc:	bb10      	cbnz	r0, 801f724 <_svfprintf_r+0x3b4>
 801f6de:	4b37      	ldr	r3, [pc, #220]	; (801f7bc <_svfprintf_r+0x44c>)
 801f6e0:	ec51 0b19 	vmov	r0, r1, d9
 801f6e4:	f04f 32ff 	mov.w	r2, #4294967295
 801f6e8:	f7e1 fa12 	bl	8000b10 <__aeabi_dcmple>
 801f6ec:	b9d0      	cbnz	r0, 801f724 <_svfprintf_r+0x3b4>
 801f6ee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801f6f2:	2200      	movs	r2, #0
 801f6f4:	2300      	movs	r3, #0
 801f6f6:	f7e1 fa01 	bl	8000afc <__aeabi_dcmplt>
 801f6fa:	b110      	cbz	r0, 801f702 <_svfprintf_r+0x392>
 801f6fc:	232d      	movs	r3, #45	; 0x2d
 801f6fe:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 801f702:	4a2f      	ldr	r2, [pc, #188]	; (801f7c0 <_svfprintf_r+0x450>)
 801f704:	482f      	ldr	r0, [pc, #188]	; (801f7c4 <_svfprintf_r+0x454>)
 801f706:	9b06      	ldr	r3, [sp, #24]
 801f708:	2100      	movs	r1, #0
 801f70a:	2b47      	cmp	r3, #71	; 0x47
 801f70c:	bfd4      	ite	le
 801f70e:	4691      	movle	r9, r2
 801f710:	4681      	movgt	r9, r0
 801f712:	2303      	movs	r3, #3
 801f714:	e9cd 1303 	strd	r1, r3, [sp, #12]
 801f718:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 801f71c:	2600      	movs	r6, #0
 801f71e:	4633      	mov	r3, r6
 801f720:	f001 b800 	b.w	8020724 <_svfprintf_r+0x13b4>
 801f724:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801f728:	4610      	mov	r0, r2
 801f72a:	4619      	mov	r1, r3
 801f72c:	f7e1 fa0e 	bl	8000b4c <__aeabi_dcmpun>
 801f730:	b140      	cbz	r0, 801f744 <_svfprintf_r+0x3d4>
 801f732:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801f734:	4a24      	ldr	r2, [pc, #144]	; (801f7c8 <_svfprintf_r+0x458>)
 801f736:	4825      	ldr	r0, [pc, #148]	; (801f7cc <_svfprintf_r+0x45c>)
 801f738:	2b00      	cmp	r3, #0
 801f73a:	bfbc      	itt	lt
 801f73c:	232d      	movlt	r3, #45	; 0x2d
 801f73e:	f88d 306b 	strblt.w	r3, [sp, #107]	; 0x6b
 801f742:	e7e0      	b.n	801f706 <_svfprintf_r+0x396>
 801f744:	9b06      	ldr	r3, [sp, #24]
 801f746:	f023 0320 	bic.w	r3, r3, #32
 801f74a:	2b41      	cmp	r3, #65	; 0x41
 801f74c:	9308      	str	r3, [sp, #32]
 801f74e:	d125      	bne.n	801f79c <_svfprintf_r+0x42c>
 801f750:	2330      	movs	r3, #48	; 0x30
 801f752:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 801f756:	9b06      	ldr	r3, [sp, #24]
 801f758:	2b61      	cmp	r3, #97	; 0x61
 801f75a:	bf0c      	ite	eq
 801f75c:	2378      	moveq	r3, #120	; 0x78
 801f75e:	2358      	movne	r3, #88	; 0x58
 801f760:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 801f764:	9b04      	ldr	r3, [sp, #16]
 801f766:	2b63      	cmp	r3, #99	; 0x63
 801f768:	f04b 0b02 	orr.w	fp, fp, #2
 801f76c:	dd30      	ble.n	801f7d0 <_svfprintf_r+0x460>
 801f76e:	1c59      	adds	r1, r3, #1
 801f770:	4650      	mov	r0, sl
 801f772:	f003 fd55 	bl	8023220 <_malloc_r>
 801f776:	4681      	mov	r9, r0
 801f778:	2800      	cmp	r0, #0
 801f77a:	f040 81fd 	bne.w	801fb78 <_svfprintf_r+0x808>
 801f77e:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 801f782:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801f786:	f8a8 300c 	strh.w	r3, [r8, #12]
 801f78a:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 801f78e:	f013 0f40 	tst.w	r3, #64	; 0x40
 801f792:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801f794:	bf18      	it	ne
 801f796:	f04f 33ff 	movne.w	r3, #4294967295
 801f79a:	e60f      	b.n	801f3bc <_svfprintf_r+0x4c>
 801f79c:	9b04      	ldr	r3, [sp, #16]
 801f79e:	3301      	adds	r3, #1
 801f7a0:	f000 81ec 	beq.w	801fb7c <_svfprintf_r+0x80c>
 801f7a4:	9b08      	ldr	r3, [sp, #32]
 801f7a6:	2b47      	cmp	r3, #71	; 0x47
 801f7a8:	f040 81eb 	bne.w	801fb82 <_svfprintf_r+0x812>
 801f7ac:	9b04      	ldr	r3, [sp, #16]
 801f7ae:	2b00      	cmp	r3, #0
 801f7b0:	f040 81e7 	bne.w	801fb82 <_svfprintf_r+0x812>
 801f7b4:	9303      	str	r3, [sp, #12]
 801f7b6:	2301      	movs	r3, #1
 801f7b8:	9304      	str	r3, [sp, #16]
 801f7ba:	e00c      	b.n	801f7d6 <_svfprintf_r+0x466>
 801f7bc:	7fefffff 	.word	0x7fefffff
 801f7c0:	080707bc 	.word	0x080707bc
 801f7c4:	080707c0 	.word	0x080707c0
 801f7c8:	080707c4 	.word	0x080707c4
 801f7cc:	080707c8 	.word	0x080707c8
 801f7d0:	9003      	str	r0, [sp, #12]
 801f7d2:	f10d 09d4 	add.w	r9, sp, #212	; 0xd4
 801f7d6:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 801f7da:	9311      	str	r3, [sp, #68]	; 0x44
 801f7dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801f7de:	2b00      	cmp	r3, #0
 801f7e0:	f280 81d1 	bge.w	801fb86 <_svfprintf_r+0x816>
 801f7e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801f7e6:	ee08 3a10 	vmov	s16, r3
 801f7ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801f7ec:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801f7f0:	ee08 3a90 	vmov	s17, r3
 801f7f4:	232d      	movs	r3, #45	; 0x2d
 801f7f6:	9318      	str	r3, [sp, #96]	; 0x60
 801f7f8:	9b08      	ldr	r3, [sp, #32]
 801f7fa:	2b41      	cmp	r3, #65	; 0x41
 801f7fc:	f040 81e1 	bne.w	801fbc2 <_svfprintf_r+0x852>
 801f800:	eeb0 0a48 	vmov.f32	s0, s16
 801f804:	eef0 0a68 	vmov.f32	s1, s17
 801f808:	a81c      	add	r0, sp, #112	; 0x70
 801f80a:	f004 fc2b 	bl	8024064 <frexp>
 801f80e:	2200      	movs	r2, #0
 801f810:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 801f814:	ec51 0b10 	vmov	r0, r1, d0
 801f818:	f7e0 fefe 	bl	8000618 <__aeabi_dmul>
 801f81c:	2200      	movs	r2, #0
 801f81e:	2300      	movs	r3, #0
 801f820:	4606      	mov	r6, r0
 801f822:	460f      	mov	r7, r1
 801f824:	f7e1 f960 	bl	8000ae8 <__aeabi_dcmpeq>
 801f828:	b108      	cbz	r0, 801f82e <_svfprintf_r+0x4be>
 801f82a:	2301      	movs	r3, #1
 801f82c:	931c      	str	r3, [sp, #112]	; 0x70
 801f82e:	4ba7      	ldr	r3, [pc, #668]	; (801facc <_svfprintf_r+0x75c>)
 801f830:	4aa7      	ldr	r2, [pc, #668]	; (801fad0 <_svfprintf_r+0x760>)
 801f832:	9906      	ldr	r1, [sp, #24]
 801f834:	2961      	cmp	r1, #97	; 0x61
 801f836:	bf18      	it	ne
 801f838:	461a      	movne	r2, r3
 801f83a:	9b04      	ldr	r3, [sp, #16]
 801f83c:	9217      	str	r2, [sp, #92]	; 0x5c
 801f83e:	3b01      	subs	r3, #1
 801f840:	9305      	str	r3, [sp, #20]
 801f842:	464d      	mov	r5, r9
 801f844:	4ba3      	ldr	r3, [pc, #652]	; (801fad4 <_svfprintf_r+0x764>)
 801f846:	2200      	movs	r2, #0
 801f848:	4630      	mov	r0, r6
 801f84a:	4639      	mov	r1, r7
 801f84c:	f7e0 fee4 	bl	8000618 <__aeabi_dmul>
 801f850:	460f      	mov	r7, r1
 801f852:	4606      	mov	r6, r0
 801f854:	f7e1 f990 	bl	8000b78 <__aeabi_d2iz>
 801f858:	9019      	str	r0, [sp, #100]	; 0x64
 801f85a:	f7e0 fe73 	bl	8000544 <__aeabi_i2d>
 801f85e:	4602      	mov	r2, r0
 801f860:	460b      	mov	r3, r1
 801f862:	4630      	mov	r0, r6
 801f864:	4639      	mov	r1, r7
 801f866:	f7e0 fd1f 	bl	80002a8 <__aeabi_dsub>
 801f86a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801f86c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801f86e:	5c9b      	ldrb	r3, [r3, r2]
 801f870:	f805 3b01 	strb.w	r3, [r5], #1
 801f874:	9b05      	ldr	r3, [sp, #20]
 801f876:	9309      	str	r3, [sp, #36]	; 0x24
 801f878:	1c5a      	adds	r2, r3, #1
 801f87a:	4606      	mov	r6, r0
 801f87c:	460f      	mov	r7, r1
 801f87e:	d007      	beq.n	801f890 <_svfprintf_r+0x520>
 801f880:	3b01      	subs	r3, #1
 801f882:	9305      	str	r3, [sp, #20]
 801f884:	2200      	movs	r2, #0
 801f886:	2300      	movs	r3, #0
 801f888:	f7e1 f92e 	bl	8000ae8 <__aeabi_dcmpeq>
 801f88c:	2800      	cmp	r0, #0
 801f88e:	d0d9      	beq.n	801f844 <_svfprintf_r+0x4d4>
 801f890:	4b91      	ldr	r3, [pc, #580]	; (801fad8 <_svfprintf_r+0x768>)
 801f892:	2200      	movs	r2, #0
 801f894:	4630      	mov	r0, r6
 801f896:	4639      	mov	r1, r7
 801f898:	f7e1 f94e 	bl	8000b38 <__aeabi_dcmpgt>
 801f89c:	b960      	cbnz	r0, 801f8b8 <_svfprintf_r+0x548>
 801f89e:	4b8e      	ldr	r3, [pc, #568]	; (801fad8 <_svfprintf_r+0x768>)
 801f8a0:	2200      	movs	r2, #0
 801f8a2:	4630      	mov	r0, r6
 801f8a4:	4639      	mov	r1, r7
 801f8a6:	f7e1 f91f 	bl	8000ae8 <__aeabi_dcmpeq>
 801f8aa:	2800      	cmp	r0, #0
 801f8ac:	f000 8184 	beq.w	801fbb8 <_svfprintf_r+0x848>
 801f8b0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801f8b2:	07db      	lsls	r3, r3, #31
 801f8b4:	f140 8180 	bpl.w	801fbb8 <_svfprintf_r+0x848>
 801f8b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801f8ba:	9520      	str	r5, [sp, #128]	; 0x80
 801f8bc:	7bd9      	ldrb	r1, [r3, #15]
 801f8be:	2030      	movs	r0, #48	; 0x30
 801f8c0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801f8c2:	1e53      	subs	r3, r2, #1
 801f8c4:	9320      	str	r3, [sp, #128]	; 0x80
 801f8c6:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 801f8ca:	428b      	cmp	r3, r1
 801f8cc:	f000 8163 	beq.w	801fb96 <_svfprintf_r+0x826>
 801f8d0:	2b39      	cmp	r3, #57	; 0x39
 801f8d2:	bf0b      	itete	eq
 801f8d4:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 801f8d6:	3301      	addne	r3, #1
 801f8d8:	7a9b      	ldrbeq	r3, [r3, #10]
 801f8da:	b2db      	uxtbne	r3, r3
 801f8dc:	f802 3c01 	strb.w	r3, [r2, #-1]
 801f8e0:	eba5 0309 	sub.w	r3, r5, r9
 801f8e4:	9305      	str	r3, [sp, #20]
 801f8e6:	9b08      	ldr	r3, [sp, #32]
 801f8e8:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 801f8ea:	2b47      	cmp	r3, #71	; 0x47
 801f8ec:	f040 81b1 	bne.w	801fc52 <_svfprintf_r+0x8e2>
 801f8f0:	1cef      	adds	r7, r5, #3
 801f8f2:	db03      	blt.n	801f8fc <_svfprintf_r+0x58c>
 801f8f4:	9b04      	ldr	r3, [sp, #16]
 801f8f6:	42ab      	cmp	r3, r5
 801f8f8:	f280 81d6 	bge.w	801fca8 <_svfprintf_r+0x938>
 801f8fc:	9b06      	ldr	r3, [sp, #24]
 801f8fe:	3b02      	subs	r3, #2
 801f900:	9306      	str	r3, [sp, #24]
 801f902:	9906      	ldr	r1, [sp, #24]
 801f904:	f89d 2018 	ldrb.w	r2, [sp, #24]
 801f908:	f021 0120 	bic.w	r1, r1, #32
 801f90c:	2941      	cmp	r1, #65	; 0x41
 801f90e:	bf08      	it	eq
 801f910:	320f      	addeq	r2, #15
 801f912:	f105 33ff 	add.w	r3, r5, #4294967295
 801f916:	bf06      	itte	eq
 801f918:	b2d2      	uxtbeq	r2, r2
 801f91a:	2101      	moveq	r1, #1
 801f91c:	2100      	movne	r1, #0
 801f91e:	2b00      	cmp	r3, #0
 801f920:	931c      	str	r3, [sp, #112]	; 0x70
 801f922:	bfb8      	it	lt
 801f924:	f1c5 0301 	rsblt	r3, r5, #1
 801f928:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 801f92c:	bfb4      	ite	lt
 801f92e:	222d      	movlt	r2, #45	; 0x2d
 801f930:	222b      	movge	r2, #43	; 0x2b
 801f932:	2b09      	cmp	r3, #9
 801f934:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
 801f938:	f340 81a4 	ble.w	801fc84 <_svfprintf_r+0x914>
 801f93c:	f10d 0287 	add.w	r2, sp, #135	; 0x87
 801f940:	260a      	movs	r6, #10
 801f942:	4611      	mov	r1, r2
 801f944:	fb93 f5f6 	sdiv	r5, r3, r6
 801f948:	fb06 3015 	mls	r0, r6, r5, r3
 801f94c:	3030      	adds	r0, #48	; 0x30
 801f94e:	f801 0c01 	strb.w	r0, [r1, #-1]
 801f952:	4618      	mov	r0, r3
 801f954:	2863      	cmp	r0, #99	; 0x63
 801f956:	f102 32ff 	add.w	r2, r2, #4294967295
 801f95a:	462b      	mov	r3, r5
 801f95c:	dcf1      	bgt.n	801f942 <_svfprintf_r+0x5d2>
 801f95e:	3330      	adds	r3, #48	; 0x30
 801f960:	1e88      	subs	r0, r1, #2
 801f962:	f802 3c01 	strb.w	r3, [r2, #-1]
 801f966:	f10d 0587 	add.w	r5, sp, #135	; 0x87
 801f96a:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 801f96e:	4603      	mov	r3, r0
 801f970:	42ab      	cmp	r3, r5
 801f972:	f0c0 8182 	bcc.w	801fc7a <_svfprintf_r+0x90a>
 801f976:	f10d 0289 	add.w	r2, sp, #137	; 0x89
 801f97a:	1a52      	subs	r2, r2, r1
 801f97c:	42a8      	cmp	r0, r5
 801f97e:	bf88      	it	hi
 801f980:	2200      	movhi	r2, #0
 801f982:	f10d 037a 	add.w	r3, sp, #122	; 0x7a
 801f986:	441a      	add	r2, r3
 801f988:	ab1e      	add	r3, sp, #120	; 0x78
 801f98a:	1ad3      	subs	r3, r2, r3
 801f98c:	9a05      	ldr	r2, [sp, #20]
 801f98e:	9315      	str	r3, [sp, #84]	; 0x54
 801f990:	2a01      	cmp	r2, #1
 801f992:	4413      	add	r3, r2
 801f994:	9304      	str	r3, [sp, #16]
 801f996:	dc02      	bgt.n	801f99e <_svfprintf_r+0x62e>
 801f998:	f01b 0f01 	tst.w	fp, #1
 801f99c:	d003      	beq.n	801f9a6 <_svfprintf_r+0x636>
 801f99e:	9b04      	ldr	r3, [sp, #16]
 801f9a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801f9a2:	4413      	add	r3, r2
 801f9a4:	9304      	str	r3, [sp, #16]
 801f9a6:	f42b 6380 	bic.w	r3, fp, #1024	; 0x400
 801f9aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801f9ae:	9311      	str	r3, [sp, #68]	; 0x44
 801f9b0:	2300      	movs	r3, #0
 801f9b2:	e9cd 3308 	strd	r3, r3, [sp, #32]
 801f9b6:	461d      	mov	r5, r3
 801f9b8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 801f9ba:	b113      	cbz	r3, 801f9c2 <_svfprintf_r+0x652>
 801f9bc:	232d      	movs	r3, #45	; 0x2d
 801f9be:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 801f9c2:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 801f9c6:	2600      	movs	r6, #0
 801f9c8:	9b04      	ldr	r3, [sp, #16]
 801f9ca:	42b3      	cmp	r3, r6
 801f9cc:	bfb8      	it	lt
 801f9ce:	4633      	movlt	r3, r6
 801f9d0:	9311      	str	r3, [sp, #68]	; 0x44
 801f9d2:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 801f9d6:	b113      	cbz	r3, 801f9de <_svfprintf_r+0x66e>
 801f9d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801f9da:	3301      	adds	r3, #1
 801f9dc:	9311      	str	r3, [sp, #68]	; 0x44
 801f9de:	f01b 0302 	ands.w	r3, fp, #2
 801f9e2:	9317      	str	r3, [sp, #92]	; 0x5c
 801f9e4:	bf1e      	ittt	ne
 801f9e6:	9b11      	ldrne	r3, [sp, #68]	; 0x44
 801f9e8:	3302      	addne	r3, #2
 801f9ea:	9311      	strne	r3, [sp, #68]	; 0x44
 801f9ec:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 801f9f0:	9318      	str	r3, [sp, #96]	; 0x60
 801f9f2:	d11f      	bne.n	801fa34 <_svfprintf_r+0x6c4>
 801f9f4:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 801f9f8:	1a9f      	subs	r7, r3, r2
 801f9fa:	2f00      	cmp	r7, #0
 801f9fc:	dd1a      	ble.n	801fa34 <_svfprintf_r+0x6c4>
 801f9fe:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 801fa02:	4836      	ldr	r0, [pc, #216]	; (801fadc <_svfprintf_r+0x76c>)
 801fa04:	6020      	str	r0, [r4, #0]
 801fa06:	2f10      	cmp	r7, #16
 801fa08:	f103 0301 	add.w	r3, r3, #1
 801fa0c:	f104 0108 	add.w	r1, r4, #8
 801fa10:	f300 82ed 	bgt.w	801ffee <_svfprintf_r+0xc7e>
 801fa14:	6067      	str	r7, [r4, #4]
 801fa16:	2b07      	cmp	r3, #7
 801fa18:	4417      	add	r7, r2
 801fa1a:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 801fa1e:	f340 82f9 	ble.w	8020014 <_svfprintf_r+0xca4>
 801fa22:	aa22      	add	r2, sp, #136	; 0x88
 801fa24:	4641      	mov	r1, r8
 801fa26:	4650      	mov	r0, sl
 801fa28:	f004 fbba 	bl	80241a0 <__ssprint_r>
 801fa2c:	2800      	cmp	r0, #0
 801fa2e:	f040 8621 	bne.w	8020674 <_svfprintf_r+0x1304>
 801fa32:	ac25      	add	r4, sp, #148	; 0x94
 801fa34:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 801fa38:	b173      	cbz	r3, 801fa58 <_svfprintf_r+0x6e8>
 801fa3a:	f10d 036b 	add.w	r3, sp, #107	; 0x6b
 801fa3e:	6023      	str	r3, [r4, #0]
 801fa40:	2301      	movs	r3, #1
 801fa42:	6063      	str	r3, [r4, #4]
 801fa44:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801fa46:	3301      	adds	r3, #1
 801fa48:	9324      	str	r3, [sp, #144]	; 0x90
 801fa4a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801fa4c:	3301      	adds	r3, #1
 801fa4e:	2b07      	cmp	r3, #7
 801fa50:	9323      	str	r3, [sp, #140]	; 0x8c
 801fa52:	f300 82e1 	bgt.w	8020018 <_svfprintf_r+0xca8>
 801fa56:	3408      	adds	r4, #8
 801fa58:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801fa5a:	b16b      	cbz	r3, 801fa78 <_svfprintf_r+0x708>
 801fa5c:	ab1b      	add	r3, sp, #108	; 0x6c
 801fa5e:	6023      	str	r3, [r4, #0]
 801fa60:	2302      	movs	r3, #2
 801fa62:	6063      	str	r3, [r4, #4]
 801fa64:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801fa66:	3302      	adds	r3, #2
 801fa68:	9324      	str	r3, [sp, #144]	; 0x90
 801fa6a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801fa6c:	3301      	adds	r3, #1
 801fa6e:	2b07      	cmp	r3, #7
 801fa70:	9323      	str	r3, [sp, #140]	; 0x8c
 801fa72:	f300 82db 	bgt.w	802002c <_svfprintf_r+0xcbc>
 801fa76:	3408      	adds	r4, #8
 801fa78:	9b18      	ldr	r3, [sp, #96]	; 0x60
 801fa7a:	2b80      	cmp	r3, #128	; 0x80
 801fa7c:	d11f      	bne.n	801fabe <_svfprintf_r+0x74e>
 801fa7e:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 801fa82:	1a9f      	subs	r7, r3, r2
 801fa84:	2f00      	cmp	r7, #0
 801fa86:	dd1a      	ble.n	801fabe <_svfprintf_r+0x74e>
 801fa88:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 801fa8c:	4814      	ldr	r0, [pc, #80]	; (801fae0 <_svfprintf_r+0x770>)
 801fa8e:	6020      	str	r0, [r4, #0]
 801fa90:	2f10      	cmp	r7, #16
 801fa92:	f103 0301 	add.w	r3, r3, #1
 801fa96:	f104 0108 	add.w	r1, r4, #8
 801fa9a:	f300 82d1 	bgt.w	8020040 <_svfprintf_r+0xcd0>
 801fa9e:	6067      	str	r7, [r4, #4]
 801faa0:	2b07      	cmp	r3, #7
 801faa2:	4417      	add	r7, r2
 801faa4:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 801faa8:	f340 82dd 	ble.w	8020066 <_svfprintf_r+0xcf6>
 801faac:	aa22      	add	r2, sp, #136	; 0x88
 801faae:	4641      	mov	r1, r8
 801fab0:	4650      	mov	r0, sl
 801fab2:	f004 fb75 	bl	80241a0 <__ssprint_r>
 801fab6:	2800      	cmp	r0, #0
 801fab8:	f040 85dc 	bne.w	8020674 <_svfprintf_r+0x1304>
 801fabc:	ac25      	add	r4, sp, #148	; 0x94
 801fabe:	9b04      	ldr	r3, [sp, #16]
 801fac0:	1af6      	subs	r6, r6, r3
 801fac2:	2e00      	cmp	r6, #0
 801fac4:	dd28      	ble.n	801fb18 <_svfprintf_r+0x7a8>
 801fac6:	4f06      	ldr	r7, [pc, #24]	; (801fae0 <_svfprintf_r+0x770>)
 801fac8:	e00c      	b.n	801fae4 <_svfprintf_r+0x774>
 801faca:	bf00      	nop
 801facc:	080707dd 	.word	0x080707dd
 801fad0:	080707cc 	.word	0x080707cc
 801fad4:	40300000 	.word	0x40300000
 801fad8:	3fe00000 	.word	0x3fe00000
 801fadc:	080707f0 	.word	0x080707f0
 801fae0:	08070800 	.word	0x08070800
 801fae4:	6027      	str	r7, [r4, #0]
 801fae6:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 801faea:	2e10      	cmp	r6, #16
 801faec:	f103 0301 	add.w	r3, r3, #1
 801faf0:	f104 0108 	add.w	r1, r4, #8
 801faf4:	f300 82b9 	bgt.w	802006a <_svfprintf_r+0xcfa>
 801faf8:	6066      	str	r6, [r4, #4]
 801fafa:	2b07      	cmp	r3, #7
 801fafc:	4416      	add	r6, r2
 801fafe:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 801fb02:	f340 82c5 	ble.w	8020090 <_svfprintf_r+0xd20>
 801fb06:	aa22      	add	r2, sp, #136	; 0x88
 801fb08:	4641      	mov	r1, r8
 801fb0a:	4650      	mov	r0, sl
 801fb0c:	f004 fb48 	bl	80241a0 <__ssprint_r>
 801fb10:	2800      	cmp	r0, #0
 801fb12:	f040 85af 	bne.w	8020674 <_svfprintf_r+0x1304>
 801fb16:	ac25      	add	r4, sp, #148	; 0x94
 801fb18:	f41b 7f80 	tst.w	fp, #256	; 0x100
 801fb1c:	9e24      	ldr	r6, [sp, #144]	; 0x90
 801fb1e:	f040 82bd 	bne.w	802009c <_svfprintf_r+0xd2c>
 801fb22:	9b04      	ldr	r3, [sp, #16]
 801fb24:	f8c4 9000 	str.w	r9, [r4]
 801fb28:	441e      	add	r6, r3
 801fb2a:	6063      	str	r3, [r4, #4]
 801fb2c:	9624      	str	r6, [sp, #144]	; 0x90
 801fb2e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801fb30:	3301      	adds	r3, #1
 801fb32:	2b07      	cmp	r3, #7
 801fb34:	9323      	str	r3, [sp, #140]	; 0x8c
 801fb36:	f300 82f6 	bgt.w	8020126 <_svfprintf_r+0xdb6>
 801fb3a:	3408      	adds	r4, #8
 801fb3c:	f01b 0f04 	tst.w	fp, #4
 801fb40:	f040 857a 	bne.w	8020638 <_svfprintf_r+0x12c8>
 801fb44:	e9dd 2110 	ldrd	r2, r1, [sp, #64]	; 0x40
 801fb48:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801fb4a:	428a      	cmp	r2, r1
 801fb4c:	bfac      	ite	ge
 801fb4e:	189b      	addge	r3, r3, r2
 801fb50:	185b      	addlt	r3, r3, r1
 801fb52:	930c      	str	r3, [sp, #48]	; 0x30
 801fb54:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801fb56:	b13b      	cbz	r3, 801fb68 <_svfprintf_r+0x7f8>
 801fb58:	aa22      	add	r2, sp, #136	; 0x88
 801fb5a:	4641      	mov	r1, r8
 801fb5c:	4650      	mov	r0, sl
 801fb5e:	f004 fb1f 	bl	80241a0 <__ssprint_r>
 801fb62:	2800      	cmp	r0, #0
 801fb64:	f040 8586 	bne.w	8020674 <_svfprintf_r+0x1304>
 801fb68:	2300      	movs	r3, #0
 801fb6a:	9323      	str	r3, [sp, #140]	; 0x8c
 801fb6c:	9b03      	ldr	r3, [sp, #12]
 801fb6e:	2b00      	cmp	r3, #0
 801fb70:	f040 859c 	bne.w	80206ac <_svfprintf_r+0x133c>
 801fb74:	ac25      	add	r4, sp, #148	; 0x94
 801fb76:	e0ec      	b.n	801fd52 <_svfprintf_r+0x9e2>
 801fb78:	9003      	str	r0, [sp, #12]
 801fb7a:	e62c      	b.n	801f7d6 <_svfprintf_r+0x466>
 801fb7c:	9003      	str	r0, [sp, #12]
 801fb7e:	2306      	movs	r3, #6
 801fb80:	e61a      	b.n	801f7b8 <_svfprintf_r+0x448>
 801fb82:	9003      	str	r0, [sp, #12]
 801fb84:	e627      	b.n	801f7d6 <_svfprintf_r+0x466>
 801fb86:	ed9d 7b0e 	vldr	d7, [sp, #56]	; 0x38
 801fb8a:	2300      	movs	r3, #0
 801fb8c:	eeb0 8a47 	vmov.f32	s16, s14
 801fb90:	eef0 8a67 	vmov.f32	s17, s15
 801fb94:	e62f      	b.n	801f7f6 <_svfprintf_r+0x486>
 801fb96:	f802 0c01 	strb.w	r0, [r2, #-1]
 801fb9a:	e691      	b.n	801f8c0 <_svfprintf_r+0x550>
 801fb9c:	f803 0b01 	strb.w	r0, [r3], #1
 801fba0:	1aca      	subs	r2, r1, r3
 801fba2:	2a00      	cmp	r2, #0
 801fba4:	dafa      	bge.n	801fb9c <_svfprintf_r+0x82c>
 801fba6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801fba8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801fbaa:	3201      	adds	r2, #1
 801fbac:	f103 0301 	add.w	r3, r3, #1
 801fbb0:	bfb8      	it	lt
 801fbb2:	2300      	movlt	r3, #0
 801fbb4:	441d      	add	r5, r3
 801fbb6:	e693      	b.n	801f8e0 <_svfprintf_r+0x570>
 801fbb8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801fbba:	462b      	mov	r3, r5
 801fbbc:	18a9      	adds	r1, r5, r2
 801fbbe:	2030      	movs	r0, #48	; 0x30
 801fbc0:	e7ee      	b.n	801fba0 <_svfprintf_r+0x830>
 801fbc2:	9b08      	ldr	r3, [sp, #32]
 801fbc4:	2b46      	cmp	r3, #70	; 0x46
 801fbc6:	d005      	beq.n	801fbd4 <_svfprintf_r+0x864>
 801fbc8:	2b45      	cmp	r3, #69	; 0x45
 801fbca:	d11b      	bne.n	801fc04 <_svfprintf_r+0x894>
 801fbcc:	9b04      	ldr	r3, [sp, #16]
 801fbce:	1c5d      	adds	r5, r3, #1
 801fbd0:	2102      	movs	r1, #2
 801fbd2:	e001      	b.n	801fbd8 <_svfprintf_r+0x868>
 801fbd4:	9d04      	ldr	r5, [sp, #16]
 801fbd6:	2103      	movs	r1, #3
 801fbd8:	ab20      	add	r3, sp, #128	; 0x80
 801fbda:	9301      	str	r3, [sp, #4]
 801fbdc:	ab1d      	add	r3, sp, #116	; 0x74
 801fbde:	9300      	str	r3, [sp, #0]
 801fbe0:	462a      	mov	r2, r5
 801fbe2:	ab1c      	add	r3, sp, #112	; 0x70
 801fbe4:	4650      	mov	r0, sl
 801fbe6:	eeb0 0a48 	vmov.f32	s0, s16
 801fbea:	eef0 0a68 	vmov.f32	s1, s17
 801fbee:	f002 f913 	bl	8021e18 <_dtoa_r>
 801fbf2:	9b08      	ldr	r3, [sp, #32]
 801fbf4:	2b47      	cmp	r3, #71	; 0x47
 801fbf6:	4681      	mov	r9, r0
 801fbf8:	d106      	bne.n	801fc08 <_svfprintf_r+0x898>
 801fbfa:	f01b 0f01 	tst.w	fp, #1
 801fbfe:	d103      	bne.n	801fc08 <_svfprintf_r+0x898>
 801fc00:	9d20      	ldr	r5, [sp, #128]	; 0x80
 801fc02:	e66d      	b.n	801f8e0 <_svfprintf_r+0x570>
 801fc04:	9d04      	ldr	r5, [sp, #16]
 801fc06:	e7e3      	b.n	801fbd0 <_svfprintf_r+0x860>
 801fc08:	9b08      	ldr	r3, [sp, #32]
 801fc0a:	2b46      	cmp	r3, #70	; 0x46
 801fc0c:	eb09 0605 	add.w	r6, r9, r5
 801fc10:	d10f      	bne.n	801fc32 <_svfprintf_r+0x8c2>
 801fc12:	f899 3000 	ldrb.w	r3, [r9]
 801fc16:	2b30      	cmp	r3, #48	; 0x30
 801fc18:	d109      	bne.n	801fc2e <_svfprintf_r+0x8be>
 801fc1a:	ec51 0b18 	vmov	r0, r1, d8
 801fc1e:	2200      	movs	r2, #0
 801fc20:	2300      	movs	r3, #0
 801fc22:	f7e0 ff61 	bl	8000ae8 <__aeabi_dcmpeq>
 801fc26:	b910      	cbnz	r0, 801fc2e <_svfprintf_r+0x8be>
 801fc28:	f1c5 0501 	rsb	r5, r5, #1
 801fc2c:	951c      	str	r5, [sp, #112]	; 0x70
 801fc2e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 801fc30:	441e      	add	r6, r3
 801fc32:	ec51 0b18 	vmov	r0, r1, d8
 801fc36:	2200      	movs	r2, #0
 801fc38:	2300      	movs	r3, #0
 801fc3a:	f7e0 ff55 	bl	8000ae8 <__aeabi_dcmpeq>
 801fc3e:	b100      	cbz	r0, 801fc42 <_svfprintf_r+0x8d2>
 801fc40:	9620      	str	r6, [sp, #128]	; 0x80
 801fc42:	2230      	movs	r2, #48	; 0x30
 801fc44:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801fc46:	429e      	cmp	r6, r3
 801fc48:	d9da      	bls.n	801fc00 <_svfprintf_r+0x890>
 801fc4a:	1c59      	adds	r1, r3, #1
 801fc4c:	9120      	str	r1, [sp, #128]	; 0x80
 801fc4e:	701a      	strb	r2, [r3, #0]
 801fc50:	e7f8      	b.n	801fc44 <_svfprintf_r+0x8d4>
 801fc52:	9b08      	ldr	r3, [sp, #32]
 801fc54:	2b46      	cmp	r3, #70	; 0x46
 801fc56:	f47f ae54 	bne.w	801f902 <_svfprintf_r+0x592>
 801fc5a:	9a04      	ldr	r2, [sp, #16]
 801fc5c:	f00b 0301 	and.w	r3, fp, #1
 801fc60:	2d00      	cmp	r5, #0
 801fc62:	ea43 0302 	orr.w	r3, r3, r2
 801fc66:	dd1a      	ble.n	801fc9e <_svfprintf_r+0x92e>
 801fc68:	2b00      	cmp	r3, #0
 801fc6a:	d034      	beq.n	801fcd6 <_svfprintf_r+0x966>
 801fc6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801fc6e:	18eb      	adds	r3, r5, r3
 801fc70:	441a      	add	r2, r3
 801fc72:	9204      	str	r2, [sp, #16]
 801fc74:	2366      	movs	r3, #102	; 0x66
 801fc76:	9306      	str	r3, [sp, #24]
 801fc78:	e033      	b.n	801fce2 <_svfprintf_r+0x972>
 801fc7a:	f813 6b01 	ldrb.w	r6, [r3], #1
 801fc7e:	f802 6b01 	strb.w	r6, [r2], #1
 801fc82:	e675      	b.n	801f970 <_svfprintf_r+0x600>
 801fc84:	b941      	cbnz	r1, 801fc98 <_svfprintf_r+0x928>
 801fc86:	2230      	movs	r2, #48	; 0x30
 801fc88:	f88d 207a 	strb.w	r2, [sp, #122]	; 0x7a
 801fc8c:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 801fc90:	3330      	adds	r3, #48	; 0x30
 801fc92:	f802 3b01 	strb.w	r3, [r2], #1
 801fc96:	e677      	b.n	801f988 <_svfprintf_r+0x618>
 801fc98:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 801fc9c:	e7f8      	b.n	801fc90 <_svfprintf_r+0x920>
 801fc9e:	b1e3      	cbz	r3, 801fcda <_svfprintf_r+0x96a>
 801fca0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801fca2:	9a04      	ldr	r2, [sp, #16]
 801fca4:	3301      	adds	r3, #1
 801fca6:	e7e3      	b.n	801fc70 <_svfprintf_r+0x900>
 801fca8:	9b05      	ldr	r3, [sp, #20]
 801fcaa:	429d      	cmp	r5, r3
 801fcac:	db07      	blt.n	801fcbe <_svfprintf_r+0x94e>
 801fcae:	f01b 0f01 	tst.w	fp, #1
 801fcb2:	d02d      	beq.n	801fd10 <_svfprintf_r+0x9a0>
 801fcb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801fcb6:	18eb      	adds	r3, r5, r3
 801fcb8:	9304      	str	r3, [sp, #16]
 801fcba:	2367      	movs	r3, #103	; 0x67
 801fcbc:	e7db      	b.n	801fc76 <_svfprintf_r+0x906>
 801fcbe:	9b05      	ldr	r3, [sp, #20]
 801fcc0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801fcc2:	2d00      	cmp	r5, #0
 801fcc4:	4413      	add	r3, r2
 801fcc6:	9304      	str	r3, [sp, #16]
 801fcc8:	dcf7      	bgt.n	801fcba <_svfprintf_r+0x94a>
 801fcca:	9a04      	ldr	r2, [sp, #16]
 801fccc:	f1c5 0301 	rsb	r3, r5, #1
 801fcd0:	441a      	add	r2, r3
 801fcd2:	9204      	str	r2, [sp, #16]
 801fcd4:	e7f1      	b.n	801fcba <_svfprintf_r+0x94a>
 801fcd6:	9504      	str	r5, [sp, #16]
 801fcd8:	e7cc      	b.n	801fc74 <_svfprintf_r+0x904>
 801fcda:	2366      	movs	r3, #102	; 0x66
 801fcdc:	9306      	str	r3, [sp, #24]
 801fcde:	2301      	movs	r3, #1
 801fce0:	9304      	str	r3, [sp, #16]
 801fce2:	f41b 6380 	ands.w	r3, fp, #1024	; 0x400
 801fce6:	9309      	str	r3, [sp, #36]	; 0x24
 801fce8:	d025      	beq.n	801fd36 <_svfprintf_r+0x9c6>
 801fcea:	2300      	movs	r3, #0
 801fcec:	2d00      	cmp	r5, #0
 801fcee:	e9cd 3308 	strd	r3, r3, [sp, #32]
 801fcf2:	f77f ae61 	ble.w	801f9b8 <_svfprintf_r+0x648>
 801fcf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801fcf8:	781b      	ldrb	r3, [r3, #0]
 801fcfa:	2bff      	cmp	r3, #255	; 0xff
 801fcfc:	d10a      	bne.n	801fd14 <_svfprintf_r+0x9a4>
 801fcfe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801fd02:	9912      	ldr	r1, [sp, #72]	; 0x48
 801fd04:	4413      	add	r3, r2
 801fd06:	9a04      	ldr	r2, [sp, #16]
 801fd08:	fb01 2303 	mla	r3, r1, r3, r2
 801fd0c:	9304      	str	r3, [sp, #16]
 801fd0e:	e653      	b.n	801f9b8 <_svfprintf_r+0x648>
 801fd10:	9504      	str	r5, [sp, #16]
 801fd12:	e7d2      	b.n	801fcba <_svfprintf_r+0x94a>
 801fd14:	42ab      	cmp	r3, r5
 801fd16:	daf2      	bge.n	801fcfe <_svfprintf_r+0x98e>
 801fd18:	1aed      	subs	r5, r5, r3
 801fd1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801fd1c:	785b      	ldrb	r3, [r3, #1]
 801fd1e:	b133      	cbz	r3, 801fd2e <_svfprintf_r+0x9be>
 801fd20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801fd22:	3301      	adds	r3, #1
 801fd24:	9309      	str	r3, [sp, #36]	; 0x24
 801fd26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801fd28:	3301      	adds	r3, #1
 801fd2a:	930a      	str	r3, [sp, #40]	; 0x28
 801fd2c:	e7e3      	b.n	801fcf6 <_svfprintf_r+0x986>
 801fd2e:	9b08      	ldr	r3, [sp, #32]
 801fd30:	3301      	adds	r3, #1
 801fd32:	9308      	str	r3, [sp, #32]
 801fd34:	e7df      	b.n	801fcf6 <_svfprintf_r+0x986>
 801fd36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801fd38:	9308      	str	r3, [sp, #32]
 801fd3a:	e63d      	b.n	801f9b8 <_svfprintf_r+0x648>
 801fd3c:	1d33      	adds	r3, r6, #4
 801fd3e:	f01b 0f20 	tst.w	fp, #32
 801fd42:	9307      	str	r3, [sp, #28]
 801fd44:	d00a      	beq.n	801fd5c <_svfprintf_r+0x9ec>
 801fd46:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801fd48:	6833      	ldr	r3, [r6, #0]
 801fd4a:	990c      	ldr	r1, [sp, #48]	; 0x30
 801fd4c:	17d2      	asrs	r2, r2, #31
 801fd4e:	e9c3 1200 	strd	r1, r2, [r3]
 801fd52:	9e07      	ldr	r6, [sp, #28]
 801fd54:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 801fd58:	f7ff bb4a 	b.w	801f3f0 <_svfprintf_r+0x80>
 801fd5c:	f01b 0f10 	tst.w	fp, #16
 801fd60:	d003      	beq.n	801fd6a <_svfprintf_r+0x9fa>
 801fd62:	6833      	ldr	r3, [r6, #0]
 801fd64:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801fd66:	601a      	str	r2, [r3, #0]
 801fd68:	e7f3      	b.n	801fd52 <_svfprintf_r+0x9e2>
 801fd6a:	f01b 0f40 	tst.w	fp, #64	; 0x40
 801fd6e:	d003      	beq.n	801fd78 <_svfprintf_r+0xa08>
 801fd70:	6833      	ldr	r3, [r6, #0]
 801fd72:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801fd74:	801a      	strh	r2, [r3, #0]
 801fd76:	e7ec      	b.n	801fd52 <_svfprintf_r+0x9e2>
 801fd78:	f41b 7f00 	tst.w	fp, #512	; 0x200
 801fd7c:	d0f1      	beq.n	801fd62 <_svfprintf_r+0x9f2>
 801fd7e:	6833      	ldr	r3, [r6, #0]
 801fd80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801fd82:	701a      	strb	r2, [r3, #0]
 801fd84:	e7e5      	b.n	801fd52 <_svfprintf_r+0x9e2>
 801fd86:	f04b 0b10 	orr.w	fp, fp, #16
 801fd8a:	f01b 0320 	ands.w	r3, fp, #32
 801fd8e:	d01f      	beq.n	801fdd0 <_svfprintf_r+0xa60>
 801fd90:	1df3      	adds	r3, r6, #7
 801fd92:	f023 0307 	bic.w	r3, r3, #7
 801fd96:	461a      	mov	r2, r3
 801fd98:	685d      	ldr	r5, [r3, #4]
 801fd9a:	f852 6b08 	ldr.w	r6, [r2], #8
 801fd9e:	9207      	str	r2, [sp, #28]
 801fda0:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 801fda4:	2300      	movs	r3, #0
 801fda6:	2200      	movs	r2, #0
 801fda8:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 801fdac:	9a04      	ldr	r2, [sp, #16]
 801fdae:	3201      	adds	r2, #1
 801fdb0:	f000 848d 	beq.w	80206ce <_svfprintf_r+0x135e>
 801fdb4:	ea56 0205 	orrs.w	r2, r6, r5
 801fdb8:	f02b 0780 	bic.w	r7, fp, #128	; 0x80
 801fdbc:	f040 848c 	bne.w	80206d8 <_svfprintf_r+0x1368>
 801fdc0:	9a04      	ldr	r2, [sp, #16]
 801fdc2:	2a00      	cmp	r2, #0
 801fdc4:	f000 80f9 	beq.w	801ffba <_svfprintf_r+0xc4a>
 801fdc8:	2b01      	cmp	r3, #1
 801fdca:	f040 8488 	bne.w	80206de <_svfprintf_r+0x136e>
 801fdce:	e09f      	b.n	801ff10 <_svfprintf_r+0xba0>
 801fdd0:	4632      	mov	r2, r6
 801fdd2:	f01b 0510 	ands.w	r5, fp, #16
 801fdd6:	f852 6b04 	ldr.w	r6, [r2], #4
 801fdda:	9207      	str	r2, [sp, #28]
 801fddc:	d001      	beq.n	801fde2 <_svfprintf_r+0xa72>
 801fdde:	461d      	mov	r5, r3
 801fde0:	e7de      	b.n	801fda0 <_svfprintf_r+0xa30>
 801fde2:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 801fde6:	d001      	beq.n	801fdec <_svfprintf_r+0xa7c>
 801fde8:	b2b6      	uxth	r6, r6
 801fdea:	e7d9      	b.n	801fda0 <_svfprintf_r+0xa30>
 801fdec:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 801fdf0:	d0d6      	beq.n	801fda0 <_svfprintf_r+0xa30>
 801fdf2:	b2f6      	uxtb	r6, r6
 801fdf4:	e7f3      	b.n	801fdde <_svfprintf_r+0xa6e>
 801fdf6:	4633      	mov	r3, r6
 801fdf8:	2278      	movs	r2, #120	; 0x78
 801fdfa:	f853 6b04 	ldr.w	r6, [r3], #4
 801fdfe:	9307      	str	r3, [sp, #28]
 801fe00:	2330      	movs	r3, #48	; 0x30
 801fe02:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 801fe06:	4ba3      	ldr	r3, [pc, #652]	; (8020094 <_svfprintf_r+0xd24>)
 801fe08:	9316      	str	r3, [sp, #88]	; 0x58
 801fe0a:	2500      	movs	r5, #0
 801fe0c:	f04b 0b02 	orr.w	fp, fp, #2
 801fe10:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 801fe14:	2302      	movs	r3, #2
 801fe16:	9206      	str	r2, [sp, #24]
 801fe18:	e7c5      	b.n	801fda6 <_svfprintf_r+0xa36>
 801fe1a:	4633      	mov	r3, r6
 801fe1c:	2500      	movs	r5, #0
 801fe1e:	f853 9b04 	ldr.w	r9, [r3], #4
 801fe22:	9307      	str	r3, [sp, #28]
 801fe24:	9b04      	ldr	r3, [sp, #16]
 801fe26:	f88d 506b 	strb.w	r5, [sp, #107]	; 0x6b
 801fe2a:	1c58      	adds	r0, r3, #1
 801fe2c:	d010      	beq.n	801fe50 <_svfprintf_r+0xae0>
 801fe2e:	461a      	mov	r2, r3
 801fe30:	4629      	mov	r1, r5
 801fe32:	4648      	mov	r0, r9
 801fe34:	f7e0 f9e4 	bl	8000200 <memchr>
 801fe38:	9003      	str	r0, [sp, #12]
 801fe3a:	2800      	cmp	r0, #0
 801fe3c:	f000 80d4 	beq.w	801ffe8 <_svfprintf_r+0xc78>
 801fe40:	eba0 0309 	sub.w	r3, r0, r9
 801fe44:	e9cd 5303 	strd	r5, r3, [sp, #12]
 801fe48:	e9cd 5508 	strd	r5, r5, [sp, #32]
 801fe4c:	462e      	mov	r6, r5
 801fe4e:	e5bb      	b.n	801f9c8 <_svfprintf_r+0x658>
 801fe50:	4648      	mov	r0, r9
 801fe52:	f7e0 f9cd 	bl	80001f0 <strlen>
 801fe56:	e9cd 5003 	strd	r5, r0, [sp, #12]
 801fe5a:	e45f      	b.n	801f71c <_svfprintf_r+0x3ac>
 801fe5c:	f04b 0b10 	orr.w	fp, fp, #16
 801fe60:	f01b 0320 	ands.w	r3, fp, #32
 801fe64:	d009      	beq.n	801fe7a <_svfprintf_r+0xb0a>
 801fe66:	1df3      	adds	r3, r6, #7
 801fe68:	f023 0307 	bic.w	r3, r3, #7
 801fe6c:	461a      	mov	r2, r3
 801fe6e:	685d      	ldr	r5, [r3, #4]
 801fe70:	f852 6b08 	ldr.w	r6, [r2], #8
 801fe74:	9207      	str	r2, [sp, #28]
 801fe76:	2301      	movs	r3, #1
 801fe78:	e795      	b.n	801fda6 <_svfprintf_r+0xa36>
 801fe7a:	4632      	mov	r2, r6
 801fe7c:	f01b 0510 	ands.w	r5, fp, #16
 801fe80:	f852 6b04 	ldr.w	r6, [r2], #4
 801fe84:	9207      	str	r2, [sp, #28]
 801fe86:	d001      	beq.n	801fe8c <_svfprintf_r+0xb1c>
 801fe88:	461d      	mov	r5, r3
 801fe8a:	e7f4      	b.n	801fe76 <_svfprintf_r+0xb06>
 801fe8c:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 801fe90:	d001      	beq.n	801fe96 <_svfprintf_r+0xb26>
 801fe92:	b2b6      	uxth	r6, r6
 801fe94:	e7ef      	b.n	801fe76 <_svfprintf_r+0xb06>
 801fe96:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 801fe9a:	d0ec      	beq.n	801fe76 <_svfprintf_r+0xb06>
 801fe9c:	b2f6      	uxtb	r6, r6
 801fe9e:	e7f3      	b.n	801fe88 <_svfprintf_r+0xb18>
 801fea0:	4b7d      	ldr	r3, [pc, #500]	; (8020098 <_svfprintf_r+0xd28>)
 801fea2:	9316      	str	r3, [sp, #88]	; 0x58
 801fea4:	f01b 0320 	ands.w	r3, fp, #32
 801fea8:	d01b      	beq.n	801fee2 <_svfprintf_r+0xb72>
 801feaa:	1df3      	adds	r3, r6, #7
 801feac:	f023 0307 	bic.w	r3, r3, #7
 801feb0:	461a      	mov	r2, r3
 801feb2:	685d      	ldr	r5, [r3, #4]
 801feb4:	f852 6b08 	ldr.w	r6, [r2], #8
 801feb8:	9207      	str	r2, [sp, #28]
 801feba:	f01b 0f01 	tst.w	fp, #1
 801febe:	d00a      	beq.n	801fed6 <_svfprintf_r+0xb66>
 801fec0:	ea56 0305 	orrs.w	r3, r6, r5
 801fec4:	d007      	beq.n	801fed6 <_svfprintf_r+0xb66>
 801fec6:	2330      	movs	r3, #48	; 0x30
 801fec8:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 801fecc:	9b06      	ldr	r3, [sp, #24]
 801fece:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 801fed2:	f04b 0b02 	orr.w	fp, fp, #2
 801fed6:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 801feda:	2302      	movs	r3, #2
 801fedc:	e763      	b.n	801fda6 <_svfprintf_r+0xa36>
 801fede:	4b6d      	ldr	r3, [pc, #436]	; (8020094 <_svfprintf_r+0xd24>)
 801fee0:	e7df      	b.n	801fea2 <_svfprintf_r+0xb32>
 801fee2:	4632      	mov	r2, r6
 801fee4:	f01b 0510 	ands.w	r5, fp, #16
 801fee8:	f852 6b04 	ldr.w	r6, [r2], #4
 801feec:	9207      	str	r2, [sp, #28]
 801feee:	d001      	beq.n	801fef4 <_svfprintf_r+0xb84>
 801fef0:	461d      	mov	r5, r3
 801fef2:	e7e2      	b.n	801feba <_svfprintf_r+0xb4a>
 801fef4:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 801fef8:	d001      	beq.n	801fefe <_svfprintf_r+0xb8e>
 801fefa:	b2b6      	uxth	r6, r6
 801fefc:	e7dd      	b.n	801feba <_svfprintf_r+0xb4a>
 801fefe:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 801ff02:	d0da      	beq.n	801feba <_svfprintf_r+0xb4a>
 801ff04:	b2f6      	uxtb	r6, r6
 801ff06:	e7f3      	b.n	801fef0 <_svfprintf_r+0xb80>
 801ff08:	2e0a      	cmp	r6, #10
 801ff0a:	f175 0300 	sbcs.w	r3, r5, #0
 801ff0e:	d205      	bcs.n	801ff1c <_svfprintf_r+0xbac>
 801ff10:	3630      	adds	r6, #48	; 0x30
 801ff12:	f88d 6137 	strb.w	r6, [sp, #311]	; 0x137
 801ff16:	f20d 1937 	addw	r9, sp, #311	; 0x137
 801ff1a:	e3fb      	b.n	8020714 <_svfprintf_r+0x13a4>
 801ff1c:	2300      	movs	r3, #0
 801ff1e:	9305      	str	r3, [sp, #20]
 801ff20:	f407 6380 	and.w	r3, r7, #1024	; 0x400
 801ff24:	f50d 7b9c 	add.w	fp, sp, #312	; 0x138
 801ff28:	9303      	str	r3, [sp, #12]
 801ff2a:	220a      	movs	r2, #10
 801ff2c:	2300      	movs	r3, #0
 801ff2e:	4630      	mov	r0, r6
 801ff30:	4629      	mov	r1, r5
 801ff32:	f7e0 fe99 	bl	8000c68 <__aeabi_uldivmod>
 801ff36:	9b05      	ldr	r3, [sp, #20]
 801ff38:	3301      	adds	r3, #1
 801ff3a:	9305      	str	r3, [sp, #20]
 801ff3c:	9b03      	ldr	r3, [sp, #12]
 801ff3e:	3230      	adds	r2, #48	; 0x30
 801ff40:	f10b 39ff 	add.w	r9, fp, #4294967295
 801ff44:	f80b 2c01 	strb.w	r2, [fp, #-1]
 801ff48:	b1d3      	cbz	r3, 801ff80 <_svfprintf_r+0xc10>
 801ff4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ff4c:	9a05      	ldr	r2, [sp, #20]
 801ff4e:	781b      	ldrb	r3, [r3, #0]
 801ff50:	429a      	cmp	r2, r3
 801ff52:	d115      	bne.n	801ff80 <_svfprintf_r+0xc10>
 801ff54:	2aff      	cmp	r2, #255	; 0xff
 801ff56:	d013      	beq.n	801ff80 <_svfprintf_r+0xc10>
 801ff58:	2e0a      	cmp	r6, #10
 801ff5a:	f175 0300 	sbcs.w	r3, r5, #0
 801ff5e:	d30f      	bcc.n	801ff80 <_svfprintf_r+0xc10>
 801ff60:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801ff62:	9914      	ldr	r1, [sp, #80]	; 0x50
 801ff64:	eba9 0903 	sub.w	r9, r9, r3
 801ff68:	461a      	mov	r2, r3
 801ff6a:	4648      	mov	r0, r9
 801ff6c:	f004 f905 	bl	802417a <strncpy>
 801ff70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ff72:	785b      	ldrb	r3, [r3, #1]
 801ff74:	b11b      	cbz	r3, 801ff7e <_svfprintf_r+0xc0e>
 801ff76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ff78:	3301      	adds	r3, #1
 801ff7a:	930a      	str	r3, [sp, #40]	; 0x28
 801ff7c:	2300      	movs	r3, #0
 801ff7e:	9305      	str	r3, [sp, #20]
 801ff80:	2300      	movs	r3, #0
 801ff82:	220a      	movs	r2, #10
 801ff84:	4630      	mov	r0, r6
 801ff86:	4629      	mov	r1, r5
 801ff88:	f7e0 fe6e 	bl	8000c68 <__aeabi_uldivmod>
 801ff8c:	2e0a      	cmp	r6, #10
 801ff8e:	f175 0300 	sbcs.w	r3, r5, #0
 801ff92:	f0c0 83bf 	bcc.w	8020714 <_svfprintf_r+0x13a4>
 801ff96:	4606      	mov	r6, r0
 801ff98:	460d      	mov	r5, r1
 801ff9a:	46cb      	mov	fp, r9
 801ff9c:	e7c5      	b.n	801ff2a <_svfprintf_r+0xbba>
 801ff9e:	f006 030f 	and.w	r3, r6, #15
 801ffa2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801ffa4:	0936      	lsrs	r6, r6, #4
 801ffa6:	5cd3      	ldrb	r3, [r2, r3]
 801ffa8:	f809 3d01 	strb.w	r3, [r9, #-1]!
 801ffac:	ea46 7605 	orr.w	r6, r6, r5, lsl #28
 801ffb0:	092d      	lsrs	r5, r5, #4
 801ffb2:	ea56 0305 	orrs.w	r3, r6, r5
 801ffb6:	d1f2      	bne.n	801ff9e <_svfprintf_r+0xc2e>
 801ffb8:	e3ac      	b.n	8020714 <_svfprintf_r+0x13a4>
 801ffba:	b933      	cbnz	r3, 801ffca <_svfprintf_r+0xc5a>
 801ffbc:	f01b 0f01 	tst.w	fp, #1
 801ffc0:	d003      	beq.n	801ffca <_svfprintf_r+0xc5a>
 801ffc2:	2330      	movs	r3, #48	; 0x30
 801ffc4:	f88d 3137 	strb.w	r3, [sp, #311]	; 0x137
 801ffc8:	e7a5      	b.n	801ff16 <_svfprintf_r+0xba6>
 801ffca:	f50d 799c 	add.w	r9, sp, #312	; 0x138
 801ffce:	e3a1      	b.n	8020714 <_svfprintf_r+0x13a4>
 801ffd0:	9b06      	ldr	r3, [sp, #24]
 801ffd2:	2b00      	cmp	r3, #0
 801ffd4:	f000 8370 	beq.w	80206b8 <_svfprintf_r+0x1348>
 801ffd8:	2000      	movs	r0, #0
 801ffda:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 801ffde:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 801ffe2:	9607      	str	r6, [sp, #28]
 801ffe4:	f7ff bb29 	b.w	801f63a <_svfprintf_r+0x2ca>
 801ffe8:	9e03      	ldr	r6, [sp, #12]
 801ffea:	f7ff bb98 	b.w	801f71e <_svfprintf_r+0x3ae>
 801ffee:	2010      	movs	r0, #16
 801fff0:	4402      	add	r2, r0
 801fff2:	2b07      	cmp	r3, #7
 801fff4:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 801fff8:	6060      	str	r0, [r4, #4]
 801fffa:	dd08      	ble.n	802000e <_svfprintf_r+0xc9e>
 801fffc:	aa22      	add	r2, sp, #136	; 0x88
 801fffe:	4641      	mov	r1, r8
 8020000:	4650      	mov	r0, sl
 8020002:	f004 f8cd 	bl	80241a0 <__ssprint_r>
 8020006:	2800      	cmp	r0, #0
 8020008:	f040 8334 	bne.w	8020674 <_svfprintf_r+0x1304>
 802000c:	a925      	add	r1, sp, #148	; 0x94
 802000e:	3f10      	subs	r7, #16
 8020010:	460c      	mov	r4, r1
 8020012:	e4f4      	b.n	801f9fe <_svfprintf_r+0x68e>
 8020014:	460c      	mov	r4, r1
 8020016:	e50d      	b.n	801fa34 <_svfprintf_r+0x6c4>
 8020018:	aa22      	add	r2, sp, #136	; 0x88
 802001a:	4641      	mov	r1, r8
 802001c:	4650      	mov	r0, sl
 802001e:	f004 f8bf 	bl	80241a0 <__ssprint_r>
 8020022:	2800      	cmp	r0, #0
 8020024:	f040 8326 	bne.w	8020674 <_svfprintf_r+0x1304>
 8020028:	ac25      	add	r4, sp, #148	; 0x94
 802002a:	e515      	b.n	801fa58 <_svfprintf_r+0x6e8>
 802002c:	aa22      	add	r2, sp, #136	; 0x88
 802002e:	4641      	mov	r1, r8
 8020030:	4650      	mov	r0, sl
 8020032:	f004 f8b5 	bl	80241a0 <__ssprint_r>
 8020036:	2800      	cmp	r0, #0
 8020038:	f040 831c 	bne.w	8020674 <_svfprintf_r+0x1304>
 802003c:	ac25      	add	r4, sp, #148	; 0x94
 802003e:	e51b      	b.n	801fa78 <_svfprintf_r+0x708>
 8020040:	2010      	movs	r0, #16
 8020042:	4402      	add	r2, r0
 8020044:	2b07      	cmp	r3, #7
 8020046:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 802004a:	6060      	str	r0, [r4, #4]
 802004c:	dd08      	ble.n	8020060 <_svfprintf_r+0xcf0>
 802004e:	aa22      	add	r2, sp, #136	; 0x88
 8020050:	4641      	mov	r1, r8
 8020052:	4650      	mov	r0, sl
 8020054:	f004 f8a4 	bl	80241a0 <__ssprint_r>
 8020058:	2800      	cmp	r0, #0
 802005a:	f040 830b 	bne.w	8020674 <_svfprintf_r+0x1304>
 802005e:	a925      	add	r1, sp, #148	; 0x94
 8020060:	3f10      	subs	r7, #16
 8020062:	460c      	mov	r4, r1
 8020064:	e510      	b.n	801fa88 <_svfprintf_r+0x718>
 8020066:	460c      	mov	r4, r1
 8020068:	e529      	b.n	801fabe <_svfprintf_r+0x74e>
 802006a:	2010      	movs	r0, #16
 802006c:	4402      	add	r2, r0
 802006e:	2b07      	cmp	r3, #7
 8020070:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8020074:	6060      	str	r0, [r4, #4]
 8020076:	dd08      	ble.n	802008a <_svfprintf_r+0xd1a>
 8020078:	aa22      	add	r2, sp, #136	; 0x88
 802007a:	4641      	mov	r1, r8
 802007c:	4650      	mov	r0, sl
 802007e:	f004 f88f 	bl	80241a0 <__ssprint_r>
 8020082:	2800      	cmp	r0, #0
 8020084:	f040 82f6 	bne.w	8020674 <_svfprintf_r+0x1304>
 8020088:	a925      	add	r1, sp, #148	; 0x94
 802008a:	3e10      	subs	r6, #16
 802008c:	460c      	mov	r4, r1
 802008e:	e529      	b.n	801fae4 <_svfprintf_r+0x774>
 8020090:	460c      	mov	r4, r1
 8020092:	e541      	b.n	801fb18 <_svfprintf_r+0x7a8>
 8020094:	080707cc 	.word	0x080707cc
 8020098:	080707dd 	.word	0x080707dd
 802009c:	9b06      	ldr	r3, [sp, #24]
 802009e:	2b65      	cmp	r3, #101	; 0x65
 80200a0:	f340 8230 	ble.w	8020504 <_svfprintf_r+0x1194>
 80200a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80200a8:	2200      	movs	r2, #0
 80200aa:	2300      	movs	r3, #0
 80200ac:	f7e0 fd1c 	bl	8000ae8 <__aeabi_dcmpeq>
 80200b0:	2800      	cmp	r0, #0
 80200b2:	d068      	beq.n	8020186 <_svfprintf_r+0xe16>
 80200b4:	4b6d      	ldr	r3, [pc, #436]	; (802026c <_svfprintf_r+0xefc>)
 80200b6:	6023      	str	r3, [r4, #0]
 80200b8:	2301      	movs	r3, #1
 80200ba:	441e      	add	r6, r3
 80200bc:	6063      	str	r3, [r4, #4]
 80200be:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80200c0:	9624      	str	r6, [sp, #144]	; 0x90
 80200c2:	3301      	adds	r3, #1
 80200c4:	2b07      	cmp	r3, #7
 80200c6:	9323      	str	r3, [sp, #140]	; 0x8c
 80200c8:	dc37      	bgt.n	802013a <_svfprintf_r+0xdca>
 80200ca:	3408      	adds	r4, #8
 80200cc:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80200ce:	9a05      	ldr	r2, [sp, #20]
 80200d0:	4293      	cmp	r3, r2
 80200d2:	db03      	blt.n	80200dc <_svfprintf_r+0xd6c>
 80200d4:	f01b 0f01 	tst.w	fp, #1
 80200d8:	f43f ad30 	beq.w	801fb3c <_svfprintf_r+0x7cc>
 80200dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80200de:	6023      	str	r3, [r4, #0]
 80200e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80200e2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80200e4:	6063      	str	r3, [r4, #4]
 80200e6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80200e8:	4413      	add	r3, r2
 80200ea:	9324      	str	r3, [sp, #144]	; 0x90
 80200ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80200ee:	3301      	adds	r3, #1
 80200f0:	2b07      	cmp	r3, #7
 80200f2:	9323      	str	r3, [sp, #140]	; 0x8c
 80200f4:	dc2b      	bgt.n	802014e <_svfprintf_r+0xdde>
 80200f6:	3408      	adds	r4, #8
 80200f8:	9b05      	ldr	r3, [sp, #20]
 80200fa:	1e5d      	subs	r5, r3, #1
 80200fc:	2d00      	cmp	r5, #0
 80200fe:	f77f ad1d 	ble.w	801fb3c <_svfprintf_r+0x7cc>
 8020102:	4e5b      	ldr	r6, [pc, #364]	; (8020270 <_svfprintf_r+0xf00>)
 8020104:	2710      	movs	r7, #16
 8020106:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 802010a:	2d10      	cmp	r5, #16
 802010c:	f103 0301 	add.w	r3, r3, #1
 8020110:	f104 0108 	add.w	r1, r4, #8
 8020114:	6026      	str	r6, [r4, #0]
 8020116:	dc24      	bgt.n	8020162 <_svfprintf_r+0xdf2>
 8020118:	6065      	str	r5, [r4, #4]
 802011a:	2b07      	cmp	r3, #7
 802011c:	4415      	add	r5, r2
 802011e:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 8020122:	f340 8286 	ble.w	8020632 <_svfprintf_r+0x12c2>
 8020126:	aa22      	add	r2, sp, #136	; 0x88
 8020128:	4641      	mov	r1, r8
 802012a:	4650      	mov	r0, sl
 802012c:	f004 f838 	bl	80241a0 <__ssprint_r>
 8020130:	2800      	cmp	r0, #0
 8020132:	f040 829f 	bne.w	8020674 <_svfprintf_r+0x1304>
 8020136:	ac25      	add	r4, sp, #148	; 0x94
 8020138:	e500      	b.n	801fb3c <_svfprintf_r+0x7cc>
 802013a:	aa22      	add	r2, sp, #136	; 0x88
 802013c:	4641      	mov	r1, r8
 802013e:	4650      	mov	r0, sl
 8020140:	f004 f82e 	bl	80241a0 <__ssprint_r>
 8020144:	2800      	cmp	r0, #0
 8020146:	f040 8295 	bne.w	8020674 <_svfprintf_r+0x1304>
 802014a:	ac25      	add	r4, sp, #148	; 0x94
 802014c:	e7be      	b.n	80200cc <_svfprintf_r+0xd5c>
 802014e:	aa22      	add	r2, sp, #136	; 0x88
 8020150:	4641      	mov	r1, r8
 8020152:	4650      	mov	r0, sl
 8020154:	f004 f824 	bl	80241a0 <__ssprint_r>
 8020158:	2800      	cmp	r0, #0
 802015a:	f040 828b 	bne.w	8020674 <_svfprintf_r+0x1304>
 802015e:	ac25      	add	r4, sp, #148	; 0x94
 8020160:	e7ca      	b.n	80200f8 <_svfprintf_r+0xd88>
 8020162:	3210      	adds	r2, #16
 8020164:	2b07      	cmp	r3, #7
 8020166:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 802016a:	6067      	str	r7, [r4, #4]
 802016c:	dd08      	ble.n	8020180 <_svfprintf_r+0xe10>
 802016e:	aa22      	add	r2, sp, #136	; 0x88
 8020170:	4641      	mov	r1, r8
 8020172:	4650      	mov	r0, sl
 8020174:	f004 f814 	bl	80241a0 <__ssprint_r>
 8020178:	2800      	cmp	r0, #0
 802017a:	f040 827b 	bne.w	8020674 <_svfprintf_r+0x1304>
 802017e:	a925      	add	r1, sp, #148	; 0x94
 8020180:	3d10      	subs	r5, #16
 8020182:	460c      	mov	r4, r1
 8020184:	e7bf      	b.n	8020106 <_svfprintf_r+0xd96>
 8020186:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8020188:	2b00      	cmp	r3, #0
 802018a:	dc73      	bgt.n	8020274 <_svfprintf_r+0xf04>
 802018c:	4b37      	ldr	r3, [pc, #220]	; (802026c <_svfprintf_r+0xefc>)
 802018e:	6023      	str	r3, [r4, #0]
 8020190:	2301      	movs	r3, #1
 8020192:	441e      	add	r6, r3
 8020194:	6063      	str	r3, [r4, #4]
 8020196:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8020198:	9624      	str	r6, [sp, #144]	; 0x90
 802019a:	3301      	adds	r3, #1
 802019c:	2b07      	cmp	r3, #7
 802019e:	9323      	str	r3, [sp, #140]	; 0x8c
 80201a0:	dc3d      	bgt.n	802021e <_svfprintf_r+0xeae>
 80201a2:	3408      	adds	r4, #8
 80201a4:	9905      	ldr	r1, [sp, #20]
 80201a6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80201a8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80201aa:	430a      	orrs	r2, r1
 80201ac:	f00b 0101 	and.w	r1, fp, #1
 80201b0:	430a      	orrs	r2, r1
 80201b2:	f43f acc3 	beq.w	801fb3c <_svfprintf_r+0x7cc>
 80201b6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80201b8:	6022      	str	r2, [r4, #0]
 80201ba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80201bc:	6062      	str	r2, [r4, #4]
 80201be:	4413      	add	r3, r2
 80201c0:	9324      	str	r3, [sp, #144]	; 0x90
 80201c2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80201c4:	3301      	adds	r3, #1
 80201c6:	2b07      	cmp	r3, #7
 80201c8:	9323      	str	r3, [sp, #140]	; 0x8c
 80201ca:	dc32      	bgt.n	8020232 <_svfprintf_r+0xec2>
 80201cc:	3408      	adds	r4, #8
 80201ce:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 80201d0:	2d00      	cmp	r5, #0
 80201d2:	da1b      	bge.n	802020c <_svfprintf_r+0xe9c>
 80201d4:	4e26      	ldr	r6, [pc, #152]	; (8020270 <_svfprintf_r+0xf00>)
 80201d6:	426d      	negs	r5, r5
 80201d8:	4623      	mov	r3, r4
 80201da:	2710      	movs	r7, #16
 80201dc:	e9dd 2123 	ldrd	r2, r1, [sp, #140]	; 0x8c
 80201e0:	2d10      	cmp	r5, #16
 80201e2:	f102 0201 	add.w	r2, r2, #1
 80201e6:	f104 0408 	add.w	r4, r4, #8
 80201ea:	601e      	str	r6, [r3, #0]
 80201ec:	dc2b      	bgt.n	8020246 <_svfprintf_r+0xed6>
 80201ee:	605d      	str	r5, [r3, #4]
 80201f0:	2a07      	cmp	r2, #7
 80201f2:	440d      	add	r5, r1
 80201f4:	e9cd 2523 	strd	r2, r5, [sp, #140]	; 0x8c
 80201f8:	dd08      	ble.n	802020c <_svfprintf_r+0xe9c>
 80201fa:	aa22      	add	r2, sp, #136	; 0x88
 80201fc:	4641      	mov	r1, r8
 80201fe:	4650      	mov	r0, sl
 8020200:	f003 ffce 	bl	80241a0 <__ssprint_r>
 8020204:	2800      	cmp	r0, #0
 8020206:	f040 8235 	bne.w	8020674 <_svfprintf_r+0x1304>
 802020a:	ac25      	add	r4, sp, #148	; 0x94
 802020c:	9b05      	ldr	r3, [sp, #20]
 802020e:	9a05      	ldr	r2, [sp, #20]
 8020210:	6063      	str	r3, [r4, #4]
 8020212:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8020214:	f8c4 9000 	str.w	r9, [r4]
 8020218:	4413      	add	r3, r2
 802021a:	9324      	str	r3, [sp, #144]	; 0x90
 802021c:	e487      	b.n	801fb2e <_svfprintf_r+0x7be>
 802021e:	aa22      	add	r2, sp, #136	; 0x88
 8020220:	4641      	mov	r1, r8
 8020222:	4650      	mov	r0, sl
 8020224:	f003 ffbc 	bl	80241a0 <__ssprint_r>
 8020228:	2800      	cmp	r0, #0
 802022a:	f040 8223 	bne.w	8020674 <_svfprintf_r+0x1304>
 802022e:	ac25      	add	r4, sp, #148	; 0x94
 8020230:	e7b8      	b.n	80201a4 <_svfprintf_r+0xe34>
 8020232:	aa22      	add	r2, sp, #136	; 0x88
 8020234:	4641      	mov	r1, r8
 8020236:	4650      	mov	r0, sl
 8020238:	f003 ffb2 	bl	80241a0 <__ssprint_r>
 802023c:	2800      	cmp	r0, #0
 802023e:	f040 8219 	bne.w	8020674 <_svfprintf_r+0x1304>
 8020242:	ac25      	add	r4, sp, #148	; 0x94
 8020244:	e7c3      	b.n	80201ce <_svfprintf_r+0xe5e>
 8020246:	3110      	adds	r1, #16
 8020248:	2a07      	cmp	r2, #7
 802024a:	e9cd 2123 	strd	r2, r1, [sp, #140]	; 0x8c
 802024e:	605f      	str	r7, [r3, #4]
 8020250:	dd08      	ble.n	8020264 <_svfprintf_r+0xef4>
 8020252:	aa22      	add	r2, sp, #136	; 0x88
 8020254:	4641      	mov	r1, r8
 8020256:	4650      	mov	r0, sl
 8020258:	f003 ffa2 	bl	80241a0 <__ssprint_r>
 802025c:	2800      	cmp	r0, #0
 802025e:	f040 8209 	bne.w	8020674 <_svfprintf_r+0x1304>
 8020262:	ac25      	add	r4, sp, #148	; 0x94
 8020264:	3d10      	subs	r5, #16
 8020266:	4623      	mov	r3, r4
 8020268:	e7b8      	b.n	80201dc <_svfprintf_r+0xe6c>
 802026a:	bf00      	nop
 802026c:	080707ee 	.word	0x080707ee
 8020270:	08070800 	.word	0x08070800
 8020274:	9f05      	ldr	r7, [sp, #20]
 8020276:	42af      	cmp	r7, r5
 8020278:	bfa8      	it	ge
 802027a:	462f      	movge	r7, r5
 802027c:	2f00      	cmp	r7, #0
 802027e:	dd0a      	ble.n	8020296 <_svfprintf_r+0xf26>
 8020280:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8020282:	3301      	adds	r3, #1
 8020284:	443e      	add	r6, r7
 8020286:	2b07      	cmp	r3, #7
 8020288:	e9c4 9700 	strd	r9, r7, [r4]
 802028c:	9624      	str	r6, [sp, #144]	; 0x90
 802028e:	9323      	str	r3, [sp, #140]	; 0x8c
 8020290:	f300 8085 	bgt.w	802039e <_svfprintf_r+0x102e>
 8020294:	3408      	adds	r4, #8
 8020296:	2f00      	cmp	r7, #0
 8020298:	bfac      	ite	ge
 802029a:	1bee      	subge	r6, r5, r7
 802029c:	462e      	movlt	r6, r5
 802029e:	2e00      	cmp	r6, #0
 80202a0:	dd19      	ble.n	80202d6 <_svfprintf_r+0xf66>
 80202a2:	4f97      	ldr	r7, [pc, #604]	; (8020500 <_svfprintf_r+0x1190>)
 80202a4:	6027      	str	r7, [r4, #0]
 80202a6:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80202aa:	2e10      	cmp	r6, #16
 80202ac:	f103 0301 	add.w	r3, r3, #1
 80202b0:	f104 0108 	add.w	r1, r4, #8
 80202b4:	dc7d      	bgt.n	80203b2 <_svfprintf_r+0x1042>
 80202b6:	6066      	str	r6, [r4, #4]
 80202b8:	2b07      	cmp	r3, #7
 80202ba:	4416      	add	r6, r2
 80202bc:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 80202c0:	f340 808a 	ble.w	80203d8 <_svfprintf_r+0x1068>
 80202c4:	aa22      	add	r2, sp, #136	; 0x88
 80202c6:	4641      	mov	r1, r8
 80202c8:	4650      	mov	r0, sl
 80202ca:	f003 ff69 	bl	80241a0 <__ssprint_r>
 80202ce:	2800      	cmp	r0, #0
 80202d0:	f040 81d0 	bne.w	8020674 <_svfprintf_r+0x1304>
 80202d4:	ac25      	add	r4, sp, #148	; 0x94
 80202d6:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 80202da:	444d      	add	r5, r9
 80202dc:	d00a      	beq.n	80202f4 <_svfprintf_r+0xf84>
 80202de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80202e0:	2b00      	cmp	r3, #0
 80202e2:	d17b      	bne.n	80203dc <_svfprintf_r+0x106c>
 80202e4:	9b08      	ldr	r3, [sp, #32]
 80202e6:	2b00      	cmp	r3, #0
 80202e8:	d17b      	bne.n	80203e2 <_svfprintf_r+0x1072>
 80202ea:	9b05      	ldr	r3, [sp, #20]
 80202ec:	444b      	add	r3, r9
 80202ee:	429d      	cmp	r5, r3
 80202f0:	bf28      	it	cs
 80202f2:	461d      	movcs	r5, r3
 80202f4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80202f6:	9a05      	ldr	r2, [sp, #20]
 80202f8:	4293      	cmp	r3, r2
 80202fa:	db02      	blt.n	8020302 <_svfprintf_r+0xf92>
 80202fc:	f01b 0f01 	tst.w	fp, #1
 8020300:	d00e      	beq.n	8020320 <_svfprintf_r+0xfb0>
 8020302:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8020304:	6023      	str	r3, [r4, #0]
 8020306:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8020308:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 802030a:	6063      	str	r3, [r4, #4]
 802030c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 802030e:	4413      	add	r3, r2
 8020310:	9324      	str	r3, [sp, #144]	; 0x90
 8020312:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8020314:	3301      	adds	r3, #1
 8020316:	2b07      	cmp	r3, #7
 8020318:	9323      	str	r3, [sp, #140]	; 0x8c
 802031a:	f300 80dd 	bgt.w	80204d8 <_svfprintf_r+0x1168>
 802031e:	3408      	adds	r4, #8
 8020320:	9b05      	ldr	r3, [sp, #20]
 8020322:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 8020324:	eb09 0203 	add.w	r2, r9, r3
 8020328:	1b9e      	subs	r6, r3, r6
 802032a:	1b52      	subs	r2, r2, r5
 802032c:	4296      	cmp	r6, r2
 802032e:	bfa8      	it	ge
 8020330:	4616      	movge	r6, r2
 8020332:	2e00      	cmp	r6, #0
 8020334:	dd0b      	ble.n	802034e <_svfprintf_r+0xfde>
 8020336:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8020338:	4433      	add	r3, r6
 802033a:	9324      	str	r3, [sp, #144]	; 0x90
 802033c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 802033e:	3301      	adds	r3, #1
 8020340:	2b07      	cmp	r3, #7
 8020342:	e9c4 5600 	strd	r5, r6, [r4]
 8020346:	9323      	str	r3, [sp, #140]	; 0x8c
 8020348:	f300 80d0 	bgt.w	80204ec <_svfprintf_r+0x117c>
 802034c:	3408      	adds	r4, #8
 802034e:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8020350:	9b05      	ldr	r3, [sp, #20]
 8020352:	2e00      	cmp	r6, #0
 8020354:	eba3 0505 	sub.w	r5, r3, r5
 8020358:	bfa8      	it	ge
 802035a:	1bad      	subge	r5, r5, r6
 802035c:	2d00      	cmp	r5, #0
 802035e:	f77f abed 	ble.w	801fb3c <_svfprintf_r+0x7cc>
 8020362:	4e67      	ldr	r6, [pc, #412]	; (8020500 <_svfprintf_r+0x1190>)
 8020364:	2710      	movs	r7, #16
 8020366:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 802036a:	2d10      	cmp	r5, #16
 802036c:	f103 0301 	add.w	r3, r3, #1
 8020370:	f104 0108 	add.w	r1, r4, #8
 8020374:	6026      	str	r6, [r4, #0]
 8020376:	f77f aecf 	ble.w	8020118 <_svfprintf_r+0xda8>
 802037a:	3210      	adds	r2, #16
 802037c:	2b07      	cmp	r3, #7
 802037e:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8020382:	6067      	str	r7, [r4, #4]
 8020384:	dd08      	ble.n	8020398 <_svfprintf_r+0x1028>
 8020386:	aa22      	add	r2, sp, #136	; 0x88
 8020388:	4641      	mov	r1, r8
 802038a:	4650      	mov	r0, sl
 802038c:	f003 ff08 	bl	80241a0 <__ssprint_r>
 8020390:	2800      	cmp	r0, #0
 8020392:	f040 816f 	bne.w	8020674 <_svfprintf_r+0x1304>
 8020396:	a925      	add	r1, sp, #148	; 0x94
 8020398:	3d10      	subs	r5, #16
 802039a:	460c      	mov	r4, r1
 802039c:	e7e3      	b.n	8020366 <_svfprintf_r+0xff6>
 802039e:	aa22      	add	r2, sp, #136	; 0x88
 80203a0:	4641      	mov	r1, r8
 80203a2:	4650      	mov	r0, sl
 80203a4:	f003 fefc 	bl	80241a0 <__ssprint_r>
 80203a8:	2800      	cmp	r0, #0
 80203aa:	f040 8163 	bne.w	8020674 <_svfprintf_r+0x1304>
 80203ae:	ac25      	add	r4, sp, #148	; 0x94
 80203b0:	e771      	b.n	8020296 <_svfprintf_r+0xf26>
 80203b2:	2010      	movs	r0, #16
 80203b4:	4402      	add	r2, r0
 80203b6:	2b07      	cmp	r3, #7
 80203b8:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80203bc:	6060      	str	r0, [r4, #4]
 80203be:	dd08      	ble.n	80203d2 <_svfprintf_r+0x1062>
 80203c0:	aa22      	add	r2, sp, #136	; 0x88
 80203c2:	4641      	mov	r1, r8
 80203c4:	4650      	mov	r0, sl
 80203c6:	f003 feeb 	bl	80241a0 <__ssprint_r>
 80203ca:	2800      	cmp	r0, #0
 80203cc:	f040 8152 	bne.w	8020674 <_svfprintf_r+0x1304>
 80203d0:	a925      	add	r1, sp, #148	; 0x94
 80203d2:	3e10      	subs	r6, #16
 80203d4:	460c      	mov	r4, r1
 80203d6:	e765      	b.n	80202a4 <_svfprintf_r+0xf34>
 80203d8:	460c      	mov	r4, r1
 80203da:	e77c      	b.n	80202d6 <_svfprintf_r+0xf66>
 80203dc:	9b08      	ldr	r3, [sp, #32]
 80203de:	2b00      	cmp	r3, #0
 80203e0:	d04a      	beq.n	8020478 <_svfprintf_r+0x1108>
 80203e2:	9b08      	ldr	r3, [sp, #32]
 80203e4:	3b01      	subs	r3, #1
 80203e6:	9308      	str	r3, [sp, #32]
 80203e8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80203ea:	6023      	str	r3, [r4, #0]
 80203ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80203ee:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80203f0:	6063      	str	r3, [r4, #4]
 80203f2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80203f4:	4413      	add	r3, r2
 80203f6:	9324      	str	r3, [sp, #144]	; 0x90
 80203f8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80203fa:	3301      	adds	r3, #1
 80203fc:	2b07      	cmp	r3, #7
 80203fe:	9323      	str	r3, [sp, #140]	; 0x8c
 8020400:	dc41      	bgt.n	8020486 <_svfprintf_r+0x1116>
 8020402:	3408      	adds	r4, #8
 8020404:	9b05      	ldr	r3, [sp, #20]
 8020406:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8020408:	eb09 0703 	add.w	r7, r9, r3
 802040c:	1b7b      	subs	r3, r7, r5
 802040e:	7817      	ldrb	r7, [r2, #0]
 8020410:	429f      	cmp	r7, r3
 8020412:	bfa8      	it	ge
 8020414:	461f      	movge	r7, r3
 8020416:	2f00      	cmp	r7, #0
 8020418:	dd0a      	ble.n	8020430 <_svfprintf_r+0x10c0>
 802041a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 802041c:	443b      	add	r3, r7
 802041e:	9324      	str	r3, [sp, #144]	; 0x90
 8020420:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8020422:	3301      	adds	r3, #1
 8020424:	2b07      	cmp	r3, #7
 8020426:	e9c4 5700 	strd	r5, r7, [r4]
 802042a:	9323      	str	r3, [sp, #140]	; 0x8c
 802042c:	dc35      	bgt.n	802049a <_svfprintf_r+0x112a>
 802042e:	3408      	adds	r4, #8
 8020430:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8020432:	781e      	ldrb	r6, [r3, #0]
 8020434:	2f00      	cmp	r7, #0
 8020436:	bfa8      	it	ge
 8020438:	1bf6      	subge	r6, r6, r7
 802043a:	2e00      	cmp	r6, #0
 802043c:	dd18      	ble.n	8020470 <_svfprintf_r+0x1100>
 802043e:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8020442:	482f      	ldr	r0, [pc, #188]	; (8020500 <_svfprintf_r+0x1190>)
 8020444:	6020      	str	r0, [r4, #0]
 8020446:	2e10      	cmp	r6, #16
 8020448:	f103 0301 	add.w	r3, r3, #1
 802044c:	f104 0108 	add.w	r1, r4, #8
 8020450:	dc2d      	bgt.n	80204ae <_svfprintf_r+0x113e>
 8020452:	4432      	add	r2, r6
 8020454:	2b07      	cmp	r3, #7
 8020456:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 802045a:	6066      	str	r6, [r4, #4]
 802045c:	dd3a      	ble.n	80204d4 <_svfprintf_r+0x1164>
 802045e:	aa22      	add	r2, sp, #136	; 0x88
 8020460:	4641      	mov	r1, r8
 8020462:	4650      	mov	r0, sl
 8020464:	f003 fe9c 	bl	80241a0 <__ssprint_r>
 8020468:	2800      	cmp	r0, #0
 802046a:	f040 8103 	bne.w	8020674 <_svfprintf_r+0x1304>
 802046e:	ac25      	add	r4, sp, #148	; 0x94
 8020470:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8020472:	781b      	ldrb	r3, [r3, #0]
 8020474:	441d      	add	r5, r3
 8020476:	e732      	b.n	80202de <_svfprintf_r+0xf6e>
 8020478:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802047a:	3b01      	subs	r3, #1
 802047c:	930a      	str	r3, [sp, #40]	; 0x28
 802047e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8020480:	3b01      	subs	r3, #1
 8020482:	9309      	str	r3, [sp, #36]	; 0x24
 8020484:	e7b0      	b.n	80203e8 <_svfprintf_r+0x1078>
 8020486:	aa22      	add	r2, sp, #136	; 0x88
 8020488:	4641      	mov	r1, r8
 802048a:	4650      	mov	r0, sl
 802048c:	f003 fe88 	bl	80241a0 <__ssprint_r>
 8020490:	2800      	cmp	r0, #0
 8020492:	f040 80ef 	bne.w	8020674 <_svfprintf_r+0x1304>
 8020496:	ac25      	add	r4, sp, #148	; 0x94
 8020498:	e7b4      	b.n	8020404 <_svfprintf_r+0x1094>
 802049a:	aa22      	add	r2, sp, #136	; 0x88
 802049c:	4641      	mov	r1, r8
 802049e:	4650      	mov	r0, sl
 80204a0:	f003 fe7e 	bl	80241a0 <__ssprint_r>
 80204a4:	2800      	cmp	r0, #0
 80204a6:	f040 80e5 	bne.w	8020674 <_svfprintf_r+0x1304>
 80204aa:	ac25      	add	r4, sp, #148	; 0x94
 80204ac:	e7c0      	b.n	8020430 <_svfprintf_r+0x10c0>
 80204ae:	2010      	movs	r0, #16
 80204b0:	4402      	add	r2, r0
 80204b2:	2b07      	cmp	r3, #7
 80204b4:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80204b8:	6060      	str	r0, [r4, #4]
 80204ba:	dd08      	ble.n	80204ce <_svfprintf_r+0x115e>
 80204bc:	aa22      	add	r2, sp, #136	; 0x88
 80204be:	4641      	mov	r1, r8
 80204c0:	4650      	mov	r0, sl
 80204c2:	f003 fe6d 	bl	80241a0 <__ssprint_r>
 80204c6:	2800      	cmp	r0, #0
 80204c8:	f040 80d4 	bne.w	8020674 <_svfprintf_r+0x1304>
 80204cc:	a925      	add	r1, sp, #148	; 0x94
 80204ce:	3e10      	subs	r6, #16
 80204d0:	460c      	mov	r4, r1
 80204d2:	e7b4      	b.n	802043e <_svfprintf_r+0x10ce>
 80204d4:	460c      	mov	r4, r1
 80204d6:	e7cb      	b.n	8020470 <_svfprintf_r+0x1100>
 80204d8:	aa22      	add	r2, sp, #136	; 0x88
 80204da:	4641      	mov	r1, r8
 80204dc:	4650      	mov	r0, sl
 80204de:	f003 fe5f 	bl	80241a0 <__ssprint_r>
 80204e2:	2800      	cmp	r0, #0
 80204e4:	f040 80c6 	bne.w	8020674 <_svfprintf_r+0x1304>
 80204e8:	ac25      	add	r4, sp, #148	; 0x94
 80204ea:	e719      	b.n	8020320 <_svfprintf_r+0xfb0>
 80204ec:	aa22      	add	r2, sp, #136	; 0x88
 80204ee:	4641      	mov	r1, r8
 80204f0:	4650      	mov	r0, sl
 80204f2:	f003 fe55 	bl	80241a0 <__ssprint_r>
 80204f6:	2800      	cmp	r0, #0
 80204f8:	f040 80bc 	bne.w	8020674 <_svfprintf_r+0x1304>
 80204fc:	ac25      	add	r4, sp, #148	; 0x94
 80204fe:	e726      	b.n	802034e <_svfprintf_r+0xfde>
 8020500:	08070800 	.word	0x08070800
 8020504:	9a05      	ldr	r2, [sp, #20]
 8020506:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8020508:	2a01      	cmp	r2, #1
 802050a:	f106 0601 	add.w	r6, r6, #1
 802050e:	f103 0301 	add.w	r3, r3, #1
 8020512:	f104 0508 	add.w	r5, r4, #8
 8020516:	dc02      	bgt.n	802051e <_svfprintf_r+0x11ae>
 8020518:	f01b 0f01 	tst.w	fp, #1
 802051c:	d07e      	beq.n	802061c <_svfprintf_r+0x12ac>
 802051e:	2201      	movs	r2, #1
 8020520:	2b07      	cmp	r3, #7
 8020522:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8020526:	f8c4 9000 	str.w	r9, [r4]
 802052a:	6062      	str	r2, [r4, #4]
 802052c:	dd08      	ble.n	8020540 <_svfprintf_r+0x11d0>
 802052e:	aa22      	add	r2, sp, #136	; 0x88
 8020530:	4641      	mov	r1, r8
 8020532:	4650      	mov	r0, sl
 8020534:	f003 fe34 	bl	80241a0 <__ssprint_r>
 8020538:	2800      	cmp	r0, #0
 802053a:	f040 809b 	bne.w	8020674 <_svfprintf_r+0x1304>
 802053e:	ad25      	add	r5, sp, #148	; 0x94
 8020540:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8020542:	602b      	str	r3, [r5, #0]
 8020544:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8020546:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8020548:	606b      	str	r3, [r5, #4]
 802054a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 802054c:	4413      	add	r3, r2
 802054e:	9324      	str	r3, [sp, #144]	; 0x90
 8020550:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8020552:	3301      	adds	r3, #1
 8020554:	2b07      	cmp	r3, #7
 8020556:	9323      	str	r3, [sp, #140]	; 0x8c
 8020558:	dc32      	bgt.n	80205c0 <_svfprintf_r+0x1250>
 802055a:	3508      	adds	r5, #8
 802055c:	9b05      	ldr	r3, [sp, #20]
 802055e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8020562:	1e5c      	subs	r4, r3, #1
 8020564:	2200      	movs	r2, #0
 8020566:	2300      	movs	r3, #0
 8020568:	f7e0 fabe 	bl	8000ae8 <__aeabi_dcmpeq>
 802056c:	2800      	cmp	r0, #0
 802056e:	d130      	bne.n	80205d2 <_svfprintf_r+0x1262>
 8020570:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8020572:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8020574:	9a05      	ldr	r2, [sp, #20]
 8020576:	3101      	adds	r1, #1
 8020578:	3b01      	subs	r3, #1
 802057a:	f109 0001 	add.w	r0, r9, #1
 802057e:	4413      	add	r3, r2
 8020580:	2907      	cmp	r1, #7
 8020582:	e9c5 0400 	strd	r0, r4, [r5]
 8020586:	e9cd 1323 	strd	r1, r3, [sp, #140]	; 0x8c
 802058a:	dd50      	ble.n	802062e <_svfprintf_r+0x12be>
 802058c:	aa22      	add	r2, sp, #136	; 0x88
 802058e:	4641      	mov	r1, r8
 8020590:	4650      	mov	r0, sl
 8020592:	f003 fe05 	bl	80241a0 <__ssprint_r>
 8020596:	2800      	cmp	r0, #0
 8020598:	d16c      	bne.n	8020674 <_svfprintf_r+0x1304>
 802059a:	ad25      	add	r5, sp, #148	; 0x94
 802059c:	ab1e      	add	r3, sp, #120	; 0x78
 802059e:	602b      	str	r3, [r5, #0]
 80205a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80205a2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80205a4:	606b      	str	r3, [r5, #4]
 80205a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80205a8:	4413      	add	r3, r2
 80205aa:	9324      	str	r3, [sp, #144]	; 0x90
 80205ac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80205ae:	3301      	adds	r3, #1
 80205b0:	2b07      	cmp	r3, #7
 80205b2:	9323      	str	r3, [sp, #140]	; 0x8c
 80205b4:	f73f adb7 	bgt.w	8020126 <_svfprintf_r+0xdb6>
 80205b8:	f105 0408 	add.w	r4, r5, #8
 80205bc:	f7ff babe 	b.w	801fb3c <_svfprintf_r+0x7cc>
 80205c0:	aa22      	add	r2, sp, #136	; 0x88
 80205c2:	4641      	mov	r1, r8
 80205c4:	4650      	mov	r0, sl
 80205c6:	f003 fdeb 	bl	80241a0 <__ssprint_r>
 80205ca:	2800      	cmp	r0, #0
 80205cc:	d152      	bne.n	8020674 <_svfprintf_r+0x1304>
 80205ce:	ad25      	add	r5, sp, #148	; 0x94
 80205d0:	e7c4      	b.n	802055c <_svfprintf_r+0x11ec>
 80205d2:	2c00      	cmp	r4, #0
 80205d4:	dde2      	ble.n	802059c <_svfprintf_r+0x122c>
 80205d6:	4e56      	ldr	r6, [pc, #344]	; (8020730 <_svfprintf_r+0x13c0>)
 80205d8:	2710      	movs	r7, #16
 80205da:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80205de:	2c10      	cmp	r4, #16
 80205e0:	f103 0301 	add.w	r3, r3, #1
 80205e4:	f105 0108 	add.w	r1, r5, #8
 80205e8:	602e      	str	r6, [r5, #0]
 80205ea:	dc07      	bgt.n	80205fc <_svfprintf_r+0x128c>
 80205ec:	606c      	str	r4, [r5, #4]
 80205ee:	2b07      	cmp	r3, #7
 80205f0:	4414      	add	r4, r2
 80205f2:	e9cd 3423 	strd	r3, r4, [sp, #140]	; 0x8c
 80205f6:	dcc9      	bgt.n	802058c <_svfprintf_r+0x121c>
 80205f8:	460d      	mov	r5, r1
 80205fa:	e7cf      	b.n	802059c <_svfprintf_r+0x122c>
 80205fc:	3210      	adds	r2, #16
 80205fe:	2b07      	cmp	r3, #7
 8020600:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8020604:	606f      	str	r7, [r5, #4]
 8020606:	dd06      	ble.n	8020616 <_svfprintf_r+0x12a6>
 8020608:	aa22      	add	r2, sp, #136	; 0x88
 802060a:	4641      	mov	r1, r8
 802060c:	4650      	mov	r0, sl
 802060e:	f003 fdc7 	bl	80241a0 <__ssprint_r>
 8020612:	bb78      	cbnz	r0, 8020674 <_svfprintf_r+0x1304>
 8020614:	a925      	add	r1, sp, #148	; 0x94
 8020616:	3c10      	subs	r4, #16
 8020618:	460d      	mov	r5, r1
 802061a:	e7de      	b.n	80205da <_svfprintf_r+0x126a>
 802061c:	2201      	movs	r2, #1
 802061e:	2b07      	cmp	r3, #7
 8020620:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8020624:	f8c4 9000 	str.w	r9, [r4]
 8020628:	6062      	str	r2, [r4, #4]
 802062a:	ddb7      	ble.n	802059c <_svfprintf_r+0x122c>
 802062c:	e7ae      	b.n	802058c <_svfprintf_r+0x121c>
 802062e:	3508      	adds	r5, #8
 8020630:	e7b4      	b.n	802059c <_svfprintf_r+0x122c>
 8020632:	460c      	mov	r4, r1
 8020634:	f7ff ba82 	b.w	801fb3c <_svfprintf_r+0x7cc>
 8020638:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 802063c:	1a9d      	subs	r5, r3, r2
 802063e:	2d00      	cmp	r5, #0
 8020640:	f77f aa80 	ble.w	801fb44 <_svfprintf_r+0x7d4>
 8020644:	4e3b      	ldr	r6, [pc, #236]	; (8020734 <_svfprintf_r+0x13c4>)
 8020646:	2710      	movs	r7, #16
 8020648:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 802064c:	2d10      	cmp	r5, #16
 802064e:	f103 0301 	add.w	r3, r3, #1
 8020652:	6026      	str	r6, [r4, #0]
 8020654:	dc18      	bgt.n	8020688 <_svfprintf_r+0x1318>
 8020656:	6065      	str	r5, [r4, #4]
 8020658:	2b07      	cmp	r3, #7
 802065a:	4415      	add	r5, r2
 802065c:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 8020660:	f77f aa70 	ble.w	801fb44 <_svfprintf_r+0x7d4>
 8020664:	aa22      	add	r2, sp, #136	; 0x88
 8020666:	4641      	mov	r1, r8
 8020668:	4650      	mov	r0, sl
 802066a:	f003 fd99 	bl	80241a0 <__ssprint_r>
 802066e:	2800      	cmp	r0, #0
 8020670:	f43f aa68 	beq.w	801fb44 <_svfprintf_r+0x7d4>
 8020674:	9b03      	ldr	r3, [sp, #12]
 8020676:	2b00      	cmp	r3, #0
 8020678:	f43f a887 	beq.w	801f78a <_svfprintf_r+0x41a>
 802067c:	4619      	mov	r1, r3
 802067e:	4650      	mov	r0, sl
 8020680:	f002 fb30 	bl	8022ce4 <_free_r>
 8020684:	f7ff b881 	b.w	801f78a <_svfprintf_r+0x41a>
 8020688:	3210      	adds	r2, #16
 802068a:	2b07      	cmp	r3, #7
 802068c:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8020690:	6067      	str	r7, [r4, #4]
 8020692:	dc02      	bgt.n	802069a <_svfprintf_r+0x132a>
 8020694:	3408      	adds	r4, #8
 8020696:	3d10      	subs	r5, #16
 8020698:	e7d6      	b.n	8020648 <_svfprintf_r+0x12d8>
 802069a:	aa22      	add	r2, sp, #136	; 0x88
 802069c:	4641      	mov	r1, r8
 802069e:	4650      	mov	r0, sl
 80206a0:	f003 fd7e 	bl	80241a0 <__ssprint_r>
 80206a4:	2800      	cmp	r0, #0
 80206a6:	d1e5      	bne.n	8020674 <_svfprintf_r+0x1304>
 80206a8:	ac25      	add	r4, sp, #148	; 0x94
 80206aa:	e7f4      	b.n	8020696 <_svfprintf_r+0x1326>
 80206ac:	9903      	ldr	r1, [sp, #12]
 80206ae:	4650      	mov	r0, sl
 80206b0:	f002 fb18 	bl	8022ce4 <_free_r>
 80206b4:	f7ff ba5e 	b.w	801fb74 <_svfprintf_r+0x804>
 80206b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80206ba:	2b00      	cmp	r3, #0
 80206bc:	f43f a865 	beq.w	801f78a <_svfprintf_r+0x41a>
 80206c0:	aa22      	add	r2, sp, #136	; 0x88
 80206c2:	4641      	mov	r1, r8
 80206c4:	4650      	mov	r0, sl
 80206c6:	f003 fd6b 	bl	80241a0 <__ssprint_r>
 80206ca:	f7ff b85e 	b.w	801f78a <_svfprintf_r+0x41a>
 80206ce:	ea56 0205 	orrs.w	r2, r6, r5
 80206d2:	465f      	mov	r7, fp
 80206d4:	f43f ab78 	beq.w	801fdc8 <_svfprintf_r+0xa58>
 80206d8:	2b01      	cmp	r3, #1
 80206da:	f43f ac15 	beq.w	801ff08 <_svfprintf_r+0xb98>
 80206de:	2b02      	cmp	r3, #2
 80206e0:	f50d 799c 	add.w	r9, sp, #312	; 0x138
 80206e4:	f43f ac5b 	beq.w	801ff9e <_svfprintf_r+0xc2e>
 80206e8:	f006 0307 	and.w	r3, r6, #7
 80206ec:	08f6      	lsrs	r6, r6, #3
 80206ee:	ea46 7645 	orr.w	r6, r6, r5, lsl #29
 80206f2:	08ed      	lsrs	r5, r5, #3
 80206f4:	3330      	adds	r3, #48	; 0x30
 80206f6:	ea56 0105 	orrs.w	r1, r6, r5
 80206fa:	464a      	mov	r2, r9
 80206fc:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8020700:	d1f2      	bne.n	80206e8 <_svfprintf_r+0x1378>
 8020702:	07f9      	lsls	r1, r7, #31
 8020704:	d506      	bpl.n	8020714 <_svfprintf_r+0x13a4>
 8020706:	2b30      	cmp	r3, #48	; 0x30
 8020708:	d004      	beq.n	8020714 <_svfprintf_r+0x13a4>
 802070a:	2330      	movs	r3, #48	; 0x30
 802070c:	f809 3c01 	strb.w	r3, [r9, #-1]
 8020710:	f1a2 0902 	sub.w	r9, r2, #2
 8020714:	ab4e      	add	r3, sp, #312	; 0x138
 8020716:	eba3 0309 	sub.w	r3, r3, r9
 802071a:	9e04      	ldr	r6, [sp, #16]
 802071c:	9304      	str	r3, [sp, #16]
 802071e:	2300      	movs	r3, #0
 8020720:	46bb      	mov	fp, r7
 8020722:	9303      	str	r3, [sp, #12]
 8020724:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8020728:	461d      	mov	r5, r3
 802072a:	f7ff b94d 	b.w	801f9c8 <_svfprintf_r+0x658>
 802072e:	bf00      	nop
 8020730:	08070800 	.word	0x08070800
 8020734:	080707f0 	.word	0x080707f0

08020738 <_vfprintf_r>:
 8020738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802073c:	ed2d 8b04 	vpush	{d8-d9}
 8020740:	b0cf      	sub	sp, #316	; 0x13c
 8020742:	4689      	mov	r9, r1
 8020744:	4690      	mov	r8, r2
 8020746:	461c      	mov	r4, r3
 8020748:	461e      	mov	r6, r3
 802074a:	4682      	mov	sl, r0
 802074c:	f002 fcf4 	bl	8023138 <_localeconv_r>
 8020750:	6803      	ldr	r3, [r0, #0]
 8020752:	9313      	str	r3, [sp, #76]	; 0x4c
 8020754:	4618      	mov	r0, r3
 8020756:	f7df fd4b 	bl	80001f0 <strlen>
 802075a:	900e      	str	r0, [sp, #56]	; 0x38
 802075c:	f1ba 0f00 	cmp.w	sl, #0
 8020760:	d005      	beq.n	802076e <_vfprintf_r+0x36>
 8020762:	f8da 3038 	ldr.w	r3, [sl, #56]	; 0x38
 8020766:	b913      	cbnz	r3, 802076e <_vfprintf_r+0x36>
 8020768:	4650      	mov	r0, sl
 802076a:	f002 fa2b 	bl	8022bc4 <__sinit>
 802076e:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 8020772:	07d8      	lsls	r0, r3, #31
 8020774:	d407      	bmi.n	8020786 <_vfprintf_r+0x4e>
 8020776:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 802077a:	0599      	lsls	r1, r3, #22
 802077c:	d403      	bmi.n	8020786 <_vfprintf_r+0x4e>
 802077e:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 8020782:	f002 fcdf 	bl	8023144 <__retarget_lock_acquire_recursive>
 8020786:	f9b9 300c 	ldrsh.w	r3, [r9, #12]
 802078a:	049a      	lsls	r2, r3, #18
 802078c:	d409      	bmi.n	80207a2 <_vfprintf_r+0x6a>
 802078e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8020792:	f8a9 300c 	strh.w	r3, [r9, #12]
 8020796:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 802079a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 802079e:	f8c9 3064 	str.w	r3, [r9, #100]	; 0x64
 80207a2:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80207a6:	071b      	lsls	r3, r3, #28
 80207a8:	d502      	bpl.n	80207b0 <_vfprintf_r+0x78>
 80207aa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80207ae:	b9d3      	cbnz	r3, 80207e6 <_vfprintf_r+0xae>
 80207b0:	4649      	mov	r1, r9
 80207b2:	4650      	mov	r0, sl
 80207b4:	f001 fa3a 	bl	8021c2c <__swsetup_r>
 80207b8:	b1a8      	cbz	r0, 80207e6 <_vfprintf_r+0xae>
 80207ba:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 80207be:	07df      	lsls	r7, r3, #31
 80207c0:	d508      	bpl.n	80207d4 <_vfprintf_r+0x9c>
 80207c2:	f04f 33ff 	mov.w	r3, #4294967295
 80207c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80207c8:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80207ca:	b04f      	add	sp, #316	; 0x13c
 80207cc:	ecbd 8b04 	vpop	{d8-d9}
 80207d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80207d4:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80207d8:	059e      	lsls	r6, r3, #22
 80207da:	d4f2      	bmi.n	80207c2 <_vfprintf_r+0x8a>
 80207dc:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 80207e0:	f002 fcb1 	bl	8023146 <__retarget_lock_release_recursive>
 80207e4:	e7ed      	b.n	80207c2 <_vfprintf_r+0x8a>
 80207e6:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80207ea:	f003 021a 	and.w	r2, r3, #26
 80207ee:	2a0a      	cmp	r2, #10
 80207f0:	d118      	bne.n	8020824 <_vfprintf_r+0xec>
 80207f2:	f9b9 200e 	ldrsh.w	r2, [r9, #14]
 80207f6:	2a00      	cmp	r2, #0
 80207f8:	db14      	blt.n	8020824 <_vfprintf_r+0xec>
 80207fa:	f8d9 2064 	ldr.w	r2, [r9, #100]	; 0x64
 80207fe:	07d5      	lsls	r5, r2, #31
 8020800:	d405      	bmi.n	802080e <_vfprintf_r+0xd6>
 8020802:	0598      	lsls	r0, r3, #22
 8020804:	d403      	bmi.n	802080e <_vfprintf_r+0xd6>
 8020806:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 802080a:	f002 fc9c 	bl	8023146 <__retarget_lock_release_recursive>
 802080e:	4623      	mov	r3, r4
 8020810:	4642      	mov	r2, r8
 8020812:	4649      	mov	r1, r9
 8020814:	4650      	mov	r0, sl
 8020816:	b04f      	add	sp, #316	; 0x13c
 8020818:	ecbd 8b04 	vpop	{d8-d9}
 802081c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020820:	f001 b9c4 	b.w	8021bac <__sbprintf>
 8020824:	ed9f 7b92 	vldr	d7, [pc, #584]	; 8020a70 <_vfprintf_r+0x338>
 8020828:	2500      	movs	r5, #0
 802082a:	e9cd 5523 	strd	r5, r5, [sp, #140]	; 0x8c
 802082e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8020832:	e9cd 5515 	strd	r5, r5, [sp, #84]	; 0x54
 8020836:	ac25      	add	r4, sp, #148	; 0x94
 8020838:	9422      	str	r4, [sp, #136]	; 0x88
 802083a:	9505      	str	r5, [sp, #20]
 802083c:	950a      	str	r5, [sp, #40]	; 0x28
 802083e:	9512      	str	r5, [sp, #72]	; 0x48
 8020840:	9514      	str	r5, [sp, #80]	; 0x50
 8020842:	950f      	str	r5, [sp, #60]	; 0x3c
 8020844:	4643      	mov	r3, r8
 8020846:	461d      	mov	r5, r3
 8020848:	f813 2b01 	ldrb.w	r2, [r3], #1
 802084c:	b10a      	cbz	r2, 8020852 <_vfprintf_r+0x11a>
 802084e:	2a25      	cmp	r2, #37	; 0x25
 8020850:	d1f9      	bne.n	8020846 <_vfprintf_r+0x10e>
 8020852:	ebb5 0708 	subs.w	r7, r5, r8
 8020856:	d00d      	beq.n	8020874 <_vfprintf_r+0x13c>
 8020858:	9b24      	ldr	r3, [sp, #144]	; 0x90
 802085a:	443b      	add	r3, r7
 802085c:	9324      	str	r3, [sp, #144]	; 0x90
 802085e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8020860:	3301      	adds	r3, #1
 8020862:	2b07      	cmp	r3, #7
 8020864:	e9c4 8700 	strd	r8, r7, [r4]
 8020868:	9323      	str	r3, [sp, #140]	; 0x8c
 802086a:	dc79      	bgt.n	8020960 <_vfprintf_r+0x228>
 802086c:	3408      	adds	r4, #8
 802086e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8020870:	443b      	add	r3, r7
 8020872:	930f      	str	r3, [sp, #60]	; 0x3c
 8020874:	782b      	ldrb	r3, [r5, #0]
 8020876:	2b00      	cmp	r3, #0
 8020878:	f001 8154 	beq.w	8021b24 <_vfprintf_r+0x13ec>
 802087c:	2300      	movs	r3, #0
 802087e:	f04f 32ff 	mov.w	r2, #4294967295
 8020882:	3501      	adds	r5, #1
 8020884:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8020888:	9204      	str	r2, [sp, #16]
 802088a:	9310      	str	r3, [sp, #64]	; 0x40
 802088c:	469b      	mov	fp, r3
 802088e:	270a      	movs	r7, #10
 8020890:	212b      	movs	r1, #43	; 0x2b
 8020892:	462b      	mov	r3, r5
 8020894:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020898:	9206      	str	r2, [sp, #24]
 802089a:	930b      	str	r3, [sp, #44]	; 0x2c
 802089c:	9b06      	ldr	r3, [sp, #24]
 802089e:	3b20      	subs	r3, #32
 80208a0:	2b5a      	cmp	r3, #90	; 0x5a
 80208a2:	f200 85c8 	bhi.w	8021436 <_vfprintf_r+0xcfe>
 80208a6:	e8df f013 	tbh	[pc, r3, lsl #1]
 80208aa:	007e      	.short	0x007e
 80208ac:	05c605c6 	.word	0x05c605c6
 80208b0:	05c60086 	.word	0x05c60086
 80208b4:	05c605c6 	.word	0x05c605c6
 80208b8:	05c60065 	.word	0x05c60065
 80208bc:	008905c6 	.word	0x008905c6
 80208c0:	05c60093 	.word	0x05c60093
 80208c4:	00960090 	.word	0x00960090
 80208c8:	00b205c6 	.word	0x00b205c6
 80208cc:	00b500b5 	.word	0x00b500b5
 80208d0:	00b500b5 	.word	0x00b500b5
 80208d4:	00b500b5 	.word	0x00b500b5
 80208d8:	00b500b5 	.word	0x00b500b5
 80208dc:	05c600b5 	.word	0x05c600b5
 80208e0:	05c605c6 	.word	0x05c605c6
 80208e4:	05c605c6 	.word	0x05c605c6
 80208e8:	05c605c6 	.word	0x05c605c6
 80208ec:	05c6012a 	.word	0x05c6012a
 80208f0:	00fa00e7 	.word	0x00fa00e7
 80208f4:	012a012a 	.word	0x012a012a
 80208f8:	05c6012a 	.word	0x05c6012a
 80208fc:	05c605c6 	.word	0x05c605c6
 8020900:	00c505c6 	.word	0x00c505c6
 8020904:	05c605c6 	.word	0x05c605c6
 8020908:	05c604a0 	.word	0x05c604a0
 802090c:	05c605c6 	.word	0x05c605c6
 8020910:	05c604ea 	.word	0x05c604ea
 8020914:	05c6050b 	.word	0x05c6050b
 8020918:	052d05c6 	.word	0x052d05c6
 802091c:	05c605c6 	.word	0x05c605c6
 8020920:	05c605c6 	.word	0x05c605c6
 8020924:	05c605c6 	.word	0x05c605c6
 8020928:	05c605c6 	.word	0x05c605c6
 802092c:	05c6012a 	.word	0x05c6012a
 8020930:	00fc00e7 	.word	0x00fc00e7
 8020934:	012a012a 	.word	0x012a012a
 8020938:	00c8012a 	.word	0x00c8012a
 802093c:	00dc00fc 	.word	0x00dc00fc
 8020940:	00d505c6 	.word	0x00d505c6
 8020944:	047b05c6 	.word	0x047b05c6
 8020948:	04d804a2 	.word	0x04d804a2
 802094c:	05c600dc 	.word	0x05c600dc
 8020950:	007c04ea 	.word	0x007c04ea
 8020954:	05c6050d 	.word	0x05c6050d
 8020958:	054c05c6 	.word	0x054c05c6
 802095c:	007c05c6 	.word	0x007c05c6
 8020960:	aa22      	add	r2, sp, #136	; 0x88
 8020962:	4649      	mov	r1, r9
 8020964:	4650      	mov	r0, sl
 8020966:	f003 fca3 	bl	80242b0 <__sprint_r>
 802096a:	2800      	cmp	r0, #0
 802096c:	f040 8135 	bne.w	8020bda <_vfprintf_r+0x4a2>
 8020970:	ac25      	add	r4, sp, #148	; 0x94
 8020972:	e77c      	b.n	802086e <_vfprintf_r+0x136>
 8020974:	4650      	mov	r0, sl
 8020976:	f002 fbdf 	bl	8023138 <_localeconv_r>
 802097a:	6843      	ldr	r3, [r0, #4]
 802097c:	9314      	str	r3, [sp, #80]	; 0x50
 802097e:	4618      	mov	r0, r3
 8020980:	f7df fc36 	bl	80001f0 <strlen>
 8020984:	9012      	str	r0, [sp, #72]	; 0x48
 8020986:	4650      	mov	r0, sl
 8020988:	f002 fbd6 	bl	8023138 <_localeconv_r>
 802098c:	6883      	ldr	r3, [r0, #8]
 802098e:	930a      	str	r3, [sp, #40]	; 0x28
 8020990:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8020992:	212b      	movs	r1, #43	; 0x2b
 8020994:	b12b      	cbz	r3, 80209a2 <_vfprintf_r+0x26a>
 8020996:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8020998:	b11b      	cbz	r3, 80209a2 <_vfprintf_r+0x26a>
 802099a:	781b      	ldrb	r3, [r3, #0]
 802099c:	b10b      	cbz	r3, 80209a2 <_vfprintf_r+0x26a>
 802099e:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 80209a2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80209a4:	e775      	b.n	8020892 <_vfprintf_r+0x15a>
 80209a6:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 80209aa:	2b00      	cmp	r3, #0
 80209ac:	d1f9      	bne.n	80209a2 <_vfprintf_r+0x26a>
 80209ae:	2320      	movs	r3, #32
 80209b0:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 80209b4:	e7f5      	b.n	80209a2 <_vfprintf_r+0x26a>
 80209b6:	f04b 0b01 	orr.w	fp, fp, #1
 80209ba:	e7f2      	b.n	80209a2 <_vfprintf_r+0x26a>
 80209bc:	f856 3b04 	ldr.w	r3, [r6], #4
 80209c0:	9310      	str	r3, [sp, #64]	; 0x40
 80209c2:	2b00      	cmp	r3, #0
 80209c4:	daed      	bge.n	80209a2 <_vfprintf_r+0x26a>
 80209c6:	425b      	negs	r3, r3
 80209c8:	9310      	str	r3, [sp, #64]	; 0x40
 80209ca:	f04b 0b04 	orr.w	fp, fp, #4
 80209ce:	e7e8      	b.n	80209a2 <_vfprintf_r+0x26a>
 80209d0:	f88d 106b 	strb.w	r1, [sp, #107]	; 0x6b
 80209d4:	e7e5      	b.n	80209a2 <_vfprintf_r+0x26a>
 80209d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80209d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80209dc:	9206      	str	r2, [sp, #24]
 80209de:	2a2a      	cmp	r2, #42	; 0x2a
 80209e0:	d112      	bne.n	8020a08 <_vfprintf_r+0x2d0>
 80209e2:	f856 0b04 	ldr.w	r0, [r6], #4
 80209e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80209e8:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 80209ec:	9204      	str	r2, [sp, #16]
 80209ee:	e7d8      	b.n	80209a2 <_vfprintf_r+0x26a>
 80209f0:	9804      	ldr	r0, [sp, #16]
 80209f2:	fb07 2200 	mla	r2, r7, r0, r2
 80209f6:	9204      	str	r2, [sp, #16]
 80209f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80209fc:	9206      	str	r2, [sp, #24]
 80209fe:	9a06      	ldr	r2, [sp, #24]
 8020a00:	3a30      	subs	r2, #48	; 0x30
 8020a02:	2a09      	cmp	r2, #9
 8020a04:	d9f4      	bls.n	80209f0 <_vfprintf_r+0x2b8>
 8020a06:	e748      	b.n	802089a <_vfprintf_r+0x162>
 8020a08:	2200      	movs	r2, #0
 8020a0a:	9204      	str	r2, [sp, #16]
 8020a0c:	e7f7      	b.n	80209fe <_vfprintf_r+0x2c6>
 8020a0e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 8020a12:	e7c6      	b.n	80209a2 <_vfprintf_r+0x26a>
 8020a14:	2200      	movs	r2, #0
 8020a16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8020a18:	9210      	str	r2, [sp, #64]	; 0x40
 8020a1a:	9a06      	ldr	r2, [sp, #24]
 8020a1c:	9810      	ldr	r0, [sp, #64]	; 0x40
 8020a1e:	3a30      	subs	r2, #48	; 0x30
 8020a20:	fb07 2200 	mla	r2, r7, r0, r2
 8020a24:	9210      	str	r2, [sp, #64]	; 0x40
 8020a26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020a2a:	9206      	str	r2, [sp, #24]
 8020a2c:	3a30      	subs	r2, #48	; 0x30
 8020a2e:	2a09      	cmp	r2, #9
 8020a30:	d9f3      	bls.n	8020a1a <_vfprintf_r+0x2e2>
 8020a32:	e732      	b.n	802089a <_vfprintf_r+0x162>
 8020a34:	f04b 0b08 	orr.w	fp, fp, #8
 8020a38:	e7b3      	b.n	80209a2 <_vfprintf_r+0x26a>
 8020a3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8020a3c:	781b      	ldrb	r3, [r3, #0]
 8020a3e:	2b68      	cmp	r3, #104	; 0x68
 8020a40:	bf01      	itttt	eq
 8020a42:	9b0b      	ldreq	r3, [sp, #44]	; 0x2c
 8020a44:	3301      	addeq	r3, #1
 8020a46:	930b      	streq	r3, [sp, #44]	; 0x2c
 8020a48:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 8020a4c:	bf18      	it	ne
 8020a4e:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 8020a52:	e7a6      	b.n	80209a2 <_vfprintf_r+0x26a>
 8020a54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8020a56:	781b      	ldrb	r3, [r3, #0]
 8020a58:	2b6c      	cmp	r3, #108	; 0x6c
 8020a5a:	d105      	bne.n	8020a68 <_vfprintf_r+0x330>
 8020a5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8020a5e:	3301      	adds	r3, #1
 8020a60:	930b      	str	r3, [sp, #44]	; 0x2c
 8020a62:	f04b 0b20 	orr.w	fp, fp, #32
 8020a66:	e79c      	b.n	80209a2 <_vfprintf_r+0x26a>
 8020a68:	f04b 0b10 	orr.w	fp, fp, #16
 8020a6c:	e799      	b.n	80209a2 <_vfprintf_r+0x26a>
 8020a6e:	bf00      	nop
	...
 8020a78:	4632      	mov	r2, r6
 8020a7a:	2000      	movs	r0, #0
 8020a7c:	f852 3b04 	ldr.w	r3, [r2], #4
 8020a80:	9207      	str	r2, [sp, #28]
 8020a82:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 8020a86:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 8020a8a:	2301      	movs	r3, #1
 8020a8c:	e9cd 0008 	strd	r0, r0, [sp, #32]
 8020a90:	9003      	str	r0, [sp, #12]
 8020a92:	9304      	str	r3, [sp, #16]
 8020a94:	4606      	mov	r6, r0
 8020a96:	4605      	mov	r5, r0
 8020a98:	f10d 08d4 	add.w	r8, sp, #212	; 0xd4
 8020a9c:	e1c6      	b.n	8020e2c <_vfprintf_r+0x6f4>
 8020a9e:	f04b 0b10 	orr.w	fp, fp, #16
 8020aa2:	f01b 0f20 	tst.w	fp, #32
 8020aa6:	d012      	beq.n	8020ace <_vfprintf_r+0x396>
 8020aa8:	3607      	adds	r6, #7
 8020aaa:	f026 0307 	bic.w	r3, r6, #7
 8020aae:	461a      	mov	r2, r3
 8020ab0:	685d      	ldr	r5, [r3, #4]
 8020ab2:	f852 6b08 	ldr.w	r6, [r2], #8
 8020ab6:	9207      	str	r2, [sp, #28]
 8020ab8:	2d00      	cmp	r5, #0
 8020aba:	da06      	bge.n	8020aca <_vfprintf_r+0x392>
 8020abc:	4276      	negs	r6, r6
 8020abe:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8020ac2:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8020ac6:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8020aca:	2301      	movs	r3, #1
 8020acc:	e3a0      	b.n	8021210 <_vfprintf_r+0xad8>
 8020ace:	4633      	mov	r3, r6
 8020ad0:	f01b 0f10 	tst.w	fp, #16
 8020ad4:	f853 5b04 	ldr.w	r5, [r3], #4
 8020ad8:	9307      	str	r3, [sp, #28]
 8020ada:	d002      	beq.n	8020ae2 <_vfprintf_r+0x3aa>
 8020adc:	462e      	mov	r6, r5
 8020ade:	17ed      	asrs	r5, r5, #31
 8020ae0:	e7ea      	b.n	8020ab8 <_vfprintf_r+0x380>
 8020ae2:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8020ae6:	d003      	beq.n	8020af0 <_vfprintf_r+0x3b8>
 8020ae8:	b22e      	sxth	r6, r5
 8020aea:	f345 35c0 	sbfx	r5, r5, #15, #1
 8020aee:	e7e3      	b.n	8020ab8 <_vfprintf_r+0x380>
 8020af0:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8020af4:	d0f2      	beq.n	8020adc <_vfprintf_r+0x3a4>
 8020af6:	b26e      	sxtb	r6, r5
 8020af8:	f345 15c0 	sbfx	r5, r5, #7, #1
 8020afc:	e7dc      	b.n	8020ab8 <_vfprintf_r+0x380>
 8020afe:	3607      	adds	r6, #7
 8020b00:	f026 0307 	bic.w	r3, r6, #7
 8020b04:	ecb3 7b02 	vldmia	r3!, {d7}
 8020b08:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8020b0c:	9307      	str	r3, [sp, #28]
 8020b0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8020b10:	ee09 3a10 	vmov	s18, r3
 8020b14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8020b16:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8020b1a:	ee09 3a90 	vmov	s19, r3
 8020b1e:	f04f 32ff 	mov.w	r2, #4294967295
 8020b22:	4b3f      	ldr	r3, [pc, #252]	; (8020c20 <_vfprintf_r+0x4e8>)
 8020b24:	ec51 0b19 	vmov	r0, r1, d9
 8020b28:	f7e0 f810 	bl	8000b4c <__aeabi_dcmpun>
 8020b2c:	bb10      	cbnz	r0, 8020b74 <_vfprintf_r+0x43c>
 8020b2e:	4b3c      	ldr	r3, [pc, #240]	; (8020c20 <_vfprintf_r+0x4e8>)
 8020b30:	ec51 0b19 	vmov	r0, r1, d9
 8020b34:	f04f 32ff 	mov.w	r2, #4294967295
 8020b38:	f7df ffea 	bl	8000b10 <__aeabi_dcmple>
 8020b3c:	b9d0      	cbnz	r0, 8020b74 <_vfprintf_r+0x43c>
 8020b3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8020b42:	2200      	movs	r2, #0
 8020b44:	2300      	movs	r3, #0
 8020b46:	f7df ffd9 	bl	8000afc <__aeabi_dcmplt>
 8020b4a:	b110      	cbz	r0, 8020b52 <_vfprintf_r+0x41a>
 8020b4c:	232d      	movs	r3, #45	; 0x2d
 8020b4e:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8020b52:	4a34      	ldr	r2, [pc, #208]	; (8020c24 <_vfprintf_r+0x4ec>)
 8020b54:	4834      	ldr	r0, [pc, #208]	; (8020c28 <_vfprintf_r+0x4f0>)
 8020b56:	9b06      	ldr	r3, [sp, #24]
 8020b58:	2100      	movs	r1, #0
 8020b5a:	2b47      	cmp	r3, #71	; 0x47
 8020b5c:	bfd4      	ite	le
 8020b5e:	4690      	movle	r8, r2
 8020b60:	4680      	movgt	r8, r0
 8020b62:	2303      	movs	r3, #3
 8020b64:	e9cd 1303 	strd	r1, r3, [sp, #12]
 8020b68:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 8020b6c:	2600      	movs	r6, #0
 8020b6e:	4633      	mov	r3, r6
 8020b70:	f001 b812 	b.w	8021b98 <_vfprintf_r+0x1460>
 8020b74:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8020b78:	4610      	mov	r0, r2
 8020b7a:	4619      	mov	r1, r3
 8020b7c:	f7df ffe6 	bl	8000b4c <__aeabi_dcmpun>
 8020b80:	b140      	cbz	r0, 8020b94 <_vfprintf_r+0x45c>
 8020b82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8020b84:	4a29      	ldr	r2, [pc, #164]	; (8020c2c <_vfprintf_r+0x4f4>)
 8020b86:	482a      	ldr	r0, [pc, #168]	; (8020c30 <_vfprintf_r+0x4f8>)
 8020b88:	2b00      	cmp	r3, #0
 8020b8a:	bfbc      	itt	lt
 8020b8c:	232d      	movlt	r3, #45	; 0x2d
 8020b8e:	f88d 306b 	strblt.w	r3, [sp, #107]	; 0x6b
 8020b92:	e7e0      	b.n	8020b56 <_vfprintf_r+0x41e>
 8020b94:	9b06      	ldr	r3, [sp, #24]
 8020b96:	f023 0320 	bic.w	r3, r3, #32
 8020b9a:	2b41      	cmp	r3, #65	; 0x41
 8020b9c:	9308      	str	r3, [sp, #32]
 8020b9e:	d12e      	bne.n	8020bfe <_vfprintf_r+0x4c6>
 8020ba0:	2330      	movs	r3, #48	; 0x30
 8020ba2:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 8020ba6:	9b06      	ldr	r3, [sp, #24]
 8020ba8:	2b61      	cmp	r3, #97	; 0x61
 8020baa:	bf0c      	ite	eq
 8020bac:	2378      	moveq	r3, #120	; 0x78
 8020bae:	2358      	movne	r3, #88	; 0x58
 8020bb0:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 8020bb4:	9b04      	ldr	r3, [sp, #16]
 8020bb6:	2b63      	cmp	r3, #99	; 0x63
 8020bb8:	f04b 0b02 	orr.w	fp, fp, #2
 8020bbc:	dd3a      	ble.n	8020c34 <_vfprintf_r+0x4fc>
 8020bbe:	1c59      	adds	r1, r3, #1
 8020bc0:	4650      	mov	r0, sl
 8020bc2:	f002 fb2d 	bl	8023220 <_malloc_r>
 8020bc6:	4680      	mov	r8, r0
 8020bc8:	2800      	cmp	r0, #0
 8020bca:	f040 8207 	bne.w	8020fdc <_vfprintf_r+0x8a4>
 8020bce:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8020bd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8020bd6:	f8a9 300c 	strh.w	r3, [r9, #12]
 8020bda:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 8020bde:	07d9      	lsls	r1, r3, #31
 8020be0:	d407      	bmi.n	8020bf2 <_vfprintf_r+0x4ba>
 8020be2:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8020be6:	059a      	lsls	r2, r3, #22
 8020be8:	d403      	bmi.n	8020bf2 <_vfprintf_r+0x4ba>
 8020bea:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 8020bee:	f002 faaa 	bl	8023146 <__retarget_lock_release_recursive>
 8020bf2:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8020bf6:	065b      	lsls	r3, r3, #25
 8020bf8:	f57f ade6 	bpl.w	80207c8 <_vfprintf_r+0x90>
 8020bfc:	e5e1      	b.n	80207c2 <_vfprintf_r+0x8a>
 8020bfe:	9b04      	ldr	r3, [sp, #16]
 8020c00:	3301      	adds	r3, #1
 8020c02:	f000 81ed 	beq.w	8020fe0 <_vfprintf_r+0x8a8>
 8020c06:	9b08      	ldr	r3, [sp, #32]
 8020c08:	2b47      	cmp	r3, #71	; 0x47
 8020c0a:	f040 81ec 	bne.w	8020fe6 <_vfprintf_r+0x8ae>
 8020c0e:	9b04      	ldr	r3, [sp, #16]
 8020c10:	2b00      	cmp	r3, #0
 8020c12:	f040 81e8 	bne.w	8020fe6 <_vfprintf_r+0x8ae>
 8020c16:	9303      	str	r3, [sp, #12]
 8020c18:	2301      	movs	r3, #1
 8020c1a:	9304      	str	r3, [sp, #16]
 8020c1c:	e00d      	b.n	8020c3a <_vfprintf_r+0x502>
 8020c1e:	bf00      	nop
 8020c20:	7fefffff 	.word	0x7fefffff
 8020c24:	080707bc 	.word	0x080707bc
 8020c28:	080707c0 	.word	0x080707c0
 8020c2c:	080707c4 	.word	0x080707c4
 8020c30:	080707c8 	.word	0x080707c8
 8020c34:	9003      	str	r0, [sp, #12]
 8020c36:	f10d 08d4 	add.w	r8, sp, #212	; 0xd4
 8020c3a:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 8020c3e:	9311      	str	r3, [sp, #68]	; 0x44
 8020c40:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8020c42:	2b00      	cmp	r3, #0
 8020c44:	f280 81d1 	bge.w	8020fea <_vfprintf_r+0x8b2>
 8020c48:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8020c4a:	ee08 3a10 	vmov	s16, r3
 8020c4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8020c50:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8020c54:	ee08 3a90 	vmov	s17, r3
 8020c58:	232d      	movs	r3, #45	; 0x2d
 8020c5a:	9318      	str	r3, [sp, #96]	; 0x60
 8020c5c:	9b08      	ldr	r3, [sp, #32]
 8020c5e:	2b41      	cmp	r3, #65	; 0x41
 8020c60:	f040 81e1 	bne.w	8021026 <_vfprintf_r+0x8ee>
 8020c64:	eeb0 0a48 	vmov.f32	s0, s16
 8020c68:	eef0 0a68 	vmov.f32	s1, s17
 8020c6c:	a81c      	add	r0, sp, #112	; 0x70
 8020c6e:	f003 f9f9 	bl	8024064 <frexp>
 8020c72:	2200      	movs	r2, #0
 8020c74:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8020c78:	ec51 0b10 	vmov	r0, r1, d0
 8020c7c:	f7df fccc 	bl	8000618 <__aeabi_dmul>
 8020c80:	2200      	movs	r2, #0
 8020c82:	2300      	movs	r3, #0
 8020c84:	4606      	mov	r6, r0
 8020c86:	460f      	mov	r7, r1
 8020c88:	f7df ff2e 	bl	8000ae8 <__aeabi_dcmpeq>
 8020c8c:	b108      	cbz	r0, 8020c92 <_vfprintf_r+0x55a>
 8020c8e:	2301      	movs	r3, #1
 8020c90:	931c      	str	r3, [sp, #112]	; 0x70
 8020c92:	4ba7      	ldr	r3, [pc, #668]	; (8020f30 <_vfprintf_r+0x7f8>)
 8020c94:	4aa7      	ldr	r2, [pc, #668]	; (8020f34 <_vfprintf_r+0x7fc>)
 8020c96:	9906      	ldr	r1, [sp, #24]
 8020c98:	2961      	cmp	r1, #97	; 0x61
 8020c9a:	bf18      	it	ne
 8020c9c:	461a      	movne	r2, r3
 8020c9e:	9b04      	ldr	r3, [sp, #16]
 8020ca0:	9217      	str	r2, [sp, #92]	; 0x5c
 8020ca2:	3b01      	subs	r3, #1
 8020ca4:	9305      	str	r3, [sp, #20]
 8020ca6:	4645      	mov	r5, r8
 8020ca8:	4ba3      	ldr	r3, [pc, #652]	; (8020f38 <_vfprintf_r+0x800>)
 8020caa:	2200      	movs	r2, #0
 8020cac:	4630      	mov	r0, r6
 8020cae:	4639      	mov	r1, r7
 8020cb0:	f7df fcb2 	bl	8000618 <__aeabi_dmul>
 8020cb4:	460f      	mov	r7, r1
 8020cb6:	4606      	mov	r6, r0
 8020cb8:	f7df ff5e 	bl	8000b78 <__aeabi_d2iz>
 8020cbc:	9019      	str	r0, [sp, #100]	; 0x64
 8020cbe:	f7df fc41 	bl	8000544 <__aeabi_i2d>
 8020cc2:	4602      	mov	r2, r0
 8020cc4:	460b      	mov	r3, r1
 8020cc6:	4630      	mov	r0, r6
 8020cc8:	4639      	mov	r1, r7
 8020cca:	f7df faed 	bl	80002a8 <__aeabi_dsub>
 8020cce:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8020cd0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8020cd2:	5c9b      	ldrb	r3, [r3, r2]
 8020cd4:	f805 3b01 	strb.w	r3, [r5], #1
 8020cd8:	9b05      	ldr	r3, [sp, #20]
 8020cda:	9309      	str	r3, [sp, #36]	; 0x24
 8020cdc:	1c5a      	adds	r2, r3, #1
 8020cde:	4606      	mov	r6, r0
 8020ce0:	460f      	mov	r7, r1
 8020ce2:	d007      	beq.n	8020cf4 <_vfprintf_r+0x5bc>
 8020ce4:	3b01      	subs	r3, #1
 8020ce6:	9305      	str	r3, [sp, #20]
 8020ce8:	2200      	movs	r2, #0
 8020cea:	2300      	movs	r3, #0
 8020cec:	f7df fefc 	bl	8000ae8 <__aeabi_dcmpeq>
 8020cf0:	2800      	cmp	r0, #0
 8020cf2:	d0d9      	beq.n	8020ca8 <_vfprintf_r+0x570>
 8020cf4:	4b91      	ldr	r3, [pc, #580]	; (8020f3c <_vfprintf_r+0x804>)
 8020cf6:	2200      	movs	r2, #0
 8020cf8:	4630      	mov	r0, r6
 8020cfa:	4639      	mov	r1, r7
 8020cfc:	f7df ff1c 	bl	8000b38 <__aeabi_dcmpgt>
 8020d00:	b960      	cbnz	r0, 8020d1c <_vfprintf_r+0x5e4>
 8020d02:	4b8e      	ldr	r3, [pc, #568]	; (8020f3c <_vfprintf_r+0x804>)
 8020d04:	2200      	movs	r2, #0
 8020d06:	4630      	mov	r0, r6
 8020d08:	4639      	mov	r1, r7
 8020d0a:	f7df feed 	bl	8000ae8 <__aeabi_dcmpeq>
 8020d0e:	2800      	cmp	r0, #0
 8020d10:	f000 8184 	beq.w	802101c <_vfprintf_r+0x8e4>
 8020d14:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8020d16:	07da      	lsls	r2, r3, #31
 8020d18:	f140 8180 	bpl.w	802101c <_vfprintf_r+0x8e4>
 8020d1c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8020d1e:	9520      	str	r5, [sp, #128]	; 0x80
 8020d20:	7bd9      	ldrb	r1, [r3, #15]
 8020d22:	2030      	movs	r0, #48	; 0x30
 8020d24:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8020d26:	1e53      	subs	r3, r2, #1
 8020d28:	9320      	str	r3, [sp, #128]	; 0x80
 8020d2a:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8020d2e:	428b      	cmp	r3, r1
 8020d30:	f000 8163 	beq.w	8020ffa <_vfprintf_r+0x8c2>
 8020d34:	2b39      	cmp	r3, #57	; 0x39
 8020d36:	bf0b      	itete	eq
 8020d38:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8020d3a:	3301      	addne	r3, #1
 8020d3c:	7a9b      	ldrbeq	r3, [r3, #10]
 8020d3e:	b2db      	uxtbne	r3, r3
 8020d40:	f802 3c01 	strb.w	r3, [r2, #-1]
 8020d44:	eba5 0308 	sub.w	r3, r5, r8
 8020d48:	9305      	str	r3, [sp, #20]
 8020d4a:	9b08      	ldr	r3, [sp, #32]
 8020d4c:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8020d4e:	2b47      	cmp	r3, #71	; 0x47
 8020d50:	f040 81b1 	bne.w	80210b6 <_vfprintf_r+0x97e>
 8020d54:	1ceb      	adds	r3, r5, #3
 8020d56:	db03      	blt.n	8020d60 <_vfprintf_r+0x628>
 8020d58:	9b04      	ldr	r3, [sp, #16]
 8020d5a:	42ab      	cmp	r3, r5
 8020d5c:	f280 81d6 	bge.w	802110c <_vfprintf_r+0x9d4>
 8020d60:	9b06      	ldr	r3, [sp, #24]
 8020d62:	3b02      	subs	r3, #2
 8020d64:	9306      	str	r3, [sp, #24]
 8020d66:	9906      	ldr	r1, [sp, #24]
 8020d68:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8020d6c:	f021 0120 	bic.w	r1, r1, #32
 8020d70:	2941      	cmp	r1, #65	; 0x41
 8020d72:	bf08      	it	eq
 8020d74:	320f      	addeq	r2, #15
 8020d76:	f105 33ff 	add.w	r3, r5, #4294967295
 8020d7a:	bf06      	itte	eq
 8020d7c:	b2d2      	uxtbeq	r2, r2
 8020d7e:	2101      	moveq	r1, #1
 8020d80:	2100      	movne	r1, #0
 8020d82:	2b00      	cmp	r3, #0
 8020d84:	931c      	str	r3, [sp, #112]	; 0x70
 8020d86:	bfb8      	it	lt
 8020d88:	f1c5 0301 	rsblt	r3, r5, #1
 8020d8c:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 8020d90:	bfb4      	ite	lt
 8020d92:	222d      	movlt	r2, #45	; 0x2d
 8020d94:	222b      	movge	r2, #43	; 0x2b
 8020d96:	2b09      	cmp	r3, #9
 8020d98:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
 8020d9c:	f340 81a4 	ble.w	80210e8 <_vfprintf_r+0x9b0>
 8020da0:	f10d 0287 	add.w	r2, sp, #135	; 0x87
 8020da4:	260a      	movs	r6, #10
 8020da6:	4611      	mov	r1, r2
 8020da8:	fb93 f5f6 	sdiv	r5, r3, r6
 8020dac:	fb06 3015 	mls	r0, r6, r5, r3
 8020db0:	3030      	adds	r0, #48	; 0x30
 8020db2:	f801 0c01 	strb.w	r0, [r1, #-1]
 8020db6:	4618      	mov	r0, r3
 8020db8:	2863      	cmp	r0, #99	; 0x63
 8020dba:	f102 32ff 	add.w	r2, r2, #4294967295
 8020dbe:	462b      	mov	r3, r5
 8020dc0:	dcf1      	bgt.n	8020da6 <_vfprintf_r+0x66e>
 8020dc2:	3330      	adds	r3, #48	; 0x30
 8020dc4:	1e88      	subs	r0, r1, #2
 8020dc6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8020dca:	f10d 0587 	add.w	r5, sp, #135	; 0x87
 8020dce:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 8020dd2:	4603      	mov	r3, r0
 8020dd4:	42ab      	cmp	r3, r5
 8020dd6:	f0c0 8182 	bcc.w	80210de <_vfprintf_r+0x9a6>
 8020dda:	f10d 0289 	add.w	r2, sp, #137	; 0x89
 8020dde:	1a52      	subs	r2, r2, r1
 8020de0:	42a8      	cmp	r0, r5
 8020de2:	bf88      	it	hi
 8020de4:	2200      	movhi	r2, #0
 8020de6:	f10d 037a 	add.w	r3, sp, #122	; 0x7a
 8020dea:	441a      	add	r2, r3
 8020dec:	ab1e      	add	r3, sp, #120	; 0x78
 8020dee:	1ad3      	subs	r3, r2, r3
 8020df0:	9a05      	ldr	r2, [sp, #20]
 8020df2:	9315      	str	r3, [sp, #84]	; 0x54
 8020df4:	2a01      	cmp	r2, #1
 8020df6:	4413      	add	r3, r2
 8020df8:	9304      	str	r3, [sp, #16]
 8020dfa:	dc02      	bgt.n	8020e02 <_vfprintf_r+0x6ca>
 8020dfc:	f01b 0f01 	tst.w	fp, #1
 8020e00:	d003      	beq.n	8020e0a <_vfprintf_r+0x6d2>
 8020e02:	9b04      	ldr	r3, [sp, #16]
 8020e04:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8020e06:	4413      	add	r3, r2
 8020e08:	9304      	str	r3, [sp, #16]
 8020e0a:	f42b 6380 	bic.w	r3, fp, #1024	; 0x400
 8020e0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8020e12:	9311      	str	r3, [sp, #68]	; 0x44
 8020e14:	2300      	movs	r3, #0
 8020e16:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8020e1a:	461d      	mov	r5, r3
 8020e1c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8020e1e:	b113      	cbz	r3, 8020e26 <_vfprintf_r+0x6ee>
 8020e20:	232d      	movs	r3, #45	; 0x2d
 8020e22:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8020e26:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 8020e2a:	2600      	movs	r6, #0
 8020e2c:	9b04      	ldr	r3, [sp, #16]
 8020e2e:	42b3      	cmp	r3, r6
 8020e30:	bfb8      	it	lt
 8020e32:	4633      	movlt	r3, r6
 8020e34:	9311      	str	r3, [sp, #68]	; 0x44
 8020e36:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8020e3a:	b113      	cbz	r3, 8020e42 <_vfprintf_r+0x70a>
 8020e3c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8020e3e:	3301      	adds	r3, #1
 8020e40:	9311      	str	r3, [sp, #68]	; 0x44
 8020e42:	f01b 0302 	ands.w	r3, fp, #2
 8020e46:	9317      	str	r3, [sp, #92]	; 0x5c
 8020e48:	bf1e      	ittt	ne
 8020e4a:	9b11      	ldrne	r3, [sp, #68]	; 0x44
 8020e4c:	3302      	addne	r3, #2
 8020e4e:	9311      	strne	r3, [sp, #68]	; 0x44
 8020e50:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 8020e54:	9318      	str	r3, [sp, #96]	; 0x60
 8020e56:	d11f      	bne.n	8020e98 <_vfprintf_r+0x760>
 8020e58:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8020e5c:	1a9f      	subs	r7, r3, r2
 8020e5e:	2f00      	cmp	r7, #0
 8020e60:	dd1a      	ble.n	8020e98 <_vfprintf_r+0x760>
 8020e62:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8020e66:	4836      	ldr	r0, [pc, #216]	; (8020f40 <_vfprintf_r+0x808>)
 8020e68:	6020      	str	r0, [r4, #0]
 8020e6a:	2f10      	cmp	r7, #16
 8020e6c:	f103 0301 	add.w	r3, r3, #1
 8020e70:	f104 0108 	add.w	r1, r4, #8
 8020e74:	f300 82ee 	bgt.w	8021454 <_vfprintf_r+0xd1c>
 8020e78:	443a      	add	r2, r7
 8020e7a:	2b07      	cmp	r3, #7
 8020e7c:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8020e80:	6067      	str	r7, [r4, #4]
 8020e82:	f340 82fa 	ble.w	802147a <_vfprintf_r+0xd42>
 8020e86:	aa22      	add	r2, sp, #136	; 0x88
 8020e88:	4649      	mov	r1, r9
 8020e8a:	4650      	mov	r0, sl
 8020e8c:	f003 fa10 	bl	80242b0 <__sprint_r>
 8020e90:	2800      	cmp	r0, #0
 8020e92:	f040 8625 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 8020e96:	ac25      	add	r4, sp, #148	; 0x94
 8020e98:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8020e9c:	b173      	cbz	r3, 8020ebc <_vfprintf_r+0x784>
 8020e9e:	f10d 036b 	add.w	r3, sp, #107	; 0x6b
 8020ea2:	6023      	str	r3, [r4, #0]
 8020ea4:	2301      	movs	r3, #1
 8020ea6:	6063      	str	r3, [r4, #4]
 8020ea8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8020eaa:	3301      	adds	r3, #1
 8020eac:	9324      	str	r3, [sp, #144]	; 0x90
 8020eae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8020eb0:	3301      	adds	r3, #1
 8020eb2:	2b07      	cmp	r3, #7
 8020eb4:	9323      	str	r3, [sp, #140]	; 0x8c
 8020eb6:	f300 82e2 	bgt.w	802147e <_vfprintf_r+0xd46>
 8020eba:	3408      	adds	r4, #8
 8020ebc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8020ebe:	b16b      	cbz	r3, 8020edc <_vfprintf_r+0x7a4>
 8020ec0:	ab1b      	add	r3, sp, #108	; 0x6c
 8020ec2:	6023      	str	r3, [r4, #0]
 8020ec4:	2302      	movs	r3, #2
 8020ec6:	6063      	str	r3, [r4, #4]
 8020ec8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8020eca:	3302      	adds	r3, #2
 8020ecc:	9324      	str	r3, [sp, #144]	; 0x90
 8020ece:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8020ed0:	3301      	adds	r3, #1
 8020ed2:	2b07      	cmp	r3, #7
 8020ed4:	9323      	str	r3, [sp, #140]	; 0x8c
 8020ed6:	f300 82dc 	bgt.w	8021492 <_vfprintf_r+0xd5a>
 8020eda:	3408      	adds	r4, #8
 8020edc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8020ede:	2b80      	cmp	r3, #128	; 0x80
 8020ee0:	d11f      	bne.n	8020f22 <_vfprintf_r+0x7ea>
 8020ee2:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8020ee6:	1a9f      	subs	r7, r3, r2
 8020ee8:	2f00      	cmp	r7, #0
 8020eea:	dd1a      	ble.n	8020f22 <_vfprintf_r+0x7ea>
 8020eec:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8020ef0:	4814      	ldr	r0, [pc, #80]	; (8020f44 <_vfprintf_r+0x80c>)
 8020ef2:	6020      	str	r0, [r4, #0]
 8020ef4:	2f10      	cmp	r7, #16
 8020ef6:	f103 0301 	add.w	r3, r3, #1
 8020efa:	f104 0108 	add.w	r1, r4, #8
 8020efe:	f300 82d2 	bgt.w	80214a6 <_vfprintf_r+0xd6e>
 8020f02:	6067      	str	r7, [r4, #4]
 8020f04:	2b07      	cmp	r3, #7
 8020f06:	4417      	add	r7, r2
 8020f08:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 8020f0c:	f340 82de 	ble.w	80214cc <_vfprintf_r+0xd94>
 8020f10:	aa22      	add	r2, sp, #136	; 0x88
 8020f12:	4649      	mov	r1, r9
 8020f14:	4650      	mov	r0, sl
 8020f16:	f003 f9cb 	bl	80242b0 <__sprint_r>
 8020f1a:	2800      	cmp	r0, #0
 8020f1c:	f040 85e0 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 8020f20:	ac25      	add	r4, sp, #148	; 0x94
 8020f22:	9b04      	ldr	r3, [sp, #16]
 8020f24:	1af6      	subs	r6, r6, r3
 8020f26:	2e00      	cmp	r6, #0
 8020f28:	dd28      	ble.n	8020f7c <_vfprintf_r+0x844>
 8020f2a:	4f06      	ldr	r7, [pc, #24]	; (8020f44 <_vfprintf_r+0x80c>)
 8020f2c:	e00c      	b.n	8020f48 <_vfprintf_r+0x810>
 8020f2e:	bf00      	nop
 8020f30:	080707dd 	.word	0x080707dd
 8020f34:	080707cc 	.word	0x080707cc
 8020f38:	40300000 	.word	0x40300000
 8020f3c:	3fe00000 	.word	0x3fe00000
 8020f40:	08070810 	.word	0x08070810
 8020f44:	08070820 	.word	0x08070820
 8020f48:	6027      	str	r7, [r4, #0]
 8020f4a:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8020f4e:	2e10      	cmp	r6, #16
 8020f50:	f103 0301 	add.w	r3, r3, #1
 8020f54:	f104 0108 	add.w	r1, r4, #8
 8020f58:	f300 82ba 	bgt.w	80214d0 <_vfprintf_r+0xd98>
 8020f5c:	6066      	str	r6, [r4, #4]
 8020f5e:	2b07      	cmp	r3, #7
 8020f60:	4416      	add	r6, r2
 8020f62:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8020f66:	f340 82c6 	ble.w	80214f6 <_vfprintf_r+0xdbe>
 8020f6a:	aa22      	add	r2, sp, #136	; 0x88
 8020f6c:	4649      	mov	r1, r9
 8020f6e:	4650      	mov	r0, sl
 8020f70:	f003 f99e 	bl	80242b0 <__sprint_r>
 8020f74:	2800      	cmp	r0, #0
 8020f76:	f040 85b3 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 8020f7a:	ac25      	add	r4, sp, #148	; 0x94
 8020f7c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8020f80:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8020f82:	f040 82bf 	bne.w	8021504 <_vfprintf_r+0xdcc>
 8020f86:	9b04      	ldr	r3, [sp, #16]
 8020f88:	f8c4 8000 	str.w	r8, [r4]
 8020f8c:	441e      	add	r6, r3
 8020f8e:	6063      	str	r3, [r4, #4]
 8020f90:	9624      	str	r6, [sp, #144]	; 0x90
 8020f92:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8020f94:	3301      	adds	r3, #1
 8020f96:	2b07      	cmp	r3, #7
 8020f98:	9323      	str	r3, [sp, #140]	; 0x8c
 8020f9a:	f300 82f8 	bgt.w	802158e <_vfprintf_r+0xe56>
 8020f9e:	3408      	adds	r4, #8
 8020fa0:	f01b 0f04 	tst.w	fp, #4
 8020fa4:	f040 857e 	bne.w	8021aa4 <_vfprintf_r+0x136c>
 8020fa8:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 8020fac:	9911      	ldr	r1, [sp, #68]	; 0x44
 8020fae:	428a      	cmp	r2, r1
 8020fb0:	bfac      	ite	ge
 8020fb2:	189b      	addge	r3, r3, r2
 8020fb4:	185b      	addlt	r3, r3, r1
 8020fb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8020fb8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8020fba:	b13b      	cbz	r3, 8020fcc <_vfprintf_r+0x894>
 8020fbc:	aa22      	add	r2, sp, #136	; 0x88
 8020fbe:	4649      	mov	r1, r9
 8020fc0:	4650      	mov	r0, sl
 8020fc2:	f003 f975 	bl	80242b0 <__sprint_r>
 8020fc6:	2800      	cmp	r0, #0
 8020fc8:	f040 858a 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 8020fcc:	2300      	movs	r3, #0
 8020fce:	9323      	str	r3, [sp, #140]	; 0x8c
 8020fd0:	9b03      	ldr	r3, [sp, #12]
 8020fd2:	2b00      	cmp	r3, #0
 8020fd4:	f040 85a0 	bne.w	8021b18 <_vfprintf_r+0x13e0>
 8020fd8:	ac25      	add	r4, sp, #148	; 0x94
 8020fda:	e0ec      	b.n	80211b6 <_vfprintf_r+0xa7e>
 8020fdc:	9003      	str	r0, [sp, #12]
 8020fde:	e62c      	b.n	8020c3a <_vfprintf_r+0x502>
 8020fe0:	9003      	str	r0, [sp, #12]
 8020fe2:	2306      	movs	r3, #6
 8020fe4:	e619      	b.n	8020c1a <_vfprintf_r+0x4e2>
 8020fe6:	9003      	str	r0, [sp, #12]
 8020fe8:	e627      	b.n	8020c3a <_vfprintf_r+0x502>
 8020fea:	ed9d 7b0c 	vldr	d7, [sp, #48]	; 0x30
 8020fee:	2300      	movs	r3, #0
 8020ff0:	eeb0 8a47 	vmov.f32	s16, s14
 8020ff4:	eef0 8a67 	vmov.f32	s17, s15
 8020ff8:	e62f      	b.n	8020c5a <_vfprintf_r+0x522>
 8020ffa:	f802 0c01 	strb.w	r0, [r2, #-1]
 8020ffe:	e691      	b.n	8020d24 <_vfprintf_r+0x5ec>
 8021000:	f803 0b01 	strb.w	r0, [r3], #1
 8021004:	1aca      	subs	r2, r1, r3
 8021006:	2a00      	cmp	r2, #0
 8021008:	dafa      	bge.n	8021000 <_vfprintf_r+0x8c8>
 802100a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802100c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802100e:	3201      	adds	r2, #1
 8021010:	f103 0301 	add.w	r3, r3, #1
 8021014:	bfb8      	it	lt
 8021016:	2300      	movlt	r3, #0
 8021018:	441d      	add	r5, r3
 802101a:	e693      	b.n	8020d44 <_vfprintf_r+0x60c>
 802101c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802101e:	462b      	mov	r3, r5
 8021020:	18a9      	adds	r1, r5, r2
 8021022:	2030      	movs	r0, #48	; 0x30
 8021024:	e7ee      	b.n	8021004 <_vfprintf_r+0x8cc>
 8021026:	9b08      	ldr	r3, [sp, #32]
 8021028:	2b46      	cmp	r3, #70	; 0x46
 802102a:	d005      	beq.n	8021038 <_vfprintf_r+0x900>
 802102c:	2b45      	cmp	r3, #69	; 0x45
 802102e:	d11b      	bne.n	8021068 <_vfprintf_r+0x930>
 8021030:	9b04      	ldr	r3, [sp, #16]
 8021032:	1c5d      	adds	r5, r3, #1
 8021034:	2102      	movs	r1, #2
 8021036:	e001      	b.n	802103c <_vfprintf_r+0x904>
 8021038:	9d04      	ldr	r5, [sp, #16]
 802103a:	2103      	movs	r1, #3
 802103c:	ab20      	add	r3, sp, #128	; 0x80
 802103e:	9301      	str	r3, [sp, #4]
 8021040:	ab1d      	add	r3, sp, #116	; 0x74
 8021042:	9300      	str	r3, [sp, #0]
 8021044:	462a      	mov	r2, r5
 8021046:	ab1c      	add	r3, sp, #112	; 0x70
 8021048:	4650      	mov	r0, sl
 802104a:	eeb0 0a48 	vmov.f32	s0, s16
 802104e:	eef0 0a68 	vmov.f32	s1, s17
 8021052:	f000 fee1 	bl	8021e18 <_dtoa_r>
 8021056:	9b08      	ldr	r3, [sp, #32]
 8021058:	2b47      	cmp	r3, #71	; 0x47
 802105a:	4680      	mov	r8, r0
 802105c:	d106      	bne.n	802106c <_vfprintf_r+0x934>
 802105e:	f01b 0f01 	tst.w	fp, #1
 8021062:	d103      	bne.n	802106c <_vfprintf_r+0x934>
 8021064:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8021066:	e66d      	b.n	8020d44 <_vfprintf_r+0x60c>
 8021068:	9d04      	ldr	r5, [sp, #16]
 802106a:	e7e3      	b.n	8021034 <_vfprintf_r+0x8fc>
 802106c:	9b08      	ldr	r3, [sp, #32]
 802106e:	2b46      	cmp	r3, #70	; 0x46
 8021070:	eb08 0605 	add.w	r6, r8, r5
 8021074:	d10f      	bne.n	8021096 <_vfprintf_r+0x95e>
 8021076:	f898 3000 	ldrb.w	r3, [r8]
 802107a:	2b30      	cmp	r3, #48	; 0x30
 802107c:	d109      	bne.n	8021092 <_vfprintf_r+0x95a>
 802107e:	ec51 0b18 	vmov	r0, r1, d8
 8021082:	2200      	movs	r2, #0
 8021084:	2300      	movs	r3, #0
 8021086:	f7df fd2f 	bl	8000ae8 <__aeabi_dcmpeq>
 802108a:	b910      	cbnz	r0, 8021092 <_vfprintf_r+0x95a>
 802108c:	f1c5 0501 	rsb	r5, r5, #1
 8021090:	951c      	str	r5, [sp, #112]	; 0x70
 8021092:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8021094:	441e      	add	r6, r3
 8021096:	ec51 0b18 	vmov	r0, r1, d8
 802109a:	2200      	movs	r2, #0
 802109c:	2300      	movs	r3, #0
 802109e:	f7df fd23 	bl	8000ae8 <__aeabi_dcmpeq>
 80210a2:	b100      	cbz	r0, 80210a6 <_vfprintf_r+0x96e>
 80210a4:	9620      	str	r6, [sp, #128]	; 0x80
 80210a6:	2230      	movs	r2, #48	; 0x30
 80210a8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80210aa:	429e      	cmp	r6, r3
 80210ac:	d9da      	bls.n	8021064 <_vfprintf_r+0x92c>
 80210ae:	1c59      	adds	r1, r3, #1
 80210b0:	9120      	str	r1, [sp, #128]	; 0x80
 80210b2:	701a      	strb	r2, [r3, #0]
 80210b4:	e7f8      	b.n	80210a8 <_vfprintf_r+0x970>
 80210b6:	9b08      	ldr	r3, [sp, #32]
 80210b8:	2b46      	cmp	r3, #70	; 0x46
 80210ba:	f47f ae54 	bne.w	8020d66 <_vfprintf_r+0x62e>
 80210be:	9a04      	ldr	r2, [sp, #16]
 80210c0:	f00b 0301 	and.w	r3, fp, #1
 80210c4:	2d00      	cmp	r5, #0
 80210c6:	ea43 0302 	orr.w	r3, r3, r2
 80210ca:	dd1a      	ble.n	8021102 <_vfprintf_r+0x9ca>
 80210cc:	2b00      	cmp	r3, #0
 80210ce:	d034      	beq.n	802113a <_vfprintf_r+0xa02>
 80210d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80210d2:	18eb      	adds	r3, r5, r3
 80210d4:	441a      	add	r2, r3
 80210d6:	9204      	str	r2, [sp, #16]
 80210d8:	2366      	movs	r3, #102	; 0x66
 80210da:	9306      	str	r3, [sp, #24]
 80210dc:	e033      	b.n	8021146 <_vfprintf_r+0xa0e>
 80210de:	f813 6b01 	ldrb.w	r6, [r3], #1
 80210e2:	f802 6b01 	strb.w	r6, [r2], #1
 80210e6:	e675      	b.n	8020dd4 <_vfprintf_r+0x69c>
 80210e8:	b941      	cbnz	r1, 80210fc <_vfprintf_r+0x9c4>
 80210ea:	2230      	movs	r2, #48	; 0x30
 80210ec:	f88d 207a 	strb.w	r2, [sp, #122]	; 0x7a
 80210f0:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 80210f4:	3330      	adds	r3, #48	; 0x30
 80210f6:	f802 3b01 	strb.w	r3, [r2], #1
 80210fa:	e677      	b.n	8020dec <_vfprintf_r+0x6b4>
 80210fc:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 8021100:	e7f8      	b.n	80210f4 <_vfprintf_r+0x9bc>
 8021102:	b1e3      	cbz	r3, 802113e <_vfprintf_r+0xa06>
 8021104:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8021106:	9a04      	ldr	r2, [sp, #16]
 8021108:	3301      	adds	r3, #1
 802110a:	e7e3      	b.n	80210d4 <_vfprintf_r+0x99c>
 802110c:	9b05      	ldr	r3, [sp, #20]
 802110e:	42ab      	cmp	r3, r5
 8021110:	dc07      	bgt.n	8021122 <_vfprintf_r+0x9ea>
 8021112:	f01b 0f01 	tst.w	fp, #1
 8021116:	d02d      	beq.n	8021174 <_vfprintf_r+0xa3c>
 8021118:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 802111a:	18eb      	adds	r3, r5, r3
 802111c:	9304      	str	r3, [sp, #16]
 802111e:	2367      	movs	r3, #103	; 0x67
 8021120:	e7db      	b.n	80210da <_vfprintf_r+0x9a2>
 8021122:	9b05      	ldr	r3, [sp, #20]
 8021124:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8021126:	2d00      	cmp	r5, #0
 8021128:	4413      	add	r3, r2
 802112a:	9304      	str	r3, [sp, #16]
 802112c:	dcf7      	bgt.n	802111e <_vfprintf_r+0x9e6>
 802112e:	9a04      	ldr	r2, [sp, #16]
 8021130:	f1c5 0301 	rsb	r3, r5, #1
 8021134:	441a      	add	r2, r3
 8021136:	9204      	str	r2, [sp, #16]
 8021138:	e7f1      	b.n	802111e <_vfprintf_r+0x9e6>
 802113a:	9504      	str	r5, [sp, #16]
 802113c:	e7cc      	b.n	80210d8 <_vfprintf_r+0x9a0>
 802113e:	2366      	movs	r3, #102	; 0x66
 8021140:	9306      	str	r3, [sp, #24]
 8021142:	2301      	movs	r3, #1
 8021144:	9304      	str	r3, [sp, #16]
 8021146:	f41b 6380 	ands.w	r3, fp, #1024	; 0x400
 802114a:	9309      	str	r3, [sp, #36]	; 0x24
 802114c:	d025      	beq.n	802119a <_vfprintf_r+0xa62>
 802114e:	2300      	movs	r3, #0
 8021150:	2d00      	cmp	r5, #0
 8021152:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8021156:	f77f ae61 	ble.w	8020e1c <_vfprintf_r+0x6e4>
 802115a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802115c:	781b      	ldrb	r3, [r3, #0]
 802115e:	2bff      	cmp	r3, #255	; 0xff
 8021160:	d10a      	bne.n	8021178 <_vfprintf_r+0xa40>
 8021162:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8021166:	9912      	ldr	r1, [sp, #72]	; 0x48
 8021168:	4413      	add	r3, r2
 802116a:	9a04      	ldr	r2, [sp, #16]
 802116c:	fb01 2303 	mla	r3, r1, r3, r2
 8021170:	9304      	str	r3, [sp, #16]
 8021172:	e653      	b.n	8020e1c <_vfprintf_r+0x6e4>
 8021174:	9504      	str	r5, [sp, #16]
 8021176:	e7d2      	b.n	802111e <_vfprintf_r+0x9e6>
 8021178:	42ab      	cmp	r3, r5
 802117a:	daf2      	bge.n	8021162 <_vfprintf_r+0xa2a>
 802117c:	1aed      	subs	r5, r5, r3
 802117e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021180:	785b      	ldrb	r3, [r3, #1]
 8021182:	b133      	cbz	r3, 8021192 <_vfprintf_r+0xa5a>
 8021184:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8021186:	3301      	adds	r3, #1
 8021188:	9309      	str	r3, [sp, #36]	; 0x24
 802118a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802118c:	3301      	adds	r3, #1
 802118e:	930a      	str	r3, [sp, #40]	; 0x28
 8021190:	e7e3      	b.n	802115a <_vfprintf_r+0xa22>
 8021192:	9b08      	ldr	r3, [sp, #32]
 8021194:	3301      	adds	r3, #1
 8021196:	9308      	str	r3, [sp, #32]
 8021198:	e7df      	b.n	802115a <_vfprintf_r+0xa22>
 802119a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802119c:	9308      	str	r3, [sp, #32]
 802119e:	e63d      	b.n	8020e1c <_vfprintf_r+0x6e4>
 80211a0:	1d33      	adds	r3, r6, #4
 80211a2:	f01b 0f20 	tst.w	fp, #32
 80211a6:	9307      	str	r3, [sp, #28]
 80211a8:	d00a      	beq.n	80211c0 <_vfprintf_r+0xa88>
 80211aa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80211ac:	6833      	ldr	r3, [r6, #0]
 80211ae:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80211b0:	17d2      	asrs	r2, r2, #31
 80211b2:	e9c3 1200 	strd	r1, r2, [r3]
 80211b6:	9e07      	ldr	r6, [sp, #28]
 80211b8:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80211bc:	f7ff bb42 	b.w	8020844 <_vfprintf_r+0x10c>
 80211c0:	f01b 0f10 	tst.w	fp, #16
 80211c4:	d003      	beq.n	80211ce <_vfprintf_r+0xa96>
 80211c6:	6833      	ldr	r3, [r6, #0]
 80211c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80211ca:	601a      	str	r2, [r3, #0]
 80211cc:	e7f3      	b.n	80211b6 <_vfprintf_r+0xa7e>
 80211ce:	f01b 0f40 	tst.w	fp, #64	; 0x40
 80211d2:	d003      	beq.n	80211dc <_vfprintf_r+0xaa4>
 80211d4:	6833      	ldr	r3, [r6, #0]
 80211d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80211d8:	801a      	strh	r2, [r3, #0]
 80211da:	e7ec      	b.n	80211b6 <_vfprintf_r+0xa7e>
 80211dc:	f41b 7f00 	tst.w	fp, #512	; 0x200
 80211e0:	d0f1      	beq.n	80211c6 <_vfprintf_r+0xa8e>
 80211e2:	6833      	ldr	r3, [r6, #0]
 80211e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80211e6:	701a      	strb	r2, [r3, #0]
 80211e8:	e7e5      	b.n	80211b6 <_vfprintf_r+0xa7e>
 80211ea:	f04b 0b10 	orr.w	fp, fp, #16
 80211ee:	f01b 0320 	ands.w	r3, fp, #32
 80211f2:	d01f      	beq.n	8021234 <_vfprintf_r+0xafc>
 80211f4:	3607      	adds	r6, #7
 80211f6:	f026 0307 	bic.w	r3, r6, #7
 80211fa:	461a      	mov	r2, r3
 80211fc:	685d      	ldr	r5, [r3, #4]
 80211fe:	f852 6b08 	ldr.w	r6, [r2], #8
 8021202:	9207      	str	r2, [sp, #28]
 8021204:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 8021208:	2300      	movs	r3, #0
 802120a:	2200      	movs	r2, #0
 802120c:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 8021210:	9a04      	ldr	r2, [sp, #16]
 8021212:	3201      	adds	r2, #1
 8021214:	f000 8495 	beq.w	8021b42 <_vfprintf_r+0x140a>
 8021218:	ea56 0205 	orrs.w	r2, r6, r5
 802121c:	f02b 0780 	bic.w	r7, fp, #128	; 0x80
 8021220:	f040 8494 	bne.w	8021b4c <_vfprintf_r+0x1414>
 8021224:	9a04      	ldr	r2, [sp, #16]
 8021226:	2a00      	cmp	r2, #0
 8021228:	f000 80fa 	beq.w	8021420 <_vfprintf_r+0xce8>
 802122c:	2b01      	cmp	r3, #1
 802122e:	f040 8490 	bne.w	8021b52 <_vfprintf_r+0x141a>
 8021232:	e09f      	b.n	8021374 <_vfprintf_r+0xc3c>
 8021234:	4632      	mov	r2, r6
 8021236:	f01b 0510 	ands.w	r5, fp, #16
 802123a:	f852 6b04 	ldr.w	r6, [r2], #4
 802123e:	9207      	str	r2, [sp, #28]
 8021240:	d001      	beq.n	8021246 <_vfprintf_r+0xb0e>
 8021242:	461d      	mov	r5, r3
 8021244:	e7de      	b.n	8021204 <_vfprintf_r+0xacc>
 8021246:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 802124a:	d001      	beq.n	8021250 <_vfprintf_r+0xb18>
 802124c:	b2b6      	uxth	r6, r6
 802124e:	e7d9      	b.n	8021204 <_vfprintf_r+0xacc>
 8021250:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 8021254:	d0d6      	beq.n	8021204 <_vfprintf_r+0xacc>
 8021256:	b2f6      	uxtb	r6, r6
 8021258:	e7f3      	b.n	8021242 <_vfprintf_r+0xb0a>
 802125a:	4633      	mov	r3, r6
 802125c:	2278      	movs	r2, #120	; 0x78
 802125e:	f853 6b04 	ldr.w	r6, [r3], #4
 8021262:	9307      	str	r3, [sp, #28]
 8021264:	2330      	movs	r3, #48	; 0x30
 8021266:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 802126a:	4ba4      	ldr	r3, [pc, #656]	; (80214fc <_vfprintf_r+0xdc4>)
 802126c:	9316      	str	r3, [sp, #88]	; 0x58
 802126e:	2500      	movs	r5, #0
 8021270:	f04b 0b02 	orr.w	fp, fp, #2
 8021274:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8021278:	2302      	movs	r3, #2
 802127a:	9206      	str	r2, [sp, #24]
 802127c:	e7c5      	b.n	802120a <_vfprintf_r+0xad2>
 802127e:	4633      	mov	r3, r6
 8021280:	2500      	movs	r5, #0
 8021282:	f853 8b04 	ldr.w	r8, [r3], #4
 8021286:	9307      	str	r3, [sp, #28]
 8021288:	9b04      	ldr	r3, [sp, #16]
 802128a:	f88d 506b 	strb.w	r5, [sp, #107]	; 0x6b
 802128e:	1c5e      	adds	r6, r3, #1
 8021290:	d010      	beq.n	80212b4 <_vfprintf_r+0xb7c>
 8021292:	461a      	mov	r2, r3
 8021294:	4629      	mov	r1, r5
 8021296:	4640      	mov	r0, r8
 8021298:	f7de ffb2 	bl	8000200 <memchr>
 802129c:	9003      	str	r0, [sp, #12]
 802129e:	2800      	cmp	r0, #0
 80212a0:	f000 80d5 	beq.w	802144e <_vfprintf_r+0xd16>
 80212a4:	eba0 0308 	sub.w	r3, r0, r8
 80212a8:	e9cd 5303 	strd	r5, r3, [sp, #12]
 80212ac:	e9cd 5508 	strd	r5, r5, [sp, #32]
 80212b0:	462e      	mov	r6, r5
 80212b2:	e5bb      	b.n	8020e2c <_vfprintf_r+0x6f4>
 80212b4:	4640      	mov	r0, r8
 80212b6:	f7de ff9b 	bl	80001f0 <strlen>
 80212ba:	e9cd 5003 	strd	r5, r0, [sp, #12]
 80212be:	e455      	b.n	8020b6c <_vfprintf_r+0x434>
 80212c0:	f04b 0b10 	orr.w	fp, fp, #16
 80212c4:	f01b 0320 	ands.w	r3, fp, #32
 80212c8:	d009      	beq.n	80212de <_vfprintf_r+0xba6>
 80212ca:	3607      	adds	r6, #7
 80212cc:	f026 0307 	bic.w	r3, r6, #7
 80212d0:	461a      	mov	r2, r3
 80212d2:	685d      	ldr	r5, [r3, #4]
 80212d4:	f852 6b08 	ldr.w	r6, [r2], #8
 80212d8:	9207      	str	r2, [sp, #28]
 80212da:	2301      	movs	r3, #1
 80212dc:	e795      	b.n	802120a <_vfprintf_r+0xad2>
 80212de:	4632      	mov	r2, r6
 80212e0:	f01b 0510 	ands.w	r5, fp, #16
 80212e4:	f852 6b04 	ldr.w	r6, [r2], #4
 80212e8:	9207      	str	r2, [sp, #28]
 80212ea:	d001      	beq.n	80212f0 <_vfprintf_r+0xbb8>
 80212ec:	461d      	mov	r5, r3
 80212ee:	e7f4      	b.n	80212da <_vfprintf_r+0xba2>
 80212f0:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 80212f4:	d001      	beq.n	80212fa <_vfprintf_r+0xbc2>
 80212f6:	b2b6      	uxth	r6, r6
 80212f8:	e7ef      	b.n	80212da <_vfprintf_r+0xba2>
 80212fa:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 80212fe:	d0ec      	beq.n	80212da <_vfprintf_r+0xba2>
 8021300:	b2f6      	uxtb	r6, r6
 8021302:	e7f3      	b.n	80212ec <_vfprintf_r+0xbb4>
 8021304:	4b7e      	ldr	r3, [pc, #504]	; (8021500 <_vfprintf_r+0xdc8>)
 8021306:	9316      	str	r3, [sp, #88]	; 0x58
 8021308:	f01b 0320 	ands.w	r3, fp, #32
 802130c:	d01b      	beq.n	8021346 <_vfprintf_r+0xc0e>
 802130e:	3607      	adds	r6, #7
 8021310:	f026 0307 	bic.w	r3, r6, #7
 8021314:	461a      	mov	r2, r3
 8021316:	685d      	ldr	r5, [r3, #4]
 8021318:	f852 6b08 	ldr.w	r6, [r2], #8
 802131c:	9207      	str	r2, [sp, #28]
 802131e:	f01b 0f01 	tst.w	fp, #1
 8021322:	d00a      	beq.n	802133a <_vfprintf_r+0xc02>
 8021324:	ea56 0305 	orrs.w	r3, r6, r5
 8021328:	d007      	beq.n	802133a <_vfprintf_r+0xc02>
 802132a:	2330      	movs	r3, #48	; 0x30
 802132c:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 8021330:	9b06      	ldr	r3, [sp, #24]
 8021332:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 8021336:	f04b 0b02 	orr.w	fp, fp, #2
 802133a:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 802133e:	2302      	movs	r3, #2
 8021340:	e763      	b.n	802120a <_vfprintf_r+0xad2>
 8021342:	4b6e      	ldr	r3, [pc, #440]	; (80214fc <_vfprintf_r+0xdc4>)
 8021344:	e7df      	b.n	8021306 <_vfprintf_r+0xbce>
 8021346:	4632      	mov	r2, r6
 8021348:	f01b 0510 	ands.w	r5, fp, #16
 802134c:	f852 6b04 	ldr.w	r6, [r2], #4
 8021350:	9207      	str	r2, [sp, #28]
 8021352:	d001      	beq.n	8021358 <_vfprintf_r+0xc20>
 8021354:	461d      	mov	r5, r3
 8021356:	e7e2      	b.n	802131e <_vfprintf_r+0xbe6>
 8021358:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 802135c:	d001      	beq.n	8021362 <_vfprintf_r+0xc2a>
 802135e:	b2b6      	uxth	r6, r6
 8021360:	e7dd      	b.n	802131e <_vfprintf_r+0xbe6>
 8021362:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 8021366:	d0da      	beq.n	802131e <_vfprintf_r+0xbe6>
 8021368:	b2f6      	uxtb	r6, r6
 802136a:	e7f3      	b.n	8021354 <_vfprintf_r+0xc1c>
 802136c:	2e0a      	cmp	r6, #10
 802136e:	f175 0300 	sbcs.w	r3, r5, #0
 8021372:	d206      	bcs.n	8021382 <_vfprintf_r+0xc4a>
 8021374:	3630      	adds	r6, #48	; 0x30
 8021376:	f88d 6137 	strb.w	r6, [sp, #311]	; 0x137
 802137a:	f20d 1837 	addw	r8, sp, #311	; 0x137
 802137e:	f000 bc03 	b.w	8021b88 <_vfprintf_r+0x1450>
 8021382:	2300      	movs	r3, #0
 8021384:	9305      	str	r3, [sp, #20]
 8021386:	f407 6380 	and.w	r3, r7, #1024	; 0x400
 802138a:	f50d 7b9c 	add.w	fp, sp, #312	; 0x138
 802138e:	9303      	str	r3, [sp, #12]
 8021390:	220a      	movs	r2, #10
 8021392:	2300      	movs	r3, #0
 8021394:	4630      	mov	r0, r6
 8021396:	4629      	mov	r1, r5
 8021398:	f7df fc66 	bl	8000c68 <__aeabi_uldivmod>
 802139c:	9b05      	ldr	r3, [sp, #20]
 802139e:	3301      	adds	r3, #1
 80213a0:	9305      	str	r3, [sp, #20]
 80213a2:	9b03      	ldr	r3, [sp, #12]
 80213a4:	3230      	adds	r2, #48	; 0x30
 80213a6:	f10b 38ff 	add.w	r8, fp, #4294967295
 80213aa:	f80b 2c01 	strb.w	r2, [fp, #-1]
 80213ae:	b1d3      	cbz	r3, 80213e6 <_vfprintf_r+0xcae>
 80213b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80213b2:	9a05      	ldr	r2, [sp, #20]
 80213b4:	781b      	ldrb	r3, [r3, #0]
 80213b6:	429a      	cmp	r2, r3
 80213b8:	d115      	bne.n	80213e6 <_vfprintf_r+0xcae>
 80213ba:	2aff      	cmp	r2, #255	; 0xff
 80213bc:	d013      	beq.n	80213e6 <_vfprintf_r+0xcae>
 80213be:	2e0a      	cmp	r6, #10
 80213c0:	f175 0300 	sbcs.w	r3, r5, #0
 80213c4:	d30f      	bcc.n	80213e6 <_vfprintf_r+0xcae>
 80213c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80213c8:	9914      	ldr	r1, [sp, #80]	; 0x50
 80213ca:	eba8 0803 	sub.w	r8, r8, r3
 80213ce:	461a      	mov	r2, r3
 80213d0:	4640      	mov	r0, r8
 80213d2:	f002 fed2 	bl	802417a <strncpy>
 80213d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80213d8:	785b      	ldrb	r3, [r3, #1]
 80213da:	b11b      	cbz	r3, 80213e4 <_vfprintf_r+0xcac>
 80213dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80213de:	3301      	adds	r3, #1
 80213e0:	930a      	str	r3, [sp, #40]	; 0x28
 80213e2:	2300      	movs	r3, #0
 80213e4:	9305      	str	r3, [sp, #20]
 80213e6:	2300      	movs	r3, #0
 80213e8:	220a      	movs	r2, #10
 80213ea:	4630      	mov	r0, r6
 80213ec:	4629      	mov	r1, r5
 80213ee:	f7df fc3b 	bl	8000c68 <__aeabi_uldivmod>
 80213f2:	2e0a      	cmp	r6, #10
 80213f4:	f175 0300 	sbcs.w	r3, r5, #0
 80213f8:	f0c0 83c6 	bcc.w	8021b88 <_vfprintf_r+0x1450>
 80213fc:	4606      	mov	r6, r0
 80213fe:	460d      	mov	r5, r1
 8021400:	46c3      	mov	fp, r8
 8021402:	e7c5      	b.n	8021390 <_vfprintf_r+0xc58>
 8021404:	f006 030f 	and.w	r3, r6, #15
 8021408:	9a16      	ldr	r2, [sp, #88]	; 0x58
 802140a:	0936      	lsrs	r6, r6, #4
 802140c:	5cd3      	ldrb	r3, [r2, r3]
 802140e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8021412:	ea46 7605 	orr.w	r6, r6, r5, lsl #28
 8021416:	092d      	lsrs	r5, r5, #4
 8021418:	ea56 0305 	orrs.w	r3, r6, r5
 802141c:	d1f2      	bne.n	8021404 <_vfprintf_r+0xccc>
 802141e:	e3b3      	b.n	8021b88 <_vfprintf_r+0x1450>
 8021420:	b933      	cbnz	r3, 8021430 <_vfprintf_r+0xcf8>
 8021422:	f01b 0f01 	tst.w	fp, #1
 8021426:	d003      	beq.n	8021430 <_vfprintf_r+0xcf8>
 8021428:	2330      	movs	r3, #48	; 0x30
 802142a:	f88d 3137 	strb.w	r3, [sp, #311]	; 0x137
 802142e:	e7a4      	b.n	802137a <_vfprintf_r+0xc42>
 8021430:	f50d 789c 	add.w	r8, sp, #312	; 0x138
 8021434:	e3a8      	b.n	8021b88 <_vfprintf_r+0x1450>
 8021436:	9b06      	ldr	r3, [sp, #24]
 8021438:	2b00      	cmp	r3, #0
 802143a:	f000 8373 	beq.w	8021b24 <_vfprintf_r+0x13ec>
 802143e:	2000      	movs	r0, #0
 8021440:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 8021444:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 8021448:	9607      	str	r6, [sp, #28]
 802144a:	f7ff bb1e 	b.w	8020a8a <_vfprintf_r+0x352>
 802144e:	9e03      	ldr	r6, [sp, #12]
 8021450:	f7ff bb8d 	b.w	8020b6e <_vfprintf_r+0x436>
 8021454:	2010      	movs	r0, #16
 8021456:	4402      	add	r2, r0
 8021458:	2b07      	cmp	r3, #7
 802145a:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 802145e:	6060      	str	r0, [r4, #4]
 8021460:	dd08      	ble.n	8021474 <_vfprintf_r+0xd3c>
 8021462:	aa22      	add	r2, sp, #136	; 0x88
 8021464:	4649      	mov	r1, r9
 8021466:	4650      	mov	r0, sl
 8021468:	f002 ff22 	bl	80242b0 <__sprint_r>
 802146c:	2800      	cmp	r0, #0
 802146e:	f040 8337 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 8021472:	a925      	add	r1, sp, #148	; 0x94
 8021474:	3f10      	subs	r7, #16
 8021476:	460c      	mov	r4, r1
 8021478:	e4f3      	b.n	8020e62 <_vfprintf_r+0x72a>
 802147a:	460c      	mov	r4, r1
 802147c:	e50c      	b.n	8020e98 <_vfprintf_r+0x760>
 802147e:	aa22      	add	r2, sp, #136	; 0x88
 8021480:	4649      	mov	r1, r9
 8021482:	4650      	mov	r0, sl
 8021484:	f002 ff14 	bl	80242b0 <__sprint_r>
 8021488:	2800      	cmp	r0, #0
 802148a:	f040 8329 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 802148e:	ac25      	add	r4, sp, #148	; 0x94
 8021490:	e514      	b.n	8020ebc <_vfprintf_r+0x784>
 8021492:	aa22      	add	r2, sp, #136	; 0x88
 8021494:	4649      	mov	r1, r9
 8021496:	4650      	mov	r0, sl
 8021498:	f002 ff0a 	bl	80242b0 <__sprint_r>
 802149c:	2800      	cmp	r0, #0
 802149e:	f040 831f 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 80214a2:	ac25      	add	r4, sp, #148	; 0x94
 80214a4:	e51a      	b.n	8020edc <_vfprintf_r+0x7a4>
 80214a6:	2010      	movs	r0, #16
 80214a8:	4402      	add	r2, r0
 80214aa:	2b07      	cmp	r3, #7
 80214ac:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80214b0:	6060      	str	r0, [r4, #4]
 80214b2:	dd08      	ble.n	80214c6 <_vfprintf_r+0xd8e>
 80214b4:	aa22      	add	r2, sp, #136	; 0x88
 80214b6:	4649      	mov	r1, r9
 80214b8:	4650      	mov	r0, sl
 80214ba:	f002 fef9 	bl	80242b0 <__sprint_r>
 80214be:	2800      	cmp	r0, #0
 80214c0:	f040 830e 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 80214c4:	a925      	add	r1, sp, #148	; 0x94
 80214c6:	3f10      	subs	r7, #16
 80214c8:	460c      	mov	r4, r1
 80214ca:	e50f      	b.n	8020eec <_vfprintf_r+0x7b4>
 80214cc:	460c      	mov	r4, r1
 80214ce:	e528      	b.n	8020f22 <_vfprintf_r+0x7ea>
 80214d0:	2010      	movs	r0, #16
 80214d2:	4402      	add	r2, r0
 80214d4:	2b07      	cmp	r3, #7
 80214d6:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80214da:	6060      	str	r0, [r4, #4]
 80214dc:	dd08      	ble.n	80214f0 <_vfprintf_r+0xdb8>
 80214de:	aa22      	add	r2, sp, #136	; 0x88
 80214e0:	4649      	mov	r1, r9
 80214e2:	4650      	mov	r0, sl
 80214e4:	f002 fee4 	bl	80242b0 <__sprint_r>
 80214e8:	2800      	cmp	r0, #0
 80214ea:	f040 82f9 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 80214ee:	a925      	add	r1, sp, #148	; 0x94
 80214f0:	3e10      	subs	r6, #16
 80214f2:	460c      	mov	r4, r1
 80214f4:	e528      	b.n	8020f48 <_vfprintf_r+0x810>
 80214f6:	460c      	mov	r4, r1
 80214f8:	e540      	b.n	8020f7c <_vfprintf_r+0x844>
 80214fa:	bf00      	nop
 80214fc:	080707cc 	.word	0x080707cc
 8021500:	080707dd 	.word	0x080707dd
 8021504:	9b06      	ldr	r3, [sp, #24]
 8021506:	2b65      	cmp	r3, #101	; 0x65
 8021508:	f340 8232 	ble.w	8021970 <_vfprintf_r+0x1238>
 802150c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8021510:	2200      	movs	r2, #0
 8021512:	2300      	movs	r3, #0
 8021514:	f7df fae8 	bl	8000ae8 <__aeabi_dcmpeq>
 8021518:	2800      	cmp	r0, #0
 802151a:	d068      	beq.n	80215ee <_vfprintf_r+0xeb6>
 802151c:	4b6d      	ldr	r3, [pc, #436]	; (80216d4 <_vfprintf_r+0xf9c>)
 802151e:	6023      	str	r3, [r4, #0]
 8021520:	2301      	movs	r3, #1
 8021522:	441e      	add	r6, r3
 8021524:	6063      	str	r3, [r4, #4]
 8021526:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8021528:	9624      	str	r6, [sp, #144]	; 0x90
 802152a:	3301      	adds	r3, #1
 802152c:	2b07      	cmp	r3, #7
 802152e:	9323      	str	r3, [sp, #140]	; 0x8c
 8021530:	dc37      	bgt.n	80215a2 <_vfprintf_r+0xe6a>
 8021532:	3408      	adds	r4, #8
 8021534:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8021536:	9a05      	ldr	r2, [sp, #20]
 8021538:	4293      	cmp	r3, r2
 802153a:	db03      	blt.n	8021544 <_vfprintf_r+0xe0c>
 802153c:	f01b 0f01 	tst.w	fp, #1
 8021540:	f43f ad2e 	beq.w	8020fa0 <_vfprintf_r+0x868>
 8021544:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8021546:	6023      	str	r3, [r4, #0]
 8021548:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 802154a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 802154c:	6063      	str	r3, [r4, #4]
 802154e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8021550:	4413      	add	r3, r2
 8021552:	9324      	str	r3, [sp, #144]	; 0x90
 8021554:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8021556:	3301      	adds	r3, #1
 8021558:	2b07      	cmp	r3, #7
 802155a:	9323      	str	r3, [sp, #140]	; 0x8c
 802155c:	dc2b      	bgt.n	80215b6 <_vfprintf_r+0xe7e>
 802155e:	3408      	adds	r4, #8
 8021560:	9b05      	ldr	r3, [sp, #20]
 8021562:	1e5d      	subs	r5, r3, #1
 8021564:	2d00      	cmp	r5, #0
 8021566:	f77f ad1b 	ble.w	8020fa0 <_vfprintf_r+0x868>
 802156a:	4e5b      	ldr	r6, [pc, #364]	; (80216d8 <_vfprintf_r+0xfa0>)
 802156c:	2710      	movs	r7, #16
 802156e:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8021572:	2d10      	cmp	r5, #16
 8021574:	f103 0301 	add.w	r3, r3, #1
 8021578:	f104 0108 	add.w	r1, r4, #8
 802157c:	6026      	str	r6, [r4, #0]
 802157e:	dc24      	bgt.n	80215ca <_vfprintf_r+0xe92>
 8021580:	442a      	add	r2, r5
 8021582:	6065      	str	r5, [r4, #4]
 8021584:	9224      	str	r2, [sp, #144]	; 0x90
 8021586:	2b07      	cmp	r3, #7
 8021588:	9323      	str	r3, [sp, #140]	; 0x8c
 802158a:	f340 8288 	ble.w	8021a9e <_vfprintf_r+0x1366>
 802158e:	aa22      	add	r2, sp, #136	; 0x88
 8021590:	4649      	mov	r1, r9
 8021592:	4650      	mov	r0, sl
 8021594:	f002 fe8c 	bl	80242b0 <__sprint_r>
 8021598:	2800      	cmp	r0, #0
 802159a:	f040 82a1 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 802159e:	ac25      	add	r4, sp, #148	; 0x94
 80215a0:	e4fe      	b.n	8020fa0 <_vfprintf_r+0x868>
 80215a2:	aa22      	add	r2, sp, #136	; 0x88
 80215a4:	4649      	mov	r1, r9
 80215a6:	4650      	mov	r0, sl
 80215a8:	f002 fe82 	bl	80242b0 <__sprint_r>
 80215ac:	2800      	cmp	r0, #0
 80215ae:	f040 8297 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 80215b2:	ac25      	add	r4, sp, #148	; 0x94
 80215b4:	e7be      	b.n	8021534 <_vfprintf_r+0xdfc>
 80215b6:	aa22      	add	r2, sp, #136	; 0x88
 80215b8:	4649      	mov	r1, r9
 80215ba:	4650      	mov	r0, sl
 80215bc:	f002 fe78 	bl	80242b0 <__sprint_r>
 80215c0:	2800      	cmp	r0, #0
 80215c2:	f040 828d 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 80215c6:	ac25      	add	r4, sp, #148	; 0x94
 80215c8:	e7ca      	b.n	8021560 <_vfprintf_r+0xe28>
 80215ca:	3210      	adds	r2, #16
 80215cc:	2b07      	cmp	r3, #7
 80215ce:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80215d2:	6067      	str	r7, [r4, #4]
 80215d4:	dd08      	ble.n	80215e8 <_vfprintf_r+0xeb0>
 80215d6:	aa22      	add	r2, sp, #136	; 0x88
 80215d8:	4649      	mov	r1, r9
 80215da:	4650      	mov	r0, sl
 80215dc:	f002 fe68 	bl	80242b0 <__sprint_r>
 80215e0:	2800      	cmp	r0, #0
 80215e2:	f040 827d 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 80215e6:	a925      	add	r1, sp, #148	; 0x94
 80215e8:	3d10      	subs	r5, #16
 80215ea:	460c      	mov	r4, r1
 80215ec:	e7bf      	b.n	802156e <_vfprintf_r+0xe36>
 80215ee:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80215f0:	2b00      	cmp	r3, #0
 80215f2:	dc73      	bgt.n	80216dc <_vfprintf_r+0xfa4>
 80215f4:	4b37      	ldr	r3, [pc, #220]	; (80216d4 <_vfprintf_r+0xf9c>)
 80215f6:	6023      	str	r3, [r4, #0]
 80215f8:	2301      	movs	r3, #1
 80215fa:	441e      	add	r6, r3
 80215fc:	6063      	str	r3, [r4, #4]
 80215fe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8021600:	9624      	str	r6, [sp, #144]	; 0x90
 8021602:	3301      	adds	r3, #1
 8021604:	2b07      	cmp	r3, #7
 8021606:	9323      	str	r3, [sp, #140]	; 0x8c
 8021608:	dc3d      	bgt.n	8021686 <_vfprintf_r+0xf4e>
 802160a:	3408      	adds	r4, #8
 802160c:	9905      	ldr	r1, [sp, #20]
 802160e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8021610:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8021612:	430a      	orrs	r2, r1
 8021614:	f00b 0101 	and.w	r1, fp, #1
 8021618:	430a      	orrs	r2, r1
 802161a:	f43f acc1 	beq.w	8020fa0 <_vfprintf_r+0x868>
 802161e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8021620:	6022      	str	r2, [r4, #0]
 8021622:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8021624:	6062      	str	r2, [r4, #4]
 8021626:	4413      	add	r3, r2
 8021628:	9324      	str	r3, [sp, #144]	; 0x90
 802162a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 802162c:	3301      	adds	r3, #1
 802162e:	2b07      	cmp	r3, #7
 8021630:	9323      	str	r3, [sp, #140]	; 0x8c
 8021632:	dc32      	bgt.n	802169a <_vfprintf_r+0xf62>
 8021634:	3408      	adds	r4, #8
 8021636:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8021638:	2d00      	cmp	r5, #0
 802163a:	da1b      	bge.n	8021674 <_vfprintf_r+0xf3c>
 802163c:	4e26      	ldr	r6, [pc, #152]	; (80216d8 <_vfprintf_r+0xfa0>)
 802163e:	426d      	negs	r5, r5
 8021640:	4623      	mov	r3, r4
 8021642:	2710      	movs	r7, #16
 8021644:	e9dd 2123 	ldrd	r2, r1, [sp, #140]	; 0x8c
 8021648:	2d10      	cmp	r5, #16
 802164a:	f102 0201 	add.w	r2, r2, #1
 802164e:	f104 0408 	add.w	r4, r4, #8
 8021652:	601e      	str	r6, [r3, #0]
 8021654:	dc2b      	bgt.n	80216ae <_vfprintf_r+0xf76>
 8021656:	605d      	str	r5, [r3, #4]
 8021658:	2a07      	cmp	r2, #7
 802165a:	440d      	add	r5, r1
 802165c:	e9cd 2523 	strd	r2, r5, [sp, #140]	; 0x8c
 8021660:	dd08      	ble.n	8021674 <_vfprintf_r+0xf3c>
 8021662:	aa22      	add	r2, sp, #136	; 0x88
 8021664:	4649      	mov	r1, r9
 8021666:	4650      	mov	r0, sl
 8021668:	f002 fe22 	bl	80242b0 <__sprint_r>
 802166c:	2800      	cmp	r0, #0
 802166e:	f040 8237 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 8021672:	ac25      	add	r4, sp, #148	; 0x94
 8021674:	9b05      	ldr	r3, [sp, #20]
 8021676:	9a05      	ldr	r2, [sp, #20]
 8021678:	6063      	str	r3, [r4, #4]
 802167a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 802167c:	f8c4 8000 	str.w	r8, [r4]
 8021680:	4413      	add	r3, r2
 8021682:	9324      	str	r3, [sp, #144]	; 0x90
 8021684:	e485      	b.n	8020f92 <_vfprintf_r+0x85a>
 8021686:	aa22      	add	r2, sp, #136	; 0x88
 8021688:	4649      	mov	r1, r9
 802168a:	4650      	mov	r0, sl
 802168c:	f002 fe10 	bl	80242b0 <__sprint_r>
 8021690:	2800      	cmp	r0, #0
 8021692:	f040 8225 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 8021696:	ac25      	add	r4, sp, #148	; 0x94
 8021698:	e7b8      	b.n	802160c <_vfprintf_r+0xed4>
 802169a:	aa22      	add	r2, sp, #136	; 0x88
 802169c:	4649      	mov	r1, r9
 802169e:	4650      	mov	r0, sl
 80216a0:	f002 fe06 	bl	80242b0 <__sprint_r>
 80216a4:	2800      	cmp	r0, #0
 80216a6:	f040 821b 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 80216aa:	ac25      	add	r4, sp, #148	; 0x94
 80216ac:	e7c3      	b.n	8021636 <_vfprintf_r+0xefe>
 80216ae:	3110      	adds	r1, #16
 80216b0:	2a07      	cmp	r2, #7
 80216b2:	e9cd 2123 	strd	r2, r1, [sp, #140]	; 0x8c
 80216b6:	605f      	str	r7, [r3, #4]
 80216b8:	dd08      	ble.n	80216cc <_vfprintf_r+0xf94>
 80216ba:	aa22      	add	r2, sp, #136	; 0x88
 80216bc:	4649      	mov	r1, r9
 80216be:	4650      	mov	r0, sl
 80216c0:	f002 fdf6 	bl	80242b0 <__sprint_r>
 80216c4:	2800      	cmp	r0, #0
 80216c6:	f040 820b 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 80216ca:	ac25      	add	r4, sp, #148	; 0x94
 80216cc:	3d10      	subs	r5, #16
 80216ce:	4623      	mov	r3, r4
 80216d0:	e7b8      	b.n	8021644 <_vfprintf_r+0xf0c>
 80216d2:	bf00      	nop
 80216d4:	080707ee 	.word	0x080707ee
 80216d8:	08070820 	.word	0x08070820
 80216dc:	9f05      	ldr	r7, [sp, #20]
 80216de:	42af      	cmp	r7, r5
 80216e0:	bfa8      	it	ge
 80216e2:	462f      	movge	r7, r5
 80216e4:	2f00      	cmp	r7, #0
 80216e6:	dd09      	ble.n	80216fc <_vfprintf_r+0xfc4>
 80216e8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80216ea:	3301      	adds	r3, #1
 80216ec:	443e      	add	r6, r7
 80216ee:	2b07      	cmp	r3, #7
 80216f0:	e9c4 8700 	strd	r8, r7, [r4]
 80216f4:	9624      	str	r6, [sp, #144]	; 0x90
 80216f6:	9323      	str	r3, [sp, #140]	; 0x8c
 80216f8:	dc75      	bgt.n	80217e6 <_vfprintf_r+0x10ae>
 80216fa:	3408      	adds	r4, #8
 80216fc:	2f00      	cmp	r7, #0
 80216fe:	bfac      	ite	ge
 8021700:	1bee      	subge	r6, r5, r7
 8021702:	462e      	movlt	r6, r5
 8021704:	2e00      	cmp	r6, #0
 8021706:	dd18      	ble.n	802173a <_vfprintf_r+0x1002>
 8021708:	4f98      	ldr	r7, [pc, #608]	; (802196c <_vfprintf_r+0x1234>)
 802170a:	6027      	str	r7, [r4, #0]
 802170c:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8021710:	2e10      	cmp	r6, #16
 8021712:	f103 0301 	add.w	r3, r3, #1
 8021716:	f104 0108 	add.w	r1, r4, #8
 802171a:	dc6e      	bgt.n	80217fa <_vfprintf_r+0x10c2>
 802171c:	6066      	str	r6, [r4, #4]
 802171e:	2b07      	cmp	r3, #7
 8021720:	4416      	add	r6, r2
 8021722:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8021726:	dd7b      	ble.n	8021820 <_vfprintf_r+0x10e8>
 8021728:	aa22      	add	r2, sp, #136	; 0x88
 802172a:	4649      	mov	r1, r9
 802172c:	4650      	mov	r0, sl
 802172e:	f002 fdbf 	bl	80242b0 <__sprint_r>
 8021732:	2800      	cmp	r0, #0
 8021734:	f040 81d4 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 8021738:	ac25      	add	r4, sp, #148	; 0x94
 802173a:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 802173e:	4445      	add	r5, r8
 8021740:	d00a      	beq.n	8021758 <_vfprintf_r+0x1020>
 8021742:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8021744:	2b00      	cmp	r3, #0
 8021746:	d16d      	bne.n	8021824 <_vfprintf_r+0x10ec>
 8021748:	9b08      	ldr	r3, [sp, #32]
 802174a:	2b00      	cmp	r3, #0
 802174c:	d16d      	bne.n	802182a <_vfprintf_r+0x10f2>
 802174e:	9b05      	ldr	r3, [sp, #20]
 8021750:	4443      	add	r3, r8
 8021752:	429d      	cmp	r5, r3
 8021754:	bf28      	it	cs
 8021756:	461d      	movcs	r5, r3
 8021758:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 802175a:	9a05      	ldr	r2, [sp, #20]
 802175c:	4293      	cmp	r3, r2
 802175e:	db02      	blt.n	8021766 <_vfprintf_r+0x102e>
 8021760:	f01b 0f01 	tst.w	fp, #1
 8021764:	d00e      	beq.n	8021784 <_vfprintf_r+0x104c>
 8021766:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8021768:	6023      	str	r3, [r4, #0]
 802176a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 802176c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 802176e:	6063      	str	r3, [r4, #4]
 8021770:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8021772:	4413      	add	r3, r2
 8021774:	9324      	str	r3, [sp, #144]	; 0x90
 8021776:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8021778:	3301      	adds	r3, #1
 802177a:	2b07      	cmp	r3, #7
 802177c:	9323      	str	r3, [sp, #140]	; 0x8c
 802177e:	f300 80cf 	bgt.w	8021920 <_vfprintf_r+0x11e8>
 8021782:	3408      	adds	r4, #8
 8021784:	9b05      	ldr	r3, [sp, #20]
 8021786:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 8021788:	eb08 0203 	add.w	r2, r8, r3
 802178c:	1b9e      	subs	r6, r3, r6
 802178e:	1b52      	subs	r2, r2, r5
 8021790:	4296      	cmp	r6, r2
 8021792:	bfa8      	it	ge
 8021794:	4616      	movge	r6, r2
 8021796:	2e00      	cmp	r6, #0
 8021798:	dd0b      	ble.n	80217b2 <_vfprintf_r+0x107a>
 802179a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 802179c:	4433      	add	r3, r6
 802179e:	9324      	str	r3, [sp, #144]	; 0x90
 80217a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80217a2:	3301      	adds	r3, #1
 80217a4:	2b07      	cmp	r3, #7
 80217a6:	e9c4 5600 	strd	r5, r6, [r4]
 80217aa:	9323      	str	r3, [sp, #140]	; 0x8c
 80217ac:	f300 80c2 	bgt.w	8021934 <_vfprintf_r+0x11fc>
 80217b0:	3408      	adds	r4, #8
 80217b2:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 80217b4:	9b05      	ldr	r3, [sp, #20]
 80217b6:	2e00      	cmp	r6, #0
 80217b8:	eba3 0505 	sub.w	r5, r3, r5
 80217bc:	bfa8      	it	ge
 80217be:	1bad      	subge	r5, r5, r6
 80217c0:	2d00      	cmp	r5, #0
 80217c2:	f77f abed 	ble.w	8020fa0 <_vfprintf_r+0x868>
 80217c6:	4e69      	ldr	r6, [pc, #420]	; (802196c <_vfprintf_r+0x1234>)
 80217c8:	2710      	movs	r7, #16
 80217ca:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80217ce:	2d10      	cmp	r5, #16
 80217d0:	f103 0301 	add.w	r3, r3, #1
 80217d4:	f104 0108 	add.w	r1, r4, #8
 80217d8:	6026      	str	r6, [r4, #0]
 80217da:	f300 80b5 	bgt.w	8021948 <_vfprintf_r+0x1210>
 80217de:	6065      	str	r5, [r4, #4]
 80217e0:	4415      	add	r5, r2
 80217e2:	9524      	str	r5, [sp, #144]	; 0x90
 80217e4:	e6cf      	b.n	8021586 <_vfprintf_r+0xe4e>
 80217e6:	aa22      	add	r2, sp, #136	; 0x88
 80217e8:	4649      	mov	r1, r9
 80217ea:	4650      	mov	r0, sl
 80217ec:	f002 fd60 	bl	80242b0 <__sprint_r>
 80217f0:	2800      	cmp	r0, #0
 80217f2:	f040 8175 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 80217f6:	ac25      	add	r4, sp, #148	; 0x94
 80217f8:	e780      	b.n	80216fc <_vfprintf_r+0xfc4>
 80217fa:	2010      	movs	r0, #16
 80217fc:	4402      	add	r2, r0
 80217fe:	2b07      	cmp	r3, #7
 8021800:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8021804:	6060      	str	r0, [r4, #4]
 8021806:	dd08      	ble.n	802181a <_vfprintf_r+0x10e2>
 8021808:	aa22      	add	r2, sp, #136	; 0x88
 802180a:	4649      	mov	r1, r9
 802180c:	4650      	mov	r0, sl
 802180e:	f002 fd4f 	bl	80242b0 <__sprint_r>
 8021812:	2800      	cmp	r0, #0
 8021814:	f040 8164 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 8021818:	a925      	add	r1, sp, #148	; 0x94
 802181a:	3e10      	subs	r6, #16
 802181c:	460c      	mov	r4, r1
 802181e:	e774      	b.n	802170a <_vfprintf_r+0xfd2>
 8021820:	460c      	mov	r4, r1
 8021822:	e78a      	b.n	802173a <_vfprintf_r+0x1002>
 8021824:	9b08      	ldr	r3, [sp, #32]
 8021826:	2b00      	cmp	r3, #0
 8021828:	d04a      	beq.n	80218c0 <_vfprintf_r+0x1188>
 802182a:	9b08      	ldr	r3, [sp, #32]
 802182c:	3b01      	subs	r3, #1
 802182e:	9308      	str	r3, [sp, #32]
 8021830:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8021832:	6023      	str	r3, [r4, #0]
 8021834:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8021836:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8021838:	6063      	str	r3, [r4, #4]
 802183a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 802183c:	4413      	add	r3, r2
 802183e:	9324      	str	r3, [sp, #144]	; 0x90
 8021840:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8021842:	3301      	adds	r3, #1
 8021844:	2b07      	cmp	r3, #7
 8021846:	9323      	str	r3, [sp, #140]	; 0x8c
 8021848:	dc41      	bgt.n	80218ce <_vfprintf_r+0x1196>
 802184a:	3408      	adds	r4, #8
 802184c:	9b05      	ldr	r3, [sp, #20]
 802184e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8021850:	eb08 0703 	add.w	r7, r8, r3
 8021854:	1b7b      	subs	r3, r7, r5
 8021856:	7817      	ldrb	r7, [r2, #0]
 8021858:	429f      	cmp	r7, r3
 802185a:	bfa8      	it	ge
 802185c:	461f      	movge	r7, r3
 802185e:	2f00      	cmp	r7, #0
 8021860:	dd0a      	ble.n	8021878 <_vfprintf_r+0x1140>
 8021862:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8021864:	443b      	add	r3, r7
 8021866:	9324      	str	r3, [sp, #144]	; 0x90
 8021868:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 802186a:	3301      	adds	r3, #1
 802186c:	2b07      	cmp	r3, #7
 802186e:	e9c4 5700 	strd	r5, r7, [r4]
 8021872:	9323      	str	r3, [sp, #140]	; 0x8c
 8021874:	dc35      	bgt.n	80218e2 <_vfprintf_r+0x11aa>
 8021876:	3408      	adds	r4, #8
 8021878:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802187a:	781e      	ldrb	r6, [r3, #0]
 802187c:	2f00      	cmp	r7, #0
 802187e:	bfa8      	it	ge
 8021880:	1bf6      	subge	r6, r6, r7
 8021882:	2e00      	cmp	r6, #0
 8021884:	dd18      	ble.n	80218b8 <_vfprintf_r+0x1180>
 8021886:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 802188a:	4838      	ldr	r0, [pc, #224]	; (802196c <_vfprintf_r+0x1234>)
 802188c:	6020      	str	r0, [r4, #0]
 802188e:	2e10      	cmp	r6, #16
 8021890:	f103 0301 	add.w	r3, r3, #1
 8021894:	f104 0108 	add.w	r1, r4, #8
 8021898:	dc2d      	bgt.n	80218f6 <_vfprintf_r+0x11be>
 802189a:	6066      	str	r6, [r4, #4]
 802189c:	2b07      	cmp	r3, #7
 802189e:	4416      	add	r6, r2
 80218a0:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 80218a4:	dd3a      	ble.n	802191c <_vfprintf_r+0x11e4>
 80218a6:	aa22      	add	r2, sp, #136	; 0x88
 80218a8:	4649      	mov	r1, r9
 80218aa:	4650      	mov	r0, sl
 80218ac:	f002 fd00 	bl	80242b0 <__sprint_r>
 80218b0:	2800      	cmp	r0, #0
 80218b2:	f040 8115 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 80218b6:	ac25      	add	r4, sp, #148	; 0x94
 80218b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80218ba:	781b      	ldrb	r3, [r3, #0]
 80218bc:	441d      	add	r5, r3
 80218be:	e740      	b.n	8021742 <_vfprintf_r+0x100a>
 80218c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80218c2:	3b01      	subs	r3, #1
 80218c4:	930a      	str	r3, [sp, #40]	; 0x28
 80218c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80218c8:	3b01      	subs	r3, #1
 80218ca:	9309      	str	r3, [sp, #36]	; 0x24
 80218cc:	e7b0      	b.n	8021830 <_vfprintf_r+0x10f8>
 80218ce:	aa22      	add	r2, sp, #136	; 0x88
 80218d0:	4649      	mov	r1, r9
 80218d2:	4650      	mov	r0, sl
 80218d4:	f002 fcec 	bl	80242b0 <__sprint_r>
 80218d8:	2800      	cmp	r0, #0
 80218da:	f040 8101 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 80218de:	ac25      	add	r4, sp, #148	; 0x94
 80218e0:	e7b4      	b.n	802184c <_vfprintf_r+0x1114>
 80218e2:	aa22      	add	r2, sp, #136	; 0x88
 80218e4:	4649      	mov	r1, r9
 80218e6:	4650      	mov	r0, sl
 80218e8:	f002 fce2 	bl	80242b0 <__sprint_r>
 80218ec:	2800      	cmp	r0, #0
 80218ee:	f040 80f7 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 80218f2:	ac25      	add	r4, sp, #148	; 0x94
 80218f4:	e7c0      	b.n	8021878 <_vfprintf_r+0x1140>
 80218f6:	2010      	movs	r0, #16
 80218f8:	4402      	add	r2, r0
 80218fa:	2b07      	cmp	r3, #7
 80218fc:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8021900:	6060      	str	r0, [r4, #4]
 8021902:	dd08      	ble.n	8021916 <_vfprintf_r+0x11de>
 8021904:	aa22      	add	r2, sp, #136	; 0x88
 8021906:	4649      	mov	r1, r9
 8021908:	4650      	mov	r0, sl
 802190a:	f002 fcd1 	bl	80242b0 <__sprint_r>
 802190e:	2800      	cmp	r0, #0
 8021910:	f040 80e6 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 8021914:	a925      	add	r1, sp, #148	; 0x94
 8021916:	3e10      	subs	r6, #16
 8021918:	460c      	mov	r4, r1
 802191a:	e7b4      	b.n	8021886 <_vfprintf_r+0x114e>
 802191c:	460c      	mov	r4, r1
 802191e:	e7cb      	b.n	80218b8 <_vfprintf_r+0x1180>
 8021920:	aa22      	add	r2, sp, #136	; 0x88
 8021922:	4649      	mov	r1, r9
 8021924:	4650      	mov	r0, sl
 8021926:	f002 fcc3 	bl	80242b0 <__sprint_r>
 802192a:	2800      	cmp	r0, #0
 802192c:	f040 80d8 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 8021930:	ac25      	add	r4, sp, #148	; 0x94
 8021932:	e727      	b.n	8021784 <_vfprintf_r+0x104c>
 8021934:	aa22      	add	r2, sp, #136	; 0x88
 8021936:	4649      	mov	r1, r9
 8021938:	4650      	mov	r0, sl
 802193a:	f002 fcb9 	bl	80242b0 <__sprint_r>
 802193e:	2800      	cmp	r0, #0
 8021940:	f040 80ce 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 8021944:	ac25      	add	r4, sp, #148	; 0x94
 8021946:	e734      	b.n	80217b2 <_vfprintf_r+0x107a>
 8021948:	3210      	adds	r2, #16
 802194a:	2b07      	cmp	r3, #7
 802194c:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8021950:	6067      	str	r7, [r4, #4]
 8021952:	dd08      	ble.n	8021966 <_vfprintf_r+0x122e>
 8021954:	aa22      	add	r2, sp, #136	; 0x88
 8021956:	4649      	mov	r1, r9
 8021958:	4650      	mov	r0, sl
 802195a:	f002 fca9 	bl	80242b0 <__sprint_r>
 802195e:	2800      	cmp	r0, #0
 8021960:	f040 80be 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 8021964:	a925      	add	r1, sp, #148	; 0x94
 8021966:	3d10      	subs	r5, #16
 8021968:	460c      	mov	r4, r1
 802196a:	e72e      	b.n	80217ca <_vfprintf_r+0x1092>
 802196c:	08070820 	.word	0x08070820
 8021970:	9a05      	ldr	r2, [sp, #20]
 8021972:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8021974:	2a01      	cmp	r2, #1
 8021976:	f106 0601 	add.w	r6, r6, #1
 802197a:	f103 0301 	add.w	r3, r3, #1
 802197e:	f104 0508 	add.w	r5, r4, #8
 8021982:	dc02      	bgt.n	802198a <_vfprintf_r+0x1252>
 8021984:	f01b 0f01 	tst.w	fp, #1
 8021988:	d07e      	beq.n	8021a88 <_vfprintf_r+0x1350>
 802198a:	2201      	movs	r2, #1
 802198c:	2b07      	cmp	r3, #7
 802198e:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8021992:	f8c4 8000 	str.w	r8, [r4]
 8021996:	6062      	str	r2, [r4, #4]
 8021998:	dd08      	ble.n	80219ac <_vfprintf_r+0x1274>
 802199a:	aa22      	add	r2, sp, #136	; 0x88
 802199c:	4649      	mov	r1, r9
 802199e:	4650      	mov	r0, sl
 80219a0:	f002 fc86 	bl	80242b0 <__sprint_r>
 80219a4:	2800      	cmp	r0, #0
 80219a6:	f040 809b 	bne.w	8021ae0 <_vfprintf_r+0x13a8>
 80219aa:	ad25      	add	r5, sp, #148	; 0x94
 80219ac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80219ae:	602b      	str	r3, [r5, #0]
 80219b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80219b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80219b4:	606b      	str	r3, [r5, #4]
 80219b6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80219b8:	4413      	add	r3, r2
 80219ba:	9324      	str	r3, [sp, #144]	; 0x90
 80219bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80219be:	3301      	adds	r3, #1
 80219c0:	2b07      	cmp	r3, #7
 80219c2:	9323      	str	r3, [sp, #140]	; 0x8c
 80219c4:	dc32      	bgt.n	8021a2c <_vfprintf_r+0x12f4>
 80219c6:	3508      	adds	r5, #8
 80219c8:	9b05      	ldr	r3, [sp, #20]
 80219ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80219ce:	1e5c      	subs	r4, r3, #1
 80219d0:	2200      	movs	r2, #0
 80219d2:	2300      	movs	r3, #0
 80219d4:	f7df f888 	bl	8000ae8 <__aeabi_dcmpeq>
 80219d8:	2800      	cmp	r0, #0
 80219da:	d130      	bne.n	8021a3e <_vfprintf_r+0x1306>
 80219dc:	9923      	ldr	r1, [sp, #140]	; 0x8c
 80219de:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80219e0:	9a05      	ldr	r2, [sp, #20]
 80219e2:	3101      	adds	r1, #1
 80219e4:	3b01      	subs	r3, #1
 80219e6:	f108 0001 	add.w	r0, r8, #1
 80219ea:	4413      	add	r3, r2
 80219ec:	2907      	cmp	r1, #7
 80219ee:	e9c5 0400 	strd	r0, r4, [r5]
 80219f2:	e9cd 1323 	strd	r1, r3, [sp, #140]	; 0x8c
 80219f6:	dd50      	ble.n	8021a9a <_vfprintf_r+0x1362>
 80219f8:	aa22      	add	r2, sp, #136	; 0x88
 80219fa:	4649      	mov	r1, r9
 80219fc:	4650      	mov	r0, sl
 80219fe:	f002 fc57 	bl	80242b0 <__sprint_r>
 8021a02:	2800      	cmp	r0, #0
 8021a04:	d16c      	bne.n	8021ae0 <_vfprintf_r+0x13a8>
 8021a06:	ad25      	add	r5, sp, #148	; 0x94
 8021a08:	ab1e      	add	r3, sp, #120	; 0x78
 8021a0a:	602b      	str	r3, [r5, #0]
 8021a0c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8021a0e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8021a10:	606b      	str	r3, [r5, #4]
 8021a12:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8021a14:	4413      	add	r3, r2
 8021a16:	9324      	str	r3, [sp, #144]	; 0x90
 8021a18:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8021a1a:	3301      	adds	r3, #1
 8021a1c:	2b07      	cmp	r3, #7
 8021a1e:	9323      	str	r3, [sp, #140]	; 0x8c
 8021a20:	f73f adb5 	bgt.w	802158e <_vfprintf_r+0xe56>
 8021a24:	f105 0408 	add.w	r4, r5, #8
 8021a28:	f7ff baba 	b.w	8020fa0 <_vfprintf_r+0x868>
 8021a2c:	aa22      	add	r2, sp, #136	; 0x88
 8021a2e:	4649      	mov	r1, r9
 8021a30:	4650      	mov	r0, sl
 8021a32:	f002 fc3d 	bl	80242b0 <__sprint_r>
 8021a36:	2800      	cmp	r0, #0
 8021a38:	d152      	bne.n	8021ae0 <_vfprintf_r+0x13a8>
 8021a3a:	ad25      	add	r5, sp, #148	; 0x94
 8021a3c:	e7c4      	b.n	80219c8 <_vfprintf_r+0x1290>
 8021a3e:	2c00      	cmp	r4, #0
 8021a40:	dde2      	ble.n	8021a08 <_vfprintf_r+0x12d0>
 8021a42:	4e58      	ldr	r6, [pc, #352]	; (8021ba4 <_vfprintf_r+0x146c>)
 8021a44:	2710      	movs	r7, #16
 8021a46:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8021a4a:	2c10      	cmp	r4, #16
 8021a4c:	f103 0301 	add.w	r3, r3, #1
 8021a50:	f105 0108 	add.w	r1, r5, #8
 8021a54:	602e      	str	r6, [r5, #0]
 8021a56:	dc07      	bgt.n	8021a68 <_vfprintf_r+0x1330>
 8021a58:	606c      	str	r4, [r5, #4]
 8021a5a:	2b07      	cmp	r3, #7
 8021a5c:	4414      	add	r4, r2
 8021a5e:	e9cd 3423 	strd	r3, r4, [sp, #140]	; 0x8c
 8021a62:	dcc9      	bgt.n	80219f8 <_vfprintf_r+0x12c0>
 8021a64:	460d      	mov	r5, r1
 8021a66:	e7cf      	b.n	8021a08 <_vfprintf_r+0x12d0>
 8021a68:	3210      	adds	r2, #16
 8021a6a:	2b07      	cmp	r3, #7
 8021a6c:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8021a70:	606f      	str	r7, [r5, #4]
 8021a72:	dd06      	ble.n	8021a82 <_vfprintf_r+0x134a>
 8021a74:	aa22      	add	r2, sp, #136	; 0x88
 8021a76:	4649      	mov	r1, r9
 8021a78:	4650      	mov	r0, sl
 8021a7a:	f002 fc19 	bl	80242b0 <__sprint_r>
 8021a7e:	bb78      	cbnz	r0, 8021ae0 <_vfprintf_r+0x13a8>
 8021a80:	a925      	add	r1, sp, #148	; 0x94
 8021a82:	3c10      	subs	r4, #16
 8021a84:	460d      	mov	r5, r1
 8021a86:	e7de      	b.n	8021a46 <_vfprintf_r+0x130e>
 8021a88:	2201      	movs	r2, #1
 8021a8a:	2b07      	cmp	r3, #7
 8021a8c:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8021a90:	f8c4 8000 	str.w	r8, [r4]
 8021a94:	6062      	str	r2, [r4, #4]
 8021a96:	ddb7      	ble.n	8021a08 <_vfprintf_r+0x12d0>
 8021a98:	e7ae      	b.n	80219f8 <_vfprintf_r+0x12c0>
 8021a9a:	3508      	adds	r5, #8
 8021a9c:	e7b4      	b.n	8021a08 <_vfprintf_r+0x12d0>
 8021a9e:	460c      	mov	r4, r1
 8021aa0:	f7ff ba7e 	b.w	8020fa0 <_vfprintf_r+0x868>
 8021aa4:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8021aa8:	1a9d      	subs	r5, r3, r2
 8021aaa:	2d00      	cmp	r5, #0
 8021aac:	f77f aa7c 	ble.w	8020fa8 <_vfprintf_r+0x870>
 8021ab0:	4e3d      	ldr	r6, [pc, #244]	; (8021ba8 <_vfprintf_r+0x1470>)
 8021ab2:	2710      	movs	r7, #16
 8021ab4:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8021ab8:	2d10      	cmp	r5, #16
 8021aba:	f103 0301 	add.w	r3, r3, #1
 8021abe:	6026      	str	r6, [r4, #0]
 8021ac0:	dc18      	bgt.n	8021af4 <_vfprintf_r+0x13bc>
 8021ac2:	6065      	str	r5, [r4, #4]
 8021ac4:	2b07      	cmp	r3, #7
 8021ac6:	4415      	add	r5, r2
 8021ac8:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 8021acc:	f77f aa6c 	ble.w	8020fa8 <_vfprintf_r+0x870>
 8021ad0:	aa22      	add	r2, sp, #136	; 0x88
 8021ad2:	4649      	mov	r1, r9
 8021ad4:	4650      	mov	r0, sl
 8021ad6:	f002 fbeb 	bl	80242b0 <__sprint_r>
 8021ada:	2800      	cmp	r0, #0
 8021adc:	f43f aa64 	beq.w	8020fa8 <_vfprintf_r+0x870>
 8021ae0:	9b03      	ldr	r3, [sp, #12]
 8021ae2:	2b00      	cmp	r3, #0
 8021ae4:	f43f a879 	beq.w	8020bda <_vfprintf_r+0x4a2>
 8021ae8:	4619      	mov	r1, r3
 8021aea:	4650      	mov	r0, sl
 8021aec:	f001 f8fa 	bl	8022ce4 <_free_r>
 8021af0:	f7ff b873 	b.w	8020bda <_vfprintf_r+0x4a2>
 8021af4:	3210      	adds	r2, #16
 8021af6:	2b07      	cmp	r3, #7
 8021af8:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8021afc:	6067      	str	r7, [r4, #4]
 8021afe:	dc02      	bgt.n	8021b06 <_vfprintf_r+0x13ce>
 8021b00:	3408      	adds	r4, #8
 8021b02:	3d10      	subs	r5, #16
 8021b04:	e7d6      	b.n	8021ab4 <_vfprintf_r+0x137c>
 8021b06:	aa22      	add	r2, sp, #136	; 0x88
 8021b08:	4649      	mov	r1, r9
 8021b0a:	4650      	mov	r0, sl
 8021b0c:	f002 fbd0 	bl	80242b0 <__sprint_r>
 8021b10:	2800      	cmp	r0, #0
 8021b12:	d1e5      	bne.n	8021ae0 <_vfprintf_r+0x13a8>
 8021b14:	ac25      	add	r4, sp, #148	; 0x94
 8021b16:	e7f4      	b.n	8021b02 <_vfprintf_r+0x13ca>
 8021b18:	9903      	ldr	r1, [sp, #12]
 8021b1a:	4650      	mov	r0, sl
 8021b1c:	f001 f8e2 	bl	8022ce4 <_free_r>
 8021b20:	f7ff ba5a 	b.w	8020fd8 <_vfprintf_r+0x8a0>
 8021b24:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8021b26:	b91b      	cbnz	r3, 8021b30 <_vfprintf_r+0x13f8>
 8021b28:	2300      	movs	r3, #0
 8021b2a:	9323      	str	r3, [sp, #140]	; 0x8c
 8021b2c:	f7ff b855 	b.w	8020bda <_vfprintf_r+0x4a2>
 8021b30:	aa22      	add	r2, sp, #136	; 0x88
 8021b32:	4649      	mov	r1, r9
 8021b34:	4650      	mov	r0, sl
 8021b36:	f002 fbbb 	bl	80242b0 <__sprint_r>
 8021b3a:	2800      	cmp	r0, #0
 8021b3c:	d0f4      	beq.n	8021b28 <_vfprintf_r+0x13f0>
 8021b3e:	f7ff b84c 	b.w	8020bda <_vfprintf_r+0x4a2>
 8021b42:	ea56 0205 	orrs.w	r2, r6, r5
 8021b46:	465f      	mov	r7, fp
 8021b48:	f43f ab70 	beq.w	802122c <_vfprintf_r+0xaf4>
 8021b4c:	2b01      	cmp	r3, #1
 8021b4e:	f43f ac0d 	beq.w	802136c <_vfprintf_r+0xc34>
 8021b52:	2b02      	cmp	r3, #2
 8021b54:	f50d 789c 	add.w	r8, sp, #312	; 0x138
 8021b58:	f43f ac54 	beq.w	8021404 <_vfprintf_r+0xccc>
 8021b5c:	f006 0307 	and.w	r3, r6, #7
 8021b60:	08f6      	lsrs	r6, r6, #3
 8021b62:	ea46 7645 	orr.w	r6, r6, r5, lsl #29
 8021b66:	08ed      	lsrs	r5, r5, #3
 8021b68:	3330      	adds	r3, #48	; 0x30
 8021b6a:	ea56 0105 	orrs.w	r1, r6, r5
 8021b6e:	4642      	mov	r2, r8
 8021b70:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8021b74:	d1f2      	bne.n	8021b5c <_vfprintf_r+0x1424>
 8021b76:	07f8      	lsls	r0, r7, #31
 8021b78:	d506      	bpl.n	8021b88 <_vfprintf_r+0x1450>
 8021b7a:	2b30      	cmp	r3, #48	; 0x30
 8021b7c:	d004      	beq.n	8021b88 <_vfprintf_r+0x1450>
 8021b7e:	2330      	movs	r3, #48	; 0x30
 8021b80:	f808 3c01 	strb.w	r3, [r8, #-1]
 8021b84:	f1a2 0802 	sub.w	r8, r2, #2
 8021b88:	ab4e      	add	r3, sp, #312	; 0x138
 8021b8a:	eba3 0308 	sub.w	r3, r3, r8
 8021b8e:	9e04      	ldr	r6, [sp, #16]
 8021b90:	9304      	str	r3, [sp, #16]
 8021b92:	2300      	movs	r3, #0
 8021b94:	46bb      	mov	fp, r7
 8021b96:	9303      	str	r3, [sp, #12]
 8021b98:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8021b9c:	461d      	mov	r5, r3
 8021b9e:	f7ff b945 	b.w	8020e2c <_vfprintf_r+0x6f4>
 8021ba2:	bf00      	nop
 8021ba4:	08070820 	.word	0x08070820
 8021ba8:	08070810 	.word	0x08070810

08021bac <__sbprintf>:
 8021bac:	b570      	push	{r4, r5, r6, lr}
 8021bae:	460c      	mov	r4, r1
 8021bb0:	8989      	ldrh	r1, [r1, #12]
 8021bb2:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 8021bb6:	f021 0102 	bic.w	r1, r1, #2
 8021bba:	f8ad 1014 	strh.w	r1, [sp, #20]
 8021bbe:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8021bc0:	911b      	str	r1, [sp, #108]	; 0x6c
 8021bc2:	89e1      	ldrh	r1, [r4, #14]
 8021bc4:	f8ad 1016 	strh.w	r1, [sp, #22]
 8021bc8:	69e1      	ldr	r1, [r4, #28]
 8021bca:	9109      	str	r1, [sp, #36]	; 0x24
 8021bcc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8021bce:	910b      	str	r1, [sp, #44]	; 0x2c
 8021bd0:	a91c      	add	r1, sp, #112	; 0x70
 8021bd2:	9102      	str	r1, [sp, #8]
 8021bd4:	9106      	str	r1, [sp, #24]
 8021bd6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8021bda:	4606      	mov	r6, r0
 8021bdc:	9104      	str	r1, [sp, #16]
 8021bde:	9107      	str	r1, [sp, #28]
 8021be0:	a818      	add	r0, sp, #96	; 0x60
 8021be2:	2100      	movs	r1, #0
 8021be4:	e9cd 3200 	strd	r3, r2, [sp]
 8021be8:	9108      	str	r1, [sp, #32]
 8021bea:	f001 faa9 	bl	8023140 <__retarget_lock_init_recursive>
 8021bee:	e9dd 3200 	ldrd	r3, r2, [sp]
 8021bf2:	a902      	add	r1, sp, #8
 8021bf4:	4630      	mov	r0, r6
 8021bf6:	f7fe fd9f 	bl	8020738 <_vfprintf_r>
 8021bfa:	1e05      	subs	r5, r0, #0
 8021bfc:	db07      	blt.n	8021c0e <__sbprintf+0x62>
 8021bfe:	a902      	add	r1, sp, #8
 8021c00:	4630      	mov	r0, r6
 8021c02:	f000 ff73 	bl	8022aec <_fflush_r>
 8021c06:	2800      	cmp	r0, #0
 8021c08:	bf18      	it	ne
 8021c0a:	f04f 35ff 	movne.w	r5, #4294967295
 8021c0e:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 8021c12:	9818      	ldr	r0, [sp, #96]	; 0x60
 8021c14:	065b      	lsls	r3, r3, #25
 8021c16:	bf42      	ittt	mi
 8021c18:	89a3      	ldrhmi	r3, [r4, #12]
 8021c1a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8021c1e:	81a3      	strhmi	r3, [r4, #12]
 8021c20:	f001 fa8f 	bl	8023142 <__retarget_lock_close_recursive>
 8021c24:	4628      	mov	r0, r5
 8021c26:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 8021c2a:	bd70      	pop	{r4, r5, r6, pc}

08021c2c <__swsetup_r>:
 8021c2c:	b538      	push	{r3, r4, r5, lr}
 8021c2e:	4b2a      	ldr	r3, [pc, #168]	; (8021cd8 <__swsetup_r+0xac>)
 8021c30:	4605      	mov	r5, r0
 8021c32:	6818      	ldr	r0, [r3, #0]
 8021c34:	460c      	mov	r4, r1
 8021c36:	b118      	cbz	r0, 8021c40 <__swsetup_r+0x14>
 8021c38:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8021c3a:	b90b      	cbnz	r3, 8021c40 <__swsetup_r+0x14>
 8021c3c:	f000 ffc2 	bl	8022bc4 <__sinit>
 8021c40:	89a3      	ldrh	r3, [r4, #12]
 8021c42:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8021c46:	0718      	lsls	r0, r3, #28
 8021c48:	d422      	bmi.n	8021c90 <__swsetup_r+0x64>
 8021c4a:	06d9      	lsls	r1, r3, #27
 8021c4c:	d407      	bmi.n	8021c5e <__swsetup_r+0x32>
 8021c4e:	2309      	movs	r3, #9
 8021c50:	602b      	str	r3, [r5, #0]
 8021c52:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8021c56:	81a3      	strh	r3, [r4, #12]
 8021c58:	f04f 30ff 	mov.w	r0, #4294967295
 8021c5c:	e034      	b.n	8021cc8 <__swsetup_r+0x9c>
 8021c5e:	0758      	lsls	r0, r3, #29
 8021c60:	d512      	bpl.n	8021c88 <__swsetup_r+0x5c>
 8021c62:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8021c64:	b141      	cbz	r1, 8021c78 <__swsetup_r+0x4c>
 8021c66:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8021c6a:	4299      	cmp	r1, r3
 8021c6c:	d002      	beq.n	8021c74 <__swsetup_r+0x48>
 8021c6e:	4628      	mov	r0, r5
 8021c70:	f001 f838 	bl	8022ce4 <_free_r>
 8021c74:	2300      	movs	r3, #0
 8021c76:	6323      	str	r3, [r4, #48]	; 0x30
 8021c78:	89a3      	ldrh	r3, [r4, #12]
 8021c7a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8021c7e:	81a3      	strh	r3, [r4, #12]
 8021c80:	2300      	movs	r3, #0
 8021c82:	6063      	str	r3, [r4, #4]
 8021c84:	6923      	ldr	r3, [r4, #16]
 8021c86:	6023      	str	r3, [r4, #0]
 8021c88:	89a3      	ldrh	r3, [r4, #12]
 8021c8a:	f043 0308 	orr.w	r3, r3, #8
 8021c8e:	81a3      	strh	r3, [r4, #12]
 8021c90:	6923      	ldr	r3, [r4, #16]
 8021c92:	b94b      	cbnz	r3, 8021ca8 <__swsetup_r+0x7c>
 8021c94:	89a3      	ldrh	r3, [r4, #12]
 8021c96:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8021c9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8021c9e:	d003      	beq.n	8021ca8 <__swsetup_r+0x7c>
 8021ca0:	4621      	mov	r1, r4
 8021ca2:	4628      	mov	r0, r5
 8021ca4:	f001 fa7c 	bl	80231a0 <__smakebuf_r>
 8021ca8:	89a0      	ldrh	r0, [r4, #12]
 8021caa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8021cae:	f010 0301 	ands.w	r3, r0, #1
 8021cb2:	d00a      	beq.n	8021cca <__swsetup_r+0x9e>
 8021cb4:	2300      	movs	r3, #0
 8021cb6:	60a3      	str	r3, [r4, #8]
 8021cb8:	6963      	ldr	r3, [r4, #20]
 8021cba:	425b      	negs	r3, r3
 8021cbc:	61a3      	str	r3, [r4, #24]
 8021cbe:	6923      	ldr	r3, [r4, #16]
 8021cc0:	b943      	cbnz	r3, 8021cd4 <__swsetup_r+0xa8>
 8021cc2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8021cc6:	d1c4      	bne.n	8021c52 <__swsetup_r+0x26>
 8021cc8:	bd38      	pop	{r3, r4, r5, pc}
 8021cca:	0781      	lsls	r1, r0, #30
 8021ccc:	bf58      	it	pl
 8021cce:	6963      	ldrpl	r3, [r4, #20]
 8021cd0:	60a3      	str	r3, [r4, #8]
 8021cd2:	e7f4      	b.n	8021cbe <__swsetup_r+0x92>
 8021cd4:	2000      	movs	r0, #0
 8021cd6:	e7f7      	b.n	8021cc8 <__swsetup_r+0x9c>
 8021cd8:	20000020 	.word	0x20000020

08021cdc <register_fini>:
 8021cdc:	4b02      	ldr	r3, [pc, #8]	; (8021ce8 <register_fini+0xc>)
 8021cde:	b113      	cbz	r3, 8021ce6 <register_fini+0xa>
 8021ce0:	4802      	ldr	r0, [pc, #8]	; (8021cec <register_fini+0x10>)
 8021ce2:	f000 b805 	b.w	8021cf0 <atexit>
 8021ce6:	4770      	bx	lr
 8021ce8:	00000000 	.word	0x00000000
 8021cec:	08022c15 	.word	0x08022c15

08021cf0 <atexit>:
 8021cf0:	2300      	movs	r3, #0
 8021cf2:	4601      	mov	r1, r0
 8021cf4:	461a      	mov	r2, r3
 8021cf6:	4618      	mov	r0, r3
 8021cf8:	f002 bff4 	b.w	8024ce4 <__register_exitproc>

08021cfc <quorem>:
 8021cfc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021d00:	6903      	ldr	r3, [r0, #16]
 8021d02:	690c      	ldr	r4, [r1, #16]
 8021d04:	42a3      	cmp	r3, r4
 8021d06:	4607      	mov	r7, r0
 8021d08:	f2c0 8081 	blt.w	8021e0e <quorem+0x112>
 8021d0c:	3c01      	subs	r4, #1
 8021d0e:	f101 0814 	add.w	r8, r1, #20
 8021d12:	f100 0514 	add.w	r5, r0, #20
 8021d16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8021d1a:	9301      	str	r3, [sp, #4]
 8021d1c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8021d20:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8021d24:	3301      	adds	r3, #1
 8021d26:	429a      	cmp	r2, r3
 8021d28:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8021d2c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8021d30:	fbb2 f6f3 	udiv	r6, r2, r3
 8021d34:	d331      	bcc.n	8021d9a <quorem+0x9e>
 8021d36:	f04f 0e00 	mov.w	lr, #0
 8021d3a:	4640      	mov	r0, r8
 8021d3c:	46ac      	mov	ip, r5
 8021d3e:	46f2      	mov	sl, lr
 8021d40:	f850 2b04 	ldr.w	r2, [r0], #4
 8021d44:	b293      	uxth	r3, r2
 8021d46:	fb06 e303 	mla	r3, r6, r3, lr
 8021d4a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8021d4e:	b29b      	uxth	r3, r3
 8021d50:	ebaa 0303 	sub.w	r3, sl, r3
 8021d54:	f8dc a000 	ldr.w	sl, [ip]
 8021d58:	0c12      	lsrs	r2, r2, #16
 8021d5a:	fa13 f38a 	uxtah	r3, r3, sl
 8021d5e:	fb06 e202 	mla	r2, r6, r2, lr
 8021d62:	9300      	str	r3, [sp, #0]
 8021d64:	9b00      	ldr	r3, [sp, #0]
 8021d66:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8021d6a:	b292      	uxth	r2, r2
 8021d6c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8021d70:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8021d74:	f8bd 3000 	ldrh.w	r3, [sp]
 8021d78:	4581      	cmp	r9, r0
 8021d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8021d7e:	f84c 3b04 	str.w	r3, [ip], #4
 8021d82:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8021d86:	d2db      	bcs.n	8021d40 <quorem+0x44>
 8021d88:	f855 300b 	ldr.w	r3, [r5, fp]
 8021d8c:	b92b      	cbnz	r3, 8021d9a <quorem+0x9e>
 8021d8e:	9b01      	ldr	r3, [sp, #4]
 8021d90:	3b04      	subs	r3, #4
 8021d92:	429d      	cmp	r5, r3
 8021d94:	461a      	mov	r2, r3
 8021d96:	d32e      	bcc.n	8021df6 <quorem+0xfa>
 8021d98:	613c      	str	r4, [r7, #16]
 8021d9a:	4638      	mov	r0, r7
 8021d9c:	f001 febc 	bl	8023b18 <__mcmp>
 8021da0:	2800      	cmp	r0, #0
 8021da2:	db24      	blt.n	8021dee <quorem+0xf2>
 8021da4:	3601      	adds	r6, #1
 8021da6:	4628      	mov	r0, r5
 8021da8:	f04f 0c00 	mov.w	ip, #0
 8021dac:	f858 2b04 	ldr.w	r2, [r8], #4
 8021db0:	f8d0 e000 	ldr.w	lr, [r0]
 8021db4:	b293      	uxth	r3, r2
 8021db6:	ebac 0303 	sub.w	r3, ip, r3
 8021dba:	0c12      	lsrs	r2, r2, #16
 8021dbc:	fa13 f38e 	uxtah	r3, r3, lr
 8021dc0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8021dc4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8021dc8:	b29b      	uxth	r3, r3
 8021dca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8021dce:	45c1      	cmp	r9, r8
 8021dd0:	f840 3b04 	str.w	r3, [r0], #4
 8021dd4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8021dd8:	d2e8      	bcs.n	8021dac <quorem+0xb0>
 8021dda:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8021dde:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8021de2:	b922      	cbnz	r2, 8021dee <quorem+0xf2>
 8021de4:	3b04      	subs	r3, #4
 8021de6:	429d      	cmp	r5, r3
 8021de8:	461a      	mov	r2, r3
 8021dea:	d30a      	bcc.n	8021e02 <quorem+0x106>
 8021dec:	613c      	str	r4, [r7, #16]
 8021dee:	4630      	mov	r0, r6
 8021df0:	b003      	add	sp, #12
 8021df2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021df6:	6812      	ldr	r2, [r2, #0]
 8021df8:	3b04      	subs	r3, #4
 8021dfa:	2a00      	cmp	r2, #0
 8021dfc:	d1cc      	bne.n	8021d98 <quorem+0x9c>
 8021dfe:	3c01      	subs	r4, #1
 8021e00:	e7c7      	b.n	8021d92 <quorem+0x96>
 8021e02:	6812      	ldr	r2, [r2, #0]
 8021e04:	3b04      	subs	r3, #4
 8021e06:	2a00      	cmp	r2, #0
 8021e08:	d1f0      	bne.n	8021dec <quorem+0xf0>
 8021e0a:	3c01      	subs	r4, #1
 8021e0c:	e7eb      	b.n	8021de6 <quorem+0xea>
 8021e0e:	2000      	movs	r0, #0
 8021e10:	e7ee      	b.n	8021df0 <quorem+0xf4>
 8021e12:	0000      	movs	r0, r0
 8021e14:	0000      	movs	r0, r0
	...

08021e18 <_dtoa_r>:
 8021e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021e1c:	ed2d 8b04 	vpush	{d8-d9}
 8021e20:	b093      	sub	sp, #76	; 0x4c
 8021e22:	ec57 6b10 	vmov	r6, r7, d0
 8021e26:	9106      	str	r1, [sp, #24]
 8021e28:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8021e2a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8021e2c:	9209      	str	r2, [sp, #36]	; 0x24
 8021e2e:	ee10 aa10 	vmov	sl, s0
 8021e32:	4604      	mov	r4, r0
 8021e34:	930c      	str	r3, [sp, #48]	; 0x30
 8021e36:	46bb      	mov	fp, r7
 8021e38:	b141      	cbz	r1, 8021e4c <_dtoa_r+0x34>
 8021e3a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8021e3c:	604a      	str	r2, [r1, #4]
 8021e3e:	2301      	movs	r3, #1
 8021e40:	4093      	lsls	r3, r2
 8021e42:	608b      	str	r3, [r1, #8]
 8021e44:	f001 fc59 	bl	80236fa <_Bfree>
 8021e48:	2300      	movs	r3, #0
 8021e4a:	6423      	str	r3, [r4, #64]	; 0x40
 8021e4c:	1e3b      	subs	r3, r7, #0
 8021e4e:	bfaa      	itet	ge
 8021e50:	2300      	movge	r3, #0
 8021e52:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8021e56:	602b      	strge	r3, [r5, #0]
 8021e58:	4ba3      	ldr	r3, [pc, #652]	; (80220e8 <_dtoa_r+0x2d0>)
 8021e5a:	bfbc      	itt	lt
 8021e5c:	2201      	movlt	r2, #1
 8021e5e:	602a      	strlt	r2, [r5, #0]
 8021e60:	ea33 030b 	bics.w	r3, r3, fp
 8021e64:	d11b      	bne.n	8021e9e <_dtoa_r+0x86>
 8021e66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8021e68:	f242 730f 	movw	r3, #9999	; 0x270f
 8021e6c:	6013      	str	r3, [r2, #0]
 8021e6e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8021e72:	4333      	orrs	r3, r6
 8021e74:	f000 8590 	beq.w	8022998 <_dtoa_r+0xb80>
 8021e78:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8021e7a:	b90b      	cbnz	r3, 8021e80 <_dtoa_r+0x68>
 8021e7c:	4b9b      	ldr	r3, [pc, #620]	; (80220ec <_dtoa_r+0x2d4>)
 8021e7e:	e022      	b.n	8021ec6 <_dtoa_r+0xae>
 8021e80:	4b9a      	ldr	r3, [pc, #616]	; (80220ec <_dtoa_r+0x2d4>)
 8021e82:	9301      	str	r3, [sp, #4]
 8021e84:	3303      	adds	r3, #3
 8021e86:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8021e88:	6013      	str	r3, [r2, #0]
 8021e8a:	9801      	ldr	r0, [sp, #4]
 8021e8c:	b013      	add	sp, #76	; 0x4c
 8021e8e:	ecbd 8b04 	vpop	{d8-d9}
 8021e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021e96:	4b96      	ldr	r3, [pc, #600]	; (80220f0 <_dtoa_r+0x2d8>)
 8021e98:	9301      	str	r3, [sp, #4]
 8021e9a:	3308      	adds	r3, #8
 8021e9c:	e7f3      	b.n	8021e86 <_dtoa_r+0x6e>
 8021e9e:	2200      	movs	r2, #0
 8021ea0:	2300      	movs	r3, #0
 8021ea2:	4650      	mov	r0, sl
 8021ea4:	4659      	mov	r1, fp
 8021ea6:	f7de fe1f 	bl	8000ae8 <__aeabi_dcmpeq>
 8021eaa:	ec4b ab19 	vmov	d9, sl, fp
 8021eae:	4680      	mov	r8, r0
 8021eb0:	b158      	cbz	r0, 8021eca <_dtoa_r+0xb2>
 8021eb2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8021eb4:	2301      	movs	r3, #1
 8021eb6:	6013      	str	r3, [r2, #0]
 8021eb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8021eba:	2b00      	cmp	r3, #0
 8021ebc:	f000 8569 	beq.w	8022992 <_dtoa_r+0xb7a>
 8021ec0:	488c      	ldr	r0, [pc, #560]	; (80220f4 <_dtoa_r+0x2dc>)
 8021ec2:	6018      	str	r0, [r3, #0]
 8021ec4:	1e43      	subs	r3, r0, #1
 8021ec6:	9301      	str	r3, [sp, #4]
 8021ec8:	e7df      	b.n	8021e8a <_dtoa_r+0x72>
 8021eca:	ec4b ab10 	vmov	d0, sl, fp
 8021ece:	aa10      	add	r2, sp, #64	; 0x40
 8021ed0:	a911      	add	r1, sp, #68	; 0x44
 8021ed2:	4620      	mov	r0, r4
 8021ed4:	f001 fec6 	bl	8023c64 <__d2b>
 8021ed8:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8021edc:	ee08 0a10 	vmov	s16, r0
 8021ee0:	2d00      	cmp	r5, #0
 8021ee2:	f000 8082 	beq.w	8021fea <_dtoa_r+0x1d2>
 8021ee6:	ee19 3a90 	vmov	r3, s19
 8021eea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8021eee:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8021ef2:	4656      	mov	r6, sl
 8021ef4:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8021ef8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8021efc:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8021f00:	4b7d      	ldr	r3, [pc, #500]	; (80220f8 <_dtoa_r+0x2e0>)
 8021f02:	2200      	movs	r2, #0
 8021f04:	4630      	mov	r0, r6
 8021f06:	4639      	mov	r1, r7
 8021f08:	f7de f9ce 	bl	80002a8 <__aeabi_dsub>
 8021f0c:	a370      	add	r3, pc, #448	; (adr r3, 80220d0 <_dtoa_r+0x2b8>)
 8021f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021f12:	f7de fb81 	bl	8000618 <__aeabi_dmul>
 8021f16:	a370      	add	r3, pc, #448	; (adr r3, 80220d8 <_dtoa_r+0x2c0>)
 8021f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021f1c:	f7de f9c6 	bl	80002ac <__adddf3>
 8021f20:	4606      	mov	r6, r0
 8021f22:	4628      	mov	r0, r5
 8021f24:	460f      	mov	r7, r1
 8021f26:	f7de fb0d 	bl	8000544 <__aeabi_i2d>
 8021f2a:	a36d      	add	r3, pc, #436	; (adr r3, 80220e0 <_dtoa_r+0x2c8>)
 8021f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021f30:	f7de fb72 	bl	8000618 <__aeabi_dmul>
 8021f34:	4602      	mov	r2, r0
 8021f36:	460b      	mov	r3, r1
 8021f38:	4630      	mov	r0, r6
 8021f3a:	4639      	mov	r1, r7
 8021f3c:	f7de f9b6 	bl	80002ac <__adddf3>
 8021f40:	4606      	mov	r6, r0
 8021f42:	460f      	mov	r7, r1
 8021f44:	f7de fe18 	bl	8000b78 <__aeabi_d2iz>
 8021f48:	2200      	movs	r2, #0
 8021f4a:	9000      	str	r0, [sp, #0]
 8021f4c:	2300      	movs	r3, #0
 8021f4e:	4630      	mov	r0, r6
 8021f50:	4639      	mov	r1, r7
 8021f52:	f7de fdd3 	bl	8000afc <__aeabi_dcmplt>
 8021f56:	b150      	cbz	r0, 8021f6e <_dtoa_r+0x156>
 8021f58:	9800      	ldr	r0, [sp, #0]
 8021f5a:	f7de faf3 	bl	8000544 <__aeabi_i2d>
 8021f5e:	4632      	mov	r2, r6
 8021f60:	463b      	mov	r3, r7
 8021f62:	f7de fdc1 	bl	8000ae8 <__aeabi_dcmpeq>
 8021f66:	b910      	cbnz	r0, 8021f6e <_dtoa_r+0x156>
 8021f68:	9b00      	ldr	r3, [sp, #0]
 8021f6a:	3b01      	subs	r3, #1
 8021f6c:	9300      	str	r3, [sp, #0]
 8021f6e:	9b00      	ldr	r3, [sp, #0]
 8021f70:	2b16      	cmp	r3, #22
 8021f72:	d858      	bhi.n	8022026 <_dtoa_r+0x20e>
 8021f74:	9a00      	ldr	r2, [sp, #0]
 8021f76:	4b61      	ldr	r3, [pc, #388]	; (80220fc <_dtoa_r+0x2e4>)
 8021f78:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8021f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021f80:	ec51 0b19 	vmov	r0, r1, d9
 8021f84:	f7de fdba 	bl	8000afc <__aeabi_dcmplt>
 8021f88:	2800      	cmp	r0, #0
 8021f8a:	d04e      	beq.n	802202a <_dtoa_r+0x212>
 8021f8c:	9b00      	ldr	r3, [sp, #0]
 8021f8e:	3b01      	subs	r3, #1
 8021f90:	9300      	str	r3, [sp, #0]
 8021f92:	2300      	movs	r3, #0
 8021f94:	930b      	str	r3, [sp, #44]	; 0x2c
 8021f96:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8021f98:	1b5d      	subs	r5, r3, r5
 8021f9a:	1e6b      	subs	r3, r5, #1
 8021f9c:	9305      	str	r3, [sp, #20]
 8021f9e:	bf45      	ittet	mi
 8021fa0:	f1c5 0301 	rsbmi	r3, r5, #1
 8021fa4:	9304      	strmi	r3, [sp, #16]
 8021fa6:	2300      	movpl	r3, #0
 8021fa8:	2300      	movmi	r3, #0
 8021faa:	bf4c      	ite	mi
 8021fac:	9305      	strmi	r3, [sp, #20]
 8021fae:	9304      	strpl	r3, [sp, #16]
 8021fb0:	9b00      	ldr	r3, [sp, #0]
 8021fb2:	2b00      	cmp	r3, #0
 8021fb4:	db3b      	blt.n	802202e <_dtoa_r+0x216>
 8021fb6:	9b05      	ldr	r3, [sp, #20]
 8021fb8:	9a00      	ldr	r2, [sp, #0]
 8021fba:	920a      	str	r2, [sp, #40]	; 0x28
 8021fbc:	4413      	add	r3, r2
 8021fbe:	9305      	str	r3, [sp, #20]
 8021fc0:	2300      	movs	r3, #0
 8021fc2:	9307      	str	r3, [sp, #28]
 8021fc4:	9b06      	ldr	r3, [sp, #24]
 8021fc6:	2b09      	cmp	r3, #9
 8021fc8:	d869      	bhi.n	802209e <_dtoa_r+0x286>
 8021fca:	2b05      	cmp	r3, #5
 8021fcc:	bfc4      	itt	gt
 8021fce:	3b04      	subgt	r3, #4
 8021fd0:	9306      	strgt	r3, [sp, #24]
 8021fd2:	9b06      	ldr	r3, [sp, #24]
 8021fd4:	f1a3 0302 	sub.w	r3, r3, #2
 8021fd8:	bfcc      	ite	gt
 8021fda:	2500      	movgt	r5, #0
 8021fdc:	2501      	movle	r5, #1
 8021fde:	2b03      	cmp	r3, #3
 8021fe0:	d868      	bhi.n	80220b4 <_dtoa_r+0x29c>
 8021fe2:	e8df f003 	tbb	[pc, r3]
 8021fe6:	3a2d      	.short	0x3a2d
 8021fe8:	5a38      	.short	0x5a38
 8021fea:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8021fee:	441d      	add	r5, r3
 8021ff0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8021ff4:	2b20      	cmp	r3, #32
 8021ff6:	bfc1      	itttt	gt
 8021ff8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8021ffc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8022000:	fa0b f303 	lslgt.w	r3, fp, r3
 8022004:	fa26 f000 	lsrgt.w	r0, r6, r0
 8022008:	bfda      	itte	le
 802200a:	f1c3 0320 	rsble	r3, r3, #32
 802200e:	fa06 f003 	lslle.w	r0, r6, r3
 8022012:	4318      	orrgt	r0, r3
 8022014:	f7de fa86 	bl	8000524 <__aeabi_ui2d>
 8022018:	2301      	movs	r3, #1
 802201a:	4606      	mov	r6, r0
 802201c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8022020:	3d01      	subs	r5, #1
 8022022:	930e      	str	r3, [sp, #56]	; 0x38
 8022024:	e76c      	b.n	8021f00 <_dtoa_r+0xe8>
 8022026:	2301      	movs	r3, #1
 8022028:	e7b4      	b.n	8021f94 <_dtoa_r+0x17c>
 802202a:	900b      	str	r0, [sp, #44]	; 0x2c
 802202c:	e7b3      	b.n	8021f96 <_dtoa_r+0x17e>
 802202e:	9b04      	ldr	r3, [sp, #16]
 8022030:	9a00      	ldr	r2, [sp, #0]
 8022032:	1a9b      	subs	r3, r3, r2
 8022034:	9304      	str	r3, [sp, #16]
 8022036:	4253      	negs	r3, r2
 8022038:	9307      	str	r3, [sp, #28]
 802203a:	2300      	movs	r3, #0
 802203c:	930a      	str	r3, [sp, #40]	; 0x28
 802203e:	e7c1      	b.n	8021fc4 <_dtoa_r+0x1ac>
 8022040:	2300      	movs	r3, #0
 8022042:	9308      	str	r3, [sp, #32]
 8022044:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022046:	2b00      	cmp	r3, #0
 8022048:	dc37      	bgt.n	80220ba <_dtoa_r+0x2a2>
 802204a:	2301      	movs	r3, #1
 802204c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8022050:	461a      	mov	r2, r3
 8022052:	9209      	str	r2, [sp, #36]	; 0x24
 8022054:	e00c      	b.n	8022070 <_dtoa_r+0x258>
 8022056:	2301      	movs	r3, #1
 8022058:	e7f3      	b.n	8022042 <_dtoa_r+0x22a>
 802205a:	2300      	movs	r3, #0
 802205c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802205e:	9308      	str	r3, [sp, #32]
 8022060:	9b00      	ldr	r3, [sp, #0]
 8022062:	4413      	add	r3, r2
 8022064:	9302      	str	r3, [sp, #8]
 8022066:	3301      	adds	r3, #1
 8022068:	2b01      	cmp	r3, #1
 802206a:	9303      	str	r3, [sp, #12]
 802206c:	bfb8      	it	lt
 802206e:	2301      	movlt	r3, #1
 8022070:	2200      	movs	r2, #0
 8022072:	6462      	str	r2, [r4, #68]	; 0x44
 8022074:	2204      	movs	r2, #4
 8022076:	f102 0014 	add.w	r0, r2, #20
 802207a:	4298      	cmp	r0, r3
 802207c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 802207e:	d920      	bls.n	80220c2 <_dtoa_r+0x2aa>
 8022080:	4620      	mov	r0, r4
 8022082:	f001 fb15 	bl	80236b0 <_Balloc>
 8022086:	9001      	str	r0, [sp, #4]
 8022088:	2800      	cmp	r0, #0
 802208a:	d13d      	bne.n	8022108 <_dtoa_r+0x2f0>
 802208c:	4b1c      	ldr	r3, [pc, #112]	; (8022100 <_dtoa_r+0x2e8>)
 802208e:	4602      	mov	r2, r0
 8022090:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8022094:	481b      	ldr	r0, [pc, #108]	; (8022104 <_dtoa_r+0x2ec>)
 8022096:	f002 fe67 	bl	8024d68 <__assert_func>
 802209a:	2301      	movs	r3, #1
 802209c:	e7de      	b.n	802205c <_dtoa_r+0x244>
 802209e:	2501      	movs	r5, #1
 80220a0:	2300      	movs	r3, #0
 80220a2:	9306      	str	r3, [sp, #24]
 80220a4:	9508      	str	r5, [sp, #32]
 80220a6:	f04f 33ff 	mov.w	r3, #4294967295
 80220aa:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80220ae:	2200      	movs	r2, #0
 80220b0:	2312      	movs	r3, #18
 80220b2:	e7ce      	b.n	8022052 <_dtoa_r+0x23a>
 80220b4:	2301      	movs	r3, #1
 80220b6:	9308      	str	r3, [sp, #32]
 80220b8:	e7f5      	b.n	80220a6 <_dtoa_r+0x28e>
 80220ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80220bc:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80220c0:	e7d6      	b.n	8022070 <_dtoa_r+0x258>
 80220c2:	3101      	adds	r1, #1
 80220c4:	6461      	str	r1, [r4, #68]	; 0x44
 80220c6:	0052      	lsls	r2, r2, #1
 80220c8:	e7d5      	b.n	8022076 <_dtoa_r+0x25e>
 80220ca:	bf00      	nop
 80220cc:	f3af 8000 	nop.w
 80220d0:	636f4361 	.word	0x636f4361
 80220d4:	3fd287a7 	.word	0x3fd287a7
 80220d8:	8b60c8b3 	.word	0x8b60c8b3
 80220dc:	3fc68a28 	.word	0x3fc68a28
 80220e0:	509f79fb 	.word	0x509f79fb
 80220e4:	3fd34413 	.word	0x3fd34413
 80220e8:	7ff00000 	.word	0x7ff00000
 80220ec:	08070830 	.word	0x08070830
 80220f0:	08070834 	.word	0x08070834
 80220f4:	080707ef 	.word	0x080707ef
 80220f8:	3ff80000 	.word	0x3ff80000
 80220fc:	08070930 	.word	0x08070930
 8022100:	0807083d 	.word	0x0807083d
 8022104:	0807084e 	.word	0x0807084e
 8022108:	9b01      	ldr	r3, [sp, #4]
 802210a:	6423      	str	r3, [r4, #64]	; 0x40
 802210c:	9b03      	ldr	r3, [sp, #12]
 802210e:	2b0e      	cmp	r3, #14
 8022110:	f200 809d 	bhi.w	802224e <_dtoa_r+0x436>
 8022114:	2d00      	cmp	r5, #0
 8022116:	f000 809a 	beq.w	802224e <_dtoa_r+0x436>
 802211a:	9b00      	ldr	r3, [sp, #0]
 802211c:	2b00      	cmp	r3, #0
 802211e:	dd32      	ble.n	8022186 <_dtoa_r+0x36e>
 8022120:	4ab7      	ldr	r2, [pc, #732]	; (8022400 <_dtoa_r+0x5e8>)
 8022122:	f003 030f 	and.w	r3, r3, #15
 8022126:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 802212a:	e9d3 8900 	ldrd	r8, r9, [r3]
 802212e:	9b00      	ldr	r3, [sp, #0]
 8022130:	05d8      	lsls	r0, r3, #23
 8022132:	ea4f 1723 	mov.w	r7, r3, asr #4
 8022136:	d516      	bpl.n	8022166 <_dtoa_r+0x34e>
 8022138:	4bb2      	ldr	r3, [pc, #712]	; (8022404 <_dtoa_r+0x5ec>)
 802213a:	ec51 0b19 	vmov	r0, r1, d9
 802213e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8022142:	f7de fb93 	bl	800086c <__aeabi_ddiv>
 8022146:	f007 070f 	and.w	r7, r7, #15
 802214a:	4682      	mov	sl, r0
 802214c:	468b      	mov	fp, r1
 802214e:	2503      	movs	r5, #3
 8022150:	4eac      	ldr	r6, [pc, #688]	; (8022404 <_dtoa_r+0x5ec>)
 8022152:	b957      	cbnz	r7, 802216a <_dtoa_r+0x352>
 8022154:	4642      	mov	r2, r8
 8022156:	464b      	mov	r3, r9
 8022158:	4650      	mov	r0, sl
 802215a:	4659      	mov	r1, fp
 802215c:	f7de fb86 	bl	800086c <__aeabi_ddiv>
 8022160:	4682      	mov	sl, r0
 8022162:	468b      	mov	fp, r1
 8022164:	e028      	b.n	80221b8 <_dtoa_r+0x3a0>
 8022166:	2502      	movs	r5, #2
 8022168:	e7f2      	b.n	8022150 <_dtoa_r+0x338>
 802216a:	07f9      	lsls	r1, r7, #31
 802216c:	d508      	bpl.n	8022180 <_dtoa_r+0x368>
 802216e:	4640      	mov	r0, r8
 8022170:	4649      	mov	r1, r9
 8022172:	e9d6 2300 	ldrd	r2, r3, [r6]
 8022176:	f7de fa4f 	bl	8000618 <__aeabi_dmul>
 802217a:	3501      	adds	r5, #1
 802217c:	4680      	mov	r8, r0
 802217e:	4689      	mov	r9, r1
 8022180:	107f      	asrs	r7, r7, #1
 8022182:	3608      	adds	r6, #8
 8022184:	e7e5      	b.n	8022152 <_dtoa_r+0x33a>
 8022186:	f000 809b 	beq.w	80222c0 <_dtoa_r+0x4a8>
 802218a:	9b00      	ldr	r3, [sp, #0]
 802218c:	4f9d      	ldr	r7, [pc, #628]	; (8022404 <_dtoa_r+0x5ec>)
 802218e:	425e      	negs	r6, r3
 8022190:	4b9b      	ldr	r3, [pc, #620]	; (8022400 <_dtoa_r+0x5e8>)
 8022192:	f006 020f 	and.w	r2, r6, #15
 8022196:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 802219a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802219e:	ec51 0b19 	vmov	r0, r1, d9
 80221a2:	f7de fa39 	bl	8000618 <__aeabi_dmul>
 80221a6:	1136      	asrs	r6, r6, #4
 80221a8:	4682      	mov	sl, r0
 80221aa:	468b      	mov	fp, r1
 80221ac:	2300      	movs	r3, #0
 80221ae:	2502      	movs	r5, #2
 80221b0:	2e00      	cmp	r6, #0
 80221b2:	d17a      	bne.n	80222aa <_dtoa_r+0x492>
 80221b4:	2b00      	cmp	r3, #0
 80221b6:	d1d3      	bne.n	8022160 <_dtoa_r+0x348>
 80221b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80221ba:	2b00      	cmp	r3, #0
 80221bc:	f000 8082 	beq.w	80222c4 <_dtoa_r+0x4ac>
 80221c0:	4b91      	ldr	r3, [pc, #580]	; (8022408 <_dtoa_r+0x5f0>)
 80221c2:	2200      	movs	r2, #0
 80221c4:	4650      	mov	r0, sl
 80221c6:	4659      	mov	r1, fp
 80221c8:	f7de fc98 	bl	8000afc <__aeabi_dcmplt>
 80221cc:	2800      	cmp	r0, #0
 80221ce:	d079      	beq.n	80222c4 <_dtoa_r+0x4ac>
 80221d0:	9b03      	ldr	r3, [sp, #12]
 80221d2:	2b00      	cmp	r3, #0
 80221d4:	d076      	beq.n	80222c4 <_dtoa_r+0x4ac>
 80221d6:	9b02      	ldr	r3, [sp, #8]
 80221d8:	2b00      	cmp	r3, #0
 80221da:	dd36      	ble.n	802224a <_dtoa_r+0x432>
 80221dc:	9b00      	ldr	r3, [sp, #0]
 80221de:	4650      	mov	r0, sl
 80221e0:	4659      	mov	r1, fp
 80221e2:	1e5f      	subs	r7, r3, #1
 80221e4:	2200      	movs	r2, #0
 80221e6:	4b89      	ldr	r3, [pc, #548]	; (802240c <_dtoa_r+0x5f4>)
 80221e8:	f7de fa16 	bl	8000618 <__aeabi_dmul>
 80221ec:	9e02      	ldr	r6, [sp, #8]
 80221ee:	4682      	mov	sl, r0
 80221f0:	468b      	mov	fp, r1
 80221f2:	3501      	adds	r5, #1
 80221f4:	4628      	mov	r0, r5
 80221f6:	f7de f9a5 	bl	8000544 <__aeabi_i2d>
 80221fa:	4652      	mov	r2, sl
 80221fc:	465b      	mov	r3, fp
 80221fe:	f7de fa0b 	bl	8000618 <__aeabi_dmul>
 8022202:	4b83      	ldr	r3, [pc, #524]	; (8022410 <_dtoa_r+0x5f8>)
 8022204:	2200      	movs	r2, #0
 8022206:	f7de f851 	bl	80002ac <__adddf3>
 802220a:	46d0      	mov	r8, sl
 802220c:	46d9      	mov	r9, fp
 802220e:	4682      	mov	sl, r0
 8022210:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8022214:	2e00      	cmp	r6, #0
 8022216:	d158      	bne.n	80222ca <_dtoa_r+0x4b2>
 8022218:	4b7e      	ldr	r3, [pc, #504]	; (8022414 <_dtoa_r+0x5fc>)
 802221a:	2200      	movs	r2, #0
 802221c:	4640      	mov	r0, r8
 802221e:	4649      	mov	r1, r9
 8022220:	f7de f842 	bl	80002a8 <__aeabi_dsub>
 8022224:	4652      	mov	r2, sl
 8022226:	465b      	mov	r3, fp
 8022228:	4680      	mov	r8, r0
 802222a:	4689      	mov	r9, r1
 802222c:	f7de fc84 	bl	8000b38 <__aeabi_dcmpgt>
 8022230:	2800      	cmp	r0, #0
 8022232:	f040 8296 	bne.w	8022762 <_dtoa_r+0x94a>
 8022236:	4652      	mov	r2, sl
 8022238:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 802223c:	4640      	mov	r0, r8
 802223e:	4649      	mov	r1, r9
 8022240:	f7de fc5c 	bl	8000afc <__aeabi_dcmplt>
 8022244:	2800      	cmp	r0, #0
 8022246:	f040 828a 	bne.w	802275e <_dtoa_r+0x946>
 802224a:	ec5b ab19 	vmov	sl, fp, d9
 802224e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8022250:	2b00      	cmp	r3, #0
 8022252:	f2c0 8149 	blt.w	80224e8 <_dtoa_r+0x6d0>
 8022256:	9a00      	ldr	r2, [sp, #0]
 8022258:	2a0e      	cmp	r2, #14
 802225a:	f300 8145 	bgt.w	80224e8 <_dtoa_r+0x6d0>
 802225e:	4b68      	ldr	r3, [pc, #416]	; (8022400 <_dtoa_r+0x5e8>)
 8022260:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8022264:	e9d3 8900 	ldrd	r8, r9, [r3]
 8022268:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802226a:	2b00      	cmp	r3, #0
 802226c:	f280 80d6 	bge.w	802241c <_dtoa_r+0x604>
 8022270:	9b03      	ldr	r3, [sp, #12]
 8022272:	2b00      	cmp	r3, #0
 8022274:	f300 80d2 	bgt.w	802241c <_dtoa_r+0x604>
 8022278:	f040 8270 	bne.w	802275c <_dtoa_r+0x944>
 802227c:	4b65      	ldr	r3, [pc, #404]	; (8022414 <_dtoa_r+0x5fc>)
 802227e:	2200      	movs	r2, #0
 8022280:	4640      	mov	r0, r8
 8022282:	4649      	mov	r1, r9
 8022284:	f7de f9c8 	bl	8000618 <__aeabi_dmul>
 8022288:	4652      	mov	r2, sl
 802228a:	465b      	mov	r3, fp
 802228c:	f7de fc4a 	bl	8000b24 <__aeabi_dcmpge>
 8022290:	9e03      	ldr	r6, [sp, #12]
 8022292:	4637      	mov	r7, r6
 8022294:	2800      	cmp	r0, #0
 8022296:	f040 8246 	bne.w	8022726 <_dtoa_r+0x90e>
 802229a:	9d01      	ldr	r5, [sp, #4]
 802229c:	2331      	movs	r3, #49	; 0x31
 802229e:	f805 3b01 	strb.w	r3, [r5], #1
 80222a2:	9b00      	ldr	r3, [sp, #0]
 80222a4:	3301      	adds	r3, #1
 80222a6:	9300      	str	r3, [sp, #0]
 80222a8:	e241      	b.n	802272e <_dtoa_r+0x916>
 80222aa:	07f2      	lsls	r2, r6, #31
 80222ac:	d505      	bpl.n	80222ba <_dtoa_r+0x4a2>
 80222ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80222b2:	f7de f9b1 	bl	8000618 <__aeabi_dmul>
 80222b6:	3501      	adds	r5, #1
 80222b8:	2301      	movs	r3, #1
 80222ba:	1076      	asrs	r6, r6, #1
 80222bc:	3708      	adds	r7, #8
 80222be:	e777      	b.n	80221b0 <_dtoa_r+0x398>
 80222c0:	2502      	movs	r5, #2
 80222c2:	e779      	b.n	80221b8 <_dtoa_r+0x3a0>
 80222c4:	9f00      	ldr	r7, [sp, #0]
 80222c6:	9e03      	ldr	r6, [sp, #12]
 80222c8:	e794      	b.n	80221f4 <_dtoa_r+0x3dc>
 80222ca:	9901      	ldr	r1, [sp, #4]
 80222cc:	4b4c      	ldr	r3, [pc, #304]	; (8022400 <_dtoa_r+0x5e8>)
 80222ce:	4431      	add	r1, r6
 80222d0:	910d      	str	r1, [sp, #52]	; 0x34
 80222d2:	9908      	ldr	r1, [sp, #32]
 80222d4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80222d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80222dc:	2900      	cmp	r1, #0
 80222de:	d043      	beq.n	8022368 <_dtoa_r+0x550>
 80222e0:	494d      	ldr	r1, [pc, #308]	; (8022418 <_dtoa_r+0x600>)
 80222e2:	2000      	movs	r0, #0
 80222e4:	f7de fac2 	bl	800086c <__aeabi_ddiv>
 80222e8:	4652      	mov	r2, sl
 80222ea:	465b      	mov	r3, fp
 80222ec:	f7dd ffdc 	bl	80002a8 <__aeabi_dsub>
 80222f0:	9d01      	ldr	r5, [sp, #4]
 80222f2:	4682      	mov	sl, r0
 80222f4:	468b      	mov	fp, r1
 80222f6:	4649      	mov	r1, r9
 80222f8:	4640      	mov	r0, r8
 80222fa:	f7de fc3d 	bl	8000b78 <__aeabi_d2iz>
 80222fe:	4606      	mov	r6, r0
 8022300:	f7de f920 	bl	8000544 <__aeabi_i2d>
 8022304:	4602      	mov	r2, r0
 8022306:	460b      	mov	r3, r1
 8022308:	4640      	mov	r0, r8
 802230a:	4649      	mov	r1, r9
 802230c:	f7dd ffcc 	bl	80002a8 <__aeabi_dsub>
 8022310:	3630      	adds	r6, #48	; 0x30
 8022312:	f805 6b01 	strb.w	r6, [r5], #1
 8022316:	4652      	mov	r2, sl
 8022318:	465b      	mov	r3, fp
 802231a:	4680      	mov	r8, r0
 802231c:	4689      	mov	r9, r1
 802231e:	f7de fbed 	bl	8000afc <__aeabi_dcmplt>
 8022322:	2800      	cmp	r0, #0
 8022324:	d163      	bne.n	80223ee <_dtoa_r+0x5d6>
 8022326:	4642      	mov	r2, r8
 8022328:	464b      	mov	r3, r9
 802232a:	4937      	ldr	r1, [pc, #220]	; (8022408 <_dtoa_r+0x5f0>)
 802232c:	2000      	movs	r0, #0
 802232e:	f7dd ffbb 	bl	80002a8 <__aeabi_dsub>
 8022332:	4652      	mov	r2, sl
 8022334:	465b      	mov	r3, fp
 8022336:	f7de fbe1 	bl	8000afc <__aeabi_dcmplt>
 802233a:	2800      	cmp	r0, #0
 802233c:	f040 80b6 	bne.w	80224ac <_dtoa_r+0x694>
 8022340:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8022342:	429d      	cmp	r5, r3
 8022344:	d081      	beq.n	802224a <_dtoa_r+0x432>
 8022346:	4b31      	ldr	r3, [pc, #196]	; (802240c <_dtoa_r+0x5f4>)
 8022348:	2200      	movs	r2, #0
 802234a:	4650      	mov	r0, sl
 802234c:	4659      	mov	r1, fp
 802234e:	f7de f963 	bl	8000618 <__aeabi_dmul>
 8022352:	4b2e      	ldr	r3, [pc, #184]	; (802240c <_dtoa_r+0x5f4>)
 8022354:	4682      	mov	sl, r0
 8022356:	468b      	mov	fp, r1
 8022358:	4640      	mov	r0, r8
 802235a:	4649      	mov	r1, r9
 802235c:	2200      	movs	r2, #0
 802235e:	f7de f95b 	bl	8000618 <__aeabi_dmul>
 8022362:	4680      	mov	r8, r0
 8022364:	4689      	mov	r9, r1
 8022366:	e7c6      	b.n	80222f6 <_dtoa_r+0x4de>
 8022368:	4650      	mov	r0, sl
 802236a:	4659      	mov	r1, fp
 802236c:	f7de f954 	bl	8000618 <__aeabi_dmul>
 8022370:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8022372:	9d01      	ldr	r5, [sp, #4]
 8022374:	930f      	str	r3, [sp, #60]	; 0x3c
 8022376:	4682      	mov	sl, r0
 8022378:	468b      	mov	fp, r1
 802237a:	4649      	mov	r1, r9
 802237c:	4640      	mov	r0, r8
 802237e:	f7de fbfb 	bl	8000b78 <__aeabi_d2iz>
 8022382:	4606      	mov	r6, r0
 8022384:	f7de f8de 	bl	8000544 <__aeabi_i2d>
 8022388:	3630      	adds	r6, #48	; 0x30
 802238a:	4602      	mov	r2, r0
 802238c:	460b      	mov	r3, r1
 802238e:	4640      	mov	r0, r8
 8022390:	4649      	mov	r1, r9
 8022392:	f7dd ff89 	bl	80002a8 <__aeabi_dsub>
 8022396:	f805 6b01 	strb.w	r6, [r5], #1
 802239a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 802239c:	429d      	cmp	r5, r3
 802239e:	4680      	mov	r8, r0
 80223a0:	4689      	mov	r9, r1
 80223a2:	f04f 0200 	mov.w	r2, #0
 80223a6:	d124      	bne.n	80223f2 <_dtoa_r+0x5da>
 80223a8:	4b1b      	ldr	r3, [pc, #108]	; (8022418 <_dtoa_r+0x600>)
 80223aa:	4650      	mov	r0, sl
 80223ac:	4659      	mov	r1, fp
 80223ae:	f7dd ff7d 	bl	80002ac <__adddf3>
 80223b2:	4602      	mov	r2, r0
 80223b4:	460b      	mov	r3, r1
 80223b6:	4640      	mov	r0, r8
 80223b8:	4649      	mov	r1, r9
 80223ba:	f7de fbbd 	bl	8000b38 <__aeabi_dcmpgt>
 80223be:	2800      	cmp	r0, #0
 80223c0:	d174      	bne.n	80224ac <_dtoa_r+0x694>
 80223c2:	4652      	mov	r2, sl
 80223c4:	465b      	mov	r3, fp
 80223c6:	4914      	ldr	r1, [pc, #80]	; (8022418 <_dtoa_r+0x600>)
 80223c8:	2000      	movs	r0, #0
 80223ca:	f7dd ff6d 	bl	80002a8 <__aeabi_dsub>
 80223ce:	4602      	mov	r2, r0
 80223d0:	460b      	mov	r3, r1
 80223d2:	4640      	mov	r0, r8
 80223d4:	4649      	mov	r1, r9
 80223d6:	f7de fb91 	bl	8000afc <__aeabi_dcmplt>
 80223da:	2800      	cmp	r0, #0
 80223dc:	f43f af35 	beq.w	802224a <_dtoa_r+0x432>
 80223e0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80223e2:	1e6b      	subs	r3, r5, #1
 80223e4:	930f      	str	r3, [sp, #60]	; 0x3c
 80223e6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80223ea:	2b30      	cmp	r3, #48	; 0x30
 80223ec:	d0f8      	beq.n	80223e0 <_dtoa_r+0x5c8>
 80223ee:	9700      	str	r7, [sp, #0]
 80223f0:	e04a      	b.n	8022488 <_dtoa_r+0x670>
 80223f2:	4b06      	ldr	r3, [pc, #24]	; (802240c <_dtoa_r+0x5f4>)
 80223f4:	f7de f910 	bl	8000618 <__aeabi_dmul>
 80223f8:	4680      	mov	r8, r0
 80223fa:	4689      	mov	r9, r1
 80223fc:	e7bd      	b.n	802237a <_dtoa_r+0x562>
 80223fe:	bf00      	nop
 8022400:	08070930 	.word	0x08070930
 8022404:	08070908 	.word	0x08070908
 8022408:	3ff00000 	.word	0x3ff00000
 802240c:	40240000 	.word	0x40240000
 8022410:	401c0000 	.word	0x401c0000
 8022414:	40140000 	.word	0x40140000
 8022418:	3fe00000 	.word	0x3fe00000
 802241c:	9d01      	ldr	r5, [sp, #4]
 802241e:	4656      	mov	r6, sl
 8022420:	465f      	mov	r7, fp
 8022422:	4642      	mov	r2, r8
 8022424:	464b      	mov	r3, r9
 8022426:	4630      	mov	r0, r6
 8022428:	4639      	mov	r1, r7
 802242a:	f7de fa1f 	bl	800086c <__aeabi_ddiv>
 802242e:	f7de fba3 	bl	8000b78 <__aeabi_d2iz>
 8022432:	4682      	mov	sl, r0
 8022434:	f7de f886 	bl	8000544 <__aeabi_i2d>
 8022438:	4642      	mov	r2, r8
 802243a:	464b      	mov	r3, r9
 802243c:	f7de f8ec 	bl	8000618 <__aeabi_dmul>
 8022440:	4602      	mov	r2, r0
 8022442:	460b      	mov	r3, r1
 8022444:	4630      	mov	r0, r6
 8022446:	4639      	mov	r1, r7
 8022448:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 802244c:	f7dd ff2c 	bl	80002a8 <__aeabi_dsub>
 8022450:	f805 6b01 	strb.w	r6, [r5], #1
 8022454:	9e01      	ldr	r6, [sp, #4]
 8022456:	9f03      	ldr	r7, [sp, #12]
 8022458:	1bae      	subs	r6, r5, r6
 802245a:	42b7      	cmp	r7, r6
 802245c:	4602      	mov	r2, r0
 802245e:	460b      	mov	r3, r1
 8022460:	d135      	bne.n	80224ce <_dtoa_r+0x6b6>
 8022462:	f7dd ff23 	bl	80002ac <__adddf3>
 8022466:	4642      	mov	r2, r8
 8022468:	464b      	mov	r3, r9
 802246a:	4606      	mov	r6, r0
 802246c:	460f      	mov	r7, r1
 802246e:	f7de fb63 	bl	8000b38 <__aeabi_dcmpgt>
 8022472:	b9d0      	cbnz	r0, 80224aa <_dtoa_r+0x692>
 8022474:	4642      	mov	r2, r8
 8022476:	464b      	mov	r3, r9
 8022478:	4630      	mov	r0, r6
 802247a:	4639      	mov	r1, r7
 802247c:	f7de fb34 	bl	8000ae8 <__aeabi_dcmpeq>
 8022480:	b110      	cbz	r0, 8022488 <_dtoa_r+0x670>
 8022482:	f01a 0f01 	tst.w	sl, #1
 8022486:	d110      	bne.n	80224aa <_dtoa_r+0x692>
 8022488:	4620      	mov	r0, r4
 802248a:	ee18 1a10 	vmov	r1, s16
 802248e:	f001 f934 	bl	80236fa <_Bfree>
 8022492:	2300      	movs	r3, #0
 8022494:	9800      	ldr	r0, [sp, #0]
 8022496:	702b      	strb	r3, [r5, #0]
 8022498:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 802249a:	3001      	adds	r0, #1
 802249c:	6018      	str	r0, [r3, #0]
 802249e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80224a0:	2b00      	cmp	r3, #0
 80224a2:	f43f acf2 	beq.w	8021e8a <_dtoa_r+0x72>
 80224a6:	601d      	str	r5, [r3, #0]
 80224a8:	e4ef      	b.n	8021e8a <_dtoa_r+0x72>
 80224aa:	9f00      	ldr	r7, [sp, #0]
 80224ac:	462b      	mov	r3, r5
 80224ae:	461d      	mov	r5, r3
 80224b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80224b4:	2a39      	cmp	r2, #57	; 0x39
 80224b6:	d106      	bne.n	80224c6 <_dtoa_r+0x6ae>
 80224b8:	9a01      	ldr	r2, [sp, #4]
 80224ba:	429a      	cmp	r2, r3
 80224bc:	d1f7      	bne.n	80224ae <_dtoa_r+0x696>
 80224be:	9901      	ldr	r1, [sp, #4]
 80224c0:	2230      	movs	r2, #48	; 0x30
 80224c2:	3701      	adds	r7, #1
 80224c4:	700a      	strb	r2, [r1, #0]
 80224c6:	781a      	ldrb	r2, [r3, #0]
 80224c8:	3201      	adds	r2, #1
 80224ca:	701a      	strb	r2, [r3, #0]
 80224cc:	e78f      	b.n	80223ee <_dtoa_r+0x5d6>
 80224ce:	4ba6      	ldr	r3, [pc, #664]	; (8022768 <_dtoa_r+0x950>)
 80224d0:	2200      	movs	r2, #0
 80224d2:	f7de f8a1 	bl	8000618 <__aeabi_dmul>
 80224d6:	2200      	movs	r2, #0
 80224d8:	2300      	movs	r3, #0
 80224da:	4606      	mov	r6, r0
 80224dc:	460f      	mov	r7, r1
 80224de:	f7de fb03 	bl	8000ae8 <__aeabi_dcmpeq>
 80224e2:	2800      	cmp	r0, #0
 80224e4:	d09d      	beq.n	8022422 <_dtoa_r+0x60a>
 80224e6:	e7cf      	b.n	8022488 <_dtoa_r+0x670>
 80224e8:	9a08      	ldr	r2, [sp, #32]
 80224ea:	2a00      	cmp	r2, #0
 80224ec:	f000 80d7 	beq.w	802269e <_dtoa_r+0x886>
 80224f0:	9a06      	ldr	r2, [sp, #24]
 80224f2:	2a01      	cmp	r2, #1
 80224f4:	f300 80ba 	bgt.w	802266c <_dtoa_r+0x854>
 80224f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80224fa:	2a00      	cmp	r2, #0
 80224fc:	f000 80b2 	beq.w	8022664 <_dtoa_r+0x84c>
 8022500:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8022504:	9e07      	ldr	r6, [sp, #28]
 8022506:	9d04      	ldr	r5, [sp, #16]
 8022508:	9a04      	ldr	r2, [sp, #16]
 802250a:	441a      	add	r2, r3
 802250c:	9204      	str	r2, [sp, #16]
 802250e:	9a05      	ldr	r2, [sp, #20]
 8022510:	2101      	movs	r1, #1
 8022512:	441a      	add	r2, r3
 8022514:	4620      	mov	r0, r4
 8022516:	9205      	str	r2, [sp, #20]
 8022518:	f001 f98e 	bl	8023838 <__i2b>
 802251c:	4607      	mov	r7, r0
 802251e:	2d00      	cmp	r5, #0
 8022520:	dd0c      	ble.n	802253c <_dtoa_r+0x724>
 8022522:	9b05      	ldr	r3, [sp, #20]
 8022524:	2b00      	cmp	r3, #0
 8022526:	dd09      	ble.n	802253c <_dtoa_r+0x724>
 8022528:	42ab      	cmp	r3, r5
 802252a:	9a04      	ldr	r2, [sp, #16]
 802252c:	bfa8      	it	ge
 802252e:	462b      	movge	r3, r5
 8022530:	1ad2      	subs	r2, r2, r3
 8022532:	9204      	str	r2, [sp, #16]
 8022534:	9a05      	ldr	r2, [sp, #20]
 8022536:	1aed      	subs	r5, r5, r3
 8022538:	1ad3      	subs	r3, r2, r3
 802253a:	9305      	str	r3, [sp, #20]
 802253c:	9b07      	ldr	r3, [sp, #28]
 802253e:	b31b      	cbz	r3, 8022588 <_dtoa_r+0x770>
 8022540:	9b08      	ldr	r3, [sp, #32]
 8022542:	2b00      	cmp	r3, #0
 8022544:	f000 80af 	beq.w	80226a6 <_dtoa_r+0x88e>
 8022548:	2e00      	cmp	r6, #0
 802254a:	dd13      	ble.n	8022574 <_dtoa_r+0x75c>
 802254c:	4639      	mov	r1, r7
 802254e:	4632      	mov	r2, r6
 8022550:	4620      	mov	r0, r4
 8022552:	f001 fa31 	bl	80239b8 <__pow5mult>
 8022556:	ee18 2a10 	vmov	r2, s16
 802255a:	4601      	mov	r1, r0
 802255c:	4607      	mov	r7, r0
 802255e:	4620      	mov	r0, r4
 8022560:	f001 f980 	bl	8023864 <__multiply>
 8022564:	ee18 1a10 	vmov	r1, s16
 8022568:	4680      	mov	r8, r0
 802256a:	4620      	mov	r0, r4
 802256c:	f001 f8c5 	bl	80236fa <_Bfree>
 8022570:	ee08 8a10 	vmov	s16, r8
 8022574:	9b07      	ldr	r3, [sp, #28]
 8022576:	1b9a      	subs	r2, r3, r6
 8022578:	d006      	beq.n	8022588 <_dtoa_r+0x770>
 802257a:	ee18 1a10 	vmov	r1, s16
 802257e:	4620      	mov	r0, r4
 8022580:	f001 fa1a 	bl	80239b8 <__pow5mult>
 8022584:	ee08 0a10 	vmov	s16, r0
 8022588:	2101      	movs	r1, #1
 802258a:	4620      	mov	r0, r4
 802258c:	f001 f954 	bl	8023838 <__i2b>
 8022590:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8022592:	2b00      	cmp	r3, #0
 8022594:	4606      	mov	r6, r0
 8022596:	f340 8088 	ble.w	80226aa <_dtoa_r+0x892>
 802259a:	461a      	mov	r2, r3
 802259c:	4601      	mov	r1, r0
 802259e:	4620      	mov	r0, r4
 80225a0:	f001 fa0a 	bl	80239b8 <__pow5mult>
 80225a4:	9b06      	ldr	r3, [sp, #24]
 80225a6:	2b01      	cmp	r3, #1
 80225a8:	4606      	mov	r6, r0
 80225aa:	f340 8081 	ble.w	80226b0 <_dtoa_r+0x898>
 80225ae:	f04f 0800 	mov.w	r8, #0
 80225b2:	6933      	ldr	r3, [r6, #16]
 80225b4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80225b8:	6918      	ldr	r0, [r3, #16]
 80225ba:	f001 f8ed 	bl	8023798 <__hi0bits>
 80225be:	f1c0 0020 	rsb	r0, r0, #32
 80225c2:	9b05      	ldr	r3, [sp, #20]
 80225c4:	4418      	add	r0, r3
 80225c6:	f010 001f 	ands.w	r0, r0, #31
 80225ca:	f000 8092 	beq.w	80226f2 <_dtoa_r+0x8da>
 80225ce:	f1c0 0320 	rsb	r3, r0, #32
 80225d2:	2b04      	cmp	r3, #4
 80225d4:	f340 808a 	ble.w	80226ec <_dtoa_r+0x8d4>
 80225d8:	f1c0 001c 	rsb	r0, r0, #28
 80225dc:	9b04      	ldr	r3, [sp, #16]
 80225de:	4403      	add	r3, r0
 80225e0:	9304      	str	r3, [sp, #16]
 80225e2:	9b05      	ldr	r3, [sp, #20]
 80225e4:	4403      	add	r3, r0
 80225e6:	4405      	add	r5, r0
 80225e8:	9305      	str	r3, [sp, #20]
 80225ea:	9b04      	ldr	r3, [sp, #16]
 80225ec:	2b00      	cmp	r3, #0
 80225ee:	dd07      	ble.n	8022600 <_dtoa_r+0x7e8>
 80225f0:	ee18 1a10 	vmov	r1, s16
 80225f4:	461a      	mov	r2, r3
 80225f6:	4620      	mov	r0, r4
 80225f8:	f001 fa1e 	bl	8023a38 <__lshift>
 80225fc:	ee08 0a10 	vmov	s16, r0
 8022600:	9b05      	ldr	r3, [sp, #20]
 8022602:	2b00      	cmp	r3, #0
 8022604:	dd05      	ble.n	8022612 <_dtoa_r+0x7fa>
 8022606:	4631      	mov	r1, r6
 8022608:	461a      	mov	r2, r3
 802260a:	4620      	mov	r0, r4
 802260c:	f001 fa14 	bl	8023a38 <__lshift>
 8022610:	4606      	mov	r6, r0
 8022612:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8022614:	2b00      	cmp	r3, #0
 8022616:	d06e      	beq.n	80226f6 <_dtoa_r+0x8de>
 8022618:	ee18 0a10 	vmov	r0, s16
 802261c:	4631      	mov	r1, r6
 802261e:	f001 fa7b 	bl	8023b18 <__mcmp>
 8022622:	2800      	cmp	r0, #0
 8022624:	da67      	bge.n	80226f6 <_dtoa_r+0x8de>
 8022626:	9b00      	ldr	r3, [sp, #0]
 8022628:	3b01      	subs	r3, #1
 802262a:	ee18 1a10 	vmov	r1, s16
 802262e:	9300      	str	r3, [sp, #0]
 8022630:	220a      	movs	r2, #10
 8022632:	2300      	movs	r3, #0
 8022634:	4620      	mov	r0, r4
 8022636:	f001 f869 	bl	802370c <__multadd>
 802263a:	9b08      	ldr	r3, [sp, #32]
 802263c:	ee08 0a10 	vmov	s16, r0
 8022640:	2b00      	cmp	r3, #0
 8022642:	f000 81b0 	beq.w	80229a6 <_dtoa_r+0xb8e>
 8022646:	2300      	movs	r3, #0
 8022648:	4639      	mov	r1, r7
 802264a:	220a      	movs	r2, #10
 802264c:	4620      	mov	r0, r4
 802264e:	f001 f85d 	bl	802370c <__multadd>
 8022652:	9b02      	ldr	r3, [sp, #8]
 8022654:	2b00      	cmp	r3, #0
 8022656:	4607      	mov	r7, r0
 8022658:	f300 808e 	bgt.w	8022778 <_dtoa_r+0x960>
 802265c:	9b06      	ldr	r3, [sp, #24]
 802265e:	2b02      	cmp	r3, #2
 8022660:	dc51      	bgt.n	8022706 <_dtoa_r+0x8ee>
 8022662:	e089      	b.n	8022778 <_dtoa_r+0x960>
 8022664:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8022666:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 802266a:	e74b      	b.n	8022504 <_dtoa_r+0x6ec>
 802266c:	9b03      	ldr	r3, [sp, #12]
 802266e:	1e5e      	subs	r6, r3, #1
 8022670:	9b07      	ldr	r3, [sp, #28]
 8022672:	42b3      	cmp	r3, r6
 8022674:	bfbf      	itttt	lt
 8022676:	9b07      	ldrlt	r3, [sp, #28]
 8022678:	9607      	strlt	r6, [sp, #28]
 802267a:	1af2      	sublt	r2, r6, r3
 802267c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 802267e:	bfb6      	itet	lt
 8022680:	189b      	addlt	r3, r3, r2
 8022682:	1b9e      	subge	r6, r3, r6
 8022684:	930a      	strlt	r3, [sp, #40]	; 0x28
 8022686:	9b03      	ldr	r3, [sp, #12]
 8022688:	bfb8      	it	lt
 802268a:	2600      	movlt	r6, #0
 802268c:	2b00      	cmp	r3, #0
 802268e:	bfb7      	itett	lt
 8022690:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8022694:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8022698:	1a9d      	sublt	r5, r3, r2
 802269a:	2300      	movlt	r3, #0
 802269c:	e734      	b.n	8022508 <_dtoa_r+0x6f0>
 802269e:	9e07      	ldr	r6, [sp, #28]
 80226a0:	9d04      	ldr	r5, [sp, #16]
 80226a2:	9f08      	ldr	r7, [sp, #32]
 80226a4:	e73b      	b.n	802251e <_dtoa_r+0x706>
 80226a6:	9a07      	ldr	r2, [sp, #28]
 80226a8:	e767      	b.n	802257a <_dtoa_r+0x762>
 80226aa:	9b06      	ldr	r3, [sp, #24]
 80226ac:	2b01      	cmp	r3, #1
 80226ae:	dc18      	bgt.n	80226e2 <_dtoa_r+0x8ca>
 80226b0:	f1ba 0f00 	cmp.w	sl, #0
 80226b4:	d115      	bne.n	80226e2 <_dtoa_r+0x8ca>
 80226b6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80226ba:	b993      	cbnz	r3, 80226e2 <_dtoa_r+0x8ca>
 80226bc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80226c0:	0d1b      	lsrs	r3, r3, #20
 80226c2:	051b      	lsls	r3, r3, #20
 80226c4:	b183      	cbz	r3, 80226e8 <_dtoa_r+0x8d0>
 80226c6:	9b04      	ldr	r3, [sp, #16]
 80226c8:	3301      	adds	r3, #1
 80226ca:	9304      	str	r3, [sp, #16]
 80226cc:	9b05      	ldr	r3, [sp, #20]
 80226ce:	3301      	adds	r3, #1
 80226d0:	9305      	str	r3, [sp, #20]
 80226d2:	f04f 0801 	mov.w	r8, #1
 80226d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80226d8:	2b00      	cmp	r3, #0
 80226da:	f47f af6a 	bne.w	80225b2 <_dtoa_r+0x79a>
 80226de:	2001      	movs	r0, #1
 80226e0:	e76f      	b.n	80225c2 <_dtoa_r+0x7aa>
 80226e2:	f04f 0800 	mov.w	r8, #0
 80226e6:	e7f6      	b.n	80226d6 <_dtoa_r+0x8be>
 80226e8:	4698      	mov	r8, r3
 80226ea:	e7f4      	b.n	80226d6 <_dtoa_r+0x8be>
 80226ec:	f43f af7d 	beq.w	80225ea <_dtoa_r+0x7d2>
 80226f0:	4618      	mov	r0, r3
 80226f2:	301c      	adds	r0, #28
 80226f4:	e772      	b.n	80225dc <_dtoa_r+0x7c4>
 80226f6:	9b03      	ldr	r3, [sp, #12]
 80226f8:	2b00      	cmp	r3, #0
 80226fa:	dc37      	bgt.n	802276c <_dtoa_r+0x954>
 80226fc:	9b06      	ldr	r3, [sp, #24]
 80226fe:	2b02      	cmp	r3, #2
 8022700:	dd34      	ble.n	802276c <_dtoa_r+0x954>
 8022702:	9b03      	ldr	r3, [sp, #12]
 8022704:	9302      	str	r3, [sp, #8]
 8022706:	9b02      	ldr	r3, [sp, #8]
 8022708:	b96b      	cbnz	r3, 8022726 <_dtoa_r+0x90e>
 802270a:	4631      	mov	r1, r6
 802270c:	2205      	movs	r2, #5
 802270e:	4620      	mov	r0, r4
 8022710:	f000 fffc 	bl	802370c <__multadd>
 8022714:	4601      	mov	r1, r0
 8022716:	4606      	mov	r6, r0
 8022718:	ee18 0a10 	vmov	r0, s16
 802271c:	f001 f9fc 	bl	8023b18 <__mcmp>
 8022720:	2800      	cmp	r0, #0
 8022722:	f73f adba 	bgt.w	802229a <_dtoa_r+0x482>
 8022726:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022728:	9d01      	ldr	r5, [sp, #4]
 802272a:	43db      	mvns	r3, r3
 802272c:	9300      	str	r3, [sp, #0]
 802272e:	f04f 0800 	mov.w	r8, #0
 8022732:	4631      	mov	r1, r6
 8022734:	4620      	mov	r0, r4
 8022736:	f000 ffe0 	bl	80236fa <_Bfree>
 802273a:	2f00      	cmp	r7, #0
 802273c:	f43f aea4 	beq.w	8022488 <_dtoa_r+0x670>
 8022740:	f1b8 0f00 	cmp.w	r8, #0
 8022744:	d005      	beq.n	8022752 <_dtoa_r+0x93a>
 8022746:	45b8      	cmp	r8, r7
 8022748:	d003      	beq.n	8022752 <_dtoa_r+0x93a>
 802274a:	4641      	mov	r1, r8
 802274c:	4620      	mov	r0, r4
 802274e:	f000 ffd4 	bl	80236fa <_Bfree>
 8022752:	4639      	mov	r1, r7
 8022754:	4620      	mov	r0, r4
 8022756:	f000 ffd0 	bl	80236fa <_Bfree>
 802275a:	e695      	b.n	8022488 <_dtoa_r+0x670>
 802275c:	2600      	movs	r6, #0
 802275e:	4637      	mov	r7, r6
 8022760:	e7e1      	b.n	8022726 <_dtoa_r+0x90e>
 8022762:	9700      	str	r7, [sp, #0]
 8022764:	4637      	mov	r7, r6
 8022766:	e598      	b.n	802229a <_dtoa_r+0x482>
 8022768:	40240000 	.word	0x40240000
 802276c:	9b08      	ldr	r3, [sp, #32]
 802276e:	2b00      	cmp	r3, #0
 8022770:	f000 80c9 	beq.w	8022906 <_dtoa_r+0xaee>
 8022774:	9b03      	ldr	r3, [sp, #12]
 8022776:	9302      	str	r3, [sp, #8]
 8022778:	2d00      	cmp	r5, #0
 802277a:	dd05      	ble.n	8022788 <_dtoa_r+0x970>
 802277c:	4639      	mov	r1, r7
 802277e:	462a      	mov	r2, r5
 8022780:	4620      	mov	r0, r4
 8022782:	f001 f959 	bl	8023a38 <__lshift>
 8022786:	4607      	mov	r7, r0
 8022788:	f1b8 0f00 	cmp.w	r8, #0
 802278c:	d05a      	beq.n	8022844 <_dtoa_r+0xa2c>
 802278e:	6879      	ldr	r1, [r7, #4]
 8022790:	4620      	mov	r0, r4
 8022792:	f000 ff8d 	bl	80236b0 <_Balloc>
 8022796:	4605      	mov	r5, r0
 8022798:	b920      	cbnz	r0, 80227a4 <_dtoa_r+0x98c>
 802279a:	4b87      	ldr	r3, [pc, #540]	; (80229b8 <_dtoa_r+0xba0>)
 802279c:	4602      	mov	r2, r0
 802279e:	f240 21ea 	movw	r1, #746	; 0x2ea
 80227a2:	e477      	b.n	8022094 <_dtoa_r+0x27c>
 80227a4:	693a      	ldr	r2, [r7, #16]
 80227a6:	3202      	adds	r2, #2
 80227a8:	0092      	lsls	r2, r2, #2
 80227aa:	f107 010c 	add.w	r1, r7, #12
 80227ae:	300c      	adds	r0, #12
 80227b0:	f7fc fd0a 	bl	801f1c8 <memcpy>
 80227b4:	2201      	movs	r2, #1
 80227b6:	4629      	mov	r1, r5
 80227b8:	4620      	mov	r0, r4
 80227ba:	f001 f93d 	bl	8023a38 <__lshift>
 80227be:	9b01      	ldr	r3, [sp, #4]
 80227c0:	f103 0901 	add.w	r9, r3, #1
 80227c4:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80227c8:	4413      	add	r3, r2
 80227ca:	9305      	str	r3, [sp, #20]
 80227cc:	f00a 0301 	and.w	r3, sl, #1
 80227d0:	46b8      	mov	r8, r7
 80227d2:	9304      	str	r3, [sp, #16]
 80227d4:	4607      	mov	r7, r0
 80227d6:	4631      	mov	r1, r6
 80227d8:	ee18 0a10 	vmov	r0, s16
 80227dc:	f7ff fa8e 	bl	8021cfc <quorem>
 80227e0:	4641      	mov	r1, r8
 80227e2:	9002      	str	r0, [sp, #8]
 80227e4:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80227e8:	ee18 0a10 	vmov	r0, s16
 80227ec:	f001 f994 	bl	8023b18 <__mcmp>
 80227f0:	463a      	mov	r2, r7
 80227f2:	9003      	str	r0, [sp, #12]
 80227f4:	4631      	mov	r1, r6
 80227f6:	4620      	mov	r0, r4
 80227f8:	f001 f9aa 	bl	8023b50 <__mdiff>
 80227fc:	68c2      	ldr	r2, [r0, #12]
 80227fe:	f109 3bff 	add.w	fp, r9, #4294967295
 8022802:	4605      	mov	r5, r0
 8022804:	bb02      	cbnz	r2, 8022848 <_dtoa_r+0xa30>
 8022806:	4601      	mov	r1, r0
 8022808:	ee18 0a10 	vmov	r0, s16
 802280c:	f001 f984 	bl	8023b18 <__mcmp>
 8022810:	4602      	mov	r2, r0
 8022812:	4629      	mov	r1, r5
 8022814:	4620      	mov	r0, r4
 8022816:	9207      	str	r2, [sp, #28]
 8022818:	f000 ff6f 	bl	80236fa <_Bfree>
 802281c:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8022820:	ea43 0102 	orr.w	r1, r3, r2
 8022824:	9b04      	ldr	r3, [sp, #16]
 8022826:	430b      	orrs	r3, r1
 8022828:	464d      	mov	r5, r9
 802282a:	d10f      	bne.n	802284c <_dtoa_r+0xa34>
 802282c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8022830:	d02a      	beq.n	8022888 <_dtoa_r+0xa70>
 8022832:	9b03      	ldr	r3, [sp, #12]
 8022834:	2b00      	cmp	r3, #0
 8022836:	dd02      	ble.n	802283e <_dtoa_r+0xa26>
 8022838:	9b02      	ldr	r3, [sp, #8]
 802283a:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 802283e:	f88b a000 	strb.w	sl, [fp]
 8022842:	e776      	b.n	8022732 <_dtoa_r+0x91a>
 8022844:	4638      	mov	r0, r7
 8022846:	e7ba      	b.n	80227be <_dtoa_r+0x9a6>
 8022848:	2201      	movs	r2, #1
 802284a:	e7e2      	b.n	8022812 <_dtoa_r+0x9fa>
 802284c:	9b03      	ldr	r3, [sp, #12]
 802284e:	2b00      	cmp	r3, #0
 8022850:	db04      	blt.n	802285c <_dtoa_r+0xa44>
 8022852:	9906      	ldr	r1, [sp, #24]
 8022854:	430b      	orrs	r3, r1
 8022856:	9904      	ldr	r1, [sp, #16]
 8022858:	430b      	orrs	r3, r1
 802285a:	d122      	bne.n	80228a2 <_dtoa_r+0xa8a>
 802285c:	2a00      	cmp	r2, #0
 802285e:	ddee      	ble.n	802283e <_dtoa_r+0xa26>
 8022860:	ee18 1a10 	vmov	r1, s16
 8022864:	2201      	movs	r2, #1
 8022866:	4620      	mov	r0, r4
 8022868:	f001 f8e6 	bl	8023a38 <__lshift>
 802286c:	4631      	mov	r1, r6
 802286e:	ee08 0a10 	vmov	s16, r0
 8022872:	f001 f951 	bl	8023b18 <__mcmp>
 8022876:	2800      	cmp	r0, #0
 8022878:	dc03      	bgt.n	8022882 <_dtoa_r+0xa6a>
 802287a:	d1e0      	bne.n	802283e <_dtoa_r+0xa26>
 802287c:	f01a 0f01 	tst.w	sl, #1
 8022880:	d0dd      	beq.n	802283e <_dtoa_r+0xa26>
 8022882:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8022886:	d1d7      	bne.n	8022838 <_dtoa_r+0xa20>
 8022888:	2339      	movs	r3, #57	; 0x39
 802288a:	f88b 3000 	strb.w	r3, [fp]
 802288e:	462b      	mov	r3, r5
 8022890:	461d      	mov	r5, r3
 8022892:	3b01      	subs	r3, #1
 8022894:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8022898:	2a39      	cmp	r2, #57	; 0x39
 802289a:	d071      	beq.n	8022980 <_dtoa_r+0xb68>
 802289c:	3201      	adds	r2, #1
 802289e:	701a      	strb	r2, [r3, #0]
 80228a0:	e747      	b.n	8022732 <_dtoa_r+0x91a>
 80228a2:	2a00      	cmp	r2, #0
 80228a4:	dd07      	ble.n	80228b6 <_dtoa_r+0xa9e>
 80228a6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80228aa:	d0ed      	beq.n	8022888 <_dtoa_r+0xa70>
 80228ac:	f10a 0301 	add.w	r3, sl, #1
 80228b0:	f88b 3000 	strb.w	r3, [fp]
 80228b4:	e73d      	b.n	8022732 <_dtoa_r+0x91a>
 80228b6:	9b05      	ldr	r3, [sp, #20]
 80228b8:	f809 ac01 	strb.w	sl, [r9, #-1]
 80228bc:	4599      	cmp	r9, r3
 80228be:	d047      	beq.n	8022950 <_dtoa_r+0xb38>
 80228c0:	ee18 1a10 	vmov	r1, s16
 80228c4:	2300      	movs	r3, #0
 80228c6:	220a      	movs	r2, #10
 80228c8:	4620      	mov	r0, r4
 80228ca:	f000 ff1f 	bl	802370c <__multadd>
 80228ce:	45b8      	cmp	r8, r7
 80228d0:	ee08 0a10 	vmov	s16, r0
 80228d4:	f04f 0300 	mov.w	r3, #0
 80228d8:	f04f 020a 	mov.w	r2, #10
 80228dc:	4641      	mov	r1, r8
 80228de:	4620      	mov	r0, r4
 80228e0:	d106      	bne.n	80228f0 <_dtoa_r+0xad8>
 80228e2:	f000 ff13 	bl	802370c <__multadd>
 80228e6:	4680      	mov	r8, r0
 80228e8:	4607      	mov	r7, r0
 80228ea:	f109 0901 	add.w	r9, r9, #1
 80228ee:	e772      	b.n	80227d6 <_dtoa_r+0x9be>
 80228f0:	f000 ff0c 	bl	802370c <__multadd>
 80228f4:	4639      	mov	r1, r7
 80228f6:	4680      	mov	r8, r0
 80228f8:	2300      	movs	r3, #0
 80228fa:	220a      	movs	r2, #10
 80228fc:	4620      	mov	r0, r4
 80228fe:	f000 ff05 	bl	802370c <__multadd>
 8022902:	4607      	mov	r7, r0
 8022904:	e7f1      	b.n	80228ea <_dtoa_r+0xad2>
 8022906:	9b03      	ldr	r3, [sp, #12]
 8022908:	9302      	str	r3, [sp, #8]
 802290a:	9d01      	ldr	r5, [sp, #4]
 802290c:	ee18 0a10 	vmov	r0, s16
 8022910:	4631      	mov	r1, r6
 8022912:	f7ff f9f3 	bl	8021cfc <quorem>
 8022916:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 802291a:	9b01      	ldr	r3, [sp, #4]
 802291c:	f805 ab01 	strb.w	sl, [r5], #1
 8022920:	1aea      	subs	r2, r5, r3
 8022922:	9b02      	ldr	r3, [sp, #8]
 8022924:	4293      	cmp	r3, r2
 8022926:	dd09      	ble.n	802293c <_dtoa_r+0xb24>
 8022928:	ee18 1a10 	vmov	r1, s16
 802292c:	2300      	movs	r3, #0
 802292e:	220a      	movs	r2, #10
 8022930:	4620      	mov	r0, r4
 8022932:	f000 feeb 	bl	802370c <__multadd>
 8022936:	ee08 0a10 	vmov	s16, r0
 802293a:	e7e7      	b.n	802290c <_dtoa_r+0xaf4>
 802293c:	9b02      	ldr	r3, [sp, #8]
 802293e:	2b00      	cmp	r3, #0
 8022940:	bfc8      	it	gt
 8022942:	461d      	movgt	r5, r3
 8022944:	9b01      	ldr	r3, [sp, #4]
 8022946:	bfd8      	it	le
 8022948:	2501      	movle	r5, #1
 802294a:	441d      	add	r5, r3
 802294c:	f04f 0800 	mov.w	r8, #0
 8022950:	ee18 1a10 	vmov	r1, s16
 8022954:	2201      	movs	r2, #1
 8022956:	4620      	mov	r0, r4
 8022958:	f001 f86e 	bl	8023a38 <__lshift>
 802295c:	4631      	mov	r1, r6
 802295e:	ee08 0a10 	vmov	s16, r0
 8022962:	f001 f8d9 	bl	8023b18 <__mcmp>
 8022966:	2800      	cmp	r0, #0
 8022968:	dc91      	bgt.n	802288e <_dtoa_r+0xa76>
 802296a:	d102      	bne.n	8022972 <_dtoa_r+0xb5a>
 802296c:	f01a 0f01 	tst.w	sl, #1
 8022970:	d18d      	bne.n	802288e <_dtoa_r+0xa76>
 8022972:	462b      	mov	r3, r5
 8022974:	461d      	mov	r5, r3
 8022976:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 802297a:	2a30      	cmp	r2, #48	; 0x30
 802297c:	d0fa      	beq.n	8022974 <_dtoa_r+0xb5c>
 802297e:	e6d8      	b.n	8022732 <_dtoa_r+0x91a>
 8022980:	9a01      	ldr	r2, [sp, #4]
 8022982:	429a      	cmp	r2, r3
 8022984:	d184      	bne.n	8022890 <_dtoa_r+0xa78>
 8022986:	9b00      	ldr	r3, [sp, #0]
 8022988:	3301      	adds	r3, #1
 802298a:	9300      	str	r3, [sp, #0]
 802298c:	2331      	movs	r3, #49	; 0x31
 802298e:	7013      	strb	r3, [r2, #0]
 8022990:	e6cf      	b.n	8022732 <_dtoa_r+0x91a>
 8022992:	4b0a      	ldr	r3, [pc, #40]	; (80229bc <_dtoa_r+0xba4>)
 8022994:	f7ff ba97 	b.w	8021ec6 <_dtoa_r+0xae>
 8022998:	9b21      	ldr	r3, [sp, #132]	; 0x84
 802299a:	2b00      	cmp	r3, #0
 802299c:	f47f aa7b 	bne.w	8021e96 <_dtoa_r+0x7e>
 80229a0:	4b07      	ldr	r3, [pc, #28]	; (80229c0 <_dtoa_r+0xba8>)
 80229a2:	f7ff ba90 	b.w	8021ec6 <_dtoa_r+0xae>
 80229a6:	9b02      	ldr	r3, [sp, #8]
 80229a8:	2b00      	cmp	r3, #0
 80229aa:	dcae      	bgt.n	802290a <_dtoa_r+0xaf2>
 80229ac:	9b06      	ldr	r3, [sp, #24]
 80229ae:	2b02      	cmp	r3, #2
 80229b0:	f73f aea9 	bgt.w	8022706 <_dtoa_r+0x8ee>
 80229b4:	e7a9      	b.n	802290a <_dtoa_r+0xaf2>
 80229b6:	bf00      	nop
 80229b8:	0807083d 	.word	0x0807083d
 80229bc:	080707ee 	.word	0x080707ee
 80229c0:	08070834 	.word	0x08070834

080229c4 <__errno>:
 80229c4:	4b01      	ldr	r3, [pc, #4]	; (80229cc <__errno+0x8>)
 80229c6:	6818      	ldr	r0, [r3, #0]
 80229c8:	4770      	bx	lr
 80229ca:	bf00      	nop
 80229cc:	20000020 	.word	0x20000020

080229d0 <__sflush_r>:
 80229d0:	898b      	ldrh	r3, [r1, #12]
 80229d2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80229d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80229da:	4605      	mov	r5, r0
 80229dc:	0718      	lsls	r0, r3, #28
 80229de:	460c      	mov	r4, r1
 80229e0:	d45f      	bmi.n	8022aa2 <__sflush_r+0xd2>
 80229e2:	684b      	ldr	r3, [r1, #4]
 80229e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80229e8:	2b00      	cmp	r3, #0
 80229ea:	818a      	strh	r2, [r1, #12]
 80229ec:	dc05      	bgt.n	80229fa <__sflush_r+0x2a>
 80229ee:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 80229f0:	2b00      	cmp	r3, #0
 80229f2:	dc02      	bgt.n	80229fa <__sflush_r+0x2a>
 80229f4:	2000      	movs	r0, #0
 80229f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80229fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80229fc:	2e00      	cmp	r6, #0
 80229fe:	d0f9      	beq.n	80229f4 <__sflush_r+0x24>
 8022a00:	2300      	movs	r3, #0
 8022a02:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8022a06:	682f      	ldr	r7, [r5, #0]
 8022a08:	602b      	str	r3, [r5, #0]
 8022a0a:	d036      	beq.n	8022a7a <__sflush_r+0xaa>
 8022a0c:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8022a0e:	89a3      	ldrh	r3, [r4, #12]
 8022a10:	075a      	lsls	r2, r3, #29
 8022a12:	d505      	bpl.n	8022a20 <__sflush_r+0x50>
 8022a14:	6863      	ldr	r3, [r4, #4]
 8022a16:	1ac0      	subs	r0, r0, r3
 8022a18:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8022a1a:	b10b      	cbz	r3, 8022a20 <__sflush_r+0x50>
 8022a1c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8022a1e:	1ac0      	subs	r0, r0, r3
 8022a20:	2300      	movs	r3, #0
 8022a22:	4602      	mov	r2, r0
 8022a24:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8022a26:	69e1      	ldr	r1, [r4, #28]
 8022a28:	4628      	mov	r0, r5
 8022a2a:	47b0      	blx	r6
 8022a2c:	1c43      	adds	r3, r0, #1
 8022a2e:	89a3      	ldrh	r3, [r4, #12]
 8022a30:	d106      	bne.n	8022a40 <__sflush_r+0x70>
 8022a32:	6829      	ldr	r1, [r5, #0]
 8022a34:	291d      	cmp	r1, #29
 8022a36:	d830      	bhi.n	8022a9a <__sflush_r+0xca>
 8022a38:	4a2b      	ldr	r2, [pc, #172]	; (8022ae8 <__sflush_r+0x118>)
 8022a3a:	40ca      	lsrs	r2, r1
 8022a3c:	07d6      	lsls	r6, r2, #31
 8022a3e:	d52c      	bpl.n	8022a9a <__sflush_r+0xca>
 8022a40:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8022a44:	b21b      	sxth	r3, r3
 8022a46:	2200      	movs	r2, #0
 8022a48:	6062      	str	r2, [r4, #4]
 8022a4a:	04d9      	lsls	r1, r3, #19
 8022a4c:	6922      	ldr	r2, [r4, #16]
 8022a4e:	81a3      	strh	r3, [r4, #12]
 8022a50:	6022      	str	r2, [r4, #0]
 8022a52:	d504      	bpl.n	8022a5e <__sflush_r+0x8e>
 8022a54:	1c42      	adds	r2, r0, #1
 8022a56:	d101      	bne.n	8022a5c <__sflush_r+0x8c>
 8022a58:	682b      	ldr	r3, [r5, #0]
 8022a5a:	b903      	cbnz	r3, 8022a5e <__sflush_r+0x8e>
 8022a5c:	6520      	str	r0, [r4, #80]	; 0x50
 8022a5e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8022a60:	602f      	str	r7, [r5, #0]
 8022a62:	2900      	cmp	r1, #0
 8022a64:	d0c6      	beq.n	80229f4 <__sflush_r+0x24>
 8022a66:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8022a6a:	4299      	cmp	r1, r3
 8022a6c:	d002      	beq.n	8022a74 <__sflush_r+0xa4>
 8022a6e:	4628      	mov	r0, r5
 8022a70:	f000 f938 	bl	8022ce4 <_free_r>
 8022a74:	2000      	movs	r0, #0
 8022a76:	6320      	str	r0, [r4, #48]	; 0x30
 8022a78:	e7bd      	b.n	80229f6 <__sflush_r+0x26>
 8022a7a:	69e1      	ldr	r1, [r4, #28]
 8022a7c:	2301      	movs	r3, #1
 8022a7e:	4628      	mov	r0, r5
 8022a80:	47b0      	blx	r6
 8022a82:	1c41      	adds	r1, r0, #1
 8022a84:	d1c3      	bne.n	8022a0e <__sflush_r+0x3e>
 8022a86:	682b      	ldr	r3, [r5, #0]
 8022a88:	2b00      	cmp	r3, #0
 8022a8a:	d0c0      	beq.n	8022a0e <__sflush_r+0x3e>
 8022a8c:	2b1d      	cmp	r3, #29
 8022a8e:	d001      	beq.n	8022a94 <__sflush_r+0xc4>
 8022a90:	2b16      	cmp	r3, #22
 8022a92:	d101      	bne.n	8022a98 <__sflush_r+0xc8>
 8022a94:	602f      	str	r7, [r5, #0]
 8022a96:	e7ad      	b.n	80229f4 <__sflush_r+0x24>
 8022a98:	89a3      	ldrh	r3, [r4, #12]
 8022a9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8022a9e:	81a3      	strh	r3, [r4, #12]
 8022aa0:	e7a9      	b.n	80229f6 <__sflush_r+0x26>
 8022aa2:	690f      	ldr	r7, [r1, #16]
 8022aa4:	2f00      	cmp	r7, #0
 8022aa6:	d0a5      	beq.n	80229f4 <__sflush_r+0x24>
 8022aa8:	079b      	lsls	r3, r3, #30
 8022aaa:	680e      	ldr	r6, [r1, #0]
 8022aac:	bf08      	it	eq
 8022aae:	694b      	ldreq	r3, [r1, #20]
 8022ab0:	600f      	str	r7, [r1, #0]
 8022ab2:	bf18      	it	ne
 8022ab4:	2300      	movne	r3, #0
 8022ab6:	eba6 0807 	sub.w	r8, r6, r7
 8022aba:	608b      	str	r3, [r1, #8]
 8022abc:	f1b8 0f00 	cmp.w	r8, #0
 8022ac0:	dd98      	ble.n	80229f4 <__sflush_r+0x24>
 8022ac2:	69e1      	ldr	r1, [r4, #28]
 8022ac4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8022ac6:	4643      	mov	r3, r8
 8022ac8:	463a      	mov	r2, r7
 8022aca:	4628      	mov	r0, r5
 8022acc:	47b0      	blx	r6
 8022ace:	2800      	cmp	r0, #0
 8022ad0:	dc06      	bgt.n	8022ae0 <__sflush_r+0x110>
 8022ad2:	89a3      	ldrh	r3, [r4, #12]
 8022ad4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8022ad8:	81a3      	strh	r3, [r4, #12]
 8022ada:	f04f 30ff 	mov.w	r0, #4294967295
 8022ade:	e78a      	b.n	80229f6 <__sflush_r+0x26>
 8022ae0:	4407      	add	r7, r0
 8022ae2:	eba8 0800 	sub.w	r8, r8, r0
 8022ae6:	e7e9      	b.n	8022abc <__sflush_r+0xec>
 8022ae8:	20400001 	.word	0x20400001

08022aec <_fflush_r>:
 8022aec:	b538      	push	{r3, r4, r5, lr}
 8022aee:	460c      	mov	r4, r1
 8022af0:	4605      	mov	r5, r0
 8022af2:	b118      	cbz	r0, 8022afc <_fflush_r+0x10>
 8022af4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8022af6:	b90b      	cbnz	r3, 8022afc <_fflush_r+0x10>
 8022af8:	f000 f864 	bl	8022bc4 <__sinit>
 8022afc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022b00:	b1bb      	cbz	r3, 8022b32 <_fflush_r+0x46>
 8022b02:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8022b04:	07d0      	lsls	r0, r2, #31
 8022b06:	d404      	bmi.n	8022b12 <_fflush_r+0x26>
 8022b08:	0599      	lsls	r1, r3, #22
 8022b0a:	d402      	bmi.n	8022b12 <_fflush_r+0x26>
 8022b0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8022b0e:	f000 fb19 	bl	8023144 <__retarget_lock_acquire_recursive>
 8022b12:	4628      	mov	r0, r5
 8022b14:	4621      	mov	r1, r4
 8022b16:	f7ff ff5b 	bl	80229d0 <__sflush_r>
 8022b1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8022b1c:	07da      	lsls	r2, r3, #31
 8022b1e:	4605      	mov	r5, r0
 8022b20:	d405      	bmi.n	8022b2e <_fflush_r+0x42>
 8022b22:	89a3      	ldrh	r3, [r4, #12]
 8022b24:	059b      	lsls	r3, r3, #22
 8022b26:	d402      	bmi.n	8022b2e <_fflush_r+0x42>
 8022b28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8022b2a:	f000 fb0c 	bl	8023146 <__retarget_lock_release_recursive>
 8022b2e:	4628      	mov	r0, r5
 8022b30:	bd38      	pop	{r3, r4, r5, pc}
 8022b32:	461d      	mov	r5, r3
 8022b34:	e7fb      	b.n	8022b2e <_fflush_r+0x42>
	...

08022b38 <std>:
 8022b38:	2300      	movs	r3, #0
 8022b3a:	b510      	push	{r4, lr}
 8022b3c:	4604      	mov	r4, r0
 8022b3e:	e9c0 3300 	strd	r3, r3, [r0]
 8022b42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8022b46:	6083      	str	r3, [r0, #8]
 8022b48:	8181      	strh	r1, [r0, #12]
 8022b4a:	6643      	str	r3, [r0, #100]	; 0x64
 8022b4c:	81c2      	strh	r2, [r0, #14]
 8022b4e:	6183      	str	r3, [r0, #24]
 8022b50:	4619      	mov	r1, r3
 8022b52:	2208      	movs	r2, #8
 8022b54:	305c      	adds	r0, #92	; 0x5c
 8022b56:	f7fc fb5f 	bl	801f218 <memset>
 8022b5a:	4b07      	ldr	r3, [pc, #28]	; (8022b78 <std+0x40>)
 8022b5c:	6223      	str	r3, [r4, #32]
 8022b5e:	4b07      	ldr	r3, [pc, #28]	; (8022b7c <std+0x44>)
 8022b60:	6263      	str	r3, [r4, #36]	; 0x24
 8022b62:	4b07      	ldr	r3, [pc, #28]	; (8022b80 <std+0x48>)
 8022b64:	62a3      	str	r3, [r4, #40]	; 0x28
 8022b66:	4b07      	ldr	r3, [pc, #28]	; (8022b84 <std+0x4c>)
 8022b68:	61e4      	str	r4, [r4, #28]
 8022b6a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8022b6c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8022b70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8022b74:	f000 bae4 	b.w	8023140 <__retarget_lock_init_recursive>
 8022b78:	080240f5 	.word	0x080240f5
 8022b7c:	08024117 	.word	0x08024117
 8022b80:	0802414f 	.word	0x0802414f
 8022b84:	08024173 	.word	0x08024173

08022b88 <_cleanup_r>:
 8022b88:	4901      	ldr	r1, [pc, #4]	; (8022b90 <_cleanup_r+0x8>)
 8022b8a:	f000 bab5 	b.w	80230f8 <_fwalk_reent>
 8022b8e:	bf00      	nop
 8022b90:	08024e31 	.word	0x08024e31

08022b94 <__sfp_lock_acquire>:
 8022b94:	4801      	ldr	r0, [pc, #4]	; (8022b9c <__sfp_lock_acquire+0x8>)
 8022b96:	f000 bad5 	b.w	8023144 <__retarget_lock_acquire_recursive>
 8022b9a:	bf00      	nop
 8022b9c:	2000c3ae 	.word	0x2000c3ae

08022ba0 <__sfp_lock_release>:
 8022ba0:	4801      	ldr	r0, [pc, #4]	; (8022ba8 <__sfp_lock_release+0x8>)
 8022ba2:	f000 bad0 	b.w	8023146 <__retarget_lock_release_recursive>
 8022ba6:	bf00      	nop
 8022ba8:	2000c3ae 	.word	0x2000c3ae

08022bac <__sinit_lock_acquire>:
 8022bac:	4801      	ldr	r0, [pc, #4]	; (8022bb4 <__sinit_lock_acquire+0x8>)
 8022bae:	f000 bac9 	b.w	8023144 <__retarget_lock_acquire_recursive>
 8022bb2:	bf00      	nop
 8022bb4:	2000c3af 	.word	0x2000c3af

08022bb8 <__sinit_lock_release>:
 8022bb8:	4801      	ldr	r0, [pc, #4]	; (8022bc0 <__sinit_lock_release+0x8>)
 8022bba:	f000 bac4 	b.w	8023146 <__retarget_lock_release_recursive>
 8022bbe:	bf00      	nop
 8022bc0:	2000c3af 	.word	0x2000c3af

08022bc4 <__sinit>:
 8022bc4:	b510      	push	{r4, lr}
 8022bc6:	4604      	mov	r4, r0
 8022bc8:	f7ff fff0 	bl	8022bac <__sinit_lock_acquire>
 8022bcc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8022bce:	b11a      	cbz	r2, 8022bd8 <__sinit+0x14>
 8022bd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8022bd4:	f7ff bff0 	b.w	8022bb8 <__sinit_lock_release>
 8022bd8:	4b0d      	ldr	r3, [pc, #52]	; (8022c10 <__sinit+0x4c>)
 8022bda:	63e3      	str	r3, [r4, #60]	; 0x3c
 8022bdc:	2303      	movs	r3, #3
 8022bde:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8022be2:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8022be6:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8022bea:	6860      	ldr	r0, [r4, #4]
 8022bec:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8022bf0:	2104      	movs	r1, #4
 8022bf2:	f7ff ffa1 	bl	8022b38 <std>
 8022bf6:	68a0      	ldr	r0, [r4, #8]
 8022bf8:	2201      	movs	r2, #1
 8022bfa:	2109      	movs	r1, #9
 8022bfc:	f7ff ff9c 	bl	8022b38 <std>
 8022c00:	68e0      	ldr	r0, [r4, #12]
 8022c02:	2202      	movs	r2, #2
 8022c04:	2112      	movs	r1, #18
 8022c06:	f7ff ff97 	bl	8022b38 <std>
 8022c0a:	2301      	movs	r3, #1
 8022c0c:	63a3      	str	r3, [r4, #56]	; 0x38
 8022c0e:	e7df      	b.n	8022bd0 <__sinit+0xc>
 8022c10:	08022b89 	.word	0x08022b89

08022c14 <__libc_fini_array>:
 8022c14:	b538      	push	{r3, r4, r5, lr}
 8022c16:	4d07      	ldr	r5, [pc, #28]	; (8022c34 <__libc_fini_array+0x20>)
 8022c18:	4c07      	ldr	r4, [pc, #28]	; (8022c38 <__libc_fini_array+0x24>)
 8022c1a:	1b64      	subs	r4, r4, r5
 8022c1c:	10a4      	asrs	r4, r4, #2
 8022c1e:	b91c      	cbnz	r4, 8022c28 <__libc_fini_array+0x14>
 8022c20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8022c24:	f002 baf8 	b.w	8025218 <_fini>
 8022c28:	3c01      	subs	r4, #1
 8022c2a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8022c2e:	4798      	blx	r3
 8022c30:	e7f5      	b.n	8022c1e <__libc_fini_array+0xa>
 8022c32:	bf00      	nop
 8022c34:	08070a7c 	.word	0x08070a7c
 8022c38:	08070a80 	.word	0x08070a80

08022c3c <_malloc_trim_r>:
 8022c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022c40:	4606      	mov	r6, r0
 8022c42:	2008      	movs	r0, #8
 8022c44:	460c      	mov	r4, r1
 8022c46:	f001 fb26 	bl	8024296 <sysconf>
 8022c4a:	4f23      	ldr	r7, [pc, #140]	; (8022cd8 <_malloc_trim_r+0x9c>)
 8022c4c:	4680      	mov	r8, r0
 8022c4e:	4630      	mov	r0, r6
 8022c50:	f000 fd22 	bl	8023698 <__malloc_lock>
 8022c54:	68bb      	ldr	r3, [r7, #8]
 8022c56:	685d      	ldr	r5, [r3, #4]
 8022c58:	f025 0503 	bic.w	r5, r5, #3
 8022c5c:	1b2c      	subs	r4, r5, r4
 8022c5e:	3c11      	subs	r4, #17
 8022c60:	4444      	add	r4, r8
 8022c62:	fbb4 f4f8 	udiv	r4, r4, r8
 8022c66:	3c01      	subs	r4, #1
 8022c68:	fb08 f404 	mul.w	r4, r8, r4
 8022c6c:	45a0      	cmp	r8, r4
 8022c6e:	dd05      	ble.n	8022c7c <_malloc_trim_r+0x40>
 8022c70:	4630      	mov	r0, r6
 8022c72:	f000 fd17 	bl	80236a4 <__malloc_unlock>
 8022c76:	2000      	movs	r0, #0
 8022c78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8022c7c:	2100      	movs	r1, #0
 8022c7e:	4630      	mov	r0, r6
 8022c80:	f001 fa28 	bl	80240d4 <_sbrk_r>
 8022c84:	68bb      	ldr	r3, [r7, #8]
 8022c86:	442b      	add	r3, r5
 8022c88:	4298      	cmp	r0, r3
 8022c8a:	d1f1      	bne.n	8022c70 <_malloc_trim_r+0x34>
 8022c8c:	4261      	negs	r1, r4
 8022c8e:	4630      	mov	r0, r6
 8022c90:	f001 fa20 	bl	80240d4 <_sbrk_r>
 8022c94:	3001      	adds	r0, #1
 8022c96:	d110      	bne.n	8022cba <_malloc_trim_r+0x7e>
 8022c98:	2100      	movs	r1, #0
 8022c9a:	4630      	mov	r0, r6
 8022c9c:	f001 fa1a 	bl	80240d4 <_sbrk_r>
 8022ca0:	68ba      	ldr	r2, [r7, #8]
 8022ca2:	1a83      	subs	r3, r0, r2
 8022ca4:	2b0f      	cmp	r3, #15
 8022ca6:	dde3      	ble.n	8022c70 <_malloc_trim_r+0x34>
 8022ca8:	490c      	ldr	r1, [pc, #48]	; (8022cdc <_malloc_trim_r+0xa0>)
 8022caa:	6809      	ldr	r1, [r1, #0]
 8022cac:	1a40      	subs	r0, r0, r1
 8022cae:	490c      	ldr	r1, [pc, #48]	; (8022ce0 <_malloc_trim_r+0xa4>)
 8022cb0:	f043 0301 	orr.w	r3, r3, #1
 8022cb4:	6008      	str	r0, [r1, #0]
 8022cb6:	6053      	str	r3, [r2, #4]
 8022cb8:	e7da      	b.n	8022c70 <_malloc_trim_r+0x34>
 8022cba:	68bb      	ldr	r3, [r7, #8]
 8022cbc:	4a08      	ldr	r2, [pc, #32]	; (8022ce0 <_malloc_trim_r+0xa4>)
 8022cbe:	1b2d      	subs	r5, r5, r4
 8022cc0:	f045 0501 	orr.w	r5, r5, #1
 8022cc4:	605d      	str	r5, [r3, #4]
 8022cc6:	6813      	ldr	r3, [r2, #0]
 8022cc8:	4630      	mov	r0, r6
 8022cca:	1b1b      	subs	r3, r3, r4
 8022ccc:	6013      	str	r3, [r2, #0]
 8022cce:	f000 fce9 	bl	80236a4 <__malloc_unlock>
 8022cd2:	2001      	movs	r0, #1
 8022cd4:	e7d0      	b.n	8022c78 <_malloc_trim_r+0x3c>
 8022cd6:	bf00      	nop
 8022cd8:	20000454 	.word	0x20000454
 8022cdc:	2000085c 	.word	0x2000085c
 8022ce0:	2000c3b0 	.word	0x2000c3b0

08022ce4 <_free_r>:
 8022ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022ce6:	4605      	mov	r5, r0
 8022ce8:	460f      	mov	r7, r1
 8022cea:	2900      	cmp	r1, #0
 8022cec:	f000 80b1 	beq.w	8022e52 <_free_r+0x16e>
 8022cf0:	f000 fcd2 	bl	8023698 <__malloc_lock>
 8022cf4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8022cf8:	4856      	ldr	r0, [pc, #344]	; (8022e54 <_free_r+0x170>)
 8022cfa:	f022 0401 	bic.w	r4, r2, #1
 8022cfe:	f1a7 0308 	sub.w	r3, r7, #8
 8022d02:	eb03 0c04 	add.w	ip, r3, r4
 8022d06:	6881      	ldr	r1, [r0, #8]
 8022d08:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8022d0c:	4561      	cmp	r1, ip
 8022d0e:	f026 0603 	bic.w	r6, r6, #3
 8022d12:	f002 0201 	and.w	r2, r2, #1
 8022d16:	d11b      	bne.n	8022d50 <_free_r+0x6c>
 8022d18:	4434      	add	r4, r6
 8022d1a:	b93a      	cbnz	r2, 8022d2c <_free_r+0x48>
 8022d1c:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8022d20:	1a9b      	subs	r3, r3, r2
 8022d22:	4414      	add	r4, r2
 8022d24:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8022d28:	60ca      	str	r2, [r1, #12]
 8022d2a:	6091      	str	r1, [r2, #8]
 8022d2c:	f044 0201 	orr.w	r2, r4, #1
 8022d30:	605a      	str	r2, [r3, #4]
 8022d32:	6083      	str	r3, [r0, #8]
 8022d34:	4b48      	ldr	r3, [pc, #288]	; (8022e58 <_free_r+0x174>)
 8022d36:	681b      	ldr	r3, [r3, #0]
 8022d38:	42a3      	cmp	r3, r4
 8022d3a:	d804      	bhi.n	8022d46 <_free_r+0x62>
 8022d3c:	4b47      	ldr	r3, [pc, #284]	; (8022e5c <_free_r+0x178>)
 8022d3e:	4628      	mov	r0, r5
 8022d40:	6819      	ldr	r1, [r3, #0]
 8022d42:	f7ff ff7b 	bl	8022c3c <_malloc_trim_r>
 8022d46:	4628      	mov	r0, r5
 8022d48:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8022d4c:	f000 bcaa 	b.w	80236a4 <__malloc_unlock>
 8022d50:	f8cc 6004 	str.w	r6, [ip, #4]
 8022d54:	2a00      	cmp	r2, #0
 8022d56:	d138      	bne.n	8022dca <_free_r+0xe6>
 8022d58:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8022d5c:	1a5b      	subs	r3, r3, r1
 8022d5e:	440c      	add	r4, r1
 8022d60:	6899      	ldr	r1, [r3, #8]
 8022d62:	f100 0708 	add.w	r7, r0, #8
 8022d66:	42b9      	cmp	r1, r7
 8022d68:	d031      	beq.n	8022dce <_free_r+0xea>
 8022d6a:	68df      	ldr	r7, [r3, #12]
 8022d6c:	60cf      	str	r7, [r1, #12]
 8022d6e:	60b9      	str	r1, [r7, #8]
 8022d70:	eb0c 0106 	add.w	r1, ip, r6
 8022d74:	6849      	ldr	r1, [r1, #4]
 8022d76:	07c9      	lsls	r1, r1, #31
 8022d78:	d40b      	bmi.n	8022d92 <_free_r+0xae>
 8022d7a:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8022d7e:	4434      	add	r4, r6
 8022d80:	bb3a      	cbnz	r2, 8022dd2 <_free_r+0xee>
 8022d82:	4e37      	ldr	r6, [pc, #220]	; (8022e60 <_free_r+0x17c>)
 8022d84:	42b1      	cmp	r1, r6
 8022d86:	d124      	bne.n	8022dd2 <_free_r+0xee>
 8022d88:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8022d8c:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8022d90:	2201      	movs	r2, #1
 8022d92:	f044 0101 	orr.w	r1, r4, #1
 8022d96:	6059      	str	r1, [r3, #4]
 8022d98:	511c      	str	r4, [r3, r4]
 8022d9a:	2a00      	cmp	r2, #0
 8022d9c:	d1d3      	bne.n	8022d46 <_free_r+0x62>
 8022d9e:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8022da2:	d21b      	bcs.n	8022ddc <_free_r+0xf8>
 8022da4:	0961      	lsrs	r1, r4, #5
 8022da6:	08e2      	lsrs	r2, r4, #3
 8022da8:	2401      	movs	r4, #1
 8022daa:	408c      	lsls	r4, r1
 8022dac:	6841      	ldr	r1, [r0, #4]
 8022dae:	3201      	adds	r2, #1
 8022db0:	430c      	orrs	r4, r1
 8022db2:	6044      	str	r4, [r0, #4]
 8022db4:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8022db8:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8022dbc:	3908      	subs	r1, #8
 8022dbe:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8022dc2:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 8022dc6:	60e3      	str	r3, [r4, #12]
 8022dc8:	e7bd      	b.n	8022d46 <_free_r+0x62>
 8022dca:	2200      	movs	r2, #0
 8022dcc:	e7d0      	b.n	8022d70 <_free_r+0x8c>
 8022dce:	2201      	movs	r2, #1
 8022dd0:	e7ce      	b.n	8022d70 <_free_r+0x8c>
 8022dd2:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8022dd6:	60ce      	str	r6, [r1, #12]
 8022dd8:	60b1      	str	r1, [r6, #8]
 8022dda:	e7da      	b.n	8022d92 <_free_r+0xae>
 8022ddc:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8022de0:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8022de4:	d214      	bcs.n	8022e10 <_free_r+0x12c>
 8022de6:	09a2      	lsrs	r2, r4, #6
 8022de8:	3238      	adds	r2, #56	; 0x38
 8022dea:	1c51      	adds	r1, r2, #1
 8022dec:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8022df0:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8022df4:	428e      	cmp	r6, r1
 8022df6:	d125      	bne.n	8022e44 <_free_r+0x160>
 8022df8:	2401      	movs	r4, #1
 8022dfa:	1092      	asrs	r2, r2, #2
 8022dfc:	fa04 f202 	lsl.w	r2, r4, r2
 8022e00:	6844      	ldr	r4, [r0, #4]
 8022e02:	4322      	orrs	r2, r4
 8022e04:	6042      	str	r2, [r0, #4]
 8022e06:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8022e0a:	60b3      	str	r3, [r6, #8]
 8022e0c:	60cb      	str	r3, [r1, #12]
 8022e0e:	e79a      	b.n	8022d46 <_free_r+0x62>
 8022e10:	2a14      	cmp	r2, #20
 8022e12:	d801      	bhi.n	8022e18 <_free_r+0x134>
 8022e14:	325b      	adds	r2, #91	; 0x5b
 8022e16:	e7e8      	b.n	8022dea <_free_r+0x106>
 8022e18:	2a54      	cmp	r2, #84	; 0x54
 8022e1a:	d802      	bhi.n	8022e22 <_free_r+0x13e>
 8022e1c:	0b22      	lsrs	r2, r4, #12
 8022e1e:	326e      	adds	r2, #110	; 0x6e
 8022e20:	e7e3      	b.n	8022dea <_free_r+0x106>
 8022e22:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8022e26:	d802      	bhi.n	8022e2e <_free_r+0x14a>
 8022e28:	0be2      	lsrs	r2, r4, #15
 8022e2a:	3277      	adds	r2, #119	; 0x77
 8022e2c:	e7dd      	b.n	8022dea <_free_r+0x106>
 8022e2e:	f240 5154 	movw	r1, #1364	; 0x554
 8022e32:	428a      	cmp	r2, r1
 8022e34:	bf9a      	itte	ls
 8022e36:	0ca2      	lsrls	r2, r4, #18
 8022e38:	327c      	addls	r2, #124	; 0x7c
 8022e3a:	227e      	movhi	r2, #126	; 0x7e
 8022e3c:	e7d5      	b.n	8022dea <_free_r+0x106>
 8022e3e:	6889      	ldr	r1, [r1, #8]
 8022e40:	428e      	cmp	r6, r1
 8022e42:	d004      	beq.n	8022e4e <_free_r+0x16a>
 8022e44:	684a      	ldr	r2, [r1, #4]
 8022e46:	f022 0203 	bic.w	r2, r2, #3
 8022e4a:	42a2      	cmp	r2, r4
 8022e4c:	d8f7      	bhi.n	8022e3e <_free_r+0x15a>
 8022e4e:	68ce      	ldr	r6, [r1, #12]
 8022e50:	e7d9      	b.n	8022e06 <_free_r+0x122>
 8022e52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8022e54:	20000454 	.word	0x20000454
 8022e58:	20000860 	.word	0x20000860
 8022e5c:	2000c3e0 	.word	0x2000c3e0
 8022e60:	2000045c 	.word	0x2000045c

08022e64 <__sfvwrite_r>:
 8022e64:	6893      	ldr	r3, [r2, #8]
 8022e66:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022e6a:	4606      	mov	r6, r0
 8022e6c:	460c      	mov	r4, r1
 8022e6e:	4690      	mov	r8, r2
 8022e70:	b91b      	cbnz	r3, 8022e7a <__sfvwrite_r+0x16>
 8022e72:	2000      	movs	r0, #0
 8022e74:	b003      	add	sp, #12
 8022e76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022e7a:	898b      	ldrh	r3, [r1, #12]
 8022e7c:	0718      	lsls	r0, r3, #28
 8022e7e:	d550      	bpl.n	8022f22 <__sfvwrite_r+0xbe>
 8022e80:	690b      	ldr	r3, [r1, #16]
 8022e82:	2b00      	cmp	r3, #0
 8022e84:	d04d      	beq.n	8022f22 <__sfvwrite_r+0xbe>
 8022e86:	89a3      	ldrh	r3, [r4, #12]
 8022e88:	f8d8 7000 	ldr.w	r7, [r8]
 8022e8c:	f013 0902 	ands.w	r9, r3, #2
 8022e90:	d16c      	bne.n	8022f6c <__sfvwrite_r+0x108>
 8022e92:	f013 0301 	ands.w	r3, r3, #1
 8022e96:	f000 809c 	beq.w	8022fd2 <__sfvwrite_r+0x16e>
 8022e9a:	4648      	mov	r0, r9
 8022e9c:	46ca      	mov	sl, r9
 8022e9e:	46cb      	mov	fp, r9
 8022ea0:	f1bb 0f00 	cmp.w	fp, #0
 8022ea4:	f000 8103 	beq.w	80230ae <__sfvwrite_r+0x24a>
 8022ea8:	b950      	cbnz	r0, 8022ec0 <__sfvwrite_r+0x5c>
 8022eaa:	465a      	mov	r2, fp
 8022eac:	210a      	movs	r1, #10
 8022eae:	4650      	mov	r0, sl
 8022eb0:	f7dd f9a6 	bl	8000200 <memchr>
 8022eb4:	2800      	cmp	r0, #0
 8022eb6:	f000 80ff 	beq.w	80230b8 <__sfvwrite_r+0x254>
 8022eba:	3001      	adds	r0, #1
 8022ebc:	eba0 090a 	sub.w	r9, r0, sl
 8022ec0:	6820      	ldr	r0, [r4, #0]
 8022ec2:	6921      	ldr	r1, [r4, #16]
 8022ec4:	6963      	ldr	r3, [r4, #20]
 8022ec6:	45d9      	cmp	r9, fp
 8022ec8:	464a      	mov	r2, r9
 8022eca:	bf28      	it	cs
 8022ecc:	465a      	movcs	r2, fp
 8022ece:	4288      	cmp	r0, r1
 8022ed0:	f240 80f5 	bls.w	80230be <__sfvwrite_r+0x25a>
 8022ed4:	68a5      	ldr	r5, [r4, #8]
 8022ed6:	441d      	add	r5, r3
 8022ed8:	42aa      	cmp	r2, r5
 8022eda:	f340 80f0 	ble.w	80230be <__sfvwrite_r+0x25a>
 8022ede:	4651      	mov	r1, sl
 8022ee0:	462a      	mov	r2, r5
 8022ee2:	f7fc f97f 	bl	801f1e4 <memmove>
 8022ee6:	6823      	ldr	r3, [r4, #0]
 8022ee8:	442b      	add	r3, r5
 8022eea:	6023      	str	r3, [r4, #0]
 8022eec:	4621      	mov	r1, r4
 8022eee:	4630      	mov	r0, r6
 8022ef0:	f7ff fdfc 	bl	8022aec <_fflush_r>
 8022ef4:	2800      	cmp	r0, #0
 8022ef6:	d167      	bne.n	8022fc8 <__sfvwrite_r+0x164>
 8022ef8:	ebb9 0905 	subs.w	r9, r9, r5
 8022efc:	f040 80f7 	bne.w	80230ee <__sfvwrite_r+0x28a>
 8022f00:	4621      	mov	r1, r4
 8022f02:	4630      	mov	r0, r6
 8022f04:	f7ff fdf2 	bl	8022aec <_fflush_r>
 8022f08:	2800      	cmp	r0, #0
 8022f0a:	d15d      	bne.n	8022fc8 <__sfvwrite_r+0x164>
 8022f0c:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8022f10:	44aa      	add	sl, r5
 8022f12:	ebab 0b05 	sub.w	fp, fp, r5
 8022f16:	1b55      	subs	r5, r2, r5
 8022f18:	f8c8 5008 	str.w	r5, [r8, #8]
 8022f1c:	2d00      	cmp	r5, #0
 8022f1e:	d1bf      	bne.n	8022ea0 <__sfvwrite_r+0x3c>
 8022f20:	e7a7      	b.n	8022e72 <__sfvwrite_r+0xe>
 8022f22:	4621      	mov	r1, r4
 8022f24:	4630      	mov	r0, r6
 8022f26:	f7fe fe81 	bl	8021c2c <__swsetup_r>
 8022f2a:	2800      	cmp	r0, #0
 8022f2c:	d0ab      	beq.n	8022e86 <__sfvwrite_r+0x22>
 8022f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8022f32:	e79f      	b.n	8022e74 <__sfvwrite_r+0x10>
 8022f34:	e9d7 b900 	ldrd	fp, r9, [r7]
 8022f38:	3708      	adds	r7, #8
 8022f3a:	f1b9 0f00 	cmp.w	r9, #0
 8022f3e:	d0f9      	beq.n	8022f34 <__sfvwrite_r+0xd0>
 8022f40:	45d1      	cmp	r9, sl
 8022f42:	464b      	mov	r3, r9
 8022f44:	69e1      	ldr	r1, [r4, #28]
 8022f46:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8022f48:	bf28      	it	cs
 8022f4a:	4653      	movcs	r3, sl
 8022f4c:	465a      	mov	r2, fp
 8022f4e:	4630      	mov	r0, r6
 8022f50:	47a8      	blx	r5
 8022f52:	2800      	cmp	r0, #0
 8022f54:	dd38      	ble.n	8022fc8 <__sfvwrite_r+0x164>
 8022f56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8022f5a:	4483      	add	fp, r0
 8022f5c:	eba9 0900 	sub.w	r9, r9, r0
 8022f60:	1a18      	subs	r0, r3, r0
 8022f62:	f8c8 0008 	str.w	r0, [r8, #8]
 8022f66:	2800      	cmp	r0, #0
 8022f68:	d1e7      	bne.n	8022f3a <__sfvwrite_r+0xd6>
 8022f6a:	e782      	b.n	8022e72 <__sfvwrite_r+0xe>
 8022f6c:	f04f 0b00 	mov.w	fp, #0
 8022f70:	f8df a180 	ldr.w	sl, [pc, #384]	; 80230f4 <__sfvwrite_r+0x290>
 8022f74:	46d9      	mov	r9, fp
 8022f76:	e7e0      	b.n	8022f3a <__sfvwrite_r+0xd6>
 8022f78:	e9d7 9a00 	ldrd	r9, sl, [r7]
 8022f7c:	3708      	adds	r7, #8
 8022f7e:	f1ba 0f00 	cmp.w	sl, #0
 8022f82:	d0f9      	beq.n	8022f78 <__sfvwrite_r+0x114>
 8022f84:	89a3      	ldrh	r3, [r4, #12]
 8022f86:	6820      	ldr	r0, [r4, #0]
 8022f88:	68a2      	ldr	r2, [r4, #8]
 8022f8a:	0599      	lsls	r1, r3, #22
 8022f8c:	d563      	bpl.n	8023056 <__sfvwrite_r+0x1f2>
 8022f8e:	4552      	cmp	r2, sl
 8022f90:	d836      	bhi.n	8023000 <__sfvwrite_r+0x19c>
 8022f92:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8022f96:	d033      	beq.n	8023000 <__sfvwrite_r+0x19c>
 8022f98:	6921      	ldr	r1, [r4, #16]
 8022f9a:	6965      	ldr	r5, [r4, #20]
 8022f9c:	eba0 0b01 	sub.w	fp, r0, r1
 8022fa0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8022fa4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8022fa8:	f10b 0201 	add.w	r2, fp, #1
 8022fac:	106d      	asrs	r5, r5, #1
 8022fae:	4452      	add	r2, sl
 8022fb0:	4295      	cmp	r5, r2
 8022fb2:	bf38      	it	cc
 8022fb4:	4615      	movcc	r5, r2
 8022fb6:	055b      	lsls	r3, r3, #21
 8022fb8:	d53d      	bpl.n	8023036 <__sfvwrite_r+0x1d2>
 8022fba:	4629      	mov	r1, r5
 8022fbc:	4630      	mov	r0, r6
 8022fbe:	f000 f92f 	bl	8023220 <_malloc_r>
 8022fc2:	b948      	cbnz	r0, 8022fd8 <__sfvwrite_r+0x174>
 8022fc4:	230c      	movs	r3, #12
 8022fc6:	6033      	str	r3, [r6, #0]
 8022fc8:	89a3      	ldrh	r3, [r4, #12]
 8022fca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8022fce:	81a3      	strh	r3, [r4, #12]
 8022fd0:	e7ad      	b.n	8022f2e <__sfvwrite_r+0xca>
 8022fd2:	4699      	mov	r9, r3
 8022fd4:	469a      	mov	sl, r3
 8022fd6:	e7d2      	b.n	8022f7e <__sfvwrite_r+0x11a>
 8022fd8:	465a      	mov	r2, fp
 8022fda:	6921      	ldr	r1, [r4, #16]
 8022fdc:	9001      	str	r0, [sp, #4]
 8022fde:	f7fc f8f3 	bl	801f1c8 <memcpy>
 8022fe2:	89a2      	ldrh	r2, [r4, #12]
 8022fe4:	9b01      	ldr	r3, [sp, #4]
 8022fe6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8022fea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8022fee:	81a2      	strh	r2, [r4, #12]
 8022ff0:	6123      	str	r3, [r4, #16]
 8022ff2:	6165      	str	r5, [r4, #20]
 8022ff4:	445b      	add	r3, fp
 8022ff6:	eba5 050b 	sub.w	r5, r5, fp
 8022ffa:	6023      	str	r3, [r4, #0]
 8022ffc:	4652      	mov	r2, sl
 8022ffe:	60a5      	str	r5, [r4, #8]
 8023000:	4552      	cmp	r2, sl
 8023002:	bf28      	it	cs
 8023004:	4652      	movcs	r2, sl
 8023006:	6820      	ldr	r0, [r4, #0]
 8023008:	9201      	str	r2, [sp, #4]
 802300a:	4649      	mov	r1, r9
 802300c:	f7fc f8ea 	bl	801f1e4 <memmove>
 8023010:	68a3      	ldr	r3, [r4, #8]
 8023012:	9a01      	ldr	r2, [sp, #4]
 8023014:	1a9b      	subs	r3, r3, r2
 8023016:	60a3      	str	r3, [r4, #8]
 8023018:	6823      	ldr	r3, [r4, #0]
 802301a:	441a      	add	r2, r3
 802301c:	4655      	mov	r5, sl
 802301e:	6022      	str	r2, [r4, #0]
 8023020:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8023024:	44a9      	add	r9, r5
 8023026:	ebaa 0a05 	sub.w	sl, sl, r5
 802302a:	1b45      	subs	r5, r0, r5
 802302c:	f8c8 5008 	str.w	r5, [r8, #8]
 8023030:	2d00      	cmp	r5, #0
 8023032:	d1a4      	bne.n	8022f7e <__sfvwrite_r+0x11a>
 8023034:	e71d      	b.n	8022e72 <__sfvwrite_r+0xe>
 8023036:	462a      	mov	r2, r5
 8023038:	4630      	mov	r0, r6
 802303a:	f000 fe6f 	bl	8023d1c <_realloc_r>
 802303e:	4603      	mov	r3, r0
 8023040:	2800      	cmp	r0, #0
 8023042:	d1d5      	bne.n	8022ff0 <__sfvwrite_r+0x18c>
 8023044:	6921      	ldr	r1, [r4, #16]
 8023046:	4630      	mov	r0, r6
 8023048:	f7ff fe4c 	bl	8022ce4 <_free_r>
 802304c:	89a3      	ldrh	r3, [r4, #12]
 802304e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8023052:	81a3      	strh	r3, [r4, #12]
 8023054:	e7b6      	b.n	8022fc4 <__sfvwrite_r+0x160>
 8023056:	6923      	ldr	r3, [r4, #16]
 8023058:	4283      	cmp	r3, r0
 802305a:	d302      	bcc.n	8023062 <__sfvwrite_r+0x1fe>
 802305c:	6961      	ldr	r1, [r4, #20]
 802305e:	4551      	cmp	r1, sl
 8023060:	d915      	bls.n	802308e <__sfvwrite_r+0x22a>
 8023062:	4552      	cmp	r2, sl
 8023064:	bf28      	it	cs
 8023066:	4652      	movcs	r2, sl
 8023068:	4649      	mov	r1, r9
 802306a:	4615      	mov	r5, r2
 802306c:	f7fc f8ba 	bl	801f1e4 <memmove>
 8023070:	68a3      	ldr	r3, [r4, #8]
 8023072:	6822      	ldr	r2, [r4, #0]
 8023074:	1b5b      	subs	r3, r3, r5
 8023076:	442a      	add	r2, r5
 8023078:	60a3      	str	r3, [r4, #8]
 802307a:	6022      	str	r2, [r4, #0]
 802307c:	2b00      	cmp	r3, #0
 802307e:	d1cf      	bne.n	8023020 <__sfvwrite_r+0x1bc>
 8023080:	4621      	mov	r1, r4
 8023082:	4630      	mov	r0, r6
 8023084:	f7ff fd32 	bl	8022aec <_fflush_r>
 8023088:	2800      	cmp	r0, #0
 802308a:	d0c9      	beq.n	8023020 <__sfvwrite_r+0x1bc>
 802308c:	e79c      	b.n	8022fc8 <__sfvwrite_r+0x164>
 802308e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8023092:	459a      	cmp	sl, r3
 8023094:	bf38      	it	cc
 8023096:	4653      	movcc	r3, sl
 8023098:	6a65      	ldr	r5, [r4, #36]	; 0x24
 802309a:	fb93 f3f1 	sdiv	r3, r3, r1
 802309e:	464a      	mov	r2, r9
 80230a0:	434b      	muls	r3, r1
 80230a2:	4630      	mov	r0, r6
 80230a4:	69e1      	ldr	r1, [r4, #28]
 80230a6:	47a8      	blx	r5
 80230a8:	1e05      	subs	r5, r0, #0
 80230aa:	dcb9      	bgt.n	8023020 <__sfvwrite_r+0x1bc>
 80230ac:	e78c      	b.n	8022fc8 <__sfvwrite_r+0x164>
 80230ae:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80230b2:	2000      	movs	r0, #0
 80230b4:	3708      	adds	r7, #8
 80230b6:	e6f3      	b.n	8022ea0 <__sfvwrite_r+0x3c>
 80230b8:	f10b 0901 	add.w	r9, fp, #1
 80230bc:	e700      	b.n	8022ec0 <__sfvwrite_r+0x5c>
 80230be:	4293      	cmp	r3, r2
 80230c0:	dc08      	bgt.n	80230d4 <__sfvwrite_r+0x270>
 80230c2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80230c4:	69e1      	ldr	r1, [r4, #28]
 80230c6:	4652      	mov	r2, sl
 80230c8:	4630      	mov	r0, r6
 80230ca:	47a8      	blx	r5
 80230cc:	1e05      	subs	r5, r0, #0
 80230ce:	f73f af13 	bgt.w	8022ef8 <__sfvwrite_r+0x94>
 80230d2:	e779      	b.n	8022fc8 <__sfvwrite_r+0x164>
 80230d4:	4651      	mov	r1, sl
 80230d6:	9201      	str	r2, [sp, #4]
 80230d8:	f7fc f884 	bl	801f1e4 <memmove>
 80230dc:	9a01      	ldr	r2, [sp, #4]
 80230de:	68a3      	ldr	r3, [r4, #8]
 80230e0:	1a9b      	subs	r3, r3, r2
 80230e2:	60a3      	str	r3, [r4, #8]
 80230e4:	6823      	ldr	r3, [r4, #0]
 80230e6:	4413      	add	r3, r2
 80230e8:	6023      	str	r3, [r4, #0]
 80230ea:	4615      	mov	r5, r2
 80230ec:	e704      	b.n	8022ef8 <__sfvwrite_r+0x94>
 80230ee:	2001      	movs	r0, #1
 80230f0:	e70c      	b.n	8022f0c <__sfvwrite_r+0xa8>
 80230f2:	bf00      	nop
 80230f4:	7ffffc00 	.word	0x7ffffc00

080230f8 <_fwalk_reent>:
 80230f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80230fc:	4606      	mov	r6, r0
 80230fe:	4688      	mov	r8, r1
 8023100:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 8023104:	2700      	movs	r7, #0
 8023106:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 802310a:	f1b9 0901 	subs.w	r9, r9, #1
 802310e:	d505      	bpl.n	802311c <_fwalk_reent+0x24>
 8023110:	6824      	ldr	r4, [r4, #0]
 8023112:	2c00      	cmp	r4, #0
 8023114:	d1f7      	bne.n	8023106 <_fwalk_reent+0xe>
 8023116:	4638      	mov	r0, r7
 8023118:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802311c:	89ab      	ldrh	r3, [r5, #12]
 802311e:	2b01      	cmp	r3, #1
 8023120:	d907      	bls.n	8023132 <_fwalk_reent+0x3a>
 8023122:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8023126:	3301      	adds	r3, #1
 8023128:	d003      	beq.n	8023132 <_fwalk_reent+0x3a>
 802312a:	4629      	mov	r1, r5
 802312c:	4630      	mov	r0, r6
 802312e:	47c0      	blx	r8
 8023130:	4307      	orrs	r7, r0
 8023132:	3568      	adds	r5, #104	; 0x68
 8023134:	e7e9      	b.n	802310a <_fwalk_reent+0x12>
	...

08023138 <_localeconv_r>:
 8023138:	4800      	ldr	r0, [pc, #0]	; (802313c <_localeconv_r+0x4>)
 802313a:	4770      	bx	lr
 802313c:	20000954 	.word	0x20000954

08023140 <__retarget_lock_init_recursive>:
 8023140:	4770      	bx	lr

08023142 <__retarget_lock_close_recursive>:
 8023142:	4770      	bx	lr

08023144 <__retarget_lock_acquire_recursive>:
 8023144:	4770      	bx	lr

08023146 <__retarget_lock_release_recursive>:
 8023146:	4770      	bx	lr

08023148 <__swhatbuf_r>:
 8023148:	b570      	push	{r4, r5, r6, lr}
 802314a:	460e      	mov	r6, r1
 802314c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8023150:	2900      	cmp	r1, #0
 8023152:	b096      	sub	sp, #88	; 0x58
 8023154:	4614      	mov	r4, r2
 8023156:	461d      	mov	r5, r3
 8023158:	da0a      	bge.n	8023170 <__swhatbuf_r+0x28>
 802315a:	f9b6 100c 	ldrsh.w	r1, [r6, #12]
 802315e:	2300      	movs	r3, #0
 8023160:	f011 0080 	ands.w	r0, r1, #128	; 0x80
 8023164:	602b      	str	r3, [r5, #0]
 8023166:	d116      	bne.n	8023196 <__swhatbuf_r+0x4e>
 8023168:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802316c:	6023      	str	r3, [r4, #0]
 802316e:	e015      	b.n	802319c <__swhatbuf_r+0x54>
 8023170:	466a      	mov	r2, sp
 8023172:	f001 ff33 	bl	8024fdc <_fstat_r>
 8023176:	2800      	cmp	r0, #0
 8023178:	dbef      	blt.n	802315a <__swhatbuf_r+0x12>
 802317a:	9a01      	ldr	r2, [sp, #4]
 802317c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8023180:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8023184:	425a      	negs	r2, r3
 8023186:	415a      	adcs	r2, r3
 8023188:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802318c:	602a      	str	r2, [r5, #0]
 802318e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8023192:	6023      	str	r3, [r4, #0]
 8023194:	e002      	b.n	802319c <__swhatbuf_r+0x54>
 8023196:	2240      	movs	r2, #64	; 0x40
 8023198:	6022      	str	r2, [r4, #0]
 802319a:	4618      	mov	r0, r3
 802319c:	b016      	add	sp, #88	; 0x58
 802319e:	bd70      	pop	{r4, r5, r6, pc}

080231a0 <__smakebuf_r>:
 80231a0:	898b      	ldrh	r3, [r1, #12]
 80231a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80231a4:	079d      	lsls	r5, r3, #30
 80231a6:	4606      	mov	r6, r0
 80231a8:	460c      	mov	r4, r1
 80231aa:	d507      	bpl.n	80231bc <__smakebuf_r+0x1c>
 80231ac:	f104 0343 	add.w	r3, r4, #67	; 0x43
 80231b0:	6023      	str	r3, [r4, #0]
 80231b2:	6123      	str	r3, [r4, #16]
 80231b4:	2301      	movs	r3, #1
 80231b6:	6163      	str	r3, [r4, #20]
 80231b8:	b002      	add	sp, #8
 80231ba:	bd70      	pop	{r4, r5, r6, pc}
 80231bc:	ab01      	add	r3, sp, #4
 80231be:	466a      	mov	r2, sp
 80231c0:	f7ff ffc2 	bl	8023148 <__swhatbuf_r>
 80231c4:	9900      	ldr	r1, [sp, #0]
 80231c6:	4605      	mov	r5, r0
 80231c8:	4630      	mov	r0, r6
 80231ca:	f000 f829 	bl	8023220 <_malloc_r>
 80231ce:	b948      	cbnz	r0, 80231e4 <__smakebuf_r+0x44>
 80231d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80231d4:	059a      	lsls	r2, r3, #22
 80231d6:	d4ef      	bmi.n	80231b8 <__smakebuf_r+0x18>
 80231d8:	f023 0303 	bic.w	r3, r3, #3
 80231dc:	f043 0302 	orr.w	r3, r3, #2
 80231e0:	81a3      	strh	r3, [r4, #12]
 80231e2:	e7e3      	b.n	80231ac <__smakebuf_r+0xc>
 80231e4:	4b0d      	ldr	r3, [pc, #52]	; (802321c <__smakebuf_r+0x7c>)
 80231e6:	63f3      	str	r3, [r6, #60]	; 0x3c
 80231e8:	89a3      	ldrh	r3, [r4, #12]
 80231ea:	6020      	str	r0, [r4, #0]
 80231ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80231f0:	81a3      	strh	r3, [r4, #12]
 80231f2:	9b00      	ldr	r3, [sp, #0]
 80231f4:	6163      	str	r3, [r4, #20]
 80231f6:	9b01      	ldr	r3, [sp, #4]
 80231f8:	6120      	str	r0, [r4, #16]
 80231fa:	b15b      	cbz	r3, 8023214 <__smakebuf_r+0x74>
 80231fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8023200:	4630      	mov	r0, r6
 8023202:	f001 fefd 	bl	8025000 <_isatty_r>
 8023206:	b128      	cbz	r0, 8023214 <__smakebuf_r+0x74>
 8023208:	89a3      	ldrh	r3, [r4, #12]
 802320a:	f023 0303 	bic.w	r3, r3, #3
 802320e:	f043 0301 	orr.w	r3, r3, #1
 8023212:	81a3      	strh	r3, [r4, #12]
 8023214:	89a0      	ldrh	r0, [r4, #12]
 8023216:	4305      	orrs	r5, r0
 8023218:	81a5      	strh	r5, [r4, #12]
 802321a:	e7cd      	b.n	80231b8 <__smakebuf_r+0x18>
 802321c:	08022b89 	.word	0x08022b89

08023220 <_malloc_r>:
 8023220:	f101 030b 	add.w	r3, r1, #11
 8023224:	2b16      	cmp	r3, #22
 8023226:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802322a:	4605      	mov	r5, r0
 802322c:	d906      	bls.n	802323c <_malloc_r+0x1c>
 802322e:	f033 0707 	bics.w	r7, r3, #7
 8023232:	d504      	bpl.n	802323e <_malloc_r+0x1e>
 8023234:	230c      	movs	r3, #12
 8023236:	602b      	str	r3, [r5, #0]
 8023238:	2400      	movs	r4, #0
 802323a:	e1a5      	b.n	8023588 <_malloc_r+0x368>
 802323c:	2710      	movs	r7, #16
 802323e:	42b9      	cmp	r1, r7
 8023240:	d8f8      	bhi.n	8023234 <_malloc_r+0x14>
 8023242:	4628      	mov	r0, r5
 8023244:	f000 fa28 	bl	8023698 <__malloc_lock>
 8023248:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 802324c:	4eb0      	ldr	r6, [pc, #704]	; (8023510 <_malloc_r+0x2f0>)
 802324e:	d237      	bcs.n	80232c0 <_malloc_r+0xa0>
 8023250:	f107 0208 	add.w	r2, r7, #8
 8023254:	4432      	add	r2, r6
 8023256:	f1a2 0108 	sub.w	r1, r2, #8
 802325a:	6854      	ldr	r4, [r2, #4]
 802325c:	428c      	cmp	r4, r1
 802325e:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8023262:	d102      	bne.n	802326a <_malloc_r+0x4a>
 8023264:	68d4      	ldr	r4, [r2, #12]
 8023266:	42a2      	cmp	r2, r4
 8023268:	d010      	beq.n	802328c <_malloc_r+0x6c>
 802326a:	6863      	ldr	r3, [r4, #4]
 802326c:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8023270:	f023 0303 	bic.w	r3, r3, #3
 8023274:	60ca      	str	r2, [r1, #12]
 8023276:	4423      	add	r3, r4
 8023278:	6091      	str	r1, [r2, #8]
 802327a:	685a      	ldr	r2, [r3, #4]
 802327c:	f042 0201 	orr.w	r2, r2, #1
 8023280:	605a      	str	r2, [r3, #4]
 8023282:	4628      	mov	r0, r5
 8023284:	f000 fa0e 	bl	80236a4 <__malloc_unlock>
 8023288:	3408      	adds	r4, #8
 802328a:	e17d      	b.n	8023588 <_malloc_r+0x368>
 802328c:	3302      	adds	r3, #2
 802328e:	6934      	ldr	r4, [r6, #16]
 8023290:	49a0      	ldr	r1, [pc, #640]	; (8023514 <_malloc_r+0x2f4>)
 8023292:	428c      	cmp	r4, r1
 8023294:	d077      	beq.n	8023386 <_malloc_r+0x166>
 8023296:	6862      	ldr	r2, [r4, #4]
 8023298:	f022 0c03 	bic.w	ip, r2, #3
 802329c:	ebac 0007 	sub.w	r0, ip, r7
 80232a0:	280f      	cmp	r0, #15
 80232a2:	dd48      	ble.n	8023336 <_malloc_r+0x116>
 80232a4:	19e2      	adds	r2, r4, r7
 80232a6:	f040 0301 	orr.w	r3, r0, #1
 80232aa:	f047 0701 	orr.w	r7, r7, #1
 80232ae:	6067      	str	r7, [r4, #4]
 80232b0:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80232b4:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80232b8:	6053      	str	r3, [r2, #4]
 80232ba:	f844 000c 	str.w	r0, [r4, ip]
 80232be:	e7e0      	b.n	8023282 <_malloc_r+0x62>
 80232c0:	0a7b      	lsrs	r3, r7, #9
 80232c2:	d02a      	beq.n	802331a <_malloc_r+0xfa>
 80232c4:	2b04      	cmp	r3, #4
 80232c6:	d812      	bhi.n	80232ee <_malloc_r+0xce>
 80232c8:	09bb      	lsrs	r3, r7, #6
 80232ca:	3338      	adds	r3, #56	; 0x38
 80232cc:	1c5a      	adds	r2, r3, #1
 80232ce:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 80232d2:	f1a2 0c08 	sub.w	ip, r2, #8
 80232d6:	6854      	ldr	r4, [r2, #4]
 80232d8:	4564      	cmp	r4, ip
 80232da:	d006      	beq.n	80232ea <_malloc_r+0xca>
 80232dc:	6862      	ldr	r2, [r4, #4]
 80232de:	f022 0203 	bic.w	r2, r2, #3
 80232e2:	1bd0      	subs	r0, r2, r7
 80232e4:	280f      	cmp	r0, #15
 80232e6:	dd1c      	ble.n	8023322 <_malloc_r+0x102>
 80232e8:	3b01      	subs	r3, #1
 80232ea:	3301      	adds	r3, #1
 80232ec:	e7cf      	b.n	802328e <_malloc_r+0x6e>
 80232ee:	2b14      	cmp	r3, #20
 80232f0:	d801      	bhi.n	80232f6 <_malloc_r+0xd6>
 80232f2:	335b      	adds	r3, #91	; 0x5b
 80232f4:	e7ea      	b.n	80232cc <_malloc_r+0xac>
 80232f6:	2b54      	cmp	r3, #84	; 0x54
 80232f8:	d802      	bhi.n	8023300 <_malloc_r+0xe0>
 80232fa:	0b3b      	lsrs	r3, r7, #12
 80232fc:	336e      	adds	r3, #110	; 0x6e
 80232fe:	e7e5      	b.n	80232cc <_malloc_r+0xac>
 8023300:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8023304:	d802      	bhi.n	802330c <_malloc_r+0xec>
 8023306:	0bfb      	lsrs	r3, r7, #15
 8023308:	3377      	adds	r3, #119	; 0x77
 802330a:	e7df      	b.n	80232cc <_malloc_r+0xac>
 802330c:	f240 5254 	movw	r2, #1364	; 0x554
 8023310:	4293      	cmp	r3, r2
 8023312:	d804      	bhi.n	802331e <_malloc_r+0xfe>
 8023314:	0cbb      	lsrs	r3, r7, #18
 8023316:	337c      	adds	r3, #124	; 0x7c
 8023318:	e7d8      	b.n	80232cc <_malloc_r+0xac>
 802331a:	233f      	movs	r3, #63	; 0x3f
 802331c:	e7d6      	b.n	80232cc <_malloc_r+0xac>
 802331e:	237e      	movs	r3, #126	; 0x7e
 8023320:	e7d4      	b.n	80232cc <_malloc_r+0xac>
 8023322:	2800      	cmp	r0, #0
 8023324:	68e1      	ldr	r1, [r4, #12]
 8023326:	db04      	blt.n	8023332 <_malloc_r+0x112>
 8023328:	68a3      	ldr	r3, [r4, #8]
 802332a:	60d9      	str	r1, [r3, #12]
 802332c:	608b      	str	r3, [r1, #8]
 802332e:	18a3      	adds	r3, r4, r2
 8023330:	e7a3      	b.n	802327a <_malloc_r+0x5a>
 8023332:	460c      	mov	r4, r1
 8023334:	e7d0      	b.n	80232d8 <_malloc_r+0xb8>
 8023336:	2800      	cmp	r0, #0
 8023338:	e9c6 1104 	strd	r1, r1, [r6, #16]
 802333c:	db07      	blt.n	802334e <_malloc_r+0x12e>
 802333e:	44a4      	add	ip, r4
 8023340:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8023344:	f043 0301 	orr.w	r3, r3, #1
 8023348:	f8cc 3004 	str.w	r3, [ip, #4]
 802334c:	e799      	b.n	8023282 <_malloc_r+0x62>
 802334e:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8023352:	6870      	ldr	r0, [r6, #4]
 8023354:	f080 8096 	bcs.w	8023484 <_malloc_r+0x264>
 8023358:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 802335c:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8023360:	f04f 0c01 	mov.w	ip, #1
 8023364:	3201      	adds	r2, #1
 8023366:	fa0c fc0e 	lsl.w	ip, ip, lr
 802336a:	ea4c 0000 	orr.w	r0, ip, r0
 802336e:	6070      	str	r0, [r6, #4]
 8023370:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8023374:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8023378:	3808      	subs	r0, #8
 802337a:	e9c4 c002 	strd	ip, r0, [r4, #8]
 802337e:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8023382:	f8cc 400c 	str.w	r4, [ip, #12]
 8023386:	2001      	movs	r0, #1
 8023388:	109a      	asrs	r2, r3, #2
 802338a:	fa00 f202 	lsl.w	r2, r0, r2
 802338e:	6870      	ldr	r0, [r6, #4]
 8023390:	4290      	cmp	r0, r2
 8023392:	d326      	bcc.n	80233e2 <_malloc_r+0x1c2>
 8023394:	4210      	tst	r0, r2
 8023396:	d106      	bne.n	80233a6 <_malloc_r+0x186>
 8023398:	f023 0303 	bic.w	r3, r3, #3
 802339c:	0052      	lsls	r2, r2, #1
 802339e:	4210      	tst	r0, r2
 80233a0:	f103 0304 	add.w	r3, r3, #4
 80233a4:	d0fa      	beq.n	802339c <_malloc_r+0x17c>
 80233a6:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 80233aa:	46c1      	mov	r9, r8
 80233ac:	469e      	mov	lr, r3
 80233ae:	f8d9 400c 	ldr.w	r4, [r9, #12]
 80233b2:	454c      	cmp	r4, r9
 80233b4:	f040 80ba 	bne.w	802352c <_malloc_r+0x30c>
 80233b8:	f10e 0e01 	add.w	lr, lr, #1
 80233bc:	f01e 0f03 	tst.w	lr, #3
 80233c0:	f109 0908 	add.w	r9, r9, #8
 80233c4:	d1f3      	bne.n	80233ae <_malloc_r+0x18e>
 80233c6:	0798      	lsls	r0, r3, #30
 80233c8:	f040 80e4 	bne.w	8023594 <_malloc_r+0x374>
 80233cc:	6873      	ldr	r3, [r6, #4]
 80233ce:	ea23 0302 	bic.w	r3, r3, r2
 80233d2:	6073      	str	r3, [r6, #4]
 80233d4:	6870      	ldr	r0, [r6, #4]
 80233d6:	0052      	lsls	r2, r2, #1
 80233d8:	4290      	cmp	r0, r2
 80233da:	d302      	bcc.n	80233e2 <_malloc_r+0x1c2>
 80233dc:	2a00      	cmp	r2, #0
 80233de:	f040 80e6 	bne.w	80235ae <_malloc_r+0x38e>
 80233e2:	f8d6 a008 	ldr.w	sl, [r6, #8]
 80233e6:	f8da 3004 	ldr.w	r3, [sl, #4]
 80233ea:	f023 0903 	bic.w	r9, r3, #3
 80233ee:	45b9      	cmp	r9, r7
 80233f0:	d304      	bcc.n	80233fc <_malloc_r+0x1dc>
 80233f2:	eba9 0207 	sub.w	r2, r9, r7
 80233f6:	2a0f      	cmp	r2, #15
 80233f8:	f300 8142 	bgt.w	8023680 <_malloc_r+0x460>
 80233fc:	4b46      	ldr	r3, [pc, #280]	; (8023518 <_malloc_r+0x2f8>)
 80233fe:	6819      	ldr	r1, [r3, #0]
 8023400:	3110      	adds	r1, #16
 8023402:	4439      	add	r1, r7
 8023404:	2008      	movs	r0, #8
 8023406:	9101      	str	r1, [sp, #4]
 8023408:	f000 ff45 	bl	8024296 <sysconf>
 802340c:	4a43      	ldr	r2, [pc, #268]	; (802351c <_malloc_r+0x2fc>)
 802340e:	9901      	ldr	r1, [sp, #4]
 8023410:	6813      	ldr	r3, [r2, #0]
 8023412:	3301      	adds	r3, #1
 8023414:	bf1f      	itttt	ne
 8023416:	f101 31ff 	addne.w	r1, r1, #4294967295
 802341a:	1809      	addne	r1, r1, r0
 802341c:	4243      	negne	r3, r0
 802341e:	4019      	andne	r1, r3
 8023420:	4680      	mov	r8, r0
 8023422:	4628      	mov	r0, r5
 8023424:	9101      	str	r1, [sp, #4]
 8023426:	f000 fe55 	bl	80240d4 <_sbrk_r>
 802342a:	1c42      	adds	r2, r0, #1
 802342c:	eb0a 0b09 	add.w	fp, sl, r9
 8023430:	4604      	mov	r4, r0
 8023432:	f000 80f8 	beq.w	8023626 <_malloc_r+0x406>
 8023436:	4583      	cmp	fp, r0
 8023438:	9901      	ldr	r1, [sp, #4]
 802343a:	4a38      	ldr	r2, [pc, #224]	; (802351c <_malloc_r+0x2fc>)
 802343c:	d902      	bls.n	8023444 <_malloc_r+0x224>
 802343e:	45b2      	cmp	sl, r6
 8023440:	f040 80f1 	bne.w	8023626 <_malloc_r+0x406>
 8023444:	4b36      	ldr	r3, [pc, #216]	; (8023520 <_malloc_r+0x300>)
 8023446:	6818      	ldr	r0, [r3, #0]
 8023448:	45a3      	cmp	fp, r4
 802344a:	eb00 0e01 	add.w	lr, r0, r1
 802344e:	f8c3 e000 	str.w	lr, [r3]
 8023452:	f108 3cff 	add.w	ip, r8, #4294967295
 8023456:	f040 80ac 	bne.w	80235b2 <_malloc_r+0x392>
 802345a:	ea1b 0f0c 	tst.w	fp, ip
 802345e:	f040 80a8 	bne.w	80235b2 <_malloc_r+0x392>
 8023462:	68b2      	ldr	r2, [r6, #8]
 8023464:	4449      	add	r1, r9
 8023466:	f041 0101 	orr.w	r1, r1, #1
 802346a:	6051      	str	r1, [r2, #4]
 802346c:	4a2d      	ldr	r2, [pc, #180]	; (8023524 <_malloc_r+0x304>)
 802346e:	681b      	ldr	r3, [r3, #0]
 8023470:	6811      	ldr	r1, [r2, #0]
 8023472:	428b      	cmp	r3, r1
 8023474:	bf88      	it	hi
 8023476:	6013      	strhi	r3, [r2, #0]
 8023478:	4a2b      	ldr	r2, [pc, #172]	; (8023528 <_malloc_r+0x308>)
 802347a:	6811      	ldr	r1, [r2, #0]
 802347c:	428b      	cmp	r3, r1
 802347e:	bf88      	it	hi
 8023480:	6013      	strhi	r3, [r2, #0]
 8023482:	e0d0      	b.n	8023626 <_malloc_r+0x406>
 8023484:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8023488:	ea4f 225c 	mov.w	r2, ip, lsr #9
 802348c:	d218      	bcs.n	80234c0 <_malloc_r+0x2a0>
 802348e:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8023492:	3238      	adds	r2, #56	; 0x38
 8023494:	f102 0e01 	add.w	lr, r2, #1
 8023498:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 802349c:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 80234a0:	45f0      	cmp	r8, lr
 80234a2:	d12b      	bne.n	80234fc <_malloc_r+0x2dc>
 80234a4:	1092      	asrs	r2, r2, #2
 80234a6:	f04f 0c01 	mov.w	ip, #1
 80234aa:	fa0c f202 	lsl.w	r2, ip, r2
 80234ae:	4310      	orrs	r0, r2
 80234b0:	6070      	str	r0, [r6, #4]
 80234b2:	e9c4 e802 	strd	lr, r8, [r4, #8]
 80234b6:	f8c8 4008 	str.w	r4, [r8, #8]
 80234ba:	f8ce 400c 	str.w	r4, [lr, #12]
 80234be:	e762      	b.n	8023386 <_malloc_r+0x166>
 80234c0:	2a14      	cmp	r2, #20
 80234c2:	d801      	bhi.n	80234c8 <_malloc_r+0x2a8>
 80234c4:	325b      	adds	r2, #91	; 0x5b
 80234c6:	e7e5      	b.n	8023494 <_malloc_r+0x274>
 80234c8:	2a54      	cmp	r2, #84	; 0x54
 80234ca:	d803      	bhi.n	80234d4 <_malloc_r+0x2b4>
 80234cc:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80234d0:	326e      	adds	r2, #110	; 0x6e
 80234d2:	e7df      	b.n	8023494 <_malloc_r+0x274>
 80234d4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80234d8:	d803      	bhi.n	80234e2 <_malloc_r+0x2c2>
 80234da:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80234de:	3277      	adds	r2, #119	; 0x77
 80234e0:	e7d8      	b.n	8023494 <_malloc_r+0x274>
 80234e2:	f240 5e54 	movw	lr, #1364	; 0x554
 80234e6:	4572      	cmp	r2, lr
 80234e8:	bf9a      	itte	ls
 80234ea:	ea4f 429c 	movls.w	r2, ip, lsr #18
 80234ee:	327c      	addls	r2, #124	; 0x7c
 80234f0:	227e      	movhi	r2, #126	; 0x7e
 80234f2:	e7cf      	b.n	8023494 <_malloc_r+0x274>
 80234f4:	f8de e008 	ldr.w	lr, [lr, #8]
 80234f8:	45f0      	cmp	r8, lr
 80234fa:	d005      	beq.n	8023508 <_malloc_r+0x2e8>
 80234fc:	f8de 2004 	ldr.w	r2, [lr, #4]
 8023500:	f022 0203 	bic.w	r2, r2, #3
 8023504:	4562      	cmp	r2, ip
 8023506:	d8f5      	bhi.n	80234f4 <_malloc_r+0x2d4>
 8023508:	f8de 800c 	ldr.w	r8, [lr, #12]
 802350c:	e7d1      	b.n	80234b2 <_malloc_r+0x292>
 802350e:	bf00      	nop
 8023510:	20000454 	.word	0x20000454
 8023514:	2000045c 	.word	0x2000045c
 8023518:	2000c3e0 	.word	0x2000c3e0
 802351c:	2000085c 	.word	0x2000085c
 8023520:	2000c3b0 	.word	0x2000c3b0
 8023524:	2000c3d8 	.word	0x2000c3d8
 8023528:	2000c3dc 	.word	0x2000c3dc
 802352c:	6860      	ldr	r0, [r4, #4]
 802352e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8023532:	f020 0003 	bic.w	r0, r0, #3
 8023536:	eba0 0a07 	sub.w	sl, r0, r7
 802353a:	f1ba 0f0f 	cmp.w	sl, #15
 802353e:	dd12      	ble.n	8023566 <_malloc_r+0x346>
 8023540:	68a3      	ldr	r3, [r4, #8]
 8023542:	19e2      	adds	r2, r4, r7
 8023544:	f047 0701 	orr.w	r7, r7, #1
 8023548:	6067      	str	r7, [r4, #4]
 802354a:	f8c3 c00c 	str.w	ip, [r3, #12]
 802354e:	f8cc 3008 	str.w	r3, [ip, #8]
 8023552:	f04a 0301 	orr.w	r3, sl, #1
 8023556:	e9c6 2204 	strd	r2, r2, [r6, #16]
 802355a:	e9c2 1102 	strd	r1, r1, [r2, #8]
 802355e:	6053      	str	r3, [r2, #4]
 8023560:	f844 a000 	str.w	sl, [r4, r0]
 8023564:	e68d      	b.n	8023282 <_malloc_r+0x62>
 8023566:	f1ba 0f00 	cmp.w	sl, #0
 802356a:	db11      	blt.n	8023590 <_malloc_r+0x370>
 802356c:	4420      	add	r0, r4
 802356e:	6843      	ldr	r3, [r0, #4]
 8023570:	f043 0301 	orr.w	r3, r3, #1
 8023574:	6043      	str	r3, [r0, #4]
 8023576:	f854 3f08 	ldr.w	r3, [r4, #8]!
 802357a:	4628      	mov	r0, r5
 802357c:	f8c3 c00c 	str.w	ip, [r3, #12]
 8023580:	f8cc 3008 	str.w	r3, [ip, #8]
 8023584:	f000 f88e 	bl	80236a4 <__malloc_unlock>
 8023588:	4620      	mov	r0, r4
 802358a:	b003      	add	sp, #12
 802358c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023590:	4664      	mov	r4, ip
 8023592:	e70e      	b.n	80233b2 <_malloc_r+0x192>
 8023594:	f858 0908 	ldr.w	r0, [r8], #-8
 8023598:	4540      	cmp	r0, r8
 802359a:	f103 33ff 	add.w	r3, r3, #4294967295
 802359e:	f43f af12 	beq.w	80233c6 <_malloc_r+0x1a6>
 80235a2:	e717      	b.n	80233d4 <_malloc_r+0x1b4>
 80235a4:	3304      	adds	r3, #4
 80235a6:	0052      	lsls	r2, r2, #1
 80235a8:	4210      	tst	r0, r2
 80235aa:	d0fb      	beq.n	80235a4 <_malloc_r+0x384>
 80235ac:	e6fb      	b.n	80233a6 <_malloc_r+0x186>
 80235ae:	4673      	mov	r3, lr
 80235b0:	e7fa      	b.n	80235a8 <_malloc_r+0x388>
 80235b2:	6810      	ldr	r0, [r2, #0]
 80235b4:	3001      	adds	r0, #1
 80235b6:	bf1b      	ittet	ne
 80235b8:	eba4 0b0b 	subne.w	fp, r4, fp
 80235bc:	eb0b 020e 	addne.w	r2, fp, lr
 80235c0:	6014      	streq	r4, [r2, #0]
 80235c2:	601a      	strne	r2, [r3, #0]
 80235c4:	f014 0b07 	ands.w	fp, r4, #7
 80235c8:	bf1a      	itte	ne
 80235ca:	f1cb 0008 	rsbne	r0, fp, #8
 80235ce:	1824      	addne	r4, r4, r0
 80235d0:	4658      	moveq	r0, fp
 80235d2:	1862      	adds	r2, r4, r1
 80235d4:	ea02 010c 	and.w	r1, r2, ip
 80235d8:	4480      	add	r8, r0
 80235da:	eba8 0801 	sub.w	r8, r8, r1
 80235de:	ea08 080c 	and.w	r8, r8, ip
 80235e2:	4641      	mov	r1, r8
 80235e4:	4628      	mov	r0, r5
 80235e6:	9201      	str	r2, [sp, #4]
 80235e8:	f000 fd74 	bl	80240d4 <_sbrk_r>
 80235ec:	1c43      	adds	r3, r0, #1
 80235ee:	9a01      	ldr	r2, [sp, #4]
 80235f0:	4b28      	ldr	r3, [pc, #160]	; (8023694 <_malloc_r+0x474>)
 80235f2:	d107      	bne.n	8023604 <_malloc_r+0x3e4>
 80235f4:	f1bb 0f00 	cmp.w	fp, #0
 80235f8:	d023      	beq.n	8023642 <_malloc_r+0x422>
 80235fa:	f1ab 0008 	sub.w	r0, fp, #8
 80235fe:	4410      	add	r0, r2
 8023600:	f04f 0800 	mov.w	r8, #0
 8023604:	681a      	ldr	r2, [r3, #0]
 8023606:	60b4      	str	r4, [r6, #8]
 8023608:	1b00      	subs	r0, r0, r4
 802360a:	4440      	add	r0, r8
 802360c:	4442      	add	r2, r8
 802360e:	f040 0001 	orr.w	r0, r0, #1
 8023612:	45b2      	cmp	sl, r6
 8023614:	601a      	str	r2, [r3, #0]
 8023616:	6060      	str	r0, [r4, #4]
 8023618:	f43f af28 	beq.w	802346c <_malloc_r+0x24c>
 802361c:	f1b9 0f0f 	cmp.w	r9, #15
 8023620:	d812      	bhi.n	8023648 <_malloc_r+0x428>
 8023622:	2301      	movs	r3, #1
 8023624:	6063      	str	r3, [r4, #4]
 8023626:	68b3      	ldr	r3, [r6, #8]
 8023628:	685b      	ldr	r3, [r3, #4]
 802362a:	f023 0303 	bic.w	r3, r3, #3
 802362e:	42bb      	cmp	r3, r7
 8023630:	eba3 0207 	sub.w	r2, r3, r7
 8023634:	d301      	bcc.n	802363a <_malloc_r+0x41a>
 8023636:	2a0f      	cmp	r2, #15
 8023638:	dc22      	bgt.n	8023680 <_malloc_r+0x460>
 802363a:	4628      	mov	r0, r5
 802363c:	f000 f832 	bl	80236a4 <__malloc_unlock>
 8023640:	e5fa      	b.n	8023238 <_malloc_r+0x18>
 8023642:	4610      	mov	r0, r2
 8023644:	46d8      	mov	r8, fp
 8023646:	e7dd      	b.n	8023604 <_malloc_r+0x3e4>
 8023648:	f8da 2004 	ldr.w	r2, [sl, #4]
 802364c:	f1a9 090c 	sub.w	r9, r9, #12
 8023650:	f029 0907 	bic.w	r9, r9, #7
 8023654:	f002 0201 	and.w	r2, r2, #1
 8023658:	ea42 0209 	orr.w	r2, r2, r9
 802365c:	f8ca 2004 	str.w	r2, [sl, #4]
 8023660:	2105      	movs	r1, #5
 8023662:	eb0a 0209 	add.w	r2, sl, r9
 8023666:	f1b9 0f0f 	cmp.w	r9, #15
 802366a:	e9c2 1101 	strd	r1, r1, [r2, #4]
 802366e:	f67f aefd 	bls.w	802346c <_malloc_r+0x24c>
 8023672:	f10a 0108 	add.w	r1, sl, #8
 8023676:	4628      	mov	r0, r5
 8023678:	f7ff fb34 	bl	8022ce4 <_free_r>
 802367c:	4b05      	ldr	r3, [pc, #20]	; (8023694 <_malloc_r+0x474>)
 802367e:	e6f5      	b.n	802346c <_malloc_r+0x24c>
 8023680:	68b4      	ldr	r4, [r6, #8]
 8023682:	f047 0301 	orr.w	r3, r7, #1
 8023686:	4427      	add	r7, r4
 8023688:	f042 0201 	orr.w	r2, r2, #1
 802368c:	6063      	str	r3, [r4, #4]
 802368e:	60b7      	str	r7, [r6, #8]
 8023690:	607a      	str	r2, [r7, #4]
 8023692:	e5f6      	b.n	8023282 <_malloc_r+0x62>
 8023694:	2000c3b0 	.word	0x2000c3b0

08023698 <__malloc_lock>:
 8023698:	4801      	ldr	r0, [pc, #4]	; (80236a0 <__malloc_lock+0x8>)
 802369a:	f7ff bd53 	b.w	8023144 <__retarget_lock_acquire_recursive>
 802369e:	bf00      	nop
 80236a0:	2000c3ad 	.word	0x2000c3ad

080236a4 <__malloc_unlock>:
 80236a4:	4801      	ldr	r0, [pc, #4]	; (80236ac <__malloc_unlock+0x8>)
 80236a6:	f7ff bd4e 	b.w	8023146 <__retarget_lock_release_recursive>
 80236aa:	bf00      	nop
 80236ac:	2000c3ad 	.word	0x2000c3ad

080236b0 <_Balloc>:
 80236b0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80236b2:	b570      	push	{r4, r5, r6, lr}
 80236b4:	4605      	mov	r5, r0
 80236b6:	460c      	mov	r4, r1
 80236b8:	b17b      	cbz	r3, 80236da <_Balloc+0x2a>
 80236ba:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80236bc:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80236c0:	b9a0      	cbnz	r0, 80236ec <_Balloc+0x3c>
 80236c2:	2101      	movs	r1, #1
 80236c4:	fa01 f604 	lsl.w	r6, r1, r4
 80236c8:	1d72      	adds	r2, r6, #5
 80236ca:	0092      	lsls	r2, r2, #2
 80236cc:	4628      	mov	r0, r5
 80236ce:	f001 fb69 	bl	8024da4 <_calloc_r>
 80236d2:	b148      	cbz	r0, 80236e8 <_Balloc+0x38>
 80236d4:	e9c0 4601 	strd	r4, r6, [r0, #4]
 80236d8:	e00b      	b.n	80236f2 <_Balloc+0x42>
 80236da:	2221      	movs	r2, #33	; 0x21
 80236dc:	2104      	movs	r1, #4
 80236de:	f001 fb61 	bl	8024da4 <_calloc_r>
 80236e2:	64e8      	str	r0, [r5, #76]	; 0x4c
 80236e4:	2800      	cmp	r0, #0
 80236e6:	d1e8      	bne.n	80236ba <_Balloc+0xa>
 80236e8:	2000      	movs	r0, #0
 80236ea:	bd70      	pop	{r4, r5, r6, pc}
 80236ec:	6802      	ldr	r2, [r0, #0]
 80236ee:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 80236f2:	2300      	movs	r3, #0
 80236f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80236f8:	e7f7      	b.n	80236ea <_Balloc+0x3a>

080236fa <_Bfree>:
 80236fa:	b131      	cbz	r1, 802370a <_Bfree+0x10>
 80236fc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80236fe:	684a      	ldr	r2, [r1, #4]
 8023700:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8023704:	6008      	str	r0, [r1, #0]
 8023706:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 802370a:	4770      	bx	lr

0802370c <__multadd>:
 802370c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8023710:	690d      	ldr	r5, [r1, #16]
 8023712:	4607      	mov	r7, r0
 8023714:	460c      	mov	r4, r1
 8023716:	461e      	mov	r6, r3
 8023718:	f101 0c14 	add.w	ip, r1, #20
 802371c:	2000      	movs	r0, #0
 802371e:	f8dc 3000 	ldr.w	r3, [ip]
 8023722:	b299      	uxth	r1, r3
 8023724:	fb02 6101 	mla	r1, r2, r1, r6
 8023728:	0c1e      	lsrs	r6, r3, #16
 802372a:	0c0b      	lsrs	r3, r1, #16
 802372c:	fb02 3306 	mla	r3, r2, r6, r3
 8023730:	b289      	uxth	r1, r1
 8023732:	3001      	adds	r0, #1
 8023734:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8023738:	4285      	cmp	r5, r0
 802373a:	f84c 1b04 	str.w	r1, [ip], #4
 802373e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8023742:	dcec      	bgt.n	802371e <__multadd+0x12>
 8023744:	b30e      	cbz	r6, 802378a <__multadd+0x7e>
 8023746:	68a3      	ldr	r3, [r4, #8]
 8023748:	42ab      	cmp	r3, r5
 802374a:	dc19      	bgt.n	8023780 <__multadd+0x74>
 802374c:	6861      	ldr	r1, [r4, #4]
 802374e:	4638      	mov	r0, r7
 8023750:	3101      	adds	r1, #1
 8023752:	f7ff ffad 	bl	80236b0 <_Balloc>
 8023756:	4680      	mov	r8, r0
 8023758:	b928      	cbnz	r0, 8023766 <__multadd+0x5a>
 802375a:	4602      	mov	r2, r0
 802375c:	4b0c      	ldr	r3, [pc, #48]	; (8023790 <__multadd+0x84>)
 802375e:	480d      	ldr	r0, [pc, #52]	; (8023794 <__multadd+0x88>)
 8023760:	21b5      	movs	r1, #181	; 0xb5
 8023762:	f001 fb01 	bl	8024d68 <__assert_func>
 8023766:	6922      	ldr	r2, [r4, #16]
 8023768:	3202      	adds	r2, #2
 802376a:	f104 010c 	add.w	r1, r4, #12
 802376e:	0092      	lsls	r2, r2, #2
 8023770:	300c      	adds	r0, #12
 8023772:	f7fb fd29 	bl	801f1c8 <memcpy>
 8023776:	4621      	mov	r1, r4
 8023778:	4638      	mov	r0, r7
 802377a:	f7ff ffbe 	bl	80236fa <_Bfree>
 802377e:	4644      	mov	r4, r8
 8023780:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8023784:	3501      	adds	r5, #1
 8023786:	615e      	str	r6, [r3, #20]
 8023788:	6125      	str	r5, [r4, #16]
 802378a:	4620      	mov	r0, r4
 802378c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8023790:	0807083d 	.word	0x0807083d
 8023794:	080708a9 	.word	0x080708a9

08023798 <__hi0bits>:
 8023798:	0c03      	lsrs	r3, r0, #16
 802379a:	041b      	lsls	r3, r3, #16
 802379c:	b9d3      	cbnz	r3, 80237d4 <__hi0bits+0x3c>
 802379e:	0400      	lsls	r0, r0, #16
 80237a0:	2310      	movs	r3, #16
 80237a2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80237a6:	bf04      	itt	eq
 80237a8:	0200      	lsleq	r0, r0, #8
 80237aa:	3308      	addeq	r3, #8
 80237ac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80237b0:	bf04      	itt	eq
 80237b2:	0100      	lsleq	r0, r0, #4
 80237b4:	3304      	addeq	r3, #4
 80237b6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80237ba:	bf04      	itt	eq
 80237bc:	0080      	lsleq	r0, r0, #2
 80237be:	3302      	addeq	r3, #2
 80237c0:	2800      	cmp	r0, #0
 80237c2:	db05      	blt.n	80237d0 <__hi0bits+0x38>
 80237c4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80237c8:	f103 0301 	add.w	r3, r3, #1
 80237cc:	bf08      	it	eq
 80237ce:	2320      	moveq	r3, #32
 80237d0:	4618      	mov	r0, r3
 80237d2:	4770      	bx	lr
 80237d4:	2300      	movs	r3, #0
 80237d6:	e7e4      	b.n	80237a2 <__hi0bits+0xa>

080237d8 <__lo0bits>:
 80237d8:	6803      	ldr	r3, [r0, #0]
 80237da:	f013 0207 	ands.w	r2, r3, #7
 80237de:	4601      	mov	r1, r0
 80237e0:	d00b      	beq.n	80237fa <__lo0bits+0x22>
 80237e2:	07da      	lsls	r2, r3, #31
 80237e4:	d423      	bmi.n	802382e <__lo0bits+0x56>
 80237e6:	0798      	lsls	r0, r3, #30
 80237e8:	bf49      	itett	mi
 80237ea:	085b      	lsrmi	r3, r3, #1
 80237ec:	089b      	lsrpl	r3, r3, #2
 80237ee:	2001      	movmi	r0, #1
 80237f0:	600b      	strmi	r3, [r1, #0]
 80237f2:	bf5c      	itt	pl
 80237f4:	600b      	strpl	r3, [r1, #0]
 80237f6:	2002      	movpl	r0, #2
 80237f8:	4770      	bx	lr
 80237fa:	b298      	uxth	r0, r3
 80237fc:	b9a8      	cbnz	r0, 802382a <__lo0bits+0x52>
 80237fe:	0c1b      	lsrs	r3, r3, #16
 8023800:	2010      	movs	r0, #16
 8023802:	b2da      	uxtb	r2, r3
 8023804:	b90a      	cbnz	r2, 802380a <__lo0bits+0x32>
 8023806:	3008      	adds	r0, #8
 8023808:	0a1b      	lsrs	r3, r3, #8
 802380a:	071a      	lsls	r2, r3, #28
 802380c:	bf04      	itt	eq
 802380e:	091b      	lsreq	r3, r3, #4
 8023810:	3004      	addeq	r0, #4
 8023812:	079a      	lsls	r2, r3, #30
 8023814:	bf04      	itt	eq
 8023816:	089b      	lsreq	r3, r3, #2
 8023818:	3002      	addeq	r0, #2
 802381a:	07da      	lsls	r2, r3, #31
 802381c:	d403      	bmi.n	8023826 <__lo0bits+0x4e>
 802381e:	085b      	lsrs	r3, r3, #1
 8023820:	f100 0001 	add.w	r0, r0, #1
 8023824:	d005      	beq.n	8023832 <__lo0bits+0x5a>
 8023826:	600b      	str	r3, [r1, #0]
 8023828:	4770      	bx	lr
 802382a:	4610      	mov	r0, r2
 802382c:	e7e9      	b.n	8023802 <__lo0bits+0x2a>
 802382e:	2000      	movs	r0, #0
 8023830:	4770      	bx	lr
 8023832:	2020      	movs	r0, #32
 8023834:	4770      	bx	lr
	...

08023838 <__i2b>:
 8023838:	b510      	push	{r4, lr}
 802383a:	460c      	mov	r4, r1
 802383c:	2101      	movs	r1, #1
 802383e:	f7ff ff37 	bl	80236b0 <_Balloc>
 8023842:	4602      	mov	r2, r0
 8023844:	b928      	cbnz	r0, 8023852 <__i2b+0x1a>
 8023846:	4b05      	ldr	r3, [pc, #20]	; (802385c <__i2b+0x24>)
 8023848:	4805      	ldr	r0, [pc, #20]	; (8023860 <__i2b+0x28>)
 802384a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 802384e:	f001 fa8b 	bl	8024d68 <__assert_func>
 8023852:	2301      	movs	r3, #1
 8023854:	6144      	str	r4, [r0, #20]
 8023856:	6103      	str	r3, [r0, #16]
 8023858:	bd10      	pop	{r4, pc}
 802385a:	bf00      	nop
 802385c:	0807083d 	.word	0x0807083d
 8023860:	080708a9 	.word	0x080708a9

08023864 <__multiply>:
 8023864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023868:	4691      	mov	r9, r2
 802386a:	690a      	ldr	r2, [r1, #16]
 802386c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8023870:	429a      	cmp	r2, r3
 8023872:	bfb8      	it	lt
 8023874:	460b      	movlt	r3, r1
 8023876:	460c      	mov	r4, r1
 8023878:	bfbc      	itt	lt
 802387a:	464c      	movlt	r4, r9
 802387c:	4699      	movlt	r9, r3
 802387e:	6927      	ldr	r7, [r4, #16]
 8023880:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8023884:	68a3      	ldr	r3, [r4, #8]
 8023886:	6861      	ldr	r1, [r4, #4]
 8023888:	eb07 060a 	add.w	r6, r7, sl
 802388c:	42b3      	cmp	r3, r6
 802388e:	b085      	sub	sp, #20
 8023890:	bfb8      	it	lt
 8023892:	3101      	addlt	r1, #1
 8023894:	f7ff ff0c 	bl	80236b0 <_Balloc>
 8023898:	b930      	cbnz	r0, 80238a8 <__multiply+0x44>
 802389a:	4602      	mov	r2, r0
 802389c:	4b44      	ldr	r3, [pc, #272]	; (80239b0 <__multiply+0x14c>)
 802389e:	4845      	ldr	r0, [pc, #276]	; (80239b4 <__multiply+0x150>)
 80238a0:	f240 115d 	movw	r1, #349	; 0x15d
 80238a4:	f001 fa60 	bl	8024d68 <__assert_func>
 80238a8:	f100 0514 	add.w	r5, r0, #20
 80238ac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80238b0:	462b      	mov	r3, r5
 80238b2:	2200      	movs	r2, #0
 80238b4:	4543      	cmp	r3, r8
 80238b6:	d321      	bcc.n	80238fc <__multiply+0x98>
 80238b8:	f104 0314 	add.w	r3, r4, #20
 80238bc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80238c0:	f109 0314 	add.w	r3, r9, #20
 80238c4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80238c8:	9202      	str	r2, [sp, #8]
 80238ca:	1b3a      	subs	r2, r7, r4
 80238cc:	3a15      	subs	r2, #21
 80238ce:	f022 0203 	bic.w	r2, r2, #3
 80238d2:	3204      	adds	r2, #4
 80238d4:	f104 0115 	add.w	r1, r4, #21
 80238d8:	428f      	cmp	r7, r1
 80238da:	bf38      	it	cc
 80238dc:	2204      	movcc	r2, #4
 80238de:	9201      	str	r2, [sp, #4]
 80238e0:	9a02      	ldr	r2, [sp, #8]
 80238e2:	9303      	str	r3, [sp, #12]
 80238e4:	429a      	cmp	r2, r3
 80238e6:	d80c      	bhi.n	8023902 <__multiply+0x9e>
 80238e8:	2e00      	cmp	r6, #0
 80238ea:	dd03      	ble.n	80238f4 <__multiply+0x90>
 80238ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80238f0:	2b00      	cmp	r3, #0
 80238f2:	d05a      	beq.n	80239aa <__multiply+0x146>
 80238f4:	6106      	str	r6, [r0, #16]
 80238f6:	b005      	add	sp, #20
 80238f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80238fc:	f843 2b04 	str.w	r2, [r3], #4
 8023900:	e7d8      	b.n	80238b4 <__multiply+0x50>
 8023902:	f8b3 a000 	ldrh.w	sl, [r3]
 8023906:	f1ba 0f00 	cmp.w	sl, #0
 802390a:	d024      	beq.n	8023956 <__multiply+0xf2>
 802390c:	f104 0e14 	add.w	lr, r4, #20
 8023910:	46a9      	mov	r9, r5
 8023912:	f04f 0c00 	mov.w	ip, #0
 8023916:	f85e 2b04 	ldr.w	r2, [lr], #4
 802391a:	f8d9 1000 	ldr.w	r1, [r9]
 802391e:	fa1f fb82 	uxth.w	fp, r2
 8023922:	b289      	uxth	r1, r1
 8023924:	fb0a 110b 	mla	r1, sl, fp, r1
 8023928:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 802392c:	f8d9 2000 	ldr.w	r2, [r9]
 8023930:	4461      	add	r1, ip
 8023932:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8023936:	fb0a c20b 	mla	r2, sl, fp, ip
 802393a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 802393e:	b289      	uxth	r1, r1
 8023940:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8023944:	4577      	cmp	r7, lr
 8023946:	f849 1b04 	str.w	r1, [r9], #4
 802394a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 802394e:	d8e2      	bhi.n	8023916 <__multiply+0xb2>
 8023950:	9a01      	ldr	r2, [sp, #4]
 8023952:	f845 c002 	str.w	ip, [r5, r2]
 8023956:	9a03      	ldr	r2, [sp, #12]
 8023958:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 802395c:	3304      	adds	r3, #4
 802395e:	f1b9 0f00 	cmp.w	r9, #0
 8023962:	d020      	beq.n	80239a6 <__multiply+0x142>
 8023964:	6829      	ldr	r1, [r5, #0]
 8023966:	f104 0c14 	add.w	ip, r4, #20
 802396a:	46ae      	mov	lr, r5
 802396c:	f04f 0a00 	mov.w	sl, #0
 8023970:	f8bc b000 	ldrh.w	fp, [ip]
 8023974:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8023978:	fb09 220b 	mla	r2, r9, fp, r2
 802397c:	4492      	add	sl, r2
 802397e:	b289      	uxth	r1, r1
 8023980:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8023984:	f84e 1b04 	str.w	r1, [lr], #4
 8023988:	f85c 2b04 	ldr.w	r2, [ip], #4
 802398c:	f8be 1000 	ldrh.w	r1, [lr]
 8023990:	0c12      	lsrs	r2, r2, #16
 8023992:	fb09 1102 	mla	r1, r9, r2, r1
 8023996:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 802399a:	4567      	cmp	r7, ip
 802399c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80239a0:	d8e6      	bhi.n	8023970 <__multiply+0x10c>
 80239a2:	9a01      	ldr	r2, [sp, #4]
 80239a4:	50a9      	str	r1, [r5, r2]
 80239a6:	3504      	adds	r5, #4
 80239a8:	e79a      	b.n	80238e0 <__multiply+0x7c>
 80239aa:	3e01      	subs	r6, #1
 80239ac:	e79c      	b.n	80238e8 <__multiply+0x84>
 80239ae:	bf00      	nop
 80239b0:	0807083d 	.word	0x0807083d
 80239b4:	080708a9 	.word	0x080708a9

080239b8 <__pow5mult>:
 80239b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80239bc:	4615      	mov	r5, r2
 80239be:	f012 0203 	ands.w	r2, r2, #3
 80239c2:	4606      	mov	r6, r0
 80239c4:	460f      	mov	r7, r1
 80239c6:	d007      	beq.n	80239d8 <__pow5mult+0x20>
 80239c8:	4c1a      	ldr	r4, [pc, #104]	; (8023a34 <__pow5mult+0x7c>)
 80239ca:	3a01      	subs	r2, #1
 80239cc:	2300      	movs	r3, #0
 80239ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80239d2:	f7ff fe9b 	bl	802370c <__multadd>
 80239d6:	4607      	mov	r7, r0
 80239d8:	10ad      	asrs	r5, r5, #2
 80239da:	d027      	beq.n	8023a2c <__pow5mult+0x74>
 80239dc:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 80239de:	b944      	cbnz	r4, 80239f2 <__pow5mult+0x3a>
 80239e0:	f240 2171 	movw	r1, #625	; 0x271
 80239e4:	4630      	mov	r0, r6
 80239e6:	f7ff ff27 	bl	8023838 <__i2b>
 80239ea:	2300      	movs	r3, #0
 80239ec:	64b0      	str	r0, [r6, #72]	; 0x48
 80239ee:	4604      	mov	r4, r0
 80239f0:	6003      	str	r3, [r0, #0]
 80239f2:	f04f 0900 	mov.w	r9, #0
 80239f6:	07eb      	lsls	r3, r5, #31
 80239f8:	d50a      	bpl.n	8023a10 <__pow5mult+0x58>
 80239fa:	4639      	mov	r1, r7
 80239fc:	4622      	mov	r2, r4
 80239fe:	4630      	mov	r0, r6
 8023a00:	f7ff ff30 	bl	8023864 <__multiply>
 8023a04:	4639      	mov	r1, r7
 8023a06:	4680      	mov	r8, r0
 8023a08:	4630      	mov	r0, r6
 8023a0a:	f7ff fe76 	bl	80236fa <_Bfree>
 8023a0e:	4647      	mov	r7, r8
 8023a10:	106d      	asrs	r5, r5, #1
 8023a12:	d00b      	beq.n	8023a2c <__pow5mult+0x74>
 8023a14:	6820      	ldr	r0, [r4, #0]
 8023a16:	b938      	cbnz	r0, 8023a28 <__pow5mult+0x70>
 8023a18:	4622      	mov	r2, r4
 8023a1a:	4621      	mov	r1, r4
 8023a1c:	4630      	mov	r0, r6
 8023a1e:	f7ff ff21 	bl	8023864 <__multiply>
 8023a22:	6020      	str	r0, [r4, #0]
 8023a24:	f8c0 9000 	str.w	r9, [r0]
 8023a28:	4604      	mov	r4, r0
 8023a2a:	e7e4      	b.n	80239f6 <__pow5mult+0x3e>
 8023a2c:	4638      	mov	r0, r7
 8023a2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8023a32:	bf00      	nop
 8023a34:	080709f8 	.word	0x080709f8

08023a38 <__lshift>:
 8023a38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8023a3c:	460c      	mov	r4, r1
 8023a3e:	6849      	ldr	r1, [r1, #4]
 8023a40:	6923      	ldr	r3, [r4, #16]
 8023a42:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8023a46:	68a3      	ldr	r3, [r4, #8]
 8023a48:	4607      	mov	r7, r0
 8023a4a:	4691      	mov	r9, r2
 8023a4c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8023a50:	f108 0601 	add.w	r6, r8, #1
 8023a54:	42b3      	cmp	r3, r6
 8023a56:	db0b      	blt.n	8023a70 <__lshift+0x38>
 8023a58:	4638      	mov	r0, r7
 8023a5a:	f7ff fe29 	bl	80236b0 <_Balloc>
 8023a5e:	4605      	mov	r5, r0
 8023a60:	b948      	cbnz	r0, 8023a76 <__lshift+0x3e>
 8023a62:	4602      	mov	r2, r0
 8023a64:	4b2a      	ldr	r3, [pc, #168]	; (8023b10 <__lshift+0xd8>)
 8023a66:	482b      	ldr	r0, [pc, #172]	; (8023b14 <__lshift+0xdc>)
 8023a68:	f240 11d9 	movw	r1, #473	; 0x1d9
 8023a6c:	f001 f97c 	bl	8024d68 <__assert_func>
 8023a70:	3101      	adds	r1, #1
 8023a72:	005b      	lsls	r3, r3, #1
 8023a74:	e7ee      	b.n	8023a54 <__lshift+0x1c>
 8023a76:	2300      	movs	r3, #0
 8023a78:	f100 0114 	add.w	r1, r0, #20
 8023a7c:	f100 0210 	add.w	r2, r0, #16
 8023a80:	4618      	mov	r0, r3
 8023a82:	4553      	cmp	r3, sl
 8023a84:	db37      	blt.n	8023af6 <__lshift+0xbe>
 8023a86:	6920      	ldr	r0, [r4, #16]
 8023a88:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8023a8c:	f104 0314 	add.w	r3, r4, #20
 8023a90:	f019 091f 	ands.w	r9, r9, #31
 8023a94:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8023a98:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8023a9c:	d02f      	beq.n	8023afe <__lshift+0xc6>
 8023a9e:	f1c9 0e20 	rsb	lr, r9, #32
 8023aa2:	468a      	mov	sl, r1
 8023aa4:	f04f 0c00 	mov.w	ip, #0
 8023aa8:	681a      	ldr	r2, [r3, #0]
 8023aaa:	fa02 f209 	lsl.w	r2, r2, r9
 8023aae:	ea42 020c 	orr.w	r2, r2, ip
 8023ab2:	f84a 2b04 	str.w	r2, [sl], #4
 8023ab6:	f853 2b04 	ldr.w	r2, [r3], #4
 8023aba:	4298      	cmp	r0, r3
 8023abc:	fa22 fc0e 	lsr.w	ip, r2, lr
 8023ac0:	d8f2      	bhi.n	8023aa8 <__lshift+0x70>
 8023ac2:	1b03      	subs	r3, r0, r4
 8023ac4:	3b15      	subs	r3, #21
 8023ac6:	f023 0303 	bic.w	r3, r3, #3
 8023aca:	3304      	adds	r3, #4
 8023acc:	f104 0215 	add.w	r2, r4, #21
 8023ad0:	4290      	cmp	r0, r2
 8023ad2:	bf38      	it	cc
 8023ad4:	2304      	movcc	r3, #4
 8023ad6:	f841 c003 	str.w	ip, [r1, r3]
 8023ada:	f1bc 0f00 	cmp.w	ip, #0
 8023ade:	d001      	beq.n	8023ae4 <__lshift+0xac>
 8023ae0:	f108 0602 	add.w	r6, r8, #2
 8023ae4:	3e01      	subs	r6, #1
 8023ae6:	4638      	mov	r0, r7
 8023ae8:	612e      	str	r6, [r5, #16]
 8023aea:	4621      	mov	r1, r4
 8023aec:	f7ff fe05 	bl	80236fa <_Bfree>
 8023af0:	4628      	mov	r0, r5
 8023af2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8023af6:	f842 0f04 	str.w	r0, [r2, #4]!
 8023afa:	3301      	adds	r3, #1
 8023afc:	e7c1      	b.n	8023a82 <__lshift+0x4a>
 8023afe:	3904      	subs	r1, #4
 8023b00:	f853 2b04 	ldr.w	r2, [r3], #4
 8023b04:	f841 2f04 	str.w	r2, [r1, #4]!
 8023b08:	4298      	cmp	r0, r3
 8023b0a:	d8f9      	bhi.n	8023b00 <__lshift+0xc8>
 8023b0c:	e7ea      	b.n	8023ae4 <__lshift+0xac>
 8023b0e:	bf00      	nop
 8023b10:	0807083d 	.word	0x0807083d
 8023b14:	080708a9 	.word	0x080708a9

08023b18 <__mcmp>:
 8023b18:	b530      	push	{r4, r5, lr}
 8023b1a:	6902      	ldr	r2, [r0, #16]
 8023b1c:	690c      	ldr	r4, [r1, #16]
 8023b1e:	1b12      	subs	r2, r2, r4
 8023b20:	d10e      	bne.n	8023b40 <__mcmp+0x28>
 8023b22:	f100 0314 	add.w	r3, r0, #20
 8023b26:	3114      	adds	r1, #20
 8023b28:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8023b2c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8023b30:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8023b34:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8023b38:	42a5      	cmp	r5, r4
 8023b3a:	d003      	beq.n	8023b44 <__mcmp+0x2c>
 8023b3c:	d305      	bcc.n	8023b4a <__mcmp+0x32>
 8023b3e:	2201      	movs	r2, #1
 8023b40:	4610      	mov	r0, r2
 8023b42:	bd30      	pop	{r4, r5, pc}
 8023b44:	4283      	cmp	r3, r0
 8023b46:	d3f3      	bcc.n	8023b30 <__mcmp+0x18>
 8023b48:	e7fa      	b.n	8023b40 <__mcmp+0x28>
 8023b4a:	f04f 32ff 	mov.w	r2, #4294967295
 8023b4e:	e7f7      	b.n	8023b40 <__mcmp+0x28>

08023b50 <__mdiff>:
 8023b50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023b54:	460c      	mov	r4, r1
 8023b56:	4606      	mov	r6, r0
 8023b58:	4611      	mov	r1, r2
 8023b5a:	4620      	mov	r0, r4
 8023b5c:	4690      	mov	r8, r2
 8023b5e:	f7ff ffdb 	bl	8023b18 <__mcmp>
 8023b62:	1e05      	subs	r5, r0, #0
 8023b64:	d110      	bne.n	8023b88 <__mdiff+0x38>
 8023b66:	4629      	mov	r1, r5
 8023b68:	4630      	mov	r0, r6
 8023b6a:	f7ff fda1 	bl	80236b0 <_Balloc>
 8023b6e:	b930      	cbnz	r0, 8023b7e <__mdiff+0x2e>
 8023b70:	4b3a      	ldr	r3, [pc, #232]	; (8023c5c <__mdiff+0x10c>)
 8023b72:	4602      	mov	r2, r0
 8023b74:	f240 2132 	movw	r1, #562	; 0x232
 8023b78:	4839      	ldr	r0, [pc, #228]	; (8023c60 <__mdiff+0x110>)
 8023b7a:	f001 f8f5 	bl	8024d68 <__assert_func>
 8023b7e:	2301      	movs	r3, #1
 8023b80:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8023b84:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023b88:	bfa4      	itt	ge
 8023b8a:	4643      	movge	r3, r8
 8023b8c:	46a0      	movge	r8, r4
 8023b8e:	4630      	mov	r0, r6
 8023b90:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8023b94:	bfa6      	itte	ge
 8023b96:	461c      	movge	r4, r3
 8023b98:	2500      	movge	r5, #0
 8023b9a:	2501      	movlt	r5, #1
 8023b9c:	f7ff fd88 	bl	80236b0 <_Balloc>
 8023ba0:	b920      	cbnz	r0, 8023bac <__mdiff+0x5c>
 8023ba2:	4b2e      	ldr	r3, [pc, #184]	; (8023c5c <__mdiff+0x10c>)
 8023ba4:	4602      	mov	r2, r0
 8023ba6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8023baa:	e7e5      	b.n	8023b78 <__mdiff+0x28>
 8023bac:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8023bb0:	6926      	ldr	r6, [r4, #16]
 8023bb2:	60c5      	str	r5, [r0, #12]
 8023bb4:	f104 0914 	add.w	r9, r4, #20
 8023bb8:	f108 0514 	add.w	r5, r8, #20
 8023bbc:	f100 0e14 	add.w	lr, r0, #20
 8023bc0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8023bc4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8023bc8:	f108 0210 	add.w	r2, r8, #16
 8023bcc:	46f2      	mov	sl, lr
 8023bce:	2100      	movs	r1, #0
 8023bd0:	f859 3b04 	ldr.w	r3, [r9], #4
 8023bd4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8023bd8:	fa1f f883 	uxth.w	r8, r3
 8023bdc:	fa11 f18b 	uxtah	r1, r1, fp
 8023be0:	0c1b      	lsrs	r3, r3, #16
 8023be2:	eba1 0808 	sub.w	r8, r1, r8
 8023be6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8023bea:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8023bee:	fa1f f888 	uxth.w	r8, r8
 8023bf2:	1419      	asrs	r1, r3, #16
 8023bf4:	454e      	cmp	r6, r9
 8023bf6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8023bfa:	f84a 3b04 	str.w	r3, [sl], #4
 8023bfe:	d8e7      	bhi.n	8023bd0 <__mdiff+0x80>
 8023c00:	1b33      	subs	r3, r6, r4
 8023c02:	3b15      	subs	r3, #21
 8023c04:	f023 0303 	bic.w	r3, r3, #3
 8023c08:	3304      	adds	r3, #4
 8023c0a:	3415      	adds	r4, #21
 8023c0c:	42a6      	cmp	r6, r4
 8023c0e:	bf38      	it	cc
 8023c10:	2304      	movcc	r3, #4
 8023c12:	441d      	add	r5, r3
 8023c14:	4473      	add	r3, lr
 8023c16:	469e      	mov	lr, r3
 8023c18:	462e      	mov	r6, r5
 8023c1a:	4566      	cmp	r6, ip
 8023c1c:	d30e      	bcc.n	8023c3c <__mdiff+0xec>
 8023c1e:	f10c 0203 	add.w	r2, ip, #3
 8023c22:	1b52      	subs	r2, r2, r5
 8023c24:	f022 0203 	bic.w	r2, r2, #3
 8023c28:	3d03      	subs	r5, #3
 8023c2a:	45ac      	cmp	ip, r5
 8023c2c:	bf38      	it	cc
 8023c2e:	2200      	movcc	r2, #0
 8023c30:	441a      	add	r2, r3
 8023c32:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8023c36:	b17b      	cbz	r3, 8023c58 <__mdiff+0x108>
 8023c38:	6107      	str	r7, [r0, #16]
 8023c3a:	e7a3      	b.n	8023b84 <__mdiff+0x34>
 8023c3c:	f856 8b04 	ldr.w	r8, [r6], #4
 8023c40:	fa11 f288 	uxtah	r2, r1, r8
 8023c44:	1414      	asrs	r4, r2, #16
 8023c46:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8023c4a:	b292      	uxth	r2, r2
 8023c4c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8023c50:	f84e 2b04 	str.w	r2, [lr], #4
 8023c54:	1421      	asrs	r1, r4, #16
 8023c56:	e7e0      	b.n	8023c1a <__mdiff+0xca>
 8023c58:	3f01      	subs	r7, #1
 8023c5a:	e7ea      	b.n	8023c32 <__mdiff+0xe2>
 8023c5c:	0807083d 	.word	0x0807083d
 8023c60:	080708a9 	.word	0x080708a9

08023c64 <__d2b>:
 8023c64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8023c68:	4689      	mov	r9, r1
 8023c6a:	2101      	movs	r1, #1
 8023c6c:	ec57 6b10 	vmov	r6, r7, d0
 8023c70:	4690      	mov	r8, r2
 8023c72:	f7ff fd1d 	bl	80236b0 <_Balloc>
 8023c76:	4604      	mov	r4, r0
 8023c78:	b930      	cbnz	r0, 8023c88 <__d2b+0x24>
 8023c7a:	4602      	mov	r2, r0
 8023c7c:	4b25      	ldr	r3, [pc, #148]	; (8023d14 <__d2b+0xb0>)
 8023c7e:	4826      	ldr	r0, [pc, #152]	; (8023d18 <__d2b+0xb4>)
 8023c80:	f240 310a 	movw	r1, #778	; 0x30a
 8023c84:	f001 f870 	bl	8024d68 <__assert_func>
 8023c88:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8023c8c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8023c90:	bb35      	cbnz	r5, 8023ce0 <__d2b+0x7c>
 8023c92:	2e00      	cmp	r6, #0
 8023c94:	9301      	str	r3, [sp, #4]
 8023c96:	d028      	beq.n	8023cea <__d2b+0x86>
 8023c98:	4668      	mov	r0, sp
 8023c9a:	9600      	str	r6, [sp, #0]
 8023c9c:	f7ff fd9c 	bl	80237d8 <__lo0bits>
 8023ca0:	9900      	ldr	r1, [sp, #0]
 8023ca2:	b300      	cbz	r0, 8023ce6 <__d2b+0x82>
 8023ca4:	9a01      	ldr	r2, [sp, #4]
 8023ca6:	f1c0 0320 	rsb	r3, r0, #32
 8023caa:	fa02 f303 	lsl.w	r3, r2, r3
 8023cae:	430b      	orrs	r3, r1
 8023cb0:	40c2      	lsrs	r2, r0
 8023cb2:	6163      	str	r3, [r4, #20]
 8023cb4:	9201      	str	r2, [sp, #4]
 8023cb6:	9b01      	ldr	r3, [sp, #4]
 8023cb8:	61a3      	str	r3, [r4, #24]
 8023cba:	2b00      	cmp	r3, #0
 8023cbc:	bf14      	ite	ne
 8023cbe:	2202      	movne	r2, #2
 8023cc0:	2201      	moveq	r2, #1
 8023cc2:	6122      	str	r2, [r4, #16]
 8023cc4:	b1d5      	cbz	r5, 8023cfc <__d2b+0x98>
 8023cc6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8023cca:	4405      	add	r5, r0
 8023ccc:	f8c9 5000 	str.w	r5, [r9]
 8023cd0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8023cd4:	f8c8 0000 	str.w	r0, [r8]
 8023cd8:	4620      	mov	r0, r4
 8023cda:	b003      	add	sp, #12
 8023cdc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8023ce0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8023ce4:	e7d5      	b.n	8023c92 <__d2b+0x2e>
 8023ce6:	6161      	str	r1, [r4, #20]
 8023ce8:	e7e5      	b.n	8023cb6 <__d2b+0x52>
 8023cea:	a801      	add	r0, sp, #4
 8023cec:	f7ff fd74 	bl	80237d8 <__lo0bits>
 8023cf0:	9b01      	ldr	r3, [sp, #4]
 8023cf2:	6163      	str	r3, [r4, #20]
 8023cf4:	2201      	movs	r2, #1
 8023cf6:	6122      	str	r2, [r4, #16]
 8023cf8:	3020      	adds	r0, #32
 8023cfa:	e7e3      	b.n	8023cc4 <__d2b+0x60>
 8023cfc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8023d00:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8023d04:	f8c9 0000 	str.w	r0, [r9]
 8023d08:	6918      	ldr	r0, [r3, #16]
 8023d0a:	f7ff fd45 	bl	8023798 <__hi0bits>
 8023d0e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8023d12:	e7df      	b.n	8023cd4 <__d2b+0x70>
 8023d14:	0807083d 	.word	0x0807083d
 8023d18:	080708a9 	.word	0x080708a9

08023d1c <_realloc_r>:
 8023d1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023d20:	4681      	mov	r9, r0
 8023d22:	460c      	mov	r4, r1
 8023d24:	b929      	cbnz	r1, 8023d32 <_realloc_r+0x16>
 8023d26:	4611      	mov	r1, r2
 8023d28:	b003      	add	sp, #12
 8023d2a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023d2e:	f7ff ba77 	b.w	8023220 <_malloc_r>
 8023d32:	9201      	str	r2, [sp, #4]
 8023d34:	f7ff fcb0 	bl	8023698 <__malloc_lock>
 8023d38:	9a01      	ldr	r2, [sp, #4]
 8023d3a:	f102 080b 	add.w	r8, r2, #11
 8023d3e:	f1b8 0f16 	cmp.w	r8, #22
 8023d42:	d90b      	bls.n	8023d5c <_realloc_r+0x40>
 8023d44:	f038 0807 	bics.w	r8, r8, #7
 8023d48:	d50a      	bpl.n	8023d60 <_realloc_r+0x44>
 8023d4a:	230c      	movs	r3, #12
 8023d4c:	f8c9 3000 	str.w	r3, [r9]
 8023d50:	f04f 0b00 	mov.w	fp, #0
 8023d54:	4658      	mov	r0, fp
 8023d56:	b003      	add	sp, #12
 8023d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023d5c:	f04f 0810 	mov.w	r8, #16
 8023d60:	4590      	cmp	r8, r2
 8023d62:	d3f2      	bcc.n	8023d4a <_realloc_r+0x2e>
 8023d64:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8023d68:	f025 0603 	bic.w	r6, r5, #3
 8023d6c:	45b0      	cmp	r8, r6
 8023d6e:	f1a4 0a08 	sub.w	sl, r4, #8
 8023d72:	f340 816e 	ble.w	8024052 <_realloc_r+0x336>
 8023d76:	499b      	ldr	r1, [pc, #620]	; (8023fe4 <_realloc_r+0x2c8>)
 8023d78:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8023d7c:	eb0a 0306 	add.w	r3, sl, r6
 8023d80:	459c      	cmp	ip, r3
 8023d82:	6859      	ldr	r1, [r3, #4]
 8023d84:	d005      	beq.n	8023d92 <_realloc_r+0x76>
 8023d86:	f021 0001 	bic.w	r0, r1, #1
 8023d8a:	4418      	add	r0, r3
 8023d8c:	6840      	ldr	r0, [r0, #4]
 8023d8e:	07c7      	lsls	r7, r0, #31
 8023d90:	d427      	bmi.n	8023de2 <_realloc_r+0xc6>
 8023d92:	f021 0103 	bic.w	r1, r1, #3
 8023d96:	459c      	cmp	ip, r3
 8023d98:	eb06 0701 	add.w	r7, r6, r1
 8023d9c:	d119      	bne.n	8023dd2 <_realloc_r+0xb6>
 8023d9e:	f108 0010 	add.w	r0, r8, #16
 8023da2:	42b8      	cmp	r0, r7
 8023da4:	dc1f      	bgt.n	8023de6 <_realloc_r+0xca>
 8023da6:	eb0a 0308 	add.w	r3, sl, r8
 8023daa:	4a8e      	ldr	r2, [pc, #568]	; (8023fe4 <_realloc_r+0x2c8>)
 8023dac:	eba7 0708 	sub.w	r7, r7, r8
 8023db0:	f047 0701 	orr.w	r7, r7, #1
 8023db4:	6093      	str	r3, [r2, #8]
 8023db6:	605f      	str	r7, [r3, #4]
 8023db8:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8023dbc:	f003 0301 	and.w	r3, r3, #1
 8023dc0:	ea43 0308 	orr.w	r3, r3, r8
 8023dc4:	f844 3c04 	str.w	r3, [r4, #-4]
 8023dc8:	4648      	mov	r0, r9
 8023dca:	f7ff fc6b 	bl	80236a4 <__malloc_unlock>
 8023dce:	46a3      	mov	fp, r4
 8023dd0:	e7c0      	b.n	8023d54 <_realloc_r+0x38>
 8023dd2:	45b8      	cmp	r8, r7
 8023dd4:	dc07      	bgt.n	8023de6 <_realloc_r+0xca>
 8023dd6:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8023dda:	60da      	str	r2, [r3, #12]
 8023ddc:	6093      	str	r3, [r2, #8]
 8023dde:	4655      	mov	r5, sl
 8023de0:	e07f      	b.n	8023ee2 <_realloc_r+0x1c6>
 8023de2:	2100      	movs	r1, #0
 8023de4:	460b      	mov	r3, r1
 8023de6:	07e8      	lsls	r0, r5, #31
 8023de8:	f100 80e5 	bmi.w	8023fb6 <_realloc_r+0x29a>
 8023dec:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8023df0:	ebaa 0505 	sub.w	r5, sl, r5
 8023df4:	6868      	ldr	r0, [r5, #4]
 8023df6:	f020 0003 	bic.w	r0, r0, #3
 8023dfa:	eb00 0b06 	add.w	fp, r0, r6
 8023dfe:	2b00      	cmp	r3, #0
 8023e00:	f000 80a5 	beq.w	8023f4e <_realloc_r+0x232>
 8023e04:	459c      	cmp	ip, r3
 8023e06:	eb01 070b 	add.w	r7, r1, fp
 8023e0a:	d14a      	bne.n	8023ea2 <_realloc_r+0x186>
 8023e0c:	f108 0310 	add.w	r3, r8, #16
 8023e10:	42bb      	cmp	r3, r7
 8023e12:	f300 809c 	bgt.w	8023f4e <_realloc_r+0x232>
 8023e16:	46ab      	mov	fp, r5
 8023e18:	68eb      	ldr	r3, [r5, #12]
 8023e1a:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 8023e1e:	60d3      	str	r3, [r2, #12]
 8023e20:	609a      	str	r2, [r3, #8]
 8023e22:	1f32      	subs	r2, r6, #4
 8023e24:	2a24      	cmp	r2, #36	; 0x24
 8023e26:	d837      	bhi.n	8023e98 <_realloc_r+0x17c>
 8023e28:	2a13      	cmp	r2, #19
 8023e2a:	d933      	bls.n	8023e94 <_realloc_r+0x178>
 8023e2c:	6823      	ldr	r3, [r4, #0]
 8023e2e:	60ab      	str	r3, [r5, #8]
 8023e30:	6863      	ldr	r3, [r4, #4]
 8023e32:	60eb      	str	r3, [r5, #12]
 8023e34:	2a1b      	cmp	r2, #27
 8023e36:	d81b      	bhi.n	8023e70 <_realloc_r+0x154>
 8023e38:	3408      	adds	r4, #8
 8023e3a:	f105 0310 	add.w	r3, r5, #16
 8023e3e:	6822      	ldr	r2, [r4, #0]
 8023e40:	601a      	str	r2, [r3, #0]
 8023e42:	6862      	ldr	r2, [r4, #4]
 8023e44:	605a      	str	r2, [r3, #4]
 8023e46:	68a2      	ldr	r2, [r4, #8]
 8023e48:	609a      	str	r2, [r3, #8]
 8023e4a:	eb05 0308 	add.w	r3, r5, r8
 8023e4e:	4a65      	ldr	r2, [pc, #404]	; (8023fe4 <_realloc_r+0x2c8>)
 8023e50:	eba7 0708 	sub.w	r7, r7, r8
 8023e54:	f047 0701 	orr.w	r7, r7, #1
 8023e58:	6093      	str	r3, [r2, #8]
 8023e5a:	605f      	str	r7, [r3, #4]
 8023e5c:	686b      	ldr	r3, [r5, #4]
 8023e5e:	f003 0301 	and.w	r3, r3, #1
 8023e62:	ea43 0308 	orr.w	r3, r3, r8
 8023e66:	606b      	str	r3, [r5, #4]
 8023e68:	4648      	mov	r0, r9
 8023e6a:	f7ff fc1b 	bl	80236a4 <__malloc_unlock>
 8023e6e:	e771      	b.n	8023d54 <_realloc_r+0x38>
 8023e70:	68a3      	ldr	r3, [r4, #8]
 8023e72:	612b      	str	r3, [r5, #16]
 8023e74:	68e3      	ldr	r3, [r4, #12]
 8023e76:	616b      	str	r3, [r5, #20]
 8023e78:	2a24      	cmp	r2, #36	; 0x24
 8023e7a:	bf01      	itttt	eq
 8023e7c:	6923      	ldreq	r3, [r4, #16]
 8023e7e:	61ab      	streq	r3, [r5, #24]
 8023e80:	6962      	ldreq	r2, [r4, #20]
 8023e82:	61ea      	streq	r2, [r5, #28]
 8023e84:	bf19      	ittee	ne
 8023e86:	3410      	addne	r4, #16
 8023e88:	f105 0318 	addne.w	r3, r5, #24
 8023e8c:	f105 0320 	addeq.w	r3, r5, #32
 8023e90:	3418      	addeq	r4, #24
 8023e92:	e7d4      	b.n	8023e3e <_realloc_r+0x122>
 8023e94:	465b      	mov	r3, fp
 8023e96:	e7d2      	b.n	8023e3e <_realloc_r+0x122>
 8023e98:	4621      	mov	r1, r4
 8023e9a:	4658      	mov	r0, fp
 8023e9c:	f7fb f9a2 	bl	801f1e4 <memmove>
 8023ea0:	e7d3      	b.n	8023e4a <_realloc_r+0x12e>
 8023ea2:	45b8      	cmp	r8, r7
 8023ea4:	dc53      	bgt.n	8023f4e <_realloc_r+0x232>
 8023ea6:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8023eaa:	4628      	mov	r0, r5
 8023eac:	60da      	str	r2, [r3, #12]
 8023eae:	6093      	str	r3, [r2, #8]
 8023eb0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8023eb4:	68eb      	ldr	r3, [r5, #12]
 8023eb6:	60d3      	str	r3, [r2, #12]
 8023eb8:	609a      	str	r2, [r3, #8]
 8023eba:	1f32      	subs	r2, r6, #4
 8023ebc:	2a24      	cmp	r2, #36	; 0x24
 8023ebe:	d842      	bhi.n	8023f46 <_realloc_r+0x22a>
 8023ec0:	2a13      	cmp	r2, #19
 8023ec2:	d908      	bls.n	8023ed6 <_realloc_r+0x1ba>
 8023ec4:	6823      	ldr	r3, [r4, #0]
 8023ec6:	60ab      	str	r3, [r5, #8]
 8023ec8:	6863      	ldr	r3, [r4, #4]
 8023eca:	60eb      	str	r3, [r5, #12]
 8023ecc:	2a1b      	cmp	r2, #27
 8023ece:	d828      	bhi.n	8023f22 <_realloc_r+0x206>
 8023ed0:	3408      	adds	r4, #8
 8023ed2:	f105 0010 	add.w	r0, r5, #16
 8023ed6:	6823      	ldr	r3, [r4, #0]
 8023ed8:	6003      	str	r3, [r0, #0]
 8023eda:	6863      	ldr	r3, [r4, #4]
 8023edc:	6043      	str	r3, [r0, #4]
 8023ede:	68a3      	ldr	r3, [r4, #8]
 8023ee0:	6083      	str	r3, [r0, #8]
 8023ee2:	686b      	ldr	r3, [r5, #4]
 8023ee4:	eba7 0008 	sub.w	r0, r7, r8
 8023ee8:	280f      	cmp	r0, #15
 8023eea:	f003 0301 	and.w	r3, r3, #1
 8023eee:	eb05 0207 	add.w	r2, r5, r7
 8023ef2:	f240 80b0 	bls.w	8024056 <_realloc_r+0x33a>
 8023ef6:	eb05 0108 	add.w	r1, r5, r8
 8023efa:	ea48 0303 	orr.w	r3, r8, r3
 8023efe:	f040 0001 	orr.w	r0, r0, #1
 8023f02:	606b      	str	r3, [r5, #4]
 8023f04:	6048      	str	r0, [r1, #4]
 8023f06:	6853      	ldr	r3, [r2, #4]
 8023f08:	f043 0301 	orr.w	r3, r3, #1
 8023f0c:	6053      	str	r3, [r2, #4]
 8023f0e:	3108      	adds	r1, #8
 8023f10:	4648      	mov	r0, r9
 8023f12:	f7fe fee7 	bl	8022ce4 <_free_r>
 8023f16:	4648      	mov	r0, r9
 8023f18:	f7ff fbc4 	bl	80236a4 <__malloc_unlock>
 8023f1c:	f105 0b08 	add.w	fp, r5, #8
 8023f20:	e718      	b.n	8023d54 <_realloc_r+0x38>
 8023f22:	68a3      	ldr	r3, [r4, #8]
 8023f24:	612b      	str	r3, [r5, #16]
 8023f26:	68e3      	ldr	r3, [r4, #12]
 8023f28:	616b      	str	r3, [r5, #20]
 8023f2a:	2a24      	cmp	r2, #36	; 0x24
 8023f2c:	bf01      	itttt	eq
 8023f2e:	6923      	ldreq	r3, [r4, #16]
 8023f30:	61ab      	streq	r3, [r5, #24]
 8023f32:	6963      	ldreq	r3, [r4, #20]
 8023f34:	61eb      	streq	r3, [r5, #28]
 8023f36:	bf19      	ittee	ne
 8023f38:	3410      	addne	r4, #16
 8023f3a:	f105 0018 	addne.w	r0, r5, #24
 8023f3e:	f105 0020 	addeq.w	r0, r5, #32
 8023f42:	3418      	addeq	r4, #24
 8023f44:	e7c7      	b.n	8023ed6 <_realloc_r+0x1ba>
 8023f46:	4621      	mov	r1, r4
 8023f48:	f7fb f94c 	bl	801f1e4 <memmove>
 8023f4c:	e7c9      	b.n	8023ee2 <_realloc_r+0x1c6>
 8023f4e:	45d8      	cmp	r8, fp
 8023f50:	dc31      	bgt.n	8023fb6 <_realloc_r+0x29a>
 8023f52:	4628      	mov	r0, r5
 8023f54:	68eb      	ldr	r3, [r5, #12]
 8023f56:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8023f5a:	60d3      	str	r3, [r2, #12]
 8023f5c:	609a      	str	r2, [r3, #8]
 8023f5e:	1f32      	subs	r2, r6, #4
 8023f60:	2a24      	cmp	r2, #36	; 0x24
 8023f62:	d824      	bhi.n	8023fae <_realloc_r+0x292>
 8023f64:	2a13      	cmp	r2, #19
 8023f66:	d908      	bls.n	8023f7a <_realloc_r+0x25e>
 8023f68:	6823      	ldr	r3, [r4, #0]
 8023f6a:	60ab      	str	r3, [r5, #8]
 8023f6c:	6863      	ldr	r3, [r4, #4]
 8023f6e:	60eb      	str	r3, [r5, #12]
 8023f70:	2a1b      	cmp	r2, #27
 8023f72:	d80a      	bhi.n	8023f8a <_realloc_r+0x26e>
 8023f74:	3408      	adds	r4, #8
 8023f76:	f105 0010 	add.w	r0, r5, #16
 8023f7a:	6823      	ldr	r3, [r4, #0]
 8023f7c:	6003      	str	r3, [r0, #0]
 8023f7e:	6863      	ldr	r3, [r4, #4]
 8023f80:	6043      	str	r3, [r0, #4]
 8023f82:	68a3      	ldr	r3, [r4, #8]
 8023f84:	6083      	str	r3, [r0, #8]
 8023f86:	465f      	mov	r7, fp
 8023f88:	e7ab      	b.n	8023ee2 <_realloc_r+0x1c6>
 8023f8a:	68a3      	ldr	r3, [r4, #8]
 8023f8c:	612b      	str	r3, [r5, #16]
 8023f8e:	68e3      	ldr	r3, [r4, #12]
 8023f90:	616b      	str	r3, [r5, #20]
 8023f92:	2a24      	cmp	r2, #36	; 0x24
 8023f94:	bf01      	itttt	eq
 8023f96:	6923      	ldreq	r3, [r4, #16]
 8023f98:	61ab      	streq	r3, [r5, #24]
 8023f9a:	6963      	ldreq	r3, [r4, #20]
 8023f9c:	61eb      	streq	r3, [r5, #28]
 8023f9e:	bf19      	ittee	ne
 8023fa0:	3410      	addne	r4, #16
 8023fa2:	f105 0018 	addne.w	r0, r5, #24
 8023fa6:	f105 0020 	addeq.w	r0, r5, #32
 8023faa:	3418      	addeq	r4, #24
 8023fac:	e7e5      	b.n	8023f7a <_realloc_r+0x25e>
 8023fae:	4621      	mov	r1, r4
 8023fb0:	f7fb f918 	bl	801f1e4 <memmove>
 8023fb4:	e7e7      	b.n	8023f86 <_realloc_r+0x26a>
 8023fb6:	4611      	mov	r1, r2
 8023fb8:	4648      	mov	r0, r9
 8023fba:	f7ff f931 	bl	8023220 <_malloc_r>
 8023fbe:	4683      	mov	fp, r0
 8023fc0:	2800      	cmp	r0, #0
 8023fc2:	f43f af51 	beq.w	8023e68 <_realloc_r+0x14c>
 8023fc6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8023fca:	f023 0301 	bic.w	r3, r3, #1
 8023fce:	4453      	add	r3, sl
 8023fd0:	f1a0 0208 	sub.w	r2, r0, #8
 8023fd4:	4293      	cmp	r3, r2
 8023fd6:	d107      	bne.n	8023fe8 <_realloc_r+0x2cc>
 8023fd8:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8023fdc:	f027 0703 	bic.w	r7, r7, #3
 8023fe0:	4437      	add	r7, r6
 8023fe2:	e6fc      	b.n	8023dde <_realloc_r+0xc2>
 8023fe4:	20000454 	.word	0x20000454
 8023fe8:	1f32      	subs	r2, r6, #4
 8023fea:	2a24      	cmp	r2, #36	; 0x24
 8023fec:	d82d      	bhi.n	802404a <_realloc_r+0x32e>
 8023fee:	2a13      	cmp	r2, #19
 8023ff0:	d928      	bls.n	8024044 <_realloc_r+0x328>
 8023ff2:	6823      	ldr	r3, [r4, #0]
 8023ff4:	6003      	str	r3, [r0, #0]
 8023ff6:	6863      	ldr	r3, [r4, #4]
 8023ff8:	6043      	str	r3, [r0, #4]
 8023ffa:	2a1b      	cmp	r2, #27
 8023ffc:	d80e      	bhi.n	802401c <_realloc_r+0x300>
 8023ffe:	f104 0208 	add.w	r2, r4, #8
 8024002:	f100 0308 	add.w	r3, r0, #8
 8024006:	6811      	ldr	r1, [r2, #0]
 8024008:	6019      	str	r1, [r3, #0]
 802400a:	6851      	ldr	r1, [r2, #4]
 802400c:	6059      	str	r1, [r3, #4]
 802400e:	6892      	ldr	r2, [r2, #8]
 8024010:	609a      	str	r2, [r3, #8]
 8024012:	4621      	mov	r1, r4
 8024014:	4648      	mov	r0, r9
 8024016:	f7fe fe65 	bl	8022ce4 <_free_r>
 802401a:	e725      	b.n	8023e68 <_realloc_r+0x14c>
 802401c:	68a3      	ldr	r3, [r4, #8]
 802401e:	6083      	str	r3, [r0, #8]
 8024020:	68e3      	ldr	r3, [r4, #12]
 8024022:	60c3      	str	r3, [r0, #12]
 8024024:	2a24      	cmp	r2, #36	; 0x24
 8024026:	bf01      	itttt	eq
 8024028:	6923      	ldreq	r3, [r4, #16]
 802402a:	6103      	streq	r3, [r0, #16]
 802402c:	6961      	ldreq	r1, [r4, #20]
 802402e:	6141      	streq	r1, [r0, #20]
 8024030:	bf19      	ittee	ne
 8024032:	f104 0210 	addne.w	r2, r4, #16
 8024036:	f100 0310 	addne.w	r3, r0, #16
 802403a:	f104 0218 	addeq.w	r2, r4, #24
 802403e:	f100 0318 	addeq.w	r3, r0, #24
 8024042:	e7e0      	b.n	8024006 <_realloc_r+0x2ea>
 8024044:	4603      	mov	r3, r0
 8024046:	4622      	mov	r2, r4
 8024048:	e7dd      	b.n	8024006 <_realloc_r+0x2ea>
 802404a:	4621      	mov	r1, r4
 802404c:	f7fb f8ca 	bl	801f1e4 <memmove>
 8024050:	e7df      	b.n	8024012 <_realloc_r+0x2f6>
 8024052:	4637      	mov	r7, r6
 8024054:	e6c3      	b.n	8023dde <_realloc_r+0xc2>
 8024056:	431f      	orrs	r7, r3
 8024058:	606f      	str	r7, [r5, #4]
 802405a:	6853      	ldr	r3, [r2, #4]
 802405c:	f043 0301 	orr.w	r3, r3, #1
 8024060:	6053      	str	r3, [r2, #4]
 8024062:	e758      	b.n	8023f16 <_realloc_r+0x1fa>

08024064 <frexp>:
 8024064:	b570      	push	{r4, r5, r6, lr}
 8024066:	2100      	movs	r1, #0
 8024068:	ec55 4b10 	vmov	r4, r5, d0
 802406c:	6001      	str	r1, [r0, #0]
 802406e:	4916      	ldr	r1, [pc, #88]	; (80240c8 <frexp+0x64>)
 8024070:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 8024074:	428a      	cmp	r2, r1
 8024076:	4606      	mov	r6, r0
 8024078:	462b      	mov	r3, r5
 802407a:	dc22      	bgt.n	80240c2 <frexp+0x5e>
 802407c:	ee10 1a10 	vmov	r1, s0
 8024080:	4311      	orrs	r1, r2
 8024082:	d01e      	beq.n	80240c2 <frexp+0x5e>
 8024084:	4911      	ldr	r1, [pc, #68]	; (80240cc <frexp+0x68>)
 8024086:	4029      	ands	r1, r5
 8024088:	b969      	cbnz	r1, 80240a6 <frexp+0x42>
 802408a:	4b11      	ldr	r3, [pc, #68]	; (80240d0 <frexp+0x6c>)
 802408c:	2200      	movs	r2, #0
 802408e:	ee10 0a10 	vmov	r0, s0
 8024092:	4629      	mov	r1, r5
 8024094:	f7dc fac0 	bl	8000618 <__aeabi_dmul>
 8024098:	460b      	mov	r3, r1
 802409a:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 802409e:	f06f 0135 	mvn.w	r1, #53	; 0x35
 80240a2:	4604      	mov	r4, r0
 80240a4:	6031      	str	r1, [r6, #0]
 80240a6:	6831      	ldr	r1, [r6, #0]
 80240a8:	1512      	asrs	r2, r2, #20
 80240aa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80240ae:	f2a2 32fe 	subw	r2, r2, #1022	; 0x3fe
 80240b2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80240b6:	440a      	add	r2, r1
 80240b8:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 80240bc:	6032      	str	r2, [r6, #0]
 80240be:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 80240c2:	ec45 4b10 	vmov	d0, r4, r5
 80240c6:	bd70      	pop	{r4, r5, r6, pc}
 80240c8:	7fefffff 	.word	0x7fefffff
 80240cc:	7ff00000 	.word	0x7ff00000
 80240d0:	43500000 	.word	0x43500000

080240d4 <_sbrk_r>:
 80240d4:	b538      	push	{r3, r4, r5, lr}
 80240d6:	4d06      	ldr	r5, [pc, #24]	; (80240f0 <_sbrk_r+0x1c>)
 80240d8:	2300      	movs	r3, #0
 80240da:	4604      	mov	r4, r0
 80240dc:	4608      	mov	r0, r1
 80240de:	602b      	str	r3, [r5, #0]
 80240e0:	f7de fbb6 	bl	8002850 <_sbrk>
 80240e4:	1c43      	adds	r3, r0, #1
 80240e6:	d102      	bne.n	80240ee <_sbrk_r+0x1a>
 80240e8:	682b      	ldr	r3, [r5, #0]
 80240ea:	b103      	cbz	r3, 80240ee <_sbrk_r+0x1a>
 80240ec:	6023      	str	r3, [r4, #0]
 80240ee:	bd38      	pop	{r3, r4, r5, pc}
 80240f0:	2000c3a4 	.word	0x2000c3a4

080240f4 <__sread>:
 80240f4:	b510      	push	{r4, lr}
 80240f6:	460c      	mov	r4, r1
 80240f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80240fc:	f000 ffba 	bl	8025074 <_read_r>
 8024100:	2800      	cmp	r0, #0
 8024102:	bfab      	itete	ge
 8024104:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 8024106:	89a3      	ldrhlt	r3, [r4, #12]
 8024108:	181b      	addge	r3, r3, r0
 802410a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 802410e:	bfac      	ite	ge
 8024110:	6523      	strge	r3, [r4, #80]	; 0x50
 8024112:	81a3      	strhlt	r3, [r4, #12]
 8024114:	bd10      	pop	{r4, pc}

08024116 <__swrite>:
 8024116:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802411a:	461f      	mov	r7, r3
 802411c:	898b      	ldrh	r3, [r1, #12]
 802411e:	05db      	lsls	r3, r3, #23
 8024120:	4605      	mov	r5, r0
 8024122:	460c      	mov	r4, r1
 8024124:	4616      	mov	r6, r2
 8024126:	d505      	bpl.n	8024134 <__swrite+0x1e>
 8024128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802412c:	2302      	movs	r3, #2
 802412e:	2200      	movs	r2, #0
 8024130:	f000 ff7c 	bl	802502c <_lseek_r>
 8024134:	89a3      	ldrh	r3, [r4, #12]
 8024136:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802413a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 802413e:	81a3      	strh	r3, [r4, #12]
 8024140:	4632      	mov	r2, r6
 8024142:	463b      	mov	r3, r7
 8024144:	4628      	mov	r0, r5
 8024146:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802414a:	f000 bdb9 	b.w	8024cc0 <_write_r>

0802414e <__sseek>:
 802414e:	b510      	push	{r4, lr}
 8024150:	460c      	mov	r4, r1
 8024152:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8024156:	f000 ff69 	bl	802502c <_lseek_r>
 802415a:	1c43      	adds	r3, r0, #1
 802415c:	89a3      	ldrh	r3, [r4, #12]
 802415e:	bf15      	itete	ne
 8024160:	6520      	strne	r0, [r4, #80]	; 0x50
 8024162:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8024166:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 802416a:	81a3      	strheq	r3, [r4, #12]
 802416c:	bf18      	it	ne
 802416e:	81a3      	strhne	r3, [r4, #12]
 8024170:	bd10      	pop	{r4, pc}

08024172 <__sclose>:
 8024172:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8024176:	f000 be4b 	b.w	8024e10 <_close_r>

0802417a <strncpy>:
 802417a:	b510      	push	{r4, lr}
 802417c:	3901      	subs	r1, #1
 802417e:	4603      	mov	r3, r0
 8024180:	b132      	cbz	r2, 8024190 <strncpy+0x16>
 8024182:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8024186:	f803 4b01 	strb.w	r4, [r3], #1
 802418a:	3a01      	subs	r2, #1
 802418c:	2c00      	cmp	r4, #0
 802418e:	d1f7      	bne.n	8024180 <strncpy+0x6>
 8024190:	441a      	add	r2, r3
 8024192:	2100      	movs	r1, #0
 8024194:	4293      	cmp	r3, r2
 8024196:	d100      	bne.n	802419a <strncpy+0x20>
 8024198:	bd10      	pop	{r4, pc}
 802419a:	f803 1b01 	strb.w	r1, [r3], #1
 802419e:	e7f9      	b.n	8024194 <strncpy+0x1a>

080241a0 <__ssprint_r>:
 80241a0:	6893      	ldr	r3, [r2, #8]
 80241a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80241a6:	4680      	mov	r8, r0
 80241a8:	460c      	mov	r4, r1
 80241aa:	4617      	mov	r7, r2
 80241ac:	2b00      	cmp	r3, #0
 80241ae:	d061      	beq.n	8024274 <__ssprint_r+0xd4>
 80241b0:	2300      	movs	r3, #0
 80241b2:	f8d2 a000 	ldr.w	sl, [r2]
 80241b6:	9301      	str	r3, [sp, #4]
 80241b8:	469b      	mov	fp, r3
 80241ba:	f1bb 0f00 	cmp.w	fp, #0
 80241be:	d02b      	beq.n	8024218 <__ssprint_r+0x78>
 80241c0:	68a6      	ldr	r6, [r4, #8]
 80241c2:	455e      	cmp	r6, fp
 80241c4:	d844      	bhi.n	8024250 <__ssprint_r+0xb0>
 80241c6:	89a2      	ldrh	r2, [r4, #12]
 80241c8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80241cc:	d03e      	beq.n	802424c <__ssprint_r+0xac>
 80241ce:	6820      	ldr	r0, [r4, #0]
 80241d0:	6921      	ldr	r1, [r4, #16]
 80241d2:	6965      	ldr	r5, [r4, #20]
 80241d4:	eba0 0901 	sub.w	r9, r0, r1
 80241d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80241dc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80241e0:	f109 0001 	add.w	r0, r9, #1
 80241e4:	106d      	asrs	r5, r5, #1
 80241e6:	4458      	add	r0, fp
 80241e8:	4285      	cmp	r5, r0
 80241ea:	bf38      	it	cc
 80241ec:	4605      	movcc	r5, r0
 80241ee:	0553      	lsls	r3, r2, #21
 80241f0:	d545      	bpl.n	802427e <__ssprint_r+0xde>
 80241f2:	4629      	mov	r1, r5
 80241f4:	4640      	mov	r0, r8
 80241f6:	f7ff f813 	bl	8023220 <_malloc_r>
 80241fa:	4606      	mov	r6, r0
 80241fc:	b9a0      	cbnz	r0, 8024228 <__ssprint_r+0x88>
 80241fe:	230c      	movs	r3, #12
 8024200:	f8c8 3000 	str.w	r3, [r8]
 8024204:	89a3      	ldrh	r3, [r4, #12]
 8024206:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802420a:	81a3      	strh	r3, [r4, #12]
 802420c:	2300      	movs	r3, #0
 802420e:	e9c7 3301 	strd	r3, r3, [r7, #4]
 8024212:	f04f 30ff 	mov.w	r0, #4294967295
 8024216:	e02f      	b.n	8024278 <__ssprint_r+0xd8>
 8024218:	f8da 3000 	ldr.w	r3, [sl]
 802421c:	f8da b004 	ldr.w	fp, [sl, #4]
 8024220:	9301      	str	r3, [sp, #4]
 8024222:	f10a 0a08 	add.w	sl, sl, #8
 8024226:	e7c8      	b.n	80241ba <__ssprint_r+0x1a>
 8024228:	464a      	mov	r2, r9
 802422a:	6921      	ldr	r1, [r4, #16]
 802422c:	f7fa ffcc 	bl	801f1c8 <memcpy>
 8024230:	89a2      	ldrh	r2, [r4, #12]
 8024232:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8024236:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802423a:	81a2      	strh	r2, [r4, #12]
 802423c:	6126      	str	r6, [r4, #16]
 802423e:	6165      	str	r5, [r4, #20]
 8024240:	444e      	add	r6, r9
 8024242:	eba5 0509 	sub.w	r5, r5, r9
 8024246:	6026      	str	r6, [r4, #0]
 8024248:	60a5      	str	r5, [r4, #8]
 802424a:	465e      	mov	r6, fp
 802424c:	455e      	cmp	r6, fp
 802424e:	d900      	bls.n	8024252 <__ssprint_r+0xb2>
 8024250:	465e      	mov	r6, fp
 8024252:	4632      	mov	r2, r6
 8024254:	9901      	ldr	r1, [sp, #4]
 8024256:	6820      	ldr	r0, [r4, #0]
 8024258:	f7fa ffc4 	bl	801f1e4 <memmove>
 802425c:	68a2      	ldr	r2, [r4, #8]
 802425e:	1b92      	subs	r2, r2, r6
 8024260:	60a2      	str	r2, [r4, #8]
 8024262:	6822      	ldr	r2, [r4, #0]
 8024264:	4432      	add	r2, r6
 8024266:	6022      	str	r2, [r4, #0]
 8024268:	68ba      	ldr	r2, [r7, #8]
 802426a:	eba2 030b 	sub.w	r3, r2, fp
 802426e:	60bb      	str	r3, [r7, #8]
 8024270:	2b00      	cmp	r3, #0
 8024272:	d1d1      	bne.n	8024218 <__ssprint_r+0x78>
 8024274:	2000      	movs	r0, #0
 8024276:	6078      	str	r0, [r7, #4]
 8024278:	b003      	add	sp, #12
 802427a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802427e:	462a      	mov	r2, r5
 8024280:	4640      	mov	r0, r8
 8024282:	f7ff fd4b 	bl	8023d1c <_realloc_r>
 8024286:	4606      	mov	r6, r0
 8024288:	2800      	cmp	r0, #0
 802428a:	d1d7      	bne.n	802423c <__ssprint_r+0x9c>
 802428c:	6921      	ldr	r1, [r4, #16]
 802428e:	4640      	mov	r0, r8
 8024290:	f7fe fd28 	bl	8022ce4 <_free_r>
 8024294:	e7b3      	b.n	80241fe <__ssprint_r+0x5e>

08024296 <sysconf>:
 8024296:	2808      	cmp	r0, #8
 8024298:	b508      	push	{r3, lr}
 802429a:	d006      	beq.n	80242aa <sysconf+0x14>
 802429c:	f7fe fb92 	bl	80229c4 <__errno>
 80242a0:	2316      	movs	r3, #22
 80242a2:	6003      	str	r3, [r0, #0]
 80242a4:	f04f 30ff 	mov.w	r0, #4294967295
 80242a8:	bd08      	pop	{r3, pc}
 80242aa:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80242ae:	e7fb      	b.n	80242a8 <sysconf+0x12>

080242b0 <__sprint_r>:
 80242b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80242b4:	6893      	ldr	r3, [r2, #8]
 80242b6:	4680      	mov	r8, r0
 80242b8:	460f      	mov	r7, r1
 80242ba:	4614      	mov	r4, r2
 80242bc:	b91b      	cbnz	r3, 80242c6 <__sprint_r+0x16>
 80242be:	6053      	str	r3, [r2, #4]
 80242c0:	4618      	mov	r0, r3
 80242c2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80242c6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80242c8:	049d      	lsls	r5, r3, #18
 80242ca:	d520      	bpl.n	802430e <__sprint_r+0x5e>
 80242cc:	6815      	ldr	r5, [r2, #0]
 80242ce:	3508      	adds	r5, #8
 80242d0:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 80242d4:	f04f 0900 	mov.w	r9, #0
 80242d8:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 80242dc:	45ca      	cmp	sl, r9
 80242de:	dc0b      	bgt.n	80242f8 <__sprint_r+0x48>
 80242e0:	68a3      	ldr	r3, [r4, #8]
 80242e2:	f026 0003 	bic.w	r0, r6, #3
 80242e6:	1a18      	subs	r0, r3, r0
 80242e8:	60a0      	str	r0, [r4, #8]
 80242ea:	3508      	adds	r5, #8
 80242ec:	2800      	cmp	r0, #0
 80242ee:	d1ef      	bne.n	80242d0 <__sprint_r+0x20>
 80242f0:	2300      	movs	r3, #0
 80242f2:	e9c4 3301 	strd	r3, r3, [r4, #4]
 80242f6:	e7e4      	b.n	80242c2 <__sprint_r+0x12>
 80242f8:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 80242fc:	463a      	mov	r2, r7
 80242fe:	4640      	mov	r0, r8
 8024300:	f000 fe41 	bl	8024f86 <_fputwc_r>
 8024304:	1c43      	adds	r3, r0, #1
 8024306:	d0f3      	beq.n	80242f0 <__sprint_r+0x40>
 8024308:	f109 0901 	add.w	r9, r9, #1
 802430c:	e7e6      	b.n	80242dc <__sprint_r+0x2c>
 802430e:	f7fe fda9 	bl	8022e64 <__sfvwrite_r>
 8024312:	e7ed      	b.n	80242f0 <__sprint_r+0x40>

08024314 <_vfiprintf_r>:
 8024314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024318:	ed2d 8b02 	vpush	{d8}
 802431c:	b0b9      	sub	sp, #228	; 0xe4
 802431e:	460f      	mov	r7, r1
 8024320:	9201      	str	r2, [sp, #4]
 8024322:	461d      	mov	r5, r3
 8024324:	461c      	mov	r4, r3
 8024326:	4681      	mov	r9, r0
 8024328:	b118      	cbz	r0, 8024332 <_vfiprintf_r+0x1e>
 802432a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 802432c:	b90b      	cbnz	r3, 8024332 <_vfiprintf_r+0x1e>
 802432e:	f7fe fc49 	bl	8022bc4 <__sinit>
 8024332:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8024334:	07d8      	lsls	r0, r3, #31
 8024336:	d405      	bmi.n	8024344 <_vfiprintf_r+0x30>
 8024338:	89bb      	ldrh	r3, [r7, #12]
 802433a:	0599      	lsls	r1, r3, #22
 802433c:	d402      	bmi.n	8024344 <_vfiprintf_r+0x30>
 802433e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8024340:	f7fe ff00 	bl	8023144 <__retarget_lock_acquire_recursive>
 8024344:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8024348:	049a      	lsls	r2, r3, #18
 802434a:	d406      	bmi.n	802435a <_vfiprintf_r+0x46>
 802434c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8024350:	81bb      	strh	r3, [r7, #12]
 8024352:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8024354:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8024358:	667b      	str	r3, [r7, #100]	; 0x64
 802435a:	89bb      	ldrh	r3, [r7, #12]
 802435c:	071e      	lsls	r6, r3, #28
 802435e:	d501      	bpl.n	8024364 <_vfiprintf_r+0x50>
 8024360:	693b      	ldr	r3, [r7, #16]
 8024362:	b9bb      	cbnz	r3, 8024394 <_vfiprintf_r+0x80>
 8024364:	4639      	mov	r1, r7
 8024366:	4648      	mov	r0, r9
 8024368:	f7fd fc60 	bl	8021c2c <__swsetup_r>
 802436c:	b190      	cbz	r0, 8024394 <_vfiprintf_r+0x80>
 802436e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8024370:	07d8      	lsls	r0, r3, #31
 8024372:	d508      	bpl.n	8024386 <_vfiprintf_r+0x72>
 8024374:	f04f 33ff 	mov.w	r3, #4294967295
 8024378:	9302      	str	r3, [sp, #8]
 802437a:	9802      	ldr	r0, [sp, #8]
 802437c:	b039      	add	sp, #228	; 0xe4
 802437e:	ecbd 8b02 	vpop	{d8}
 8024382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024386:	89bb      	ldrh	r3, [r7, #12]
 8024388:	0599      	lsls	r1, r3, #22
 802438a:	d4f3      	bmi.n	8024374 <_vfiprintf_r+0x60>
 802438c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 802438e:	f7fe feda 	bl	8023146 <__retarget_lock_release_recursive>
 8024392:	e7ef      	b.n	8024374 <_vfiprintf_r+0x60>
 8024394:	89bb      	ldrh	r3, [r7, #12]
 8024396:	f003 021a 	and.w	r2, r3, #26
 802439a:	2a0a      	cmp	r2, #10
 802439c:	d116      	bne.n	80243cc <_vfiprintf_r+0xb8>
 802439e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80243a2:	2a00      	cmp	r2, #0
 80243a4:	db12      	blt.n	80243cc <_vfiprintf_r+0xb8>
 80243a6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80243a8:	07d2      	lsls	r2, r2, #31
 80243aa:	d404      	bmi.n	80243b6 <_vfiprintf_r+0xa2>
 80243ac:	059e      	lsls	r6, r3, #22
 80243ae:	d402      	bmi.n	80243b6 <_vfiprintf_r+0xa2>
 80243b0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80243b2:	f7fe fec8 	bl	8023146 <__retarget_lock_release_recursive>
 80243b6:	9a01      	ldr	r2, [sp, #4]
 80243b8:	462b      	mov	r3, r5
 80243ba:	4639      	mov	r1, r7
 80243bc:	4648      	mov	r0, r9
 80243be:	b039      	add	sp, #228	; 0xe4
 80243c0:	ecbd 8b02 	vpop	{d8}
 80243c4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80243c8:	f000 bc3a 	b.w	8024c40 <__sbprintf>
 80243cc:	2300      	movs	r3, #0
 80243ce:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 80243d2:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80243d6:	ae0f      	add	r6, sp, #60	; 0x3c
 80243d8:	ee08 3a10 	vmov	s16, r3
 80243dc:	960c      	str	r6, [sp, #48]	; 0x30
 80243de:	9307      	str	r3, [sp, #28]
 80243e0:	9302      	str	r3, [sp, #8]
 80243e2:	9b01      	ldr	r3, [sp, #4]
 80243e4:	461d      	mov	r5, r3
 80243e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80243ea:	b10a      	cbz	r2, 80243f0 <_vfiprintf_r+0xdc>
 80243ec:	2a25      	cmp	r2, #37	; 0x25
 80243ee:	d1f9      	bne.n	80243e4 <_vfiprintf_r+0xd0>
 80243f0:	9b01      	ldr	r3, [sp, #4]
 80243f2:	ebb5 0803 	subs.w	r8, r5, r3
 80243f6:	d00d      	beq.n	8024414 <_vfiprintf_r+0x100>
 80243f8:	e9c6 3800 	strd	r3, r8, [r6]
 80243fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80243fe:	4443      	add	r3, r8
 8024400:	930e      	str	r3, [sp, #56]	; 0x38
 8024402:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8024404:	3301      	adds	r3, #1
 8024406:	2b07      	cmp	r3, #7
 8024408:	930d      	str	r3, [sp, #52]	; 0x34
 802440a:	dc75      	bgt.n	80244f8 <_vfiprintf_r+0x1e4>
 802440c:	3608      	adds	r6, #8
 802440e:	9b02      	ldr	r3, [sp, #8]
 8024410:	4443      	add	r3, r8
 8024412:	9302      	str	r3, [sp, #8]
 8024414:	782b      	ldrb	r3, [r5, #0]
 8024416:	2b00      	cmp	r3, #0
 8024418:	f000 83d6 	beq.w	8024bc8 <_vfiprintf_r+0x8b4>
 802441c:	2300      	movs	r3, #0
 802441e:	f04f 31ff 	mov.w	r1, #4294967295
 8024422:	1c6a      	adds	r2, r5, #1
 8024424:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 8024428:	9100      	str	r1, [sp, #0]
 802442a:	9303      	str	r3, [sp, #12]
 802442c:	469a      	mov	sl, r3
 802442e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8024432:	9201      	str	r2, [sp, #4]
 8024434:	f1a3 0220 	sub.w	r2, r3, #32
 8024438:	2a5a      	cmp	r2, #90	; 0x5a
 802443a:	f200 831f 	bhi.w	8024a7c <_vfiprintf_r+0x768>
 802443e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8024442:	009b      	.short	0x009b
 8024444:	031d031d 	.word	0x031d031d
 8024448:	031d00a3 	.word	0x031d00a3
 802444c:	031d031d 	.word	0x031d031d
 8024450:	031d0082 	.word	0x031d0082
 8024454:	00a6031d 	.word	0x00a6031d
 8024458:	031d00b0 	.word	0x031d00b0
 802445c:	00b200ad 	.word	0x00b200ad
 8024460:	00cd031d 	.word	0x00cd031d
 8024464:	00d000d0 	.word	0x00d000d0
 8024468:	00d000d0 	.word	0x00d000d0
 802446c:	00d000d0 	.word	0x00d000d0
 8024470:	00d000d0 	.word	0x00d000d0
 8024474:	031d00d0 	.word	0x031d00d0
 8024478:	031d031d 	.word	0x031d031d
 802447c:	031d031d 	.word	0x031d031d
 8024480:	031d031d 	.word	0x031d031d
 8024484:	031d031d 	.word	0x031d031d
 8024488:	010800fa 	.word	0x010800fa
 802448c:	031d031d 	.word	0x031d031d
 8024490:	031d031d 	.word	0x031d031d
 8024494:	031d031d 	.word	0x031d031d
 8024498:	031d031d 	.word	0x031d031d
 802449c:	031d031d 	.word	0x031d031d
 80244a0:	031d0158 	.word	0x031d0158
 80244a4:	031d031d 	.word	0x031d031d
 80244a8:	031d01a1 	.word	0x031d01a1
 80244ac:	031d027e 	.word	0x031d027e
 80244b0:	029e031d 	.word	0x029e031d
 80244b4:	031d031d 	.word	0x031d031d
 80244b8:	031d031d 	.word	0x031d031d
 80244bc:	031d031d 	.word	0x031d031d
 80244c0:	031d031d 	.word	0x031d031d
 80244c4:	031d031d 	.word	0x031d031d
 80244c8:	010a00fa 	.word	0x010a00fa
 80244cc:	031d031d 	.word	0x031d031d
 80244d0:	00e0031d 	.word	0x00e0031d
 80244d4:	00f4010a 	.word	0x00f4010a
 80244d8:	00ed031d 	.word	0x00ed031d
 80244dc:	0136031d 	.word	0x0136031d
 80244e0:	018f015a 	.word	0x018f015a
 80244e4:	031d00f4 	.word	0x031d00f4
 80244e8:	009901a1 	.word	0x009901a1
 80244ec:	031d0280 	.word	0x031d0280
 80244f0:	0065031d 	.word	0x0065031d
 80244f4:	0099031d 	.word	0x0099031d
 80244f8:	aa0c      	add	r2, sp, #48	; 0x30
 80244fa:	4639      	mov	r1, r7
 80244fc:	4648      	mov	r0, r9
 80244fe:	f7ff fed7 	bl	80242b0 <__sprint_r>
 8024502:	2800      	cmp	r0, #0
 8024504:	f040 833f 	bne.w	8024b86 <_vfiprintf_r+0x872>
 8024508:	ae0f      	add	r6, sp, #60	; 0x3c
 802450a:	e780      	b.n	802440e <_vfiprintf_r+0xfa>
 802450c:	4a9c      	ldr	r2, [pc, #624]	; (8024780 <_vfiprintf_r+0x46c>)
 802450e:	9205      	str	r2, [sp, #20]
 8024510:	f01a 0220 	ands.w	r2, sl, #32
 8024514:	f000 8235 	beq.w	8024982 <_vfiprintf_r+0x66e>
 8024518:	3407      	adds	r4, #7
 802451a:	f024 0207 	bic.w	r2, r4, #7
 802451e:	4693      	mov	fp, r2
 8024520:	6855      	ldr	r5, [r2, #4]
 8024522:	f85b 4b08 	ldr.w	r4, [fp], #8
 8024526:	f01a 0f01 	tst.w	sl, #1
 802452a:	d009      	beq.n	8024540 <_vfiprintf_r+0x22c>
 802452c:	ea54 0205 	orrs.w	r2, r4, r5
 8024530:	bf1f      	itttt	ne
 8024532:	2230      	movne	r2, #48	; 0x30
 8024534:	f88d 202c 	strbne.w	r2, [sp, #44]	; 0x2c
 8024538:	f88d 302d 	strbne.w	r3, [sp, #45]	; 0x2d
 802453c:	f04a 0a02 	orrne.w	sl, sl, #2
 8024540:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8024544:	e11a      	b.n	802477c <_vfiprintf_r+0x468>
 8024546:	4648      	mov	r0, r9
 8024548:	f7fe fdf6 	bl	8023138 <_localeconv_r>
 802454c:	6843      	ldr	r3, [r0, #4]
 802454e:	4618      	mov	r0, r3
 8024550:	ee08 3a10 	vmov	s16, r3
 8024554:	f7db fe4c 	bl	80001f0 <strlen>
 8024558:	9007      	str	r0, [sp, #28]
 802455a:	4648      	mov	r0, r9
 802455c:	f7fe fdec 	bl	8023138 <_localeconv_r>
 8024560:	6883      	ldr	r3, [r0, #8]
 8024562:	9306      	str	r3, [sp, #24]
 8024564:	9b07      	ldr	r3, [sp, #28]
 8024566:	b12b      	cbz	r3, 8024574 <_vfiprintf_r+0x260>
 8024568:	9b06      	ldr	r3, [sp, #24]
 802456a:	b11b      	cbz	r3, 8024574 <_vfiprintf_r+0x260>
 802456c:	781b      	ldrb	r3, [r3, #0]
 802456e:	b10b      	cbz	r3, 8024574 <_vfiprintf_r+0x260>
 8024570:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8024574:	9a01      	ldr	r2, [sp, #4]
 8024576:	e75a      	b.n	802442e <_vfiprintf_r+0x11a>
 8024578:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 802457c:	2b00      	cmp	r3, #0
 802457e:	d1f9      	bne.n	8024574 <_vfiprintf_r+0x260>
 8024580:	2320      	movs	r3, #32
 8024582:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 8024586:	e7f5      	b.n	8024574 <_vfiprintf_r+0x260>
 8024588:	f04a 0a01 	orr.w	sl, sl, #1
 802458c:	e7f2      	b.n	8024574 <_vfiprintf_r+0x260>
 802458e:	f854 3b04 	ldr.w	r3, [r4], #4
 8024592:	9303      	str	r3, [sp, #12]
 8024594:	2b00      	cmp	r3, #0
 8024596:	daed      	bge.n	8024574 <_vfiprintf_r+0x260>
 8024598:	425b      	negs	r3, r3
 802459a:	9303      	str	r3, [sp, #12]
 802459c:	f04a 0a04 	orr.w	sl, sl, #4
 80245a0:	e7e8      	b.n	8024574 <_vfiprintf_r+0x260>
 80245a2:	232b      	movs	r3, #43	; 0x2b
 80245a4:	e7ed      	b.n	8024582 <_vfiprintf_r+0x26e>
 80245a6:	9a01      	ldr	r2, [sp, #4]
 80245a8:	f812 3b01 	ldrb.w	r3, [r2], #1
 80245ac:	2b2a      	cmp	r3, #42	; 0x2a
 80245ae:	d112      	bne.n	80245d6 <_vfiprintf_r+0x2c2>
 80245b0:	f854 0b04 	ldr.w	r0, [r4], #4
 80245b4:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 80245b8:	e9cd 3200 	strd	r3, r2, [sp]
 80245bc:	e7da      	b.n	8024574 <_vfiprintf_r+0x260>
 80245be:	9b00      	ldr	r3, [sp, #0]
 80245c0:	200a      	movs	r0, #10
 80245c2:	fb00 1303 	mla	r3, r0, r3, r1
 80245c6:	9300      	str	r3, [sp, #0]
 80245c8:	f812 3b01 	ldrb.w	r3, [r2], #1
 80245cc:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80245d0:	2909      	cmp	r1, #9
 80245d2:	d9f4      	bls.n	80245be <_vfiprintf_r+0x2aa>
 80245d4:	e72d      	b.n	8024432 <_vfiprintf_r+0x11e>
 80245d6:	2100      	movs	r1, #0
 80245d8:	9100      	str	r1, [sp, #0]
 80245da:	e7f7      	b.n	80245cc <_vfiprintf_r+0x2b8>
 80245dc:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 80245e0:	e7c8      	b.n	8024574 <_vfiprintf_r+0x260>
 80245e2:	2100      	movs	r1, #0
 80245e4:	9a01      	ldr	r2, [sp, #4]
 80245e6:	9103      	str	r1, [sp, #12]
 80245e8:	9903      	ldr	r1, [sp, #12]
 80245ea:	3b30      	subs	r3, #48	; 0x30
 80245ec:	200a      	movs	r0, #10
 80245ee:	fb00 3301 	mla	r3, r0, r1, r3
 80245f2:	9303      	str	r3, [sp, #12]
 80245f4:	f812 3b01 	ldrb.w	r3, [r2], #1
 80245f8:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80245fc:	2909      	cmp	r1, #9
 80245fe:	d9f3      	bls.n	80245e8 <_vfiprintf_r+0x2d4>
 8024600:	e717      	b.n	8024432 <_vfiprintf_r+0x11e>
 8024602:	9b01      	ldr	r3, [sp, #4]
 8024604:	781b      	ldrb	r3, [r3, #0]
 8024606:	2b68      	cmp	r3, #104	; 0x68
 8024608:	bf01      	itttt	eq
 802460a:	9b01      	ldreq	r3, [sp, #4]
 802460c:	3301      	addeq	r3, #1
 802460e:	9301      	streq	r3, [sp, #4]
 8024610:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8024614:	bf18      	it	ne
 8024616:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 802461a:	e7ab      	b.n	8024574 <_vfiprintf_r+0x260>
 802461c:	9b01      	ldr	r3, [sp, #4]
 802461e:	781b      	ldrb	r3, [r3, #0]
 8024620:	2b6c      	cmp	r3, #108	; 0x6c
 8024622:	d105      	bne.n	8024630 <_vfiprintf_r+0x31c>
 8024624:	9b01      	ldr	r3, [sp, #4]
 8024626:	3301      	adds	r3, #1
 8024628:	9301      	str	r3, [sp, #4]
 802462a:	f04a 0a20 	orr.w	sl, sl, #32
 802462e:	e7a1      	b.n	8024574 <_vfiprintf_r+0x260>
 8024630:	f04a 0a10 	orr.w	sl, sl, #16
 8024634:	e79e      	b.n	8024574 <_vfiprintf_r+0x260>
 8024636:	46a3      	mov	fp, r4
 8024638:	2100      	movs	r1, #0
 802463a:	f85b 3b04 	ldr.w	r3, [fp], #4
 802463e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8024642:	f88d 102b 	strb.w	r1, [sp, #43]	; 0x2b
 8024646:	2301      	movs	r3, #1
 8024648:	9300      	str	r3, [sp, #0]
 802464a:	460d      	mov	r5, r1
 802464c:	f10d 087c 	add.w	r8, sp, #124	; 0x7c
 8024650:	e0ad      	b.n	80247ae <_vfiprintf_r+0x49a>
 8024652:	f04a 0a10 	orr.w	sl, sl, #16
 8024656:	f01a 0f20 	tst.w	sl, #32
 802465a:	d011      	beq.n	8024680 <_vfiprintf_r+0x36c>
 802465c:	3407      	adds	r4, #7
 802465e:	f024 0307 	bic.w	r3, r4, #7
 8024662:	469b      	mov	fp, r3
 8024664:	685d      	ldr	r5, [r3, #4]
 8024666:	f85b 4b08 	ldr.w	r4, [fp], #8
 802466a:	2d00      	cmp	r5, #0
 802466c:	da06      	bge.n	802467c <_vfiprintf_r+0x368>
 802466e:	4264      	negs	r4, r4
 8024670:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8024674:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8024678:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 802467c:	2301      	movs	r3, #1
 802467e:	e04a      	b.n	8024716 <_vfiprintf_r+0x402>
 8024680:	46a3      	mov	fp, r4
 8024682:	f01a 0f10 	tst.w	sl, #16
 8024686:	f85b 5b04 	ldr.w	r5, [fp], #4
 802468a:	d002      	beq.n	8024692 <_vfiprintf_r+0x37e>
 802468c:	462c      	mov	r4, r5
 802468e:	17ed      	asrs	r5, r5, #31
 8024690:	e7eb      	b.n	802466a <_vfiprintf_r+0x356>
 8024692:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8024696:	d003      	beq.n	80246a0 <_vfiprintf_r+0x38c>
 8024698:	b22c      	sxth	r4, r5
 802469a:	f345 35c0 	sbfx	r5, r5, #15, #1
 802469e:	e7e4      	b.n	802466a <_vfiprintf_r+0x356>
 80246a0:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80246a4:	d0f2      	beq.n	802468c <_vfiprintf_r+0x378>
 80246a6:	b26c      	sxtb	r4, r5
 80246a8:	f345 15c0 	sbfx	r5, r5, #7, #1
 80246ac:	e7dd      	b.n	802466a <_vfiprintf_r+0x356>
 80246ae:	f01a 0f20 	tst.w	sl, #32
 80246b2:	f104 0b04 	add.w	fp, r4, #4
 80246b6:	d007      	beq.n	80246c8 <_vfiprintf_r+0x3b4>
 80246b8:	9a02      	ldr	r2, [sp, #8]
 80246ba:	6823      	ldr	r3, [r4, #0]
 80246bc:	9902      	ldr	r1, [sp, #8]
 80246be:	17d2      	asrs	r2, r2, #31
 80246c0:	e9c3 1200 	strd	r1, r2, [r3]
 80246c4:	465c      	mov	r4, fp
 80246c6:	e68c      	b.n	80243e2 <_vfiprintf_r+0xce>
 80246c8:	f01a 0f10 	tst.w	sl, #16
 80246cc:	d003      	beq.n	80246d6 <_vfiprintf_r+0x3c2>
 80246ce:	6823      	ldr	r3, [r4, #0]
 80246d0:	9a02      	ldr	r2, [sp, #8]
 80246d2:	601a      	str	r2, [r3, #0]
 80246d4:	e7f6      	b.n	80246c4 <_vfiprintf_r+0x3b0>
 80246d6:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80246da:	d003      	beq.n	80246e4 <_vfiprintf_r+0x3d0>
 80246dc:	6823      	ldr	r3, [r4, #0]
 80246de:	9a02      	ldr	r2, [sp, #8]
 80246e0:	801a      	strh	r2, [r3, #0]
 80246e2:	e7ef      	b.n	80246c4 <_vfiprintf_r+0x3b0>
 80246e4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80246e8:	d0f1      	beq.n	80246ce <_vfiprintf_r+0x3ba>
 80246ea:	6823      	ldr	r3, [r4, #0]
 80246ec:	9a02      	ldr	r2, [sp, #8]
 80246ee:	701a      	strb	r2, [r3, #0]
 80246f0:	e7e8      	b.n	80246c4 <_vfiprintf_r+0x3b0>
 80246f2:	f04a 0a10 	orr.w	sl, sl, #16
 80246f6:	f01a 0320 	ands.w	r3, sl, #32
 80246fa:	d01f      	beq.n	802473c <_vfiprintf_r+0x428>
 80246fc:	3407      	adds	r4, #7
 80246fe:	f024 0307 	bic.w	r3, r4, #7
 8024702:	469b      	mov	fp, r3
 8024704:	685d      	ldr	r5, [r3, #4]
 8024706:	f85b 4b08 	ldr.w	r4, [fp], #8
 802470a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 802470e:	2300      	movs	r3, #0
 8024710:	2200      	movs	r2, #0
 8024712:	f88d 202b 	strb.w	r2, [sp, #43]	; 0x2b
 8024716:	9a00      	ldr	r2, [sp, #0]
 8024718:	3201      	adds	r2, #1
 802471a:	f000 8262 	beq.w	8024be2 <_vfiprintf_r+0x8ce>
 802471e:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8024722:	9204      	str	r2, [sp, #16]
 8024724:	ea54 0205 	orrs.w	r2, r4, r5
 8024728:	f040 8261 	bne.w	8024bee <_vfiprintf_r+0x8da>
 802472c:	9a00      	ldr	r2, [sp, #0]
 802472e:	2a00      	cmp	r2, #0
 8024730:	f000 8199 	beq.w	8024a66 <_vfiprintf_r+0x752>
 8024734:	2b01      	cmp	r3, #1
 8024736:	f040 825d 	bne.w	8024bf4 <_vfiprintf_r+0x8e0>
 802473a:	e139      	b.n	80249b0 <_vfiprintf_r+0x69c>
 802473c:	46a3      	mov	fp, r4
 802473e:	f01a 0510 	ands.w	r5, sl, #16
 8024742:	f85b 4b04 	ldr.w	r4, [fp], #4
 8024746:	d001      	beq.n	802474c <_vfiprintf_r+0x438>
 8024748:	461d      	mov	r5, r3
 802474a:	e7de      	b.n	802470a <_vfiprintf_r+0x3f6>
 802474c:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 8024750:	d001      	beq.n	8024756 <_vfiprintf_r+0x442>
 8024752:	b2a4      	uxth	r4, r4
 8024754:	e7d9      	b.n	802470a <_vfiprintf_r+0x3f6>
 8024756:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 802475a:	d0d6      	beq.n	802470a <_vfiprintf_r+0x3f6>
 802475c:	b2e4      	uxtb	r4, r4
 802475e:	e7f3      	b.n	8024748 <_vfiprintf_r+0x434>
 8024760:	2330      	movs	r3, #48	; 0x30
 8024762:	46a3      	mov	fp, r4
 8024764:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 8024768:	2378      	movs	r3, #120	; 0x78
 802476a:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
 802476e:	f85b 4b04 	ldr.w	r4, [fp], #4
 8024772:	4b03      	ldr	r3, [pc, #12]	; (8024780 <_vfiprintf_r+0x46c>)
 8024774:	9305      	str	r3, [sp, #20]
 8024776:	2500      	movs	r5, #0
 8024778:	f04a 0a02 	orr.w	sl, sl, #2
 802477c:	2302      	movs	r3, #2
 802477e:	e7c7      	b.n	8024710 <_vfiprintf_r+0x3fc>
 8024780:	080707cc 	.word	0x080707cc
 8024784:	9b00      	ldr	r3, [sp, #0]
 8024786:	46a3      	mov	fp, r4
 8024788:	2500      	movs	r5, #0
 802478a:	1c5c      	adds	r4, r3, #1
 802478c:	f85b 8b04 	ldr.w	r8, [fp], #4
 8024790:	f88d 502b 	strb.w	r5, [sp, #43]	; 0x2b
 8024794:	f000 80ce 	beq.w	8024934 <_vfiprintf_r+0x620>
 8024798:	461a      	mov	r2, r3
 802479a:	4629      	mov	r1, r5
 802479c:	4640      	mov	r0, r8
 802479e:	f7db fd2f 	bl	8000200 <memchr>
 80247a2:	2800      	cmp	r0, #0
 80247a4:	f000 8174 	beq.w	8024a90 <_vfiprintf_r+0x77c>
 80247a8:	eba0 0308 	sub.w	r3, r0, r8
 80247ac:	9300      	str	r3, [sp, #0]
 80247ae:	9b00      	ldr	r3, [sp, #0]
 80247b0:	42ab      	cmp	r3, r5
 80247b2:	bfb8      	it	lt
 80247b4:	462b      	movlt	r3, r5
 80247b6:	9304      	str	r3, [sp, #16]
 80247b8:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 80247bc:	b113      	cbz	r3, 80247c4 <_vfiprintf_r+0x4b0>
 80247be:	9b04      	ldr	r3, [sp, #16]
 80247c0:	3301      	adds	r3, #1
 80247c2:	9304      	str	r3, [sp, #16]
 80247c4:	f01a 0302 	ands.w	r3, sl, #2
 80247c8:	9308      	str	r3, [sp, #32]
 80247ca:	bf1e      	ittt	ne
 80247cc:	9b04      	ldrne	r3, [sp, #16]
 80247ce:	3302      	addne	r3, #2
 80247d0:	9304      	strne	r3, [sp, #16]
 80247d2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 80247d6:	9309      	str	r3, [sp, #36]	; 0x24
 80247d8:	d11f      	bne.n	802481a <_vfiprintf_r+0x506>
 80247da:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 80247de:	1a9c      	subs	r4, r3, r2
 80247e0:	2c00      	cmp	r4, #0
 80247e2:	dd1a      	ble.n	802481a <_vfiprintf_r+0x506>
 80247e4:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80247e8:	48aa      	ldr	r0, [pc, #680]	; (8024a94 <_vfiprintf_r+0x780>)
 80247ea:	6030      	str	r0, [r6, #0]
 80247ec:	2c10      	cmp	r4, #16
 80247ee:	f103 0301 	add.w	r3, r3, #1
 80247f2:	f106 0108 	add.w	r1, r6, #8
 80247f6:	f300 8153 	bgt.w	8024aa0 <_vfiprintf_r+0x78c>
 80247fa:	6074      	str	r4, [r6, #4]
 80247fc:	2b07      	cmp	r3, #7
 80247fe:	4414      	add	r4, r2
 8024800:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 8024804:	f340 815e 	ble.w	8024ac4 <_vfiprintf_r+0x7b0>
 8024808:	aa0c      	add	r2, sp, #48	; 0x30
 802480a:	4639      	mov	r1, r7
 802480c:	4648      	mov	r0, r9
 802480e:	f7ff fd4f 	bl	80242b0 <__sprint_r>
 8024812:	2800      	cmp	r0, #0
 8024814:	f040 81b7 	bne.w	8024b86 <_vfiprintf_r+0x872>
 8024818:	ae0f      	add	r6, sp, #60	; 0x3c
 802481a:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 802481e:	b173      	cbz	r3, 802483e <_vfiprintf_r+0x52a>
 8024820:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
 8024824:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8024826:	6032      	str	r2, [r6, #0]
 8024828:	2201      	movs	r2, #1
 802482a:	6072      	str	r2, [r6, #4]
 802482c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 802482e:	3301      	adds	r3, #1
 8024830:	3201      	adds	r2, #1
 8024832:	2b07      	cmp	r3, #7
 8024834:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 8024838:	f300 8146 	bgt.w	8024ac8 <_vfiprintf_r+0x7b4>
 802483c:	3608      	adds	r6, #8
 802483e:	9b08      	ldr	r3, [sp, #32]
 8024840:	b16b      	cbz	r3, 802485e <_vfiprintf_r+0x54a>
 8024842:	aa0b      	add	r2, sp, #44	; 0x2c
 8024844:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8024846:	6032      	str	r2, [r6, #0]
 8024848:	2202      	movs	r2, #2
 802484a:	6072      	str	r2, [r6, #4]
 802484c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 802484e:	3301      	adds	r3, #1
 8024850:	3202      	adds	r2, #2
 8024852:	2b07      	cmp	r3, #7
 8024854:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 8024858:	f300 813f 	bgt.w	8024ada <_vfiprintf_r+0x7c6>
 802485c:	3608      	adds	r6, #8
 802485e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8024860:	2b80      	cmp	r3, #128	; 0x80
 8024862:	d11f      	bne.n	80248a4 <_vfiprintf_r+0x590>
 8024864:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8024868:	1a9c      	subs	r4, r3, r2
 802486a:	2c00      	cmp	r4, #0
 802486c:	dd1a      	ble.n	80248a4 <_vfiprintf_r+0x590>
 802486e:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8024872:	4889      	ldr	r0, [pc, #548]	; (8024a98 <_vfiprintf_r+0x784>)
 8024874:	6030      	str	r0, [r6, #0]
 8024876:	2c10      	cmp	r4, #16
 8024878:	f103 0301 	add.w	r3, r3, #1
 802487c:	f106 0108 	add.w	r1, r6, #8
 8024880:	f300 8134 	bgt.w	8024aec <_vfiprintf_r+0x7d8>
 8024884:	6074      	str	r4, [r6, #4]
 8024886:	2b07      	cmp	r3, #7
 8024888:	4414      	add	r4, r2
 802488a:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 802488e:	f340 813f 	ble.w	8024b10 <_vfiprintf_r+0x7fc>
 8024892:	aa0c      	add	r2, sp, #48	; 0x30
 8024894:	4639      	mov	r1, r7
 8024896:	4648      	mov	r0, r9
 8024898:	f7ff fd0a 	bl	80242b0 <__sprint_r>
 802489c:	2800      	cmp	r0, #0
 802489e:	f040 8172 	bne.w	8024b86 <_vfiprintf_r+0x872>
 80248a2:	ae0f      	add	r6, sp, #60	; 0x3c
 80248a4:	9b00      	ldr	r3, [sp, #0]
 80248a6:	1aec      	subs	r4, r5, r3
 80248a8:	2c00      	cmp	r4, #0
 80248aa:	dd1a      	ble.n	80248e2 <_vfiprintf_r+0x5ce>
 80248ac:	4d7a      	ldr	r5, [pc, #488]	; (8024a98 <_vfiprintf_r+0x784>)
 80248ae:	6035      	str	r5, [r6, #0]
 80248b0:	e9dd 310d 	ldrd	r3, r1, [sp, #52]	; 0x34
 80248b4:	2c10      	cmp	r4, #16
 80248b6:	f103 0301 	add.w	r3, r3, #1
 80248ba:	f106 0208 	add.w	r2, r6, #8
 80248be:	f300 8129 	bgt.w	8024b14 <_vfiprintf_r+0x800>
 80248c2:	6074      	str	r4, [r6, #4]
 80248c4:	2b07      	cmp	r3, #7
 80248c6:	440c      	add	r4, r1
 80248c8:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 80248cc:	f340 8133 	ble.w	8024b36 <_vfiprintf_r+0x822>
 80248d0:	aa0c      	add	r2, sp, #48	; 0x30
 80248d2:	4639      	mov	r1, r7
 80248d4:	4648      	mov	r0, r9
 80248d6:	f7ff fceb 	bl	80242b0 <__sprint_r>
 80248da:	2800      	cmp	r0, #0
 80248dc:	f040 8153 	bne.w	8024b86 <_vfiprintf_r+0x872>
 80248e0:	ae0f      	add	r6, sp, #60	; 0x3c
 80248e2:	9b00      	ldr	r3, [sp, #0]
 80248e4:	980e      	ldr	r0, [sp, #56]	; 0x38
 80248e6:	6073      	str	r3, [r6, #4]
 80248e8:	4418      	add	r0, r3
 80248ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80248ec:	f8c6 8000 	str.w	r8, [r6]
 80248f0:	3301      	adds	r3, #1
 80248f2:	2b07      	cmp	r3, #7
 80248f4:	900e      	str	r0, [sp, #56]	; 0x38
 80248f6:	930d      	str	r3, [sp, #52]	; 0x34
 80248f8:	f300 811f 	bgt.w	8024b3a <_vfiprintf_r+0x826>
 80248fc:	f106 0308 	add.w	r3, r6, #8
 8024900:	f01a 0f04 	tst.w	sl, #4
 8024904:	f040 8121 	bne.w	8024b4a <_vfiprintf_r+0x836>
 8024908:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 802490c:	9904      	ldr	r1, [sp, #16]
 802490e:	428a      	cmp	r2, r1
 8024910:	bfac      	ite	ge
 8024912:	189b      	addge	r3, r3, r2
 8024914:	185b      	addlt	r3, r3, r1
 8024916:	9302      	str	r3, [sp, #8]
 8024918:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 802491a:	b13b      	cbz	r3, 802492c <_vfiprintf_r+0x618>
 802491c:	aa0c      	add	r2, sp, #48	; 0x30
 802491e:	4639      	mov	r1, r7
 8024920:	4648      	mov	r0, r9
 8024922:	f7ff fcc5 	bl	80242b0 <__sprint_r>
 8024926:	2800      	cmp	r0, #0
 8024928:	f040 812d 	bne.w	8024b86 <_vfiprintf_r+0x872>
 802492c:	2300      	movs	r3, #0
 802492e:	930d      	str	r3, [sp, #52]	; 0x34
 8024930:	ae0f      	add	r6, sp, #60	; 0x3c
 8024932:	e6c7      	b.n	80246c4 <_vfiprintf_r+0x3b0>
 8024934:	4640      	mov	r0, r8
 8024936:	f7db fc5b 	bl	80001f0 <strlen>
 802493a:	9000      	str	r0, [sp, #0]
 802493c:	e737      	b.n	80247ae <_vfiprintf_r+0x49a>
 802493e:	f04a 0a10 	orr.w	sl, sl, #16
 8024942:	f01a 0320 	ands.w	r3, sl, #32
 8024946:	d008      	beq.n	802495a <_vfiprintf_r+0x646>
 8024948:	3407      	adds	r4, #7
 802494a:	f024 0307 	bic.w	r3, r4, #7
 802494e:	469b      	mov	fp, r3
 8024950:	685d      	ldr	r5, [r3, #4]
 8024952:	f85b 4b08 	ldr.w	r4, [fp], #8
 8024956:	2301      	movs	r3, #1
 8024958:	e6da      	b.n	8024710 <_vfiprintf_r+0x3fc>
 802495a:	46a3      	mov	fp, r4
 802495c:	f01a 0510 	ands.w	r5, sl, #16
 8024960:	f85b 4b04 	ldr.w	r4, [fp], #4
 8024964:	d001      	beq.n	802496a <_vfiprintf_r+0x656>
 8024966:	461d      	mov	r5, r3
 8024968:	e7f5      	b.n	8024956 <_vfiprintf_r+0x642>
 802496a:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 802496e:	d001      	beq.n	8024974 <_vfiprintf_r+0x660>
 8024970:	b2a4      	uxth	r4, r4
 8024972:	e7f0      	b.n	8024956 <_vfiprintf_r+0x642>
 8024974:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8024978:	d0ed      	beq.n	8024956 <_vfiprintf_r+0x642>
 802497a:	b2e4      	uxtb	r4, r4
 802497c:	e7f3      	b.n	8024966 <_vfiprintf_r+0x652>
 802497e:	4a47      	ldr	r2, [pc, #284]	; (8024a9c <_vfiprintf_r+0x788>)
 8024980:	e5c5      	b.n	802450e <_vfiprintf_r+0x1fa>
 8024982:	46a3      	mov	fp, r4
 8024984:	f01a 0510 	ands.w	r5, sl, #16
 8024988:	f85b 4b04 	ldr.w	r4, [fp], #4
 802498c:	d001      	beq.n	8024992 <_vfiprintf_r+0x67e>
 802498e:	4615      	mov	r5, r2
 8024990:	e5c9      	b.n	8024526 <_vfiprintf_r+0x212>
 8024992:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 8024996:	d001      	beq.n	802499c <_vfiprintf_r+0x688>
 8024998:	b2a4      	uxth	r4, r4
 802499a:	e5c4      	b.n	8024526 <_vfiprintf_r+0x212>
 802499c:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 80249a0:	f43f adc1 	beq.w	8024526 <_vfiprintf_r+0x212>
 80249a4:	b2e4      	uxtb	r4, r4
 80249a6:	e7f2      	b.n	802498e <_vfiprintf_r+0x67a>
 80249a8:	2c0a      	cmp	r4, #10
 80249aa:	f175 0300 	sbcs.w	r3, r5, #0
 80249ae:	d205      	bcs.n	80249bc <_vfiprintf_r+0x6a8>
 80249b0:	3430      	adds	r4, #48	; 0x30
 80249b2:	f88d 40df 	strb.w	r4, [sp, #223]	; 0xdf
 80249b6:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 80249ba:	e137      	b.n	8024c2c <_vfiprintf_r+0x918>
 80249bc:	ab38      	add	r3, sp, #224	; 0xe0
 80249be:	9308      	str	r3, [sp, #32]
 80249c0:	9b04      	ldr	r3, [sp, #16]
 80249c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80249c6:	f04f 0a00 	mov.w	sl, #0
 80249ca:	9309      	str	r3, [sp, #36]	; 0x24
 80249cc:	9b08      	ldr	r3, [sp, #32]
 80249ce:	220a      	movs	r2, #10
 80249d0:	f103 38ff 	add.w	r8, r3, #4294967295
 80249d4:	4620      	mov	r0, r4
 80249d6:	2300      	movs	r3, #0
 80249d8:	4629      	mov	r1, r5
 80249da:	f7dc f945 	bl	8000c68 <__aeabi_uldivmod>
 80249de:	9b08      	ldr	r3, [sp, #32]
 80249e0:	3230      	adds	r2, #48	; 0x30
 80249e2:	f803 2c01 	strb.w	r2, [r3, #-1]
 80249e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80249e8:	f10a 0a01 	add.w	sl, sl, #1
 80249ec:	b1db      	cbz	r3, 8024a26 <_vfiprintf_r+0x712>
 80249ee:	9b06      	ldr	r3, [sp, #24]
 80249f0:	781b      	ldrb	r3, [r3, #0]
 80249f2:	4553      	cmp	r3, sl
 80249f4:	d117      	bne.n	8024a26 <_vfiprintf_r+0x712>
 80249f6:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 80249fa:	d014      	beq.n	8024a26 <_vfiprintf_r+0x712>
 80249fc:	2c0a      	cmp	r4, #10
 80249fe:	f175 0300 	sbcs.w	r3, r5, #0
 8024a02:	d310      	bcc.n	8024a26 <_vfiprintf_r+0x712>
 8024a04:	9b07      	ldr	r3, [sp, #28]
 8024a06:	eba8 0803 	sub.w	r8, r8, r3
 8024a0a:	461a      	mov	r2, r3
 8024a0c:	ee18 1a10 	vmov	r1, s16
 8024a10:	4640      	mov	r0, r8
 8024a12:	f7ff fbb2 	bl	802417a <strncpy>
 8024a16:	9b06      	ldr	r3, [sp, #24]
 8024a18:	785b      	ldrb	r3, [r3, #1]
 8024a1a:	b1a3      	cbz	r3, 8024a46 <_vfiprintf_r+0x732>
 8024a1c:	9b06      	ldr	r3, [sp, #24]
 8024a1e:	3301      	adds	r3, #1
 8024a20:	9306      	str	r3, [sp, #24]
 8024a22:	f04f 0a00 	mov.w	sl, #0
 8024a26:	2300      	movs	r3, #0
 8024a28:	220a      	movs	r2, #10
 8024a2a:	4620      	mov	r0, r4
 8024a2c:	4629      	mov	r1, r5
 8024a2e:	f7dc f91b 	bl	8000c68 <__aeabi_uldivmod>
 8024a32:	2c0a      	cmp	r4, #10
 8024a34:	f175 0300 	sbcs.w	r3, r5, #0
 8024a38:	f0c0 80f8 	bcc.w	8024c2c <_vfiprintf_r+0x918>
 8024a3c:	4604      	mov	r4, r0
 8024a3e:	460d      	mov	r5, r1
 8024a40:	f8cd 8020 	str.w	r8, [sp, #32]
 8024a44:	e7c2      	b.n	80249cc <_vfiprintf_r+0x6b8>
 8024a46:	469a      	mov	sl, r3
 8024a48:	e7ed      	b.n	8024a26 <_vfiprintf_r+0x712>
 8024a4a:	f004 030f 	and.w	r3, r4, #15
 8024a4e:	9a05      	ldr	r2, [sp, #20]
 8024a50:	0924      	lsrs	r4, r4, #4
 8024a52:	5cd3      	ldrb	r3, [r2, r3]
 8024a54:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8024a58:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8024a5c:	092d      	lsrs	r5, r5, #4
 8024a5e:	ea54 0305 	orrs.w	r3, r4, r5
 8024a62:	d1f2      	bne.n	8024a4a <_vfiprintf_r+0x736>
 8024a64:	e0e2      	b.n	8024c2c <_vfiprintf_r+0x918>
 8024a66:	b933      	cbnz	r3, 8024a76 <_vfiprintf_r+0x762>
 8024a68:	f01a 0f01 	tst.w	sl, #1
 8024a6c:	d003      	beq.n	8024a76 <_vfiprintf_r+0x762>
 8024a6e:	2330      	movs	r3, #48	; 0x30
 8024a70:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
 8024a74:	e79f      	b.n	80249b6 <_vfiprintf_r+0x6a2>
 8024a76:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 8024a7a:	e0d7      	b.n	8024c2c <_vfiprintf_r+0x918>
 8024a7c:	2b00      	cmp	r3, #0
 8024a7e:	f000 80a3 	beq.w	8024bc8 <_vfiprintf_r+0x8b4>
 8024a82:	2100      	movs	r1, #0
 8024a84:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8024a88:	f88d 102b 	strb.w	r1, [sp, #43]	; 0x2b
 8024a8c:	46a3      	mov	fp, r4
 8024a8e:	e5da      	b.n	8024646 <_vfiprintf_r+0x332>
 8024a90:	4605      	mov	r5, r0
 8024a92:	e68c      	b.n	80247ae <_vfiprintf_r+0x49a>
 8024a94:	08070a04 	.word	0x08070a04
 8024a98:	08070a14 	.word	0x08070a14
 8024a9c:	080707dd 	.word	0x080707dd
 8024aa0:	2010      	movs	r0, #16
 8024aa2:	4402      	add	r2, r0
 8024aa4:	2b07      	cmp	r3, #7
 8024aa6:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 8024aaa:	6070      	str	r0, [r6, #4]
 8024aac:	dd07      	ble.n	8024abe <_vfiprintf_r+0x7aa>
 8024aae:	aa0c      	add	r2, sp, #48	; 0x30
 8024ab0:	4639      	mov	r1, r7
 8024ab2:	4648      	mov	r0, r9
 8024ab4:	f7ff fbfc 	bl	80242b0 <__sprint_r>
 8024ab8:	2800      	cmp	r0, #0
 8024aba:	d164      	bne.n	8024b86 <_vfiprintf_r+0x872>
 8024abc:	a90f      	add	r1, sp, #60	; 0x3c
 8024abe:	3c10      	subs	r4, #16
 8024ac0:	460e      	mov	r6, r1
 8024ac2:	e68f      	b.n	80247e4 <_vfiprintf_r+0x4d0>
 8024ac4:	460e      	mov	r6, r1
 8024ac6:	e6a8      	b.n	802481a <_vfiprintf_r+0x506>
 8024ac8:	aa0c      	add	r2, sp, #48	; 0x30
 8024aca:	4639      	mov	r1, r7
 8024acc:	4648      	mov	r0, r9
 8024ace:	f7ff fbef 	bl	80242b0 <__sprint_r>
 8024ad2:	2800      	cmp	r0, #0
 8024ad4:	d157      	bne.n	8024b86 <_vfiprintf_r+0x872>
 8024ad6:	ae0f      	add	r6, sp, #60	; 0x3c
 8024ad8:	e6b1      	b.n	802483e <_vfiprintf_r+0x52a>
 8024ada:	aa0c      	add	r2, sp, #48	; 0x30
 8024adc:	4639      	mov	r1, r7
 8024ade:	4648      	mov	r0, r9
 8024ae0:	f7ff fbe6 	bl	80242b0 <__sprint_r>
 8024ae4:	2800      	cmp	r0, #0
 8024ae6:	d14e      	bne.n	8024b86 <_vfiprintf_r+0x872>
 8024ae8:	ae0f      	add	r6, sp, #60	; 0x3c
 8024aea:	e6b8      	b.n	802485e <_vfiprintf_r+0x54a>
 8024aec:	2010      	movs	r0, #16
 8024aee:	4402      	add	r2, r0
 8024af0:	2b07      	cmp	r3, #7
 8024af2:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 8024af6:	6070      	str	r0, [r6, #4]
 8024af8:	dd07      	ble.n	8024b0a <_vfiprintf_r+0x7f6>
 8024afa:	aa0c      	add	r2, sp, #48	; 0x30
 8024afc:	4639      	mov	r1, r7
 8024afe:	4648      	mov	r0, r9
 8024b00:	f7ff fbd6 	bl	80242b0 <__sprint_r>
 8024b04:	2800      	cmp	r0, #0
 8024b06:	d13e      	bne.n	8024b86 <_vfiprintf_r+0x872>
 8024b08:	a90f      	add	r1, sp, #60	; 0x3c
 8024b0a:	3c10      	subs	r4, #16
 8024b0c:	460e      	mov	r6, r1
 8024b0e:	e6ae      	b.n	802486e <_vfiprintf_r+0x55a>
 8024b10:	460e      	mov	r6, r1
 8024b12:	e6c7      	b.n	80248a4 <_vfiprintf_r+0x590>
 8024b14:	2010      	movs	r0, #16
 8024b16:	4401      	add	r1, r0
 8024b18:	2b07      	cmp	r3, #7
 8024b1a:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8024b1e:	6070      	str	r0, [r6, #4]
 8024b20:	dd06      	ble.n	8024b30 <_vfiprintf_r+0x81c>
 8024b22:	aa0c      	add	r2, sp, #48	; 0x30
 8024b24:	4639      	mov	r1, r7
 8024b26:	4648      	mov	r0, r9
 8024b28:	f7ff fbc2 	bl	80242b0 <__sprint_r>
 8024b2c:	bb58      	cbnz	r0, 8024b86 <_vfiprintf_r+0x872>
 8024b2e:	aa0f      	add	r2, sp, #60	; 0x3c
 8024b30:	3c10      	subs	r4, #16
 8024b32:	4616      	mov	r6, r2
 8024b34:	e6bb      	b.n	80248ae <_vfiprintf_r+0x59a>
 8024b36:	4616      	mov	r6, r2
 8024b38:	e6d3      	b.n	80248e2 <_vfiprintf_r+0x5ce>
 8024b3a:	aa0c      	add	r2, sp, #48	; 0x30
 8024b3c:	4639      	mov	r1, r7
 8024b3e:	4648      	mov	r0, r9
 8024b40:	f7ff fbb6 	bl	80242b0 <__sprint_r>
 8024b44:	b9f8      	cbnz	r0, 8024b86 <_vfiprintf_r+0x872>
 8024b46:	ab0f      	add	r3, sp, #60	; 0x3c
 8024b48:	e6da      	b.n	8024900 <_vfiprintf_r+0x5ec>
 8024b4a:	e9dd 2103 	ldrd	r2, r1, [sp, #12]
 8024b4e:	1a54      	subs	r4, r2, r1
 8024b50:	2c00      	cmp	r4, #0
 8024b52:	f77f aed9 	ble.w	8024908 <_vfiprintf_r+0x5f4>
 8024b56:	4d39      	ldr	r5, [pc, #228]	; (8024c3c <_vfiprintf_r+0x928>)
 8024b58:	2610      	movs	r6, #16
 8024b5a:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 8024b5e:	2c10      	cmp	r4, #16
 8024b60:	f102 0201 	add.w	r2, r2, #1
 8024b64:	601d      	str	r5, [r3, #0]
 8024b66:	dc1d      	bgt.n	8024ba4 <_vfiprintf_r+0x890>
 8024b68:	605c      	str	r4, [r3, #4]
 8024b6a:	2a07      	cmp	r2, #7
 8024b6c:	440c      	add	r4, r1
 8024b6e:	e9cd 240d 	strd	r2, r4, [sp, #52]	; 0x34
 8024b72:	f77f aec9 	ble.w	8024908 <_vfiprintf_r+0x5f4>
 8024b76:	aa0c      	add	r2, sp, #48	; 0x30
 8024b78:	4639      	mov	r1, r7
 8024b7a:	4648      	mov	r0, r9
 8024b7c:	f7ff fb98 	bl	80242b0 <__sprint_r>
 8024b80:	2800      	cmp	r0, #0
 8024b82:	f43f aec1 	beq.w	8024908 <_vfiprintf_r+0x5f4>
 8024b86:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8024b88:	07d9      	lsls	r1, r3, #31
 8024b8a:	d405      	bmi.n	8024b98 <_vfiprintf_r+0x884>
 8024b8c:	89bb      	ldrh	r3, [r7, #12]
 8024b8e:	059a      	lsls	r2, r3, #22
 8024b90:	d402      	bmi.n	8024b98 <_vfiprintf_r+0x884>
 8024b92:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8024b94:	f7fe fad7 	bl	8023146 <__retarget_lock_release_recursive>
 8024b98:	89bb      	ldrh	r3, [r7, #12]
 8024b9a:	065b      	lsls	r3, r3, #25
 8024b9c:	f57f abed 	bpl.w	802437a <_vfiprintf_r+0x66>
 8024ba0:	f7ff bbe8 	b.w	8024374 <_vfiprintf_r+0x60>
 8024ba4:	3110      	adds	r1, #16
 8024ba6:	2a07      	cmp	r2, #7
 8024ba8:	e9cd 210d 	strd	r2, r1, [sp, #52]	; 0x34
 8024bac:	605e      	str	r6, [r3, #4]
 8024bae:	dc02      	bgt.n	8024bb6 <_vfiprintf_r+0x8a2>
 8024bb0:	3308      	adds	r3, #8
 8024bb2:	3c10      	subs	r4, #16
 8024bb4:	e7d1      	b.n	8024b5a <_vfiprintf_r+0x846>
 8024bb6:	aa0c      	add	r2, sp, #48	; 0x30
 8024bb8:	4639      	mov	r1, r7
 8024bba:	4648      	mov	r0, r9
 8024bbc:	f7ff fb78 	bl	80242b0 <__sprint_r>
 8024bc0:	2800      	cmp	r0, #0
 8024bc2:	d1e0      	bne.n	8024b86 <_vfiprintf_r+0x872>
 8024bc4:	ab0f      	add	r3, sp, #60	; 0x3c
 8024bc6:	e7f4      	b.n	8024bb2 <_vfiprintf_r+0x89e>
 8024bc8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8024bca:	b913      	cbnz	r3, 8024bd2 <_vfiprintf_r+0x8be>
 8024bcc:	2300      	movs	r3, #0
 8024bce:	930d      	str	r3, [sp, #52]	; 0x34
 8024bd0:	e7d9      	b.n	8024b86 <_vfiprintf_r+0x872>
 8024bd2:	aa0c      	add	r2, sp, #48	; 0x30
 8024bd4:	4639      	mov	r1, r7
 8024bd6:	4648      	mov	r0, r9
 8024bd8:	f7ff fb6a 	bl	80242b0 <__sprint_r>
 8024bdc:	2800      	cmp	r0, #0
 8024bde:	d0f5      	beq.n	8024bcc <_vfiprintf_r+0x8b8>
 8024be0:	e7d1      	b.n	8024b86 <_vfiprintf_r+0x872>
 8024be2:	ea54 0205 	orrs.w	r2, r4, r5
 8024be6:	f8cd a010 	str.w	sl, [sp, #16]
 8024bea:	f43f ada3 	beq.w	8024734 <_vfiprintf_r+0x420>
 8024bee:	2b01      	cmp	r3, #1
 8024bf0:	f43f aeda 	beq.w	80249a8 <_vfiprintf_r+0x694>
 8024bf4:	2b02      	cmp	r3, #2
 8024bf6:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 8024bfa:	f43f af26 	beq.w	8024a4a <_vfiprintf_r+0x736>
 8024bfe:	f004 0307 	and.w	r3, r4, #7
 8024c02:	08e4      	lsrs	r4, r4, #3
 8024c04:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 8024c08:	08ed      	lsrs	r5, r5, #3
 8024c0a:	3330      	adds	r3, #48	; 0x30
 8024c0c:	ea54 0105 	orrs.w	r1, r4, r5
 8024c10:	4642      	mov	r2, r8
 8024c12:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8024c16:	d1f2      	bne.n	8024bfe <_vfiprintf_r+0x8ea>
 8024c18:	9904      	ldr	r1, [sp, #16]
 8024c1a:	07c8      	lsls	r0, r1, #31
 8024c1c:	d506      	bpl.n	8024c2c <_vfiprintf_r+0x918>
 8024c1e:	2b30      	cmp	r3, #48	; 0x30
 8024c20:	d004      	beq.n	8024c2c <_vfiprintf_r+0x918>
 8024c22:	2330      	movs	r3, #48	; 0x30
 8024c24:	f808 3c01 	strb.w	r3, [r8, #-1]
 8024c28:	f1a2 0802 	sub.w	r8, r2, #2
 8024c2c:	ab38      	add	r3, sp, #224	; 0xe0
 8024c2e:	eba3 0308 	sub.w	r3, r3, r8
 8024c32:	9d00      	ldr	r5, [sp, #0]
 8024c34:	f8dd a010 	ldr.w	sl, [sp, #16]
 8024c38:	9300      	str	r3, [sp, #0]
 8024c3a:	e5b8      	b.n	80247ae <_vfiprintf_r+0x49a>
 8024c3c:	08070a04 	.word	0x08070a04

08024c40 <__sbprintf>:
 8024c40:	b570      	push	{r4, r5, r6, lr}
 8024c42:	460c      	mov	r4, r1
 8024c44:	8989      	ldrh	r1, [r1, #12]
 8024c46:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 8024c4a:	f021 0102 	bic.w	r1, r1, #2
 8024c4e:	f8ad 1014 	strh.w	r1, [sp, #20]
 8024c52:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8024c54:	911b      	str	r1, [sp, #108]	; 0x6c
 8024c56:	89e1      	ldrh	r1, [r4, #14]
 8024c58:	f8ad 1016 	strh.w	r1, [sp, #22]
 8024c5c:	69e1      	ldr	r1, [r4, #28]
 8024c5e:	9109      	str	r1, [sp, #36]	; 0x24
 8024c60:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8024c62:	910b      	str	r1, [sp, #44]	; 0x2c
 8024c64:	a91c      	add	r1, sp, #112	; 0x70
 8024c66:	9102      	str	r1, [sp, #8]
 8024c68:	9106      	str	r1, [sp, #24]
 8024c6a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8024c6e:	4606      	mov	r6, r0
 8024c70:	9104      	str	r1, [sp, #16]
 8024c72:	9107      	str	r1, [sp, #28]
 8024c74:	a818      	add	r0, sp, #96	; 0x60
 8024c76:	2100      	movs	r1, #0
 8024c78:	e9cd 3200 	strd	r3, r2, [sp]
 8024c7c:	9108      	str	r1, [sp, #32]
 8024c7e:	f7fe fa5f 	bl	8023140 <__retarget_lock_init_recursive>
 8024c82:	e9dd 3200 	ldrd	r3, r2, [sp]
 8024c86:	a902      	add	r1, sp, #8
 8024c88:	4630      	mov	r0, r6
 8024c8a:	f7ff fb43 	bl	8024314 <_vfiprintf_r>
 8024c8e:	1e05      	subs	r5, r0, #0
 8024c90:	db07      	blt.n	8024ca2 <__sbprintf+0x62>
 8024c92:	a902      	add	r1, sp, #8
 8024c94:	4630      	mov	r0, r6
 8024c96:	f7fd ff29 	bl	8022aec <_fflush_r>
 8024c9a:	2800      	cmp	r0, #0
 8024c9c:	bf18      	it	ne
 8024c9e:	f04f 35ff 	movne.w	r5, #4294967295
 8024ca2:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 8024ca6:	9818      	ldr	r0, [sp, #96]	; 0x60
 8024ca8:	065b      	lsls	r3, r3, #25
 8024caa:	bf42      	ittt	mi
 8024cac:	89a3      	ldrhmi	r3, [r4, #12]
 8024cae:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8024cb2:	81a3      	strhmi	r3, [r4, #12]
 8024cb4:	f7fe fa45 	bl	8023142 <__retarget_lock_close_recursive>
 8024cb8:	4628      	mov	r0, r5
 8024cba:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 8024cbe:	bd70      	pop	{r4, r5, r6, pc}

08024cc0 <_write_r>:
 8024cc0:	b538      	push	{r3, r4, r5, lr}
 8024cc2:	4d07      	ldr	r5, [pc, #28]	; (8024ce0 <_write_r+0x20>)
 8024cc4:	4604      	mov	r4, r0
 8024cc6:	4608      	mov	r0, r1
 8024cc8:	4611      	mov	r1, r2
 8024cca:	2200      	movs	r2, #0
 8024ccc:	602a      	str	r2, [r5, #0]
 8024cce:	461a      	mov	r2, r3
 8024cd0:	f7dd fd6d 	bl	80027ae <_write>
 8024cd4:	1c43      	adds	r3, r0, #1
 8024cd6:	d102      	bne.n	8024cde <_write_r+0x1e>
 8024cd8:	682b      	ldr	r3, [r5, #0]
 8024cda:	b103      	cbz	r3, 8024cde <_write_r+0x1e>
 8024cdc:	6023      	str	r3, [r4, #0]
 8024cde:	bd38      	pop	{r3, r4, r5, pc}
 8024ce0:	2000c3a4 	.word	0x2000c3a4

08024ce4 <__register_exitproc>:
 8024ce4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8024ce8:	f8df a078 	ldr.w	sl, [pc, #120]	; 8024d64 <__register_exitproc+0x80>
 8024cec:	4606      	mov	r6, r0
 8024cee:	f8da 0000 	ldr.w	r0, [sl]
 8024cf2:	4698      	mov	r8, r3
 8024cf4:	460f      	mov	r7, r1
 8024cf6:	4691      	mov	r9, r2
 8024cf8:	f7fe fa24 	bl	8023144 <__retarget_lock_acquire_recursive>
 8024cfc:	4b18      	ldr	r3, [pc, #96]	; (8024d60 <__register_exitproc+0x7c>)
 8024cfe:	681b      	ldr	r3, [r3, #0]
 8024d00:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 8024d04:	b91c      	cbnz	r4, 8024d0e <__register_exitproc+0x2a>
 8024d06:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 8024d0a:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 8024d0e:	6865      	ldr	r5, [r4, #4]
 8024d10:	f8da 0000 	ldr.w	r0, [sl]
 8024d14:	2d1f      	cmp	r5, #31
 8024d16:	dd05      	ble.n	8024d24 <__register_exitproc+0x40>
 8024d18:	f7fe fa15 	bl	8023146 <__retarget_lock_release_recursive>
 8024d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8024d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8024d24:	b19e      	cbz	r6, 8024d4e <__register_exitproc+0x6a>
 8024d26:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8024d2a:	2201      	movs	r2, #1
 8024d2c:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 8024d30:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 8024d34:	40aa      	lsls	r2, r5
 8024d36:	4313      	orrs	r3, r2
 8024d38:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 8024d3c:	2e02      	cmp	r6, #2
 8024d3e:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 8024d42:	bf02      	ittt	eq
 8024d44:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 8024d48:	4313      	orreq	r3, r2
 8024d4a:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 8024d4e:	1c6b      	adds	r3, r5, #1
 8024d50:	3502      	adds	r5, #2
 8024d52:	6063      	str	r3, [r4, #4]
 8024d54:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8024d58:	f7fe f9f5 	bl	8023146 <__retarget_lock_release_recursive>
 8024d5c:	2000      	movs	r0, #0
 8024d5e:	e7df      	b.n	8024d20 <__register_exitproc+0x3c>
 8024d60:	080707b8 	.word	0x080707b8
 8024d64:	20000450 	.word	0x20000450

08024d68 <__assert_func>:
 8024d68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8024d6a:	4614      	mov	r4, r2
 8024d6c:	461a      	mov	r2, r3
 8024d6e:	4b09      	ldr	r3, [pc, #36]	; (8024d94 <__assert_func+0x2c>)
 8024d70:	681b      	ldr	r3, [r3, #0]
 8024d72:	4605      	mov	r5, r0
 8024d74:	68d8      	ldr	r0, [r3, #12]
 8024d76:	b14c      	cbz	r4, 8024d8c <__assert_func+0x24>
 8024d78:	4b07      	ldr	r3, [pc, #28]	; (8024d98 <__assert_func+0x30>)
 8024d7a:	9100      	str	r1, [sp, #0]
 8024d7c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8024d80:	4906      	ldr	r1, [pc, #24]	; (8024d9c <__assert_func+0x34>)
 8024d82:	462b      	mov	r3, r5
 8024d84:	f000 f8ac 	bl	8024ee0 <fiprintf>
 8024d88:	f000 f9f3 	bl	8025172 <abort>
 8024d8c:	4b04      	ldr	r3, [pc, #16]	; (8024da0 <__assert_func+0x38>)
 8024d8e:	461c      	mov	r4, r3
 8024d90:	e7f3      	b.n	8024d7a <__assert_func+0x12>
 8024d92:	bf00      	nop
 8024d94:	20000020 	.word	0x20000020
 8024d98:	08070a24 	.word	0x08070a24
 8024d9c:	08070a31 	.word	0x08070a31
 8024da0:	08070a5f 	.word	0x08070a5f

08024da4 <_calloc_r>:
 8024da4:	b538      	push	{r3, r4, r5, lr}
 8024da6:	fba1 1502 	umull	r1, r5, r1, r2
 8024daa:	b92d      	cbnz	r5, 8024db8 <_calloc_r+0x14>
 8024dac:	f7fe fa38 	bl	8023220 <_malloc_r>
 8024db0:	4604      	mov	r4, r0
 8024db2:	b938      	cbnz	r0, 8024dc4 <_calloc_r+0x20>
 8024db4:	4620      	mov	r0, r4
 8024db6:	bd38      	pop	{r3, r4, r5, pc}
 8024db8:	f7fd fe04 	bl	80229c4 <__errno>
 8024dbc:	230c      	movs	r3, #12
 8024dbe:	6003      	str	r3, [r0, #0]
 8024dc0:	2400      	movs	r4, #0
 8024dc2:	e7f7      	b.n	8024db4 <_calloc_r+0x10>
 8024dc4:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8024dc8:	f022 0203 	bic.w	r2, r2, #3
 8024dcc:	3a04      	subs	r2, #4
 8024dce:	2a24      	cmp	r2, #36	; 0x24
 8024dd0:	d819      	bhi.n	8024e06 <_calloc_r+0x62>
 8024dd2:	2a13      	cmp	r2, #19
 8024dd4:	d915      	bls.n	8024e02 <_calloc_r+0x5e>
 8024dd6:	2a1b      	cmp	r2, #27
 8024dd8:	e9c0 5500 	strd	r5, r5, [r0]
 8024ddc:	d806      	bhi.n	8024dec <_calloc_r+0x48>
 8024dde:	f100 0308 	add.w	r3, r0, #8
 8024de2:	2200      	movs	r2, #0
 8024de4:	e9c3 2200 	strd	r2, r2, [r3]
 8024de8:	609a      	str	r2, [r3, #8]
 8024dea:	e7e3      	b.n	8024db4 <_calloc_r+0x10>
 8024dec:	2a24      	cmp	r2, #36	; 0x24
 8024dee:	e9c0 5502 	strd	r5, r5, [r0, #8]
 8024df2:	bf11      	iteee	ne
 8024df4:	f100 0310 	addne.w	r3, r0, #16
 8024df8:	6105      	streq	r5, [r0, #16]
 8024dfa:	f100 0318 	addeq.w	r3, r0, #24
 8024dfe:	6145      	streq	r5, [r0, #20]
 8024e00:	e7ef      	b.n	8024de2 <_calloc_r+0x3e>
 8024e02:	4603      	mov	r3, r0
 8024e04:	e7ed      	b.n	8024de2 <_calloc_r+0x3e>
 8024e06:	4629      	mov	r1, r5
 8024e08:	f7fa fa06 	bl	801f218 <memset>
 8024e0c:	e7d2      	b.n	8024db4 <_calloc_r+0x10>
	...

08024e10 <_close_r>:
 8024e10:	b538      	push	{r3, r4, r5, lr}
 8024e12:	4d06      	ldr	r5, [pc, #24]	; (8024e2c <_close_r+0x1c>)
 8024e14:	2300      	movs	r3, #0
 8024e16:	4604      	mov	r4, r0
 8024e18:	4608      	mov	r0, r1
 8024e1a:	602b      	str	r3, [r5, #0]
 8024e1c:	f7dd fce3 	bl	80027e6 <_close>
 8024e20:	1c43      	adds	r3, r0, #1
 8024e22:	d102      	bne.n	8024e2a <_close_r+0x1a>
 8024e24:	682b      	ldr	r3, [r5, #0]
 8024e26:	b103      	cbz	r3, 8024e2a <_close_r+0x1a>
 8024e28:	6023      	str	r3, [r4, #0]
 8024e2a:	bd38      	pop	{r3, r4, r5, pc}
 8024e2c:	2000c3a4 	.word	0x2000c3a4

08024e30 <_fclose_r>:
 8024e30:	b570      	push	{r4, r5, r6, lr}
 8024e32:	4606      	mov	r6, r0
 8024e34:	460c      	mov	r4, r1
 8024e36:	b911      	cbnz	r1, 8024e3e <_fclose_r+0xe>
 8024e38:	2500      	movs	r5, #0
 8024e3a:	4628      	mov	r0, r5
 8024e3c:	bd70      	pop	{r4, r5, r6, pc}
 8024e3e:	b118      	cbz	r0, 8024e48 <_fclose_r+0x18>
 8024e40:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8024e42:	b90b      	cbnz	r3, 8024e48 <_fclose_r+0x18>
 8024e44:	f7fd febe 	bl	8022bc4 <__sinit>
 8024e48:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8024e4a:	07d8      	lsls	r0, r3, #31
 8024e4c:	d405      	bmi.n	8024e5a <_fclose_r+0x2a>
 8024e4e:	89a3      	ldrh	r3, [r4, #12]
 8024e50:	0599      	lsls	r1, r3, #22
 8024e52:	d402      	bmi.n	8024e5a <_fclose_r+0x2a>
 8024e54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8024e56:	f7fe f975 	bl	8023144 <__retarget_lock_acquire_recursive>
 8024e5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8024e5e:	b93b      	cbnz	r3, 8024e70 <_fclose_r+0x40>
 8024e60:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8024e62:	f015 0501 	ands.w	r5, r5, #1
 8024e66:	d1e7      	bne.n	8024e38 <_fclose_r+0x8>
 8024e68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8024e6a:	f7fe f96c 	bl	8023146 <__retarget_lock_release_recursive>
 8024e6e:	e7e4      	b.n	8024e3a <_fclose_r+0xa>
 8024e70:	4621      	mov	r1, r4
 8024e72:	4630      	mov	r0, r6
 8024e74:	f7fd fdac 	bl	80229d0 <__sflush_r>
 8024e78:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8024e7a:	4605      	mov	r5, r0
 8024e7c:	b133      	cbz	r3, 8024e8c <_fclose_r+0x5c>
 8024e7e:	69e1      	ldr	r1, [r4, #28]
 8024e80:	4630      	mov	r0, r6
 8024e82:	4798      	blx	r3
 8024e84:	2800      	cmp	r0, #0
 8024e86:	bfb8      	it	lt
 8024e88:	f04f 35ff 	movlt.w	r5, #4294967295
 8024e8c:	89a3      	ldrh	r3, [r4, #12]
 8024e8e:	061a      	lsls	r2, r3, #24
 8024e90:	d503      	bpl.n	8024e9a <_fclose_r+0x6a>
 8024e92:	6921      	ldr	r1, [r4, #16]
 8024e94:	4630      	mov	r0, r6
 8024e96:	f7fd ff25 	bl	8022ce4 <_free_r>
 8024e9a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8024e9c:	b141      	cbz	r1, 8024eb0 <_fclose_r+0x80>
 8024e9e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8024ea2:	4299      	cmp	r1, r3
 8024ea4:	d002      	beq.n	8024eac <_fclose_r+0x7c>
 8024ea6:	4630      	mov	r0, r6
 8024ea8:	f7fd ff1c 	bl	8022ce4 <_free_r>
 8024eac:	2300      	movs	r3, #0
 8024eae:	6323      	str	r3, [r4, #48]	; 0x30
 8024eb0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8024eb2:	b121      	cbz	r1, 8024ebe <_fclose_r+0x8e>
 8024eb4:	4630      	mov	r0, r6
 8024eb6:	f7fd ff15 	bl	8022ce4 <_free_r>
 8024eba:	2300      	movs	r3, #0
 8024ebc:	6463      	str	r3, [r4, #68]	; 0x44
 8024ebe:	f7fd fe69 	bl	8022b94 <__sfp_lock_acquire>
 8024ec2:	2300      	movs	r3, #0
 8024ec4:	81a3      	strh	r3, [r4, #12]
 8024ec6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8024ec8:	07db      	lsls	r3, r3, #31
 8024eca:	d402      	bmi.n	8024ed2 <_fclose_r+0xa2>
 8024ecc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8024ece:	f7fe f93a 	bl	8023146 <__retarget_lock_release_recursive>
 8024ed2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8024ed4:	f7fe f935 	bl	8023142 <__retarget_lock_close_recursive>
 8024ed8:	f7fd fe62 	bl	8022ba0 <__sfp_lock_release>
 8024edc:	e7ad      	b.n	8024e3a <_fclose_r+0xa>
	...

08024ee0 <fiprintf>:
 8024ee0:	b40e      	push	{r1, r2, r3}
 8024ee2:	b503      	push	{r0, r1, lr}
 8024ee4:	4601      	mov	r1, r0
 8024ee6:	ab03      	add	r3, sp, #12
 8024ee8:	4805      	ldr	r0, [pc, #20]	; (8024f00 <fiprintf+0x20>)
 8024eea:	f853 2b04 	ldr.w	r2, [r3], #4
 8024eee:	6800      	ldr	r0, [r0, #0]
 8024ef0:	9301      	str	r3, [sp, #4]
 8024ef2:	f7ff fa0f 	bl	8024314 <_vfiprintf_r>
 8024ef6:	b002      	add	sp, #8
 8024ef8:	f85d eb04 	ldr.w	lr, [sp], #4
 8024efc:	b003      	add	sp, #12
 8024efe:	4770      	bx	lr
 8024f00:	20000020 	.word	0x20000020

08024f04 <__fputwc>:
 8024f04:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8024f08:	4680      	mov	r8, r0
 8024f0a:	460e      	mov	r6, r1
 8024f0c:	4615      	mov	r5, r2
 8024f0e:	f000 f887 	bl	8025020 <__locale_mb_cur_max>
 8024f12:	2801      	cmp	r0, #1
 8024f14:	d11c      	bne.n	8024f50 <__fputwc+0x4c>
 8024f16:	1e73      	subs	r3, r6, #1
 8024f18:	2bfe      	cmp	r3, #254	; 0xfe
 8024f1a:	d819      	bhi.n	8024f50 <__fputwc+0x4c>
 8024f1c:	f88d 6004 	strb.w	r6, [sp, #4]
 8024f20:	4604      	mov	r4, r0
 8024f22:	2700      	movs	r7, #0
 8024f24:	f10d 0904 	add.w	r9, sp, #4
 8024f28:	42a7      	cmp	r7, r4
 8024f2a:	d020      	beq.n	8024f6e <__fputwc+0x6a>
 8024f2c:	68ab      	ldr	r3, [r5, #8]
 8024f2e:	f817 1009 	ldrb.w	r1, [r7, r9]
 8024f32:	3b01      	subs	r3, #1
 8024f34:	2b00      	cmp	r3, #0
 8024f36:	60ab      	str	r3, [r5, #8]
 8024f38:	da04      	bge.n	8024f44 <__fputwc+0x40>
 8024f3a:	69aa      	ldr	r2, [r5, #24]
 8024f3c:	4293      	cmp	r3, r2
 8024f3e:	db1a      	blt.n	8024f76 <__fputwc+0x72>
 8024f40:	290a      	cmp	r1, #10
 8024f42:	d018      	beq.n	8024f76 <__fputwc+0x72>
 8024f44:	682b      	ldr	r3, [r5, #0]
 8024f46:	1c5a      	adds	r2, r3, #1
 8024f48:	602a      	str	r2, [r5, #0]
 8024f4a:	7019      	strb	r1, [r3, #0]
 8024f4c:	3701      	adds	r7, #1
 8024f4e:	e7eb      	b.n	8024f28 <__fputwc+0x24>
 8024f50:	a901      	add	r1, sp, #4
 8024f52:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 8024f56:	4632      	mov	r2, r6
 8024f58:	4640      	mov	r0, r8
 8024f5a:	f000 f8e7 	bl	802512c <_wcrtomb_r>
 8024f5e:	1c41      	adds	r1, r0, #1
 8024f60:	4604      	mov	r4, r0
 8024f62:	d1de      	bne.n	8024f22 <__fputwc+0x1e>
 8024f64:	89ab      	ldrh	r3, [r5, #12]
 8024f66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8024f6a:	81ab      	strh	r3, [r5, #12]
 8024f6c:	4606      	mov	r6, r0
 8024f6e:	4630      	mov	r0, r6
 8024f70:	b003      	add	sp, #12
 8024f72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8024f76:	462a      	mov	r2, r5
 8024f78:	4640      	mov	r0, r8
 8024f7a:	f000 f88d 	bl	8025098 <__swbuf_r>
 8024f7e:	1c42      	adds	r2, r0, #1
 8024f80:	d1e4      	bne.n	8024f4c <__fputwc+0x48>
 8024f82:	4606      	mov	r6, r0
 8024f84:	e7f3      	b.n	8024f6e <__fputwc+0x6a>

08024f86 <_fputwc_r>:
 8024f86:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8024f88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8024f8a:	4614      	mov	r4, r2
 8024f8c:	07da      	lsls	r2, r3, #31
 8024f8e:	4605      	mov	r5, r0
 8024f90:	d407      	bmi.n	8024fa2 <_fputwc_r+0x1c>
 8024f92:	89a3      	ldrh	r3, [r4, #12]
 8024f94:	059b      	lsls	r3, r3, #22
 8024f96:	d404      	bmi.n	8024fa2 <_fputwc_r+0x1c>
 8024f98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8024f9a:	9101      	str	r1, [sp, #4]
 8024f9c:	f7fe f8d2 	bl	8023144 <__retarget_lock_acquire_recursive>
 8024fa0:	9901      	ldr	r1, [sp, #4]
 8024fa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8024fa6:	0498      	lsls	r0, r3, #18
 8024fa8:	d406      	bmi.n	8024fb8 <_fputwc_r+0x32>
 8024faa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8024fae:	81a3      	strh	r3, [r4, #12]
 8024fb0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8024fb2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8024fb6:	6663      	str	r3, [r4, #100]	; 0x64
 8024fb8:	4622      	mov	r2, r4
 8024fba:	4628      	mov	r0, r5
 8024fbc:	f7ff ffa2 	bl	8024f04 <__fputwc>
 8024fc0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8024fc2:	07da      	lsls	r2, r3, #31
 8024fc4:	4605      	mov	r5, r0
 8024fc6:	d405      	bmi.n	8024fd4 <_fputwc_r+0x4e>
 8024fc8:	89a3      	ldrh	r3, [r4, #12]
 8024fca:	059b      	lsls	r3, r3, #22
 8024fcc:	d402      	bmi.n	8024fd4 <_fputwc_r+0x4e>
 8024fce:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8024fd0:	f7fe f8b9 	bl	8023146 <__retarget_lock_release_recursive>
 8024fd4:	4628      	mov	r0, r5
 8024fd6:	b003      	add	sp, #12
 8024fd8:	bd30      	pop	{r4, r5, pc}
	...

08024fdc <_fstat_r>:
 8024fdc:	b538      	push	{r3, r4, r5, lr}
 8024fde:	4d07      	ldr	r5, [pc, #28]	; (8024ffc <_fstat_r+0x20>)
 8024fe0:	2300      	movs	r3, #0
 8024fe2:	4604      	mov	r4, r0
 8024fe4:	4608      	mov	r0, r1
 8024fe6:	4611      	mov	r1, r2
 8024fe8:	602b      	str	r3, [r5, #0]
 8024fea:	f7dd fc08 	bl	80027fe <_fstat>
 8024fee:	1c43      	adds	r3, r0, #1
 8024ff0:	d102      	bne.n	8024ff8 <_fstat_r+0x1c>
 8024ff2:	682b      	ldr	r3, [r5, #0]
 8024ff4:	b103      	cbz	r3, 8024ff8 <_fstat_r+0x1c>
 8024ff6:	6023      	str	r3, [r4, #0]
 8024ff8:	bd38      	pop	{r3, r4, r5, pc}
 8024ffa:	bf00      	nop
 8024ffc:	2000c3a4 	.word	0x2000c3a4

08025000 <_isatty_r>:
 8025000:	b538      	push	{r3, r4, r5, lr}
 8025002:	4d06      	ldr	r5, [pc, #24]	; (802501c <_isatty_r+0x1c>)
 8025004:	2300      	movs	r3, #0
 8025006:	4604      	mov	r4, r0
 8025008:	4608      	mov	r0, r1
 802500a:	602b      	str	r3, [r5, #0]
 802500c:	f7dd fc07 	bl	800281e <_isatty>
 8025010:	1c43      	adds	r3, r0, #1
 8025012:	d102      	bne.n	802501a <_isatty_r+0x1a>
 8025014:	682b      	ldr	r3, [r5, #0]
 8025016:	b103      	cbz	r3, 802501a <_isatty_r+0x1a>
 8025018:	6023      	str	r3, [r4, #0]
 802501a:	bd38      	pop	{r3, r4, r5, pc}
 802501c:	2000c3a4 	.word	0x2000c3a4

08025020 <__locale_mb_cur_max>:
 8025020:	4b01      	ldr	r3, [pc, #4]	; (8025028 <__locale_mb_cur_max+0x8>)
 8025022:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8025026:	4770      	bx	lr
 8025028:	20000864 	.word	0x20000864

0802502c <_lseek_r>:
 802502c:	b538      	push	{r3, r4, r5, lr}
 802502e:	4d07      	ldr	r5, [pc, #28]	; (802504c <_lseek_r+0x20>)
 8025030:	4604      	mov	r4, r0
 8025032:	4608      	mov	r0, r1
 8025034:	4611      	mov	r1, r2
 8025036:	2200      	movs	r2, #0
 8025038:	602a      	str	r2, [r5, #0]
 802503a:	461a      	mov	r2, r3
 802503c:	f7dd fbfa 	bl	8002834 <_lseek>
 8025040:	1c43      	adds	r3, r0, #1
 8025042:	d102      	bne.n	802504a <_lseek_r+0x1e>
 8025044:	682b      	ldr	r3, [r5, #0]
 8025046:	b103      	cbz	r3, 802504a <_lseek_r+0x1e>
 8025048:	6023      	str	r3, [r4, #0]
 802504a:	bd38      	pop	{r3, r4, r5, pc}
 802504c:	2000c3a4 	.word	0x2000c3a4

08025050 <__ascii_mbtowc>:
 8025050:	b082      	sub	sp, #8
 8025052:	b901      	cbnz	r1, 8025056 <__ascii_mbtowc+0x6>
 8025054:	a901      	add	r1, sp, #4
 8025056:	b142      	cbz	r2, 802506a <__ascii_mbtowc+0x1a>
 8025058:	b14b      	cbz	r3, 802506e <__ascii_mbtowc+0x1e>
 802505a:	7813      	ldrb	r3, [r2, #0]
 802505c:	600b      	str	r3, [r1, #0]
 802505e:	7812      	ldrb	r2, [r2, #0]
 8025060:	1e10      	subs	r0, r2, #0
 8025062:	bf18      	it	ne
 8025064:	2001      	movne	r0, #1
 8025066:	b002      	add	sp, #8
 8025068:	4770      	bx	lr
 802506a:	4610      	mov	r0, r2
 802506c:	e7fb      	b.n	8025066 <__ascii_mbtowc+0x16>
 802506e:	f06f 0001 	mvn.w	r0, #1
 8025072:	e7f8      	b.n	8025066 <__ascii_mbtowc+0x16>

08025074 <_read_r>:
 8025074:	b538      	push	{r3, r4, r5, lr}
 8025076:	4d07      	ldr	r5, [pc, #28]	; (8025094 <_read_r+0x20>)
 8025078:	4604      	mov	r4, r0
 802507a:	4608      	mov	r0, r1
 802507c:	4611      	mov	r1, r2
 802507e:	2200      	movs	r2, #0
 8025080:	602a      	str	r2, [r5, #0]
 8025082:	461a      	mov	r2, r3
 8025084:	f7dd fb76 	bl	8002774 <_read>
 8025088:	1c43      	adds	r3, r0, #1
 802508a:	d102      	bne.n	8025092 <_read_r+0x1e>
 802508c:	682b      	ldr	r3, [r5, #0]
 802508e:	b103      	cbz	r3, 8025092 <_read_r+0x1e>
 8025090:	6023      	str	r3, [r4, #0]
 8025092:	bd38      	pop	{r3, r4, r5, pc}
 8025094:	2000c3a4 	.word	0x2000c3a4

08025098 <__swbuf_r>:
 8025098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802509a:	460e      	mov	r6, r1
 802509c:	4614      	mov	r4, r2
 802509e:	4605      	mov	r5, r0
 80250a0:	b118      	cbz	r0, 80250aa <__swbuf_r+0x12>
 80250a2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80250a4:	b90b      	cbnz	r3, 80250aa <__swbuf_r+0x12>
 80250a6:	f7fd fd8d 	bl	8022bc4 <__sinit>
 80250aa:	69a3      	ldr	r3, [r4, #24]
 80250ac:	60a3      	str	r3, [r4, #8]
 80250ae:	89a3      	ldrh	r3, [r4, #12]
 80250b0:	0719      	lsls	r1, r3, #28
 80250b2:	d529      	bpl.n	8025108 <__swbuf_r+0x70>
 80250b4:	6923      	ldr	r3, [r4, #16]
 80250b6:	b33b      	cbz	r3, 8025108 <__swbuf_r+0x70>
 80250b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80250bc:	b2f6      	uxtb	r6, r6
 80250be:	049a      	lsls	r2, r3, #18
 80250c0:	4637      	mov	r7, r6
 80250c2:	d52a      	bpl.n	802511a <__swbuf_r+0x82>
 80250c4:	6823      	ldr	r3, [r4, #0]
 80250c6:	6920      	ldr	r0, [r4, #16]
 80250c8:	1a18      	subs	r0, r3, r0
 80250ca:	6963      	ldr	r3, [r4, #20]
 80250cc:	4283      	cmp	r3, r0
 80250ce:	dc04      	bgt.n	80250da <__swbuf_r+0x42>
 80250d0:	4621      	mov	r1, r4
 80250d2:	4628      	mov	r0, r5
 80250d4:	f7fd fd0a 	bl	8022aec <_fflush_r>
 80250d8:	b9e0      	cbnz	r0, 8025114 <__swbuf_r+0x7c>
 80250da:	68a3      	ldr	r3, [r4, #8]
 80250dc:	3b01      	subs	r3, #1
 80250de:	60a3      	str	r3, [r4, #8]
 80250e0:	6823      	ldr	r3, [r4, #0]
 80250e2:	1c5a      	adds	r2, r3, #1
 80250e4:	6022      	str	r2, [r4, #0]
 80250e6:	701e      	strb	r6, [r3, #0]
 80250e8:	6962      	ldr	r2, [r4, #20]
 80250ea:	1c43      	adds	r3, r0, #1
 80250ec:	429a      	cmp	r2, r3
 80250ee:	d004      	beq.n	80250fa <__swbuf_r+0x62>
 80250f0:	89a3      	ldrh	r3, [r4, #12]
 80250f2:	07db      	lsls	r3, r3, #31
 80250f4:	d506      	bpl.n	8025104 <__swbuf_r+0x6c>
 80250f6:	2e0a      	cmp	r6, #10
 80250f8:	d104      	bne.n	8025104 <__swbuf_r+0x6c>
 80250fa:	4621      	mov	r1, r4
 80250fc:	4628      	mov	r0, r5
 80250fe:	f7fd fcf5 	bl	8022aec <_fflush_r>
 8025102:	b938      	cbnz	r0, 8025114 <__swbuf_r+0x7c>
 8025104:	4638      	mov	r0, r7
 8025106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8025108:	4621      	mov	r1, r4
 802510a:	4628      	mov	r0, r5
 802510c:	f7fc fd8e 	bl	8021c2c <__swsetup_r>
 8025110:	2800      	cmp	r0, #0
 8025112:	d0d1      	beq.n	80250b8 <__swbuf_r+0x20>
 8025114:	f04f 37ff 	mov.w	r7, #4294967295
 8025118:	e7f4      	b.n	8025104 <__swbuf_r+0x6c>
 802511a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 802511e:	81a3      	strh	r3, [r4, #12]
 8025120:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8025122:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8025126:	6663      	str	r3, [r4, #100]	; 0x64
 8025128:	e7cc      	b.n	80250c4 <__swbuf_r+0x2c>
	...

0802512c <_wcrtomb_r>:
 802512c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802512e:	4c09      	ldr	r4, [pc, #36]	; (8025154 <_wcrtomb_r+0x28>)
 8025130:	b085      	sub	sp, #20
 8025132:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 8025136:	4605      	mov	r5, r0
 8025138:	461e      	mov	r6, r3
 802513a:	b909      	cbnz	r1, 8025140 <_wcrtomb_r+0x14>
 802513c:	460a      	mov	r2, r1
 802513e:	a901      	add	r1, sp, #4
 8025140:	47b8      	blx	r7
 8025142:	1c43      	adds	r3, r0, #1
 8025144:	bf01      	itttt	eq
 8025146:	2300      	moveq	r3, #0
 8025148:	6033      	streq	r3, [r6, #0]
 802514a:	238a      	moveq	r3, #138	; 0x8a
 802514c:	602b      	streq	r3, [r5, #0]
 802514e:	b005      	add	sp, #20
 8025150:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8025152:	bf00      	nop
 8025154:	20000864 	.word	0x20000864

08025158 <__ascii_wctomb>:
 8025158:	b149      	cbz	r1, 802516e <__ascii_wctomb+0x16>
 802515a:	2aff      	cmp	r2, #255	; 0xff
 802515c:	bf85      	ittet	hi
 802515e:	238a      	movhi	r3, #138	; 0x8a
 8025160:	6003      	strhi	r3, [r0, #0]
 8025162:	700a      	strbls	r2, [r1, #0]
 8025164:	f04f 30ff 	movhi.w	r0, #4294967295
 8025168:	bf98      	it	ls
 802516a:	2001      	movls	r0, #1
 802516c:	4770      	bx	lr
 802516e:	4608      	mov	r0, r1
 8025170:	4770      	bx	lr

08025172 <abort>:
 8025172:	b508      	push	{r3, lr}
 8025174:	2006      	movs	r0, #6
 8025176:	f000 f82d 	bl	80251d4 <raise>
 802517a:	2001      	movs	r0, #1
 802517c:	f7dd faf0 	bl	8002760 <_exit>

08025180 <_raise_r>:
 8025180:	291f      	cmp	r1, #31
 8025182:	b538      	push	{r3, r4, r5, lr}
 8025184:	4604      	mov	r4, r0
 8025186:	460d      	mov	r5, r1
 8025188:	d904      	bls.n	8025194 <_raise_r+0x14>
 802518a:	2316      	movs	r3, #22
 802518c:	6003      	str	r3, [r0, #0]
 802518e:	f04f 30ff 	mov.w	r0, #4294967295
 8025192:	bd38      	pop	{r3, r4, r5, pc}
 8025194:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 8025198:	b112      	cbz	r2, 80251a0 <_raise_r+0x20>
 802519a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 802519e:	b94b      	cbnz	r3, 80251b4 <_raise_r+0x34>
 80251a0:	4620      	mov	r0, r4
 80251a2:	f000 f831 	bl	8025208 <_getpid_r>
 80251a6:	462a      	mov	r2, r5
 80251a8:	4601      	mov	r1, r0
 80251aa:	4620      	mov	r0, r4
 80251ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80251b0:	f000 b818 	b.w	80251e4 <_kill_r>
 80251b4:	2b01      	cmp	r3, #1
 80251b6:	d00a      	beq.n	80251ce <_raise_r+0x4e>
 80251b8:	1c59      	adds	r1, r3, #1
 80251ba:	d103      	bne.n	80251c4 <_raise_r+0x44>
 80251bc:	2316      	movs	r3, #22
 80251be:	6003      	str	r3, [r0, #0]
 80251c0:	2001      	movs	r0, #1
 80251c2:	e7e6      	b.n	8025192 <_raise_r+0x12>
 80251c4:	2400      	movs	r4, #0
 80251c6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80251ca:	4628      	mov	r0, r5
 80251cc:	4798      	blx	r3
 80251ce:	2000      	movs	r0, #0
 80251d0:	e7df      	b.n	8025192 <_raise_r+0x12>
	...

080251d4 <raise>:
 80251d4:	4b02      	ldr	r3, [pc, #8]	; (80251e0 <raise+0xc>)
 80251d6:	4601      	mov	r1, r0
 80251d8:	6818      	ldr	r0, [r3, #0]
 80251da:	f7ff bfd1 	b.w	8025180 <_raise_r>
 80251de:	bf00      	nop
 80251e0:	20000020 	.word	0x20000020

080251e4 <_kill_r>:
 80251e4:	b538      	push	{r3, r4, r5, lr}
 80251e6:	4d07      	ldr	r5, [pc, #28]	; (8025204 <_kill_r+0x20>)
 80251e8:	2300      	movs	r3, #0
 80251ea:	4604      	mov	r4, r0
 80251ec:	4608      	mov	r0, r1
 80251ee:	4611      	mov	r1, r2
 80251f0:	602b      	str	r3, [r5, #0]
 80251f2:	f7dd faa3 	bl	800273c <_kill>
 80251f6:	1c43      	adds	r3, r0, #1
 80251f8:	d102      	bne.n	8025200 <_kill_r+0x1c>
 80251fa:	682b      	ldr	r3, [r5, #0]
 80251fc:	b103      	cbz	r3, 8025200 <_kill_r+0x1c>
 80251fe:	6023      	str	r3, [r4, #0]
 8025200:	bd38      	pop	{r3, r4, r5, pc}
 8025202:	bf00      	nop
 8025204:	2000c3a4 	.word	0x2000c3a4

08025208 <_getpid_r>:
 8025208:	f7dd ba90 	b.w	800272c <_getpid>

0802520c <_init>:
 802520c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802520e:	bf00      	nop
 8025210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8025212:	bc08      	pop	{r3}
 8025214:	469e      	mov	lr, r3
 8025216:	4770      	bx	lr

08025218 <_fini>:
 8025218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802521a:	bf00      	nop
 802521c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802521e:	bc08      	pop	{r3}
 8025220:	469e      	mov	lr, r3
 8025222:	4770      	bx	lr
