Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc5vlx50tff1136-2 -lang vhdl -intstyle default -lp
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/solution_virtex5_plb/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/syste
m.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x80000000-0x80000fff) nfa_accept_samples_generic_hw_top_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block
   _v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_DWIDTH value to 64 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 259 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_NUM_MASTERS value to 7 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 260 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 7 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 22 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 35 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 49 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 96 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 108 - Copying cache implementation netlist
IPNAME:nfa_accept_samples_generic_hw_top
INSTANCE:nfa_accept_samples_generic_hw_top_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 121 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 74 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dlmb_cntlr -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 56 - Running XST synthesis
INSTANCE:ilmb_cntlr -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 65 - Running XST synthesis
INSTANCE:lmb_bram -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 74 - Running XST synthesis
INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - Running XST synthesis
INSTANCE:nfa_accept_samples_generic_hw_top_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 121 - Running XST synthesis

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - Running NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 146.00 seconds
