
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Xilinx/Lab2_2/pa.fromHdl.tcl
# create_project -name Lab2_2 -dir "C:/Xilinx/Lab2_2/planAhead_run_1" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "SSD_Decoder.ucf" [current_fileset -constrset]
Adding file 'C:/Xilinx/Lab2_2/SSD_Decoder.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {SSD_Decoder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top SSD_Decoder $srcset
# add_files [list {SSD_Decoder.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Xilinx/Lab2_2/SSD_Decoder.v" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Xilinx/Lab2_2/SSD_Decoder.ucf]
Finished Parsing UCF File [C:/Xilinx/Lab2_2/SSD_Decoder.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: aa0f486a
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 585.340 ; gain = 158.313
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {display[14]}]]
startgroup
set_property package_pin P6 [get_ports {display[0]}]
endgroup
startgroup
set_property package_pin N4 [get_ports {display[1]}]
endgroup
startgroup
set_property package_pin V5 [get_ports {display[2]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {display[3]}]
endgroup
startgroup
set_property package_pin U7 [get_ports {display[4]}]
endgroup
startgroup
set_property package_pin R3 [get_ports {display[5]}]
endgroup
startgroup
set_property package_pin N5 [get_ports {display[6]}]
endgroup
startgroup
set_property package_pin R5 [get_ports {display[7]}]
endgroup
startgroup
set_property package_pin T3 [get_ports {display[8]}]
endgroup
startgroup
set_property package_pin T4 [get_ports {display[9]}]
endgroup
startgroup
set_property package_pin V4 [get_ports {display[10]}]
endgroup
startgroup
set_property package_pin V7 [get_ports {display[11]}]
endgroup
startgroup
set_property package_pin R7 [get_ports {display[12]}]
endgroup
startgroup
set_property package_pin T7 [get_ports {display[13]}]
endgroup
startgroup
set_property package_pin U5 [get_ports {display[14]}]
endgroup
startgroup
set_property package_pin T1 [get_ports {bcd[0]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {bcd[1]}]
endgroup
startgroup
set_property package_pin P1 [get_ports {bcd[2]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Mar 12 18:11:14 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
