#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May  2 18:44:50 2022
# Process ID: 134179
# Current directory: /nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/design_1_wrapper.vds
# Journal file: /nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/sbn6/fpga/Lab3B'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nethome/sbn6/fpga/Lab3B' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2538.191 ; gain = 0.000 ; free physical = 20906 ; free virtual = 115623
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2538.191 ; gain = 0.000 ; free physical = 20844 ; free virtual = 115562
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 135605
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2894.637 ; gain = 29.668 ; free physical = 18668 ; free virtual = 113506
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/.Xil/Vivado-134179-ece-linlabsrv01.ece.gatech.edu/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (1#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/.Xil/Vivado-134179-ece-linlabsrv01.ece.gatech.edu/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_1_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/.Xil/Vivado-134179-ece-linlabsrv01.ece.gatech.edu/realtime/design_1_axi_smc_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_1_0' (2#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/.Xil/Vivado-134179-ece-linlabsrv01.ece.gatech.edu/realtime/design_1_axi_smc_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_2_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/.Xil/Vivado-134179-ece-linlabsrv01.ece.gatech.edu/realtime/design_1_axi_smc_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_2_0' (3#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/.Xil/Vivado-134179-ece-linlabsrv01.ece.gatech.edu/realtime/design_1_axi_smc_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_3_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/.Xil/Vivado-134179-ece-linlabsrv01.ece.gatech.edu/realtime/design_1_axi_smc_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_3_0' (4#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/.Xil/Vivado-134179-ece-linlabsrv01.ece.gatech.edu/realtime/design_1_axi_smc_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_4_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/.Xil/Vivado-134179-ece-linlabsrv01.ece.gatech.edu/realtime/design_1_axi_smc_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_4_0' (5#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/.Xil/Vivado-134179-ece-linlabsrv01.ece.gatech.edu/realtime/design_1_axi_smc_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1235]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1535]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/.Xil/Vivado-134179-ece-linlabsrv01.ece.gatech.edu/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (6#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/.Xil/Vivado-134179-ece-linlabsrv01.ece.gatech.edu/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/.Xil/Vivado-134179-ece-linlabsrv01.ece.gatech.edu/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (7#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/.Xil/Vivado-134179-ece-linlabsrv01.ece.gatech.edu/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1878]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1878]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 56 connections declared, but only 54 given [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1878]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (8#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1535]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (9#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1235]
INFO: [Synth 8-6157] synthesizing module 'design_1_rayTriangleIntersect_0_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/.Xil/Vivado-134179-ece-linlabsrv01.ece.gatech.edu/realtime/design_1_rayTriangleIntersect_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rayTriangleIntersect_0_0' (10#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/.Xil/Vivado-134179-ece-linlabsrv01.ece.gatech.edu/realtime/design_1_rayTriangleIntersect_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_rayTriangleIntersect_0_0' is unconnected for instance 'rayTriangleIntersect_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:810]
WARNING: [Synth 8-7071] port 'm_axi_dir_AWREGION' of module 'design_1_rayTriangleIntersect_0_0' is unconnected for instance 'rayTriangleIntersect_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:810]
WARNING: [Synth 8-7071] port 'm_axi_dir_ARREGION' of module 'design_1_rayTriangleIntersect_0_0' is unconnected for instance 'rayTriangleIntersect_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:810]
WARNING: [Synth 8-7071] port 'm_axi_P1_DRAM_AWREGION' of module 'design_1_rayTriangleIntersect_0_0' is unconnected for instance 'rayTriangleIntersect_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:810]
WARNING: [Synth 8-7071] port 'm_axi_P1_DRAM_ARREGION' of module 'design_1_rayTriangleIntersect_0_0' is unconnected for instance 'rayTriangleIntersect_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:810]
WARNING: [Synth 8-7071] port 'm_axi_P2_DRAM_AWREGION' of module 'design_1_rayTriangleIntersect_0_0' is unconnected for instance 'rayTriangleIntersect_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:810]
WARNING: [Synth 8-7071] port 'm_axi_P2_DRAM_ARREGION' of module 'design_1_rayTriangleIntersect_0_0' is unconnected for instance 'rayTriangleIntersect_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:810]
WARNING: [Synth 8-7071] port 'm_axi_P3_DRAM_AWREGION' of module 'design_1_rayTriangleIntersect_0_0' is unconnected for instance 'rayTriangleIntersect_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:810]
WARNING: [Synth 8-7071] port 'm_axi_P3_DRAM_ARREGION' of module 'design_1_rayTriangleIntersect_0_0' is unconnected for instance 'rayTriangleIntersect_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:810]
WARNING: [Synth 8-7071] port 'm_axi_intersectIndex_AWREGION' of module 'design_1_rayTriangleIntersect_0_0' is unconnected for instance 'rayTriangleIntersect_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:810]
WARNING: [Synth 8-7071] port 'm_axi_intersectIndex_ARREGION' of module 'design_1_rayTriangleIntersect_0_0' is unconnected for instance 'rayTriangleIntersect_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:810]
WARNING: [Synth 8-7023] instance 'rayTriangleIntersect_0' of module 'design_1_rayTriangleIntersect_0_0' has 195 connections declared, but only 184 given [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:810]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/.Xil/Vivado-134179-ece-linlabsrv01.ece.gatech.edu/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (11#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/.Xil/Vivado-134179-ece-linlabsrv01.ece.gatech.edu/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:995]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:995]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:995]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:995]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:995]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/.Xil/Vivado-134179-ece-linlabsrv01.ece.gatech.edu/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (12#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/.Xil/Vivado-134179-ece-linlabsrv01.ece.gatech.edu/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1002]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1002]
WARNING: [Synth 8-7071] port 'saxigp1_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1002]
WARNING: [Synth 8-7071] port 'saxigp1_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1002]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1002]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1002]
WARNING: [Synth 8-7071] port 'saxigp3_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1002]
WARNING: [Synth 8-7071] port 'saxigp3_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1002]
WARNING: [Synth 8-7071] port 'saxigp4_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1002]
WARNING: [Synth 8-7071] port 'saxigp4_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1002]
WARNING: [Synth 8-7071] port 'saxigp5_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1002]
WARNING: [Synth 8-7071] port 'saxigp5_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1002]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 242 connections declared, but only 230 given [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:1002]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (13#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (14#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2943.555 ; gain = 78.586 ; free physical = 19326 ; free virtual = 114203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2960.391 ; gain = 95.422 ; free physical = 19307 ; free virtual = 114184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2960.391 ; gain = 95.422 ; free physical = 19307 ; free virtual = 114184
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2960.391 ; gain = 0.000 ; free physical = 19285 ; free virtual = 114163
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_rayTriangleIntersect_0_0/design_1_rayTriangleIntersect_0_0/design_1_rayTriangleIntersect_0_0_in_context.xdc] for cell 'design_1_i/rayTriangleIntersect_0'
Finished Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_rayTriangleIntersect_0_0/design_1_rayTriangleIntersect_0_0/design_1_rayTriangleIntersect_0_0_in_context.xdc] for cell 'design_1_i/rayTriangleIntersect_0'
Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3044.238 ; gain = 0.000 ; free physical = 19097 ; free virtual = 113979
Finished Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/design_1_axi_smc_1_0/design_1_axi_smc_1_0_in_context.xdc] for cell 'design_1_i/axi_smc_1'
Finished Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/design_1_axi_smc_1_0/design_1_axi_smc_1_0_in_context.xdc] for cell 'design_1_i/axi_smc_1'
Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/design_1_axi_smc_2_0/design_1_axi_smc_2_0_in_context.xdc] for cell 'design_1_i/axi_smc_2'
Finished Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/design_1_axi_smc_2_0/design_1_axi_smc_2_0_in_context.xdc] for cell 'design_1_i/axi_smc_2'
Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/design_1_axi_smc_3_0/design_1_axi_smc_3_0_in_context.xdc] for cell 'design_1_i/axi_smc_3'
Finished Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/design_1_axi_smc_3_0/design_1_axi_smc_3_0_in_context.xdc] for cell 'design_1_i/axi_smc_3'
Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_4_0/design_1_axi_smc_4_0/design_1_axi_smc_4_0_in_context.xdc] for cell 'design_1_i/axi_smc_4'
Finished Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_4_0/design_1_axi_smc_4_0/design_1_axi_smc_4_0_in_context.xdc] for cell 'design_1_i/axi_smc_4'
Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.238 ; gain = 0.000 ; free physical = 19096 ; free virtual = 113978
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.238 ; gain = 0.000 ; free physical = 19096 ; free virtual = 113977
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 3044.238 ; gain = 179.270 ; free physical = 19117 ; free virtual = 114000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 3044.238 ; gain = 179.270 ; free physical = 19116 ; free virtual = 114000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rayTriangleIntersect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 3044.238 ; gain = 179.270 ; free physical = 19117 ; free virtual = 114000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 3044.238 ; gain = 179.270 ; free physical = 19120 ; free virtual = 114003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 3044.238 ; gain = 179.270 ; free physical = 19095 ; free virtual = 113987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:01:40 . Memory (MB): peak = 3495.648 ; gain = 630.680 ; free physical = 19496 ; free virtual = 114412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:40 . Memory (MB): peak = 3495.648 ; gain = 630.680 ; free physical = 19496 ; free virtual = 114412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:01:40 . Memory (MB): peak = 3516.688 ; gain = 651.719 ; free physical = 19493 ; free virtual = 114409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:01:44 . Memory (MB): peak = 3522.629 ; gain = 657.660 ; free physical = 19492 ; free virtual = 114408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:01:44 . Memory (MB): peak = 3522.629 ; gain = 657.660 ; free physical = 19492 ; free virtual = 114408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:44 . Memory (MB): peak = 3522.629 ; gain = 657.660 ; free physical = 19492 ; free virtual = 114408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:44 . Memory (MB): peak = 3522.629 ; gain = 657.660 ; free physical = 19492 ; free virtual = 114408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:44 . Memory (MB): peak = 3522.629 ; gain = 657.660 ; free physical = 19492 ; free virtual = 114408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:44 . Memory (MB): peak = 3522.629 ; gain = 657.660 ; free physical = 19492 ; free virtual = 114408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |design_1_auto_ds_0                |         1|
|2     |design_1_auto_pc_0                |         1|
|3     |design_1_axi_smc_0                |         1|
|4     |design_1_axi_smc_1_0              |         1|
|5     |design_1_axi_smc_2_0              |         1|
|6     |design_1_axi_smc_3_0              |         1|
|7     |design_1_axi_smc_4_0              |         1|
|8     |design_1_rayTriangleIntersect_0_0 |         1|
|9     |design_1_rst_ps8_0_99M_0          |         1|
|10    |design_1_zynq_ultra_ps_e_0_0      |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_auto_ds                |     1|
|2     |design_1_auto_pc                |     1|
|3     |design_1_axi_smc                |     1|
|4     |design_1_axi_smc_1              |     1|
|5     |design_1_axi_smc_2              |     1|
|6     |design_1_axi_smc_3              |     1|
|7     |design_1_axi_smc_4              |     1|
|8     |design_1_rayTriangleIntersect_0 |     1|
|9     |design_1_rst_ps8_0_99M          |     1|
|10    |design_1_zynq_ultra_ps_e_0      |     1|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:44 . Memory (MB): peak = 3522.629 ; gain = 657.660 ; free physical = 19492 ; free virtual = 114408
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:01:31 . Memory (MB): peak = 3522.629 ; gain = 573.812 ; free physical = 19530 ; free virtual = 114446
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:44 . Memory (MB): peak = 3522.633 ; gain = 657.660 ; free physical = 19530 ; free virtual = 114446
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3522.633 ; gain = 0.000 ; free physical = 19615 ; free virtual = 114531
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.379 ; gain = 0.000 ; free physical = 19553 ; free virtual = 114469
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:02:14 . Memory (MB): peak = 3564.316 ; gain = 1026.125 ; free physical = 19688 ; free virtual = 114604
INFO: [Common 17-1381] The checkpoint '/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  2 18:47:36 2022...
