# Retiming
Currently register/pipeline retiming is not implemented. That's the reason why
most of the designs will run at a very low clock frequency. If you are
interested in working on retiming, please contact me (keyi at cs.stanford.edu).
