[2025-09-17 12:22:18] START suite=qualcomm_srv trace=srv229_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv229_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2574741 heartbeat IPC: 3.884 cumulative IPC: 3.884 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5002330 cumulative IPC: 3.998 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5002330 cumulative IPC: 3.998 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5002331 heartbeat IPC: 4.119 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13110881 heartbeat IPC: 1.233 cumulative IPC: 1.233 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 21216145 heartbeat IPC: 1.234 cumulative IPC: 1.234 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 29303835 heartbeat IPC: 1.236 cumulative IPC: 1.234 (Simulation time: 00 hr 04 min 28 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 37431635 heartbeat IPC: 1.23 cumulative IPC: 1.233 (Simulation time: 00 hr 05 min 37 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 45577387 heartbeat IPC: 1.228 cumulative IPC: 1.232 (Simulation time: 00 hr 06 min 40 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 53763396 heartbeat IPC: 1.222 cumulative IPC: 1.23 (Simulation time: 00 hr 07 min 49 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv229_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000022 cycles: 61958592 heartbeat IPC: 1.22 cumulative IPC: 1.229 (Simulation time: 00 hr 08 min 56 sec)
Heartbeat CPU 0 instructions: 100000025 cycles: 70186071 heartbeat IPC: 1.215 cumulative IPC: 1.227 (Simulation time: 00 hr 10 min 04 sec)
Heartbeat CPU 0 instructions: 110000026 cycles: 78425122 heartbeat IPC: 1.214 cumulative IPC: 1.226 (Simulation time: 00 hr 11 min 10 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 81668430 cumulative IPC: 1.224 (Simulation time: 00 hr 12 min 16 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 81668430 cumulative IPC: 1.224 (Simulation time: 00 hr 12 min 16 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv229_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.224 instructions: 100000000 cycles: 81668430
CPU 0 Branch Prediction Accuracy: 92.64% MPKI: 13.06 Average ROB Occupancy at Mispredict: 30.27
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08546
BRANCH_INDIRECT: 0.369
BRANCH_CONDITIONAL: 11.24
BRANCH_DIRECT_CALL: 0.4207
BRANCH_INDIRECT_CALL: 0.5443
BRANCH_RETURN: 0.4055


====Backend Stall Breakdown====
ROB_STALL: 11951
LQ_STALL: 0
SQ_STALL: 61036


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 2.5851178

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 11951

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 4623

cpu0->cpu0_STLB TOTAL        ACCESS:    2120868 HIT:    2120176 MISS:        692 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2120868 HIT:    2120176 MISS:        692 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 109.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9470199 HIT:    8845415 MISS:     624784 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7740426 HIT:    7177181 MISS:     563245 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     581079 HIT:     536148 MISS:      44931 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1147473 HIT:    1131589 MISS:      15884 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1221 HIT:        497 MISS:        724 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.04 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15857282 HIT:    7720003 MISS:    8137279 MSHR_MERGE:    2028588
cpu0->cpu0_L1I LOAD         ACCESS:   15857282 HIT:    7720003 MISS:    8137279 MSHR_MERGE:    2028588
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.13 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30597074 HIT:   26736924 MISS:    3860150 MSHR_MERGE:    1646104
cpu0->cpu0_L1D LOAD         ACCESS:   16709448 HIT:   14601629 MISS:    2107819 MSHR_MERGE:     476080
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13886236 HIT:   12135163 MISS:    1751073 MSHR_MERGE:    1169987
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1390 HIT:        132 MISS:       1258 MSHR_MERGE:         37
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.77 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12979610 HIT:   10691754 MISS:    2287856 MSHR_MERGE:    1156165
cpu0->cpu0_ITLB LOAD         ACCESS:   12979610 HIT:   10691754 MISS:    2287856 MSHR_MERGE:    1156165
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.014 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29093465 HIT:   27774667 MISS:    1318798 MSHR_MERGE:     329621
cpu0->cpu0_DTLB LOAD         ACCESS:   29093465 HIT:   27774667 MISS:    1318798 MSHR_MERGE:     329621
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.078 cycles
cpu0->LLC TOTAL        ACCESS:     704292 HIT:     694494 MISS:       9798 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     563245 HIT:     553668 MISS:       9577 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      44931 HIT:      44920 MISS:         11 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      95392 HIT:      95391 MISS:          1 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        724 HIT:        515 MISS:        209 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         16
  ROW_BUFFER_MISS:       9781
  AVG DBUS CONGESTED CYCLE: 2.994
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       6806

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       541511       536465        62717          642
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           45           78           18
  STLB miss resolved @ L2C                0           40          186          345           27
  STLB miss resolved @ LLC                0           38          151          325           34
  STLB miss resolved @ MEM                0            0           67          127           99

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             203474        50679      1575981        94303            5
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            9            3            0
  STLB miss resolved @ L2C                0            1            4            2            0
  STLB miss resolved @ LLC                0           11           38           35            0
  STLB miss resolved @ MEM                0            0            7           17            4
[2025-09-17 12:34:35] END   suite=qualcomm_srv trace=srv229_ap (rc=0)
