# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../REGn/REGn.srcs/sources_1/new/DTrigger.vhd" \
"../../../../../GenericDecoder/GenericDecoder.srcs/sources_1/new/GenericDecoder.vhd" \
"../../../../../REGn/REGn.srcs/sources_1/new/REGn.vhd" \
"../../../../Lab5.srcs/sources_1/new/task2_RegFile.vhd" \

# Do not sort compile order
nosort
