

================================================================
== Vivado HLS Report for 'xFDuplicate_2'
================================================================
* Date:           Wed Mar 18 11:35:16 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   174961|   174961| 8.748 ms | 8.748 ms |  174961|  174961|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop   |   174960|   174960|       243|          -|          -|   720|    no    |
        | + Col_Loop  |      240|      240|         2|          1|          1|   240|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     69|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    105|    -|
|Register         |        -|      -|      56|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      56|    174|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln887_fu_131_p2               |     +    |      0|  0|  19|          14|           1|
    |row_V_fu_120_p2                   |     +    |      0|  0|  14|          10|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln56_fu_126_p2               |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln887_fu_114_p2              |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  69|          54|          32|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |  15|          3|    1|          3|
    |p_dst1_mat_V_V_blk_n        |   9|          2|    1|          2|
    |p_dst2_mat_V_V_blk_n        |   9|          2|    1|          2|
    |p_src_cols_load6_loc_blk_n  |   9|          2|    1|          2|
    |p_src_mat_V_V_blk_n         |   9|          2|    1|          2|
    |t_V_11_reg_88               |   9|          2|   10|         20|
    |t_V_reg_99                  |   9|          2|   14|         28|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 105|         22|   31|         66|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_reg_137            |  14|   0|   14|          0|
    |icmp_ln56_reg_151        |   1|   0|    1|          0|
    |row_V_reg_146            |  10|   0|   10|          0|
    |t_V_11_reg_88            |  10|   0|   10|          0|
    |t_V_reg_99               |  14|   0|   14|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  56|   0|   56|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |     xFDuplicate_2    | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |     xFDuplicate_2    | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |     xFDuplicate_2    | return value |
|ap_done                       | out |    1| ap_ctrl_hs |     xFDuplicate_2    | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |     xFDuplicate_2    | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |     xFDuplicate_2    | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |     xFDuplicate_2    | return value |
|p_src_mat_V_V_dout            |  in |   24|   ap_fifo  |     p_src_mat_V_V    |    pointer   |
|p_src_mat_V_V_empty_n         |  in |    1|   ap_fifo  |     p_src_mat_V_V    |    pointer   |
|p_src_mat_V_V_read            | out |    1|   ap_fifo  |     p_src_mat_V_V    |    pointer   |
|p_dst1_mat_V_V_din            | out |   24|   ap_fifo  |    p_dst1_mat_V_V    |    pointer   |
|p_dst1_mat_V_V_full_n         |  in |    1|   ap_fifo  |    p_dst1_mat_V_V    |    pointer   |
|p_dst1_mat_V_V_write          | out |    1|   ap_fifo  |    p_dst1_mat_V_V    |    pointer   |
|p_dst2_mat_V_V_din            | out |   24|   ap_fifo  |    p_dst2_mat_V_V    |    pointer   |
|p_dst2_mat_V_V_full_n         |  in |    1|   ap_fifo  |    p_dst2_mat_V_V    |    pointer   |
|p_dst2_mat_V_V_write          | out |    1|   ap_fifo  |    p_dst2_mat_V_V    |    pointer   |
|p_src_cols_load6_loc_dout     |  in |   12|   ap_fifo  | p_src_cols_load6_loc |    pointer   |
|p_src_cols_load6_loc_empty_n  |  in |    1|   ap_fifo  | p_src_cols_load6_loc |    pointer   |
|p_src_cols_load6_loc_read     | out |    1|   ap_fifo  | p_src_cols_load6_loc |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

