INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 06:47:16 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.686ns  (required time - arrival time)
  Source:                 buffer26/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.605ns period=7.210ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.605ns period=7.210ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.210ns  (clk rise@7.210ns - clk rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 1.679ns (19.658%)  route 6.862ns (80.342%))
  Logic Levels:           17  (CARRY4=3 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.693 - 7.210 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2900, unset)         0.508     0.508    buffer26/clk
                         FDRE                                         r  buffer26/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer26/outputValid_reg/Q
                         net (fo=8, unplaced)         0.539     1.273    buffer32/control/buffer26_outs_valid
                         LUT6 (Prop_lut6_I0_O)        0.119     1.392 f  buffer32/control/minusOp_carry_i_6__1/O
                         net (fo=14, unplaced)        0.295     1.687    buffer33/control/transmitValue_reg_10
                         LUT4 (Prop_lut4_I3_O)        0.043     1.730 r  buffer33/control/x_loadEn_INST_0_i_6/O
                         net (fo=3, unplaced)         0.262     1.992    control_merge0/tehb/control/dataReg_reg[5]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.035 f  control_merge0/tehb/control/x_loadEn_INST_0_i_4/O
                         net (fo=12, unplaced)        0.292     2.327    buffer15/control/fullReg_reg_6
                         LUT6 (Prop_lut6_I5_O)        0.043     2.370 f  buffer15/control/x_loadEn_INST_0_i_5/O
                         net (fo=2, unplaced)         0.255     2.625    control_merge1/tehb/control/index_tehb
                         LUT3 (Prop_lut3_I2_O)        0.043     2.668 f  control_merge1/tehb/control/x_loadEn_INST_0_i_2/O
                         net (fo=11, unplaced)        0.290     2.958    control_merge1/tehb/control/control_merge1_index
                         LUT6 (Prop_lut6_I5_O)        0.043     3.001 r  control_merge1/tehb/control/fullReg_i_2/O
                         net (fo=65, unplaced)        0.311     3.312    control_merge1/tehb/control/transmitValue_reg
                         LUT6 (Prop_lut6_I0_O)        0.043     3.355 f  control_merge1/tehb/control/level4_c1[15]_i_2/O
                         net (fo=9, unplaced)         0.746     4.101    control_merge1/tehb/control/dataReg_reg[12]
                         LUT6 (Prop_lut6_I1_O)        0.043     4.144 f  control_merge1/tehb/control/level5_c1[15]_i_17/O
                         net (fo=1, unplaced)         0.705     4.849    control_merge1/tehb/control/level5_c1[15]_i_17_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.892 r  control_merge1/tehb/control/level5_c1[15]_i_9/O
                         net (fo=1, unplaced)         0.377     5.269    buffer10/control/eqOp__21
                         LUT6 (Prop_lut6_I3_O)        0.043     5.312 f  buffer10/control/level5_c1[15]_i_6/O
                         net (fo=10, unplaced)        0.420     5.732    buffer10/control/dataReg_reg[22]_2
                         LUT6 (Prop_lut6_I4_O)        0.043     5.775 r  buffer10/control/ltOp_carry__2_i_1__0/O
                         net (fo=1, unplaced)         0.248     6.023    addf0/operator/ltOp_carry__3_0[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     6.210 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     6.210    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     6.345 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=97, unplaced)        0.271     6.616    buffer10/control/CO[0]
                         LUT4 (Prop_lut4_I3_O)        0.127     6.743 r  buffer10/control/i__carry_i_3__0/O
                         net (fo=1, unplaced)         0.459     7.202    addf0/operator/p_1_in[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.292     7.494 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, unplaced)         0.515     8.009    addf0/operator/RightShifterComponent/O[3]
                         LUT6 (Prop_lut6_I0_O)        0.120     8.129 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, unplaced)         0.279     8.408    mulf0/operator/RoundingAdder/ps_c1_reg[4]
                         LUT4 (Prop_lut4_I0_O)        0.043     8.451 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1/O
                         net (fo=15, unplaced)        0.598     9.049    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.210     7.210 r  
                                                      0.000     7.210 r  clk (IN)
                         net (fo=2900, unset)         0.483     7.693    addf0/operator/RightShifterComponent/clk
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     7.693    
                         clock uncertainty           -0.035     7.657    
                         FDRE (Setup_fdre_C_R)       -0.294     7.363    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.363    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                 -1.686    




