Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Sep  7 16:24:28 2025
| Host         : Saurav running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file demux_1_4_timing_summary_routed.rpt -pb demux_1_4_timing_summary_routed.pb -rpx demux_1_4_timing_summary_routed.rpx -warn_on_violation
| Design       : demux_1_4
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I
                            (input port)
  Destination:            y3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.780ns  (logic 5.337ns (54.564%)  route 4.444ns (45.436%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R4                                                0.000     0.000 r  I (IN)
                         net (fo=0)                   0.000     0.000    I
    R4                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  I_IBUF_inst/O
                         net (fo=4, routed)           2.123     3.580    I_IBUF
    SLICE_X65Y48         LUT3 (Prop_lut3_I0_O)        0.150     3.730 r  y3_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.321     6.051    y3_OBUF
    F2                   OBUF (Prop_obuf_I_O)         3.730     9.780 r  y3_OBUF_inst/O
                         net (fo=0)                   0.000     9.780    y3
    F2                                                                r  y3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            y0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.418ns  (logic 5.328ns (56.577%)  route 4.090ns (43.423%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  s1_IBUF_inst/O
                         net (fo=4, routed)           2.021     3.475    s1_IBUF
    SLICE_X65Y48         LUT3 (Prop_lut3_I2_O)        0.152     3.627 r  y0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.069     5.696    y0_OBUF
    G1                   OBUF (Prop_obuf_I_O)         3.722     9.418 r  y0_OBUF_inst/O
                         net (fo=0)                   0.000     9.418    y0
    G1                                                                r  y0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I
                            (input port)
  Destination:            y2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.340ns  (logic 5.103ns (54.641%)  route 4.236ns (45.359%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R4                                                0.000     0.000 r  I (IN)
                         net (fo=0)                   0.000     0.000    I
    R4                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  I_IBUF_inst/O
                         net (fo=4, routed)           2.123     3.580    I_IBUF
    SLICE_X65Y48         LUT3 (Prop_lut3_I1_O)        0.124     3.704 r  y2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.114     5.817    y2_OBUF
    F1                   OBUF (Prop_obuf_I_O)         3.523     9.340 r  y2_OBUF_inst/O
                         net (fo=0)                   0.000     9.340    y2
    F1                                                                r  y2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            y1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.177ns  (logic 5.098ns (55.553%)  route 4.079ns (44.447%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  s1_IBUF_inst/O
                         net (fo=4, routed)           2.021     3.475    s1_IBUF
    SLICE_X65Y48         LUT3 (Prop_lut3_I2_O)        0.124     3.599 r  y1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.058     5.657    y1_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.520     9.177 r  y1_OBUF_inst/O
                         net (fo=0)                   0.000     9.177    y1
    G2                                                                r  y1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s0
                            (input port)
  Destination:            y2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.497ns (55.439%)  route 1.203ns (44.561%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  s0 (IN)
                         net (fo=0)                   0.000     0.000    s0
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  s0_IBUF_inst/O
                         net (fo=4, routed)           0.688     0.916    s0_IBUF
    SLICE_X65Y48         LUT3 (Prop_lut3_I0_O)        0.045     0.961 r  y2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.516     1.477    y2_OBUF
    F1                   OBUF (Prop_obuf_I_O)         1.223     2.701 r  y2_OBUF_inst/O
                         net (fo=0)                   0.000     2.701    y2
    F1                                                                r  y2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0
                            (input port)
  Destination:            y1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.733ns  (logic 1.495ns (54.700%)  route 1.238ns (45.300%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  s0 (IN)
                         net (fo=0)                   0.000     0.000    s0
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  s0_IBUF_inst/O
                         net (fo=4, routed)           0.740     0.968    s0_IBUF
    SLICE_X65Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.013 r  y1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.498     1.512    y1_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.221     2.733 r  y1_OBUF_inst/O
                         net (fo=0)                   0.000     2.733    y1
    G2                                                                r  y1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0
                            (input port)
  Destination:            y0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.558ns (55.831%)  route 1.232ns (44.169%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  s0 (IN)
                         net (fo=0)                   0.000     0.000    s0
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  s0_IBUF_inst/O
                         net (fo=4, routed)           0.740     0.968    s0_IBUF
    SLICE_X65Y48         LUT3 (Prop_lut3_I0_O)        0.046     1.014 r  y0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.493     1.507    y0_OBUF
    G1                   OBUF (Prop_obuf_I_O)         1.283     2.790 r  y0_OBUF_inst/O
                         net (fo=0)                   0.000     2.790    y0
    G1                                                                r  y0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0
                            (input port)
  Destination:            y3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 1.567ns (54.935%)  route 1.286ns (45.065%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  s0 (IN)
                         net (fo=0)                   0.000     0.000    s0
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  s0_IBUF_inst/O
                         net (fo=4, routed)           0.688     0.916    s0_IBUF
    SLICE_X65Y48         LUT3 (Prop_lut3_I1_O)        0.049     0.965 r  y3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.598     1.563    y3_OBUF
    F2                   OBUF (Prop_obuf_I_O)         1.290     2.853 r  y3_OBUF_inst/O
                         net (fo=0)                   0.000     2.853    y3
    F2                                                                r  y3 (OUT)
  -------------------------------------------------------------------    -------------------





