//////////////////////////////////////////////////////////////////////////////
// LPASS_ADDRESS_FILE.h generated by: addrfile2all.pl
// QCSR addrfile2all.pl 4.4.3
//////////////////////////////////////////////////////////////////////////////
// **** W A R N I N G ****  THIS FILE IS AUTO GENERATED!! PLEASE DO NOT EDIT!!
//////////////////////////////////////////////////////////////////////////////
// QUALCOMM Proprietary
// Copyright Qualcomm Technologies Incorporated.  All rights reserved.
//
// All data and information contained in or disclosed by this document are
// confidential and proprietary information of Qualcomm Technologies Incorporated, and
// all rights therein are expressly reserved. By accepting this material,
// the recipient agrees that this material and the information contained
// therein are held in confidence and in trust and will not be used,
// copied, reproduced in whole or in part, nor its contents revealed in
// any manner to others without the express written permission of QUALCOMM
// Incorporated.
//
// This technology was exported from the United States in accordance with
// the Export Administration Regulations. Diversion contrary to U.S. law
// prohibited.
//////////////////////////////////////////////////////////////////////////////
// RCS File        : -USE CVS LOG-
// Revision        : -USE CVS LOG-
// Last Check In   : -USE CVS LOG-
//////////////////////////////////////////////////////////////////////////////
// Description     : Constants related to Hardware Registers
//
// Byte Addresses are used for all BASES and ADDRESSES
//////////////////////////////////////////////////////////////////////////////
#ifndef LPASS_ADDRESS_FILE_H

#define LPASS_ADDRESS_FILE_H

enum QCSR_REG_TYPE {QCSR_REG_RO, QCSR_REG_WO, QCSR_REG_RW, QCSR_REG_COMMAND};



#define ULTAUDIO_CSR                                                                        (0x07700000)

#define ULTAUDIO_HW_VERSION                                                              (0x07700000)
#define   ULTAUDIO_HW_VERSION___RWC                                                        QCSR_REG_RO
#define   ULTAUDIO_HW_VERSION___POR                                                        0x10000000
#define   ULTAUDIO_HW_VERSION__MAJOR___M                                                   0xF0000000
#define   ULTAUDIO_HW_VERSION__MAJOR___S                                                   28
#define   ULTAUDIO_HW_VERSION__MINOR___M                                                   0x0FFF0000
#define   ULTAUDIO_HW_VERSION__MINOR___S                                                   16
#define   ULTAUDIO_HW_VERSION__STEP___M                                                    0x0000FFFF
#define   ULTAUDIO_HW_VERSION__STEP___S                                                    0
#define   ULTAUDIO_HW_VERSION___M                                                          0xFFFFFFFF
#define   ULTAUDIO_HW_VERSION___S                                                          0

#define ULTAUDIO_TCSR_DEBUG_CTL                                                          (0x07700004)
#define   ULTAUDIO_TCSR_DEBUG_CTL___RWC                                                    QCSR_REG_RW
#define   ULTAUDIO_TCSR_DEBUG_CTL___POR                                                    0x00000000
#define   ULTAUDIO_TCSR_DEBUG_CTL__LPASS_SLAVE_PCNOC_TEST_BUS_SEL___M                      0x00600000
#define   ULTAUDIO_TCSR_DEBUG_CTL__LPASS_SLAVE_PCNOC_TEST_BUS_SEL___S                      21
#define   ULTAUDIO_TCSR_DEBUG_CTL__LPASS_MASTER_PCNOC_TEST_BUS_SEL___M                     0x00180000
#define   ULTAUDIO_TCSR_DEBUG_CTL__LPASS_MASTER_PCNOC_TEST_BUS_SEL___S                     19
#define   ULTAUDIO_TCSR_DEBUG_CTL__AHB2AHB_DIG_CODEC_TEST_BUS_SEL___M                      0x00060000
#define   ULTAUDIO_TCSR_DEBUG_CTL__AHB2AHB_DIG_CODEC_TEST_BUS_SEL___S                      17
#define   ULTAUDIO_TCSR_DEBUG_CTL__LPASS_DEBUG_EN___M                                      0x00010000
#define   ULTAUDIO_TCSR_DEBUG_CTL__LPASS_DEBUG_EN___S                                      16
#define   ULTAUDIO_TCSR_DEBUG_CTL__LPASS_DEBUG_EN__DISABLE_DRIVING_LPASS_BUS_ON_TO_MUX     0x0
#define   ULTAUDIO_TCSR_DEBUG_CTL__LPASS_DEBUG_EN__DRIVE_DEBUG_BUS                         0x1
#define   ULTAUDIO_TCSR_DEBUG_CTL__SEL_ADDR___M                                            0x0000FF00
#define   ULTAUDIO_TCSR_DEBUG_CTL__SEL_ADDR___S                                            8
#define   ULTAUDIO_TCSR_DEBUG_CTL__SEL___M                                                 0x000000FF
#define   ULTAUDIO_TCSR_DEBUG_CTL__SEL___S                                                 0
#define   ULTAUDIO_TCSR_DEBUG_CTL__SEL__ALL_0_S                                            0x00
#define   ULTAUDIO_TCSR_DEBUG_CTL__SEL__ALL_5_S                                            0x01
#define   ULTAUDIO_TCSR_DEBUG_CTL__SEL__ALL_A_S                                            0x02
#define   ULTAUDIO_TCSR_DEBUG_CTL__SEL__PAT_12345678                                       0x03
#define   ULTAUDIO_TCSR_DEBUG_CTL__SEL__PAT_DEADBEEF                                       0x04
#define   ULTAUDIO_TCSR_DEBUG_CTL__SEL__LPM_DEBUG_BUS                                      0x05
#define   ULTAUDIO_TCSR_DEBUG_CTL__SEL__LPASS_SLAVE_PCNOC_TEST_BUS                         0x06
#define   ULTAUDIO_TCSR_DEBUG_CTL__SEL__LPASS_MASTER_PCNOC_TEST_BUS                        0x07
#define   ULTAUDIO_TCSR_DEBUG_CTL__SEL__AHB2AHB_DIG_CODEC_TEST_BUS                         0x08
#define   ULTAUDIO_TCSR_DEBUG_CTL__SEL__AHB_TEST_BUS                                       0x09
#define   ULTAUDIO_TCSR_DEBUG_CTL__SEL__CSR_TEST_BUS                                       0x0A
#define   ULTAUDIO_TCSR_DEBUG_CTL__SEL__AVT_TEST_BUS                                       0x0B
#define   ULTAUDIO_TCSR_DEBUG_CTL__SEL__LPAIF_TEST_BUS                                     0x0C
#define   ULTAUDIO_TCSR_DEBUG_CTL___M                                                      0x007FFFFF
#define   ULTAUDIO_TCSR_DEBUG_CTL___S                                                      0

#define LPASS_CSR_GP_CTL                                                                 (0x07700100)
#define   CSR_GP_CTL___RWC                                                                 QCSR_REG_RW
#define   CSR_GP_CTL___POR                                                                 0x00000000
#define   CSR_GP_CTL__SPARE_LPASS___M                                                      0xFFFE0000
#define   CSR_GP_CTL__SPARE_LPASS___S                                                      17
#define   CSR_GP_CTL__DRESET_EN___M                                                        0x00010000
#define   CSR_GP_CTL__DRESET_EN___S                                                        16
#define   CSR_GP_CTL___M                                                                   0xFFFF0000
#define   CSR_GP_CTL___S                                                                   16

#define LPASS_CSR_MEMTYPE_CTL                                                            (0x07700104)
#define   CSR_MEMTYPE_CTL___RWC                                                            QCSR_REG_RW
#define   CSR_MEMTYPE_CTL___POR                                                            0x00000400
#define   CSR_MEMTYPE_CTL__LPAIF_MEMTYPE___M                                               0x00000E00
#define   CSR_MEMTYPE_CTL__LPAIF_MEMTYPE___S                                               9
#define   CSR_MEMTYPE_CTL__LPAIF_MEMTYPE_EN___M                                            0x00000100
#define   CSR_MEMTYPE_CTL__LPAIF_MEMTYPE_EN___S                                            8
#define   CSR_MEMTYPE_CTL__LPAIF_MEMTYPE_EN__DISABLE                                       0x0
#define   CSR_MEMTYPE_CTL__LPAIF_MEMTYPE_EN__ENABLE                                        0x1
#define   CSR_MEMTYPE_CTL___M                                                              0x00000F00
#define   CSR_MEMTYPE_CTL___S                                                              8

#define LPASS_CSR_DEBUG_BUS                                                              (0x07700114)
#define   CSR_DEBUG_BUS___RWC                                                              QCSR_REG_RO
#define   CSR_DEBUG_BUS___POR                                                              0x00000000
#define   CSR_DEBUG_BUS__READ___M                                                          0xFFFFFFFF
#define   CSR_DEBUG_BUS__READ___S                                                          0
#define   CSR_DEBUG_BUS___M                                                                0xFFFFFFFF
#define   CSR_DEBUG_BUS___S                                                                0

#define LPASS_AHBI_CFG                                                                   (0x07700124)
#define   AHBI_CFG___RWC                                                                   QCSR_REG_RW
#define   AHBI_CFG___POR                                                                   0x60512340
#define   AHBI_CFG__RESAMPLER_PRIORITY___M                                                 0xF0000000
#define   AHBI_CFG__RESAMPLER_PRIORITY___S                                                 28
#define   AHBI_CFG__SLIMBUS_PRIORITY___M                                                   0x0F000000
#define   AHBI_CFG__SLIMBUS_PRIORITY___S                                                   24
#define   AHBI_CFG__MIDI_PRIORITY___M                                                      0x00F00000
#define   AHBI_CFG__MIDI_PRIORITY___S                                                      20
#define   AHBI_CFG__FABRIC_PRIORITY___M                                                    0x000F0000
#define   AHBI_CFG__FABRIC_PRIORITY___S                                                    16
#define   AHBI_CFG__DM_PRIORITY___M                                                        0x0000F000
#define   AHBI_CFG__DM_PRIORITY___S                                                        12
#define   AHBI_CFG__Q6SS_PRIORITY___M                                                      0x00000F00
#define   AHBI_CFG__Q6SS_PRIORITY___S                                                      8
#define   AHBI_CFG__AUDIO_IF_PRIORITY___M                                                  0x000000F0
#define   AHBI_CFG__AUDIO_IF_PRIORITY___S                                                  4
#define   AHBI_CFG__ROUND_ROBIN_EN___M                                                     0x00000001
#define   AHBI_CFG__ROUND_ROBIN_EN___S                                                     0
#define   AHBI_CFG___M                                                                     0xFFFFFFFF
#define   AHBI_CFG___S                                                                     0

#define LPASS_AHBI_LOCK_CTL                                                              (0x07700128)
#define   AHBI_LOCK_CTL___RWC                                                              QCSR_REG_RW
#define   AHBI_LOCK_CTL___POR                                                              0x00000000
#define   AHBI_LOCK_CTL__SLIMBUS1_LOCK_EN___M                                              0x00000200
#define   AHBI_LOCK_CTL__SLIMBUS1_LOCK_EN___S                                              9
#define   AHBI_LOCK_CTL__HDMI_LOCK_EN___M                                                  0x00000100
#define   AHBI_LOCK_CTL__HDMI_LOCK_EN___S                                                  8
#define   AHBI_LOCK_CTL__SPDIFTX_LOCK_EN___M                                               0x00000080
#define   AHBI_LOCK_CTL__SPDIFTX_LOCK_EN___S                                               7
#define   AHBI_LOCK_CTL__RESAMPLER_LOCK_EN___M                                             0x00000040
#define   AHBI_LOCK_CTL__RESAMPLER_LOCK_EN___S                                             6
#define   AHBI_LOCK_CTL__SLIMBUS_LOCK_EN___M                                               0x00000020
#define   AHBI_LOCK_CTL__SLIMBUS_LOCK_EN___S                                               5
#define   AHBI_LOCK_CTL__MIDI_LOCK_EN___M                                                  0x00000010
#define   AHBI_LOCK_CTL__MIDI_LOCK_EN___S                                                  4
#define   AHBI_LOCK_CTL__FABRIC_LOCK_EN___M                                                0x00000008
#define   AHBI_LOCK_CTL__FABRIC_LOCK_EN___S                                                3
#define   AHBI_LOCK_CTL__DM_LOCK_EN___M                                                    0x00000004
#define   AHBI_LOCK_CTL__DM_LOCK_EN___S                                                    2
#define   AHBI_LOCK_CTL__Q6SS_LOCK_EN___M                                                  0x00000002
#define   AHBI_LOCK_CTL__Q6SS_LOCK_EN___S                                                  1
#define   AHBI_LOCK_CTL__AUDIO_IF_LOCK_EN___M                                              0x00000001
#define   AHBI_LOCK_CTL__AUDIO_IF_LOCK_EN___S                                              0
#define   AHBI_LOCK_CTL___M                                                                0x000003FF
#define   AHBI_LOCK_CTL___S                                                                0

#define LPASS_AHBI_CFG_EXT                                                               (0x0770012C)
#define   AHBI_CFG_EXT___RWC                                                               QCSR_REG_RW
#define   AHBI_CFG_EXT___POR                                                               0x00000987
#define   AHBI_CFG_EXT__SLIMBUS1_PRIORITY___M                                              0x00000F00
#define   AHBI_CFG_EXT__SLIMBUS1_PRIORITY___S                                              8
#define   AHBI_CFG_EXT__HDMI_PRIORITY___M                                                  0x000000F0
#define   AHBI_CFG_EXT__HDMI_PRIORITY___S                                                  4
#define   AHBI_CFG_EXT__SPDIFTX_PRIORITY___M                                               0x0000000F
#define   AHBI_CFG_EXT__SPDIFTX_PRIORITY___S                                               0
#define   AHBI_CFG_EXT___M                                                                 0x00000FFF
#define   AHBI_CFG_EXT___S                                                                 0

#define LPASS_AHBX_CFG                                                                   (0x07700140)
#define   AHBX_CFG___RWC                                                                   QCSR_REG_RW
#define   AHBX_CFG___POR                                                                   0x4033962A
#define   AHBX_CFG__RESAMPLER_PRIORITY___M                                                 0x70000000
#define   AHBX_CFG__RESAMPLER_PRIORITY___S                                                 28
#define   AHBX_CFG__SLIMBUS_PRIORITY___M                                                   0x07000000
#define   AHBX_CFG__SLIMBUS_PRIORITY___S                                                   24
#define   AHBX_CFG__MIDI_PRIORITY___M                                                      0x00700000
#define   AHBX_CFG__MIDI_PRIORITY___S                                                      20
#define   AHBX_CFG__SLIMBUS1_PRIORITY___M                                                  0x00038000
#define   AHBX_CFG__SLIMBUS1_PRIORITY___S                                                  15
#define   AHBX_CFG__DM_PRIORITY___M                                                        0x00007000
#define   AHBX_CFG__DM_PRIORITY___S                                                        12
#define   AHBX_CFG__HDMI_PRIORITY___M                                                      0x00000700
#define   AHBX_CFG__HDMI_PRIORITY___S                                                      8
#define   AHBX_CFG__AUDIO_IF_PRIORITY___M                                                  0x00000070
#define   AHBX_CFG__AUDIO_IF_PRIORITY___S                                                  4
#define   AHBX_CFG__SPDIFTX_PRIORITY___M                                                   0x0000000E
#define   AHBX_CFG__SPDIFTX_PRIORITY___S                                                   1
#define   AHBX_CFG__ROUND_ROBIN_EN___M                                                     0x00000001
#define   AHBX_CFG__ROUND_ROBIN_EN___S                                                     0
#define   AHBX_CFG___M                                                                     0x7FFFFFFF
#define   AHBX_CFG___S                                                                     0

#define LPASS_AHBX_LOCK_CTL                                                              (0x07700144)
#define   AHBX_LOCK_CTL___RWC                                                              QCSR_REG_RW
#define   AHBX_LOCK_CTL___POR                                                              0x00000000
#define   AHBX_LOCK_CTL__SLIMBUS1_LOCK_EN___M                                              0x00000200
#define   AHBX_LOCK_CTL__SLIMBUS1_LOCK_EN___S                                              9
#define   AHBX_LOCK_CTL__HDMI_LOCK_EN___M                                                  0x00000100
#define   AHBX_LOCK_CTL__HDMI_LOCK_EN___S                                                  8
#define   AHBX_LOCK_CTL__SPDIFTX_LOCK_EN___M                                               0x00000080
#define   AHBX_LOCK_CTL__SPDIFTX_LOCK_EN___S                                               7
#define   AHBX_LOCK_CTL__RESAMPLER_LOCK_EN___M                                             0x00000040
#define   AHBX_LOCK_CTL__RESAMPLER_LOCK_EN___S                                             6
#define   AHBX_LOCK_CTL__SLIMBUS_LOCK_EN___M                                               0x00000020
#define   AHBX_LOCK_CTL__SLIMBUS_LOCK_EN___S                                               5
#define   AHBX_LOCK_CTL__MIDI_LOCK_EN___M                                                  0x00000010
#define   AHBX_LOCK_CTL__MIDI_LOCK_EN___S                                                  4
#define   AHBX_LOCK_CTL__DM_LOCK_EN___M                                                    0x00000004
#define   AHBX_LOCK_CTL__DM_LOCK_EN___S                                                    2
#define   AHBX_LOCK_CTL__AUDIO_IF_LOCK_EN___M                                              0x00000001
#define   AHBX_LOCK_CTL__AUDIO_IF_LOCK_EN___S                                              0
#define   AHBX_LOCK_CTL___M                                                                0x000003FF
#define   AHBX_LOCK_CTL___S                                                                0

#define LPASS_AHBIX_STATUS                                                               (0x07700150)
#define   AHBIX_STATUS___RWC                                                               QCSR_REG_RO
#define   AHBIX_STATUS___POR                                                               0x00000000
#define   AHBIX_STATUS__Q6TCM_WRITE_ERROR___M                                              0x00000080
#define   AHBIX_STATUS__Q6TCM_WRITE_ERROR___S                                              7
#define   AHBIX_STATUS__Q6TCM_READ_ERROR___M                                               0x00000040
#define   AHBIX_STATUS__Q6TCM_READ_ERROR___S                                               6
#define   AHBIX_STATUS__AHBX_DECODE_BOUNDARY_ERROR___M                                     0x00000020
#define   AHBIX_STATUS__AHBX_DECODE_BOUNDARY_ERROR___S                                     5
#define   AHBIX_STATUS__AHBX_DECODE_ERROR___M                                              0x00000010
#define   AHBIX_STATUS__AHBX_DECODE_ERROR___S                                              4
#define   AHBIX_STATUS__AHBX_MISALIGNED___M                                                0x00000008
#define   AHBIX_STATUS__AHBX_MISALIGNED___S                                                3
#define   AHBIX_STATUS__AHBI_DECODE_BOUNDARY_ERROR___M                                     0x00000004
#define   AHBIX_STATUS__AHBI_DECODE_BOUNDARY_ERROR___S                                     2
#define   AHBIX_STATUS__AHBI_DECODE_ERROR___M                                              0x00000002
#define   AHBIX_STATUS__AHBI_DECODE_ERROR___S                                              1
#define   AHBIX_STATUS__AHBI_MISALIGNED___M                                                0x00000001
#define   AHBIX_STATUS__AHBI_MISALIGNED___S                                                0
#define   AHBIX_STATUS___M                                                                 0x000000FF
#define   AHBIX_STATUS___S                                                                 0

#define LPASS_AHBIX_ACK                                                                  (0x07700154)
#define   AHBIX_ACK___RWC                                                                  QCSR_REG_WO
#define   AHBIX_ACK___POR                                                                  0x00000000
#define   AHBIX_ACK__Q6TCM_WRITE_ERROR___M                                                 0x00000080
#define   AHBIX_ACK__Q6TCM_WRITE_ERROR___S                                                 7
#define   AHBIX_ACK__Q6TCM_READ_ERROR___M                                                  0x00000040
#define   AHBIX_ACK__Q6TCM_READ_ERROR___S                                                  6
#define   AHBIX_ACK__AHBX_DECODE_BOUNDARY_ERROR___M                                        0x00000020
#define   AHBIX_ACK__AHBX_DECODE_BOUNDARY_ERROR___S                                        5
#define   AHBIX_ACK__AHBX_DECODE_ERROR___M                                                 0x00000010
#define   AHBIX_ACK__AHBX_DECODE_ERROR___S                                                 4
#define   AHBIX_ACK__AHBX_MISALIGNED___M                                                   0x00000008
#define   AHBIX_ACK__AHBX_MISALIGNED___S                                                   3
#define   AHBIX_ACK__AHBI_DECODE_BOUNDARY_ERROR___M                                        0x00000004
#define   AHBIX_ACK__AHBI_DECODE_BOUNDARY_ERROR___S                                        2
#define   AHBIX_ACK__AHBI_DECODE_ERROR___M                                                 0x00000002
#define   AHBIX_ACK__AHBI_DECODE_ERROR___S                                                 1
#define   AHBIX_ACK__AHBI_MISALIGNED___M                                                   0x00000001
#define   AHBIX_ACK__AHBI_MISALIGNED___S                                                   0
#define   AHBIX_ACK___M                                                                    0x000000FF
#define   AHBIX_ACK___S                                                                    0

#define LPASS_AHBIX_EN                                                                   (0x07700158)
#define   AHBIX_EN___RWC                                                                   QCSR_REG_RW
#define   AHBIX_EN___POR                                                                   0x00000012
#define   AHBIX_EN__Q6TCM_WRITE_ERROR_INT_EN___M                                           0x00000080
#define   AHBIX_EN__Q6TCM_WRITE_ERROR_INT_EN___S                                           7
#define   AHBIX_EN__Q6TCM_READ_ERROR_INT_EN___M                                            0x00000040
#define   AHBIX_EN__Q6TCM_READ_ERROR_INT_EN___S                                            6
#define   AHBIX_EN__AHBX_DECODE_BOUNDARY_ERROR_INT_EN___M                                  0x00000020
#define   AHBIX_EN__AHBX_DECODE_BOUNDARY_ERROR_INT_EN___S                                  5
#define   AHBIX_EN__AHBX_DECODE_ERROR_INT_EN___M                                           0x00000010
#define   AHBIX_EN__AHBX_DECODE_ERROR_INT_EN___S                                           4
#define   AHBIX_EN__AHBX_MISALIGNED_INT_EN___M                                             0x00000008
#define   AHBIX_EN__AHBX_MISALIGNED_INT_EN___S                                             3
#define   AHBIX_EN__AHBI_DECODE_BOUNDARY_ERROR_INT_EN___M                                  0x00000004
#define   AHBIX_EN__AHBI_DECODE_BOUNDARY_ERROR_INT_EN___S                                  2
#define   AHBIX_EN__AHBI_DECODE_ERROR_INT_EN___M                                           0x00000002
#define   AHBIX_EN__AHBI_DECODE_ERROR_INT_EN___S                                           1
#define   AHBIX_EN__AHBI_MISALIGNED_INT_EN___M                                             0x00000001
#define   AHBIX_EN__AHBI_MISALIGNED_INT_EN___S                                             0
#define   AHBIX_EN___M                                                                     0x000000FF
#define   AHBIX_EN___S                                                                     0

#define LPASS_AUDIO_CORE_LPM_CGCR                                                        (0x0770015C)
#define   AUDIO_CORE_LPM_CGCR___RWC                                                        QCSR_REG_RW
#define   AUDIO_CORE_LPM_CGCR___POR                                                        0x00000001
#define   AUDIO_CORE_LPM_CGCR__HW_CTL___M                                                  0x00000002
#define   AUDIO_CORE_LPM_CGCR__HW_CTL___S                                                  1
#define   AUDIO_CORE_LPM_CGCR__CLK_ENABLE___M                                              0x00000001
#define   AUDIO_CORE_LPM_CGCR__CLK_ENABLE___S                                              0
#define   AUDIO_CORE_LPM_CGCR___M                                                          0x00000003
#define   AUDIO_CORE_LPM_CGCR___S                                                          0

#define LPASS_AUDIO_CORE_AUDSYNC_CGCR                                                    (0x07700160)
#define   AUDIO_CORE_AUDSYNC_CGCR___RWC                                                    QCSR_REG_RW
#define   AUDIO_CORE_AUDSYNC_CGCR___POR                                                    0x00000001
#define   AUDIO_CORE_AUDSYNC_CGCR__HW_CTL___M                                              0x00000002
#define   AUDIO_CORE_AUDSYNC_CGCR__HW_CTL___S                                              1
#define   AUDIO_CORE_AUDSYNC_CGCR__CLK_ENABLE___M                                          0x00000001
#define   AUDIO_CORE_AUDSYNC_CGCR__CLK_ENABLE___S                                          0
#define   AUDIO_CORE_AUDSYNC_CGCR___M                                                      0x00000003
#define   AUDIO_CORE_AUDSYNC_CGCR___S                                                      0

#define LPASS_AUDIO_CORE_AVSYNC_CGCR                                                     (0x07700164)
#define   AUDIO_CORE_AVSYNC_CGCR___RWC                                                     QCSR_REG_RW
#define   AUDIO_CORE_AVSYNC_CGCR___POR                                                     0x00000001
#define   AUDIO_CORE_AVSYNC_CGCR__HW_CTL___M                                               0x00000002
#define   AUDIO_CORE_AVSYNC_CGCR__HW_CTL___S                                               1
#define   AUDIO_CORE_AVSYNC_CGCR__CLK_ENABLE___M                                           0x00000001
#define   AUDIO_CORE_AVSYNC_CGCR__CLK_ENABLE___S                                           0
#define   AUDIO_CORE_AVSYNC_CGCR___M                                                       0x00000003
#define   AUDIO_CORE_AVSYNC_CGCR___S                                                       0

#define LPASS_AUDIO_CORE_AHB2AHB_CODEC_CGCR                                              (0x0770016C)
#define   AUDIO_CORE_AHB2AHB_CODEC_CGCR___RWC                                              QCSR_REG_RW
#define   AUDIO_CORE_AHB2AHB_CODEC_CGCR___POR                                              0x00000001
#define   AUDIO_CORE_AHB2AHB_CODEC_CGCR__HW_CTL___M                                        0x00000002
#define   AUDIO_CORE_AHB2AHB_CODEC_CGCR__HW_CTL___S                                        1
#define   AUDIO_CORE_AHB2AHB_CODEC_CGCR__CLK_ENABLE___M                                    0x00000001
#define   AUDIO_CORE_AHB2AHB_CODEC_CGCR__CLK_ENABLE___S                                    0
#define   AUDIO_CORE_AHB2AHB_CODEC_CGCR___M                                                0x00000003
#define   AUDIO_CORE_AHB2AHB_CODEC_CGCR___S                                                0

#define LPASS_AUDIO_CORE_LPAIF_CTL_CGCR                                                  (0x07700170)
#define   AUDIO_CORE_LPAIF_CTL_CGCR___RWC                                                  QCSR_REG_RW
#define   AUDIO_CORE_LPAIF_CTL_CGCR___POR                                                  0x00000001
#define   AUDIO_CORE_LPAIF_CTL_CGCR__HW_CTL___M                                            0x00000002
#define   AUDIO_CORE_LPAIF_CTL_CGCR__HW_CTL___S                                            1
#define   AUDIO_CORE_LPAIF_CTL_CGCR__CLK_ENABLE___M                                        0x00000001
#define   AUDIO_CORE_LPAIF_CTL_CGCR__CLK_ENABLE___S                                        0
#define   AUDIO_CORE_LPAIF_CTL_CGCR___M                                                    0x00000003
#define   AUDIO_CORE_LPAIF_CTL_CGCR___S                                                    0

#define LPASS_AUDIO_CORE_VFR_CGCR                                                        (0x07700174)
#define   AUDIO_CORE_VFR_CGCR___RWC                                                        QCSR_REG_RW
#define   AUDIO_CORE_VFR_CGCR___POR                                                        0x00000001
#define   AUDIO_CORE_VFR_CGCR__HW_CTL___M                                                  0x00000002
#define   AUDIO_CORE_VFR_CGCR__HW_CTL___S                                                  1
#define   AUDIO_CORE_VFR_CGCR__CLK_ENABLE___M                                              0x00000001
#define   AUDIO_CORE_VFR_CGCR__CLK_ENABLE___S                                              0
#define   AUDIO_CORE_VFR_CGCR___M                                                          0x00000003
#define   AUDIO_CORE_VFR_CGCR___S                                                          0

#define LPASS_AUDIO_CORE_AHB2AHB_PCNOC_SLV_CGCR                                          (0x07700178)
#define   AUDIO_CORE_AHB2AHB_PCNOC_SLV_CGCR___RWC                                          QCSR_REG_RW
#define   AUDIO_CORE_AHB2AHB_PCNOC_SLV_CGCR___POR                                          0x00000001
#define   AUDIO_CORE_AHB2AHB_PCNOC_SLV_CGCR__HW_CTL___M                                    0x00000002
#define   AUDIO_CORE_AHB2AHB_PCNOC_SLV_CGCR__HW_CTL___S                                    1
#define   AUDIO_CORE_AHB2AHB_PCNOC_SLV_CGCR__CLK_ENABLE___M                                0x00000001
#define   AUDIO_CORE_AHB2AHB_PCNOC_SLV_CGCR__CLK_ENABLE___S                                0
#define   AUDIO_CORE_AHB2AHB_PCNOC_SLV_CGCR___M                                            0x00000003
#define   AUDIO_CORE_AHB2AHB_PCNOC_SLV_CGCR___S                                            0

#define LPASS_AUDIO_CORE_AHB2AHB_PCNOC_MST_CGCR                                          (0x0770017C)
#define   AUDIO_CORE_AHB2AHB_PCNOC_MST_CGCR___RWC                                          QCSR_REG_RW
#define   AUDIO_CORE_AHB2AHB_PCNOC_MST_CGCR___POR                                          0x00000001
#define   AUDIO_CORE_AHB2AHB_PCNOC_MST_CGCR__HW_CTL___M                                    0x00000002
#define   AUDIO_CORE_AHB2AHB_PCNOC_MST_CGCR__HW_CTL___S                                    1
#define   AUDIO_CORE_AHB2AHB_PCNOC_MST_CGCR__CLK_ENABLE___M                                0x00000001
#define   AUDIO_CORE_AHB2AHB_PCNOC_MST_CGCR__CLK_ENABLE___S                                0
#define   AUDIO_CORE_AHB2AHB_PCNOC_MST_CGCR___M                                            0x00000003
#define   AUDIO_CORE_AHB2AHB_PCNOC_MST_CGCR___S                                            0

#define LPASS_AUDIO_CORE_AVTIMER_XO_FM_CGCR                                              (0x07700180)
#define   AUDIO_CORE_AVTIMER_XO_FM_CGCR___RWC                                              QCSR_REG_RW
#define   AUDIO_CORE_AVTIMER_XO_FM_CGCR___POR                                              0x00000001
#define   AUDIO_CORE_AVTIMER_XO_FM_CGCR__HW_CTL___M                                        0x00000002
#define   AUDIO_CORE_AVTIMER_XO_FM_CGCR__HW_CTL___S                                        1
#define   AUDIO_CORE_AVTIMER_XO_FM_CGCR__CLK_ENABLE___M                                    0x00000001
#define   AUDIO_CORE_AVTIMER_XO_FM_CGCR__CLK_ENABLE___S                                    0
#define   AUDIO_CORE_AVTIMER_XO_FM_CGCR___M                                                0x00000003
#define   AUDIO_CORE_AVTIMER_XO_FM_CGCR___S                                                0

#define LPASS_AUDIO_CORE_AVTIMER_XO_BT_CGCR                                              (0x07700184)
#define   AUDIO_CORE_AVTIMER_XO_BT_CGCR___RWC                                              QCSR_REG_RW
#define   AUDIO_CORE_AVTIMER_XO_BT_CGCR___POR                                              0x00000001
#define   AUDIO_CORE_AVTIMER_XO_BT_CGCR__HW_CTL___M                                        0x00000002
#define   AUDIO_CORE_AVTIMER_XO_BT_CGCR__HW_CTL___S                                        1
#define   AUDIO_CORE_AVTIMER_XO_BT_CGCR__CLK_ENABLE___M                                    0x00000001
#define   AUDIO_CORE_AVTIMER_XO_BT_CGCR__CLK_ENABLE___S                                    0
#define   AUDIO_CORE_AVTIMER_XO_BT_CGCR___M                                                0x00000003
#define   AUDIO_CORE_AVTIMER_XO_BT_CGCR___S                                                0

#define LPASS_LPASS_CSR_ADDR_VALID_STATUS                                                (0x07700188)
#define   LPASS_CSR_ADDR_VALID_STATUS___RWC                                                QCSR_REG_RO
#define   LPASS_CSR_ADDR_VALID_STATUS___POR                                                0x00000000
#define   LPASS_CSR_ADDR_VALID_STATUS__LPASS_CSR_RIF_ADDR_INVALID___M                      0x00000001
#define   LPASS_CSR_ADDR_VALID_STATUS__LPASS_CSR_RIF_ADDR_INVALID___S                      0
#define   LPASS_CSR_ADDR_VALID_STATUS___M                                                  0x00000001
#define   LPASS_CSR_ADDR_VALID_STATUS___S                                                  0

#define LPASS_LPASS_CSR_ADDR_VALID_ACK                                                   (0x0770018C)
#define   LPASS_CSR_ADDR_VALID_ACK___RWC                                                   QCSR_REG_WO
#define   LPASS_CSR_ADDR_VALID_ACK___POR                                                   0x00000000
#define   LPASS_CSR_ADDR_VALID_ACK__LPASS_CSR_RIF_ADDR_INVALID___M                         0x00000001
#define   LPASS_CSR_ADDR_VALID_ACK__LPASS_CSR_RIF_ADDR_INVALID___S                         0
#define   LPASS_CSR_ADDR_VALID_ACK___M                                                     0x00000001
#define   LPASS_CSR_ADDR_VALID_ACK___S                                                     0

#define LPASS_LPASS_CSR_ADDR_VALID_EN                                                    (0x07700190)
#define   LPASS_CSR_ADDR_VALID_EN___RWC                                                    QCSR_REG_RW
#define   LPASS_CSR_ADDR_VALID_EN___POR                                                    0x00000000
#define   LPASS_CSR_ADDR_VALID_EN__LPASS_CSR_RIF_ADDR_INVALID_INT_EN___M                   0x00000001
#define   LPASS_CSR_ADDR_VALID_EN__LPASS_CSR_RIF_ADDR_INVALID_INT_EN___S                   0
#define   LPASS_CSR_ADDR_VALID_EN___M                                                      0x00000001
#define   LPASS_CSR_ADDR_VALID_EN___S                                                      0

#define LPASS_LPM_CTL                                                                    (0x07700194)
#define   LPM_CTL___RWC                                                                    QCSR_REG_RW
#define   LPM_CTL___POR                                                                    0x00000000
#define   LPM_CTL__SOFT_RESET___M                                                          0x80000000
#define   LPM_CTL__SOFT_RESET___S                                                          31
#define   LPM_CTL__SOFT_RESET__DISABLE                                                     0x0
#define   LPM_CTL__SOFT_RESET__ENABLE                                                      0x1
#define   LPM_CTL___M                                                                      0x80000000
#define   LPM_CTL___S                                                                      31

#define LPASS_LPAIF_CTL                                                                  (0x077001B0)
#define   LPAIF_CTL___RWC                                                                  QCSR_REG_RW
#define   LPAIF_CTL___POR                                                                  0x00000000
#define   LPAIF_CTL__SOFT_RESET___M                                                        0x80000000
#define   LPAIF_CTL__SOFT_RESET___S                                                        31
#define   LPAIF_CTL__SOFT_RESET__DISABLE                                                   0x0
#define   LPAIF_CTL__SOFT_RESET__ENABLE                                                    0x1
#define   LPAIF_CTL___M                                                                    0x80000000
#define   LPAIF_CTL___S                                                                    31

#define LPASS_VFR_IRQ_MUX_CTL                                                            (0x07701000)
#define   VFR_IRQ_MUX_CTL___RWC                                                            QCSR_REG_RW
#define   VFR_IRQ_MUX_CTL___POR                                                            0x00000000
#define   VFR_IRQ_MUX_CTL__VFR___M                                                         0x00000100
#define   VFR_IRQ_MUX_CTL__VFR___S                                                         8
#define   VFR_IRQ_MUX_CTL__VFR__QTMR                                                       0x0
#define   VFR_IRQ_MUX_CTL__VFR__AVTIMER                                                    0x1
#define   VFR_IRQ_MUX_CTL__SEL___M                                                         0x0000001F
#define   VFR_IRQ_MUX_CTL__SEL___S                                                         0
#define   VFR_IRQ_MUX_CTL__SEL__INTERNAL_VFR                                               0x00
#define   VFR_IRQ_MUX_CTL__SEL__EXTENAL_VFR                                                0x01
#define   VFR_IRQ_MUX_CTL__SEL__DIR_CONN_0                                                 0x02
#define   VFR_IRQ_MUX_CTL__SEL__DIR_CONN_1                                                 0x03
#define   VFR_IRQ_MUX_CTL__SEL__DIR_CONN_2                                                 0x04
#define   VFR_IRQ_MUX_CTL__SEL__RESERVED_0                                                 0x05
#define   VFR_IRQ_MUX_CTL__SEL__RESERVED_1                                                 0x06
#define   VFR_IRQ_MUX_CTL__SEL__INTERNAL_VFR_2                                             0x07
#define   VFR_IRQ_MUX_CTL__SEL__RESERVED_2                                                 0x08
#define   VFR_IRQ_MUX_CTL__SEL__RESERVED_3                                                 0x10
#define   VFR_IRQ_MUX_CTL__SEL__RESERVED_4                                                 0x11
#define   VFR_IRQ_MUX_CTL__SEL__RESERVED_5                                                 0x12
#define   VFR_IRQ_MUX_CTL__SEL__RESERVED_6                                                 0x13
#define   VFR_IRQ_MUX_CTL__SEL__RESERVED_7                                                 0x14
#define   VFR_IRQ_MUX_CTL__SEL__RESERVED_8                                                 0x15
#define   VFR_IRQ_MUX_CTL__SEL__RESERVED_9                                                 0x16
#define   VFR_IRQ_MUX_CTL__SEL__RESERVED_10                                                0x17
#define   VFR_IRQ_MUX_CTL__SEL__RESERVED_11                                                0x18
#define   VFR_IRQ_MUX_CTL__SEL__RESERVED_12                                                0x19
#define   VFR_IRQ_MUX_CTL__SEL__FM_VFR                                                     0x1A
#define   VFR_IRQ_MUX_CTL__SEL__BLUETOOTH_VFR_0                                            0x1B
#define   VFR_IRQ_MUX_CTL__SEL__BLUETOOTH_VFR_1                                            0x1C
#define   VFR_IRQ_MUX_CTL___M                                                              0x000001FF
#define   VFR_IRQ_MUX_CTL___S                                                              0

#define LPASS_VFR_STC_MSB                                                                (0x07701004)
#define   VFR_STC_MSB___RWC                                                                QCSR_REG_RO
#define   VFR_STC_MSB___POR                                                                0x00000000
#define   VFR_STC_MSB__MSB___M                                                             0x00FFFFFF
#define   VFR_STC_MSB__MSB___S                                                             0
#define   VFR_STC_MSB___M                                                                  0x00FFFFFF
#define   VFR_STC_MSB___S                                                                  0

#define LPASS_VFR_STC_LSB                                                                (0x07701008)
#define   VFR_STC_LSB___RWC                                                                QCSR_REG_RO
#define   VFR_STC_LSB___POR                                                                0x00000000
#define   VFR_STC_LSB__LSB___M                                                             0xFFFFFFFF
#define   VFR_STC_LSB__LSB___S                                                             0
#define   VFR_STC_LSB___M                                                                  0xFFFFFFFF
#define   VFR_STC_LSB___S                                                                  0

#define LPASS_VFR_IRQ_MUX_CTL_1                                                          (0x07701010)
#define   VFR_IRQ_MUX_CTL_1___RWC                                                          QCSR_REG_RW
#define   VFR_IRQ_MUX_CTL_1___POR                                                          0x00000000
#define   VFR_IRQ_MUX_CTL_1__VFR___M                                                       0x00000100
#define   VFR_IRQ_MUX_CTL_1__VFR___S                                                       8
#define   VFR_IRQ_MUX_CTL_1__VFR__QTMR                                                     0x0
#define   VFR_IRQ_MUX_CTL_1__VFR__AVTIMER                                                  0x1
#define   VFR_IRQ_MUX_CTL_1__SEL___M                                                       0x0000001F
#define   VFR_IRQ_MUX_CTL_1__SEL___S                                                       0
#define   VFR_IRQ_MUX_CTL_1__SEL__INTERNAL_VFR                                             0x00
#define   VFR_IRQ_MUX_CTL_1__SEL__EXTENAL_VFR                                              0x01
#define   VFR_IRQ_MUX_CTL_1__SEL__DIR_CONN_0                                               0x02
#define   VFR_IRQ_MUX_CTL_1__SEL__DIR_CONN_1                                               0x03
#define   VFR_IRQ_MUX_CTL_1__SEL__DIR_CONN_2                                               0x04
#define   VFR_IRQ_MUX_CTL_1__SEL__RESERVED_0                                               0x05
#define   VFR_IRQ_MUX_CTL_1__SEL__RESERVED_1                                               0x06
#define   VFR_IRQ_MUX_CTL_1__SEL__INTERNAL_VFR_2                                           0x07
#define   VFR_IRQ_MUX_CTL_1__SEL__RESERVED_2                                               0x08
#define   VFR_IRQ_MUX_CTL_1__SEL__RESERVED_3                                               0x10
#define   VFR_IRQ_MUX_CTL_1__SEL__RESERVED_4                                               0x11
#define   VFR_IRQ_MUX_CTL_1__SEL__RESERVED_5                                               0x12
#define   VFR_IRQ_MUX_CTL_1__SEL__RESERVED_6                                               0x13
#define   VFR_IRQ_MUX_CTL_1__SEL__RESERVED_7                                               0x14
#define   VFR_IRQ_MUX_CTL_1__SEL__RESERVED_8                                               0x15
#define   VFR_IRQ_MUX_CTL_1__SEL__RESERVED_9                                               0x16
#define   VFR_IRQ_MUX_CTL_1__SEL__RESERVED_10                                              0x17
#define   VFR_IRQ_MUX_CTL_1__SEL__RESERVED_11                                              0x18
#define   VFR_IRQ_MUX_CTL_1__SEL__RESERVED_12                                              0x19
#define   VFR_IRQ_MUX_CTL_1__SEL__FM_VFR                                                   0x1A
#define   VFR_IRQ_MUX_CTL_1__SEL__BLUETOOTH_VFR_0                                          0x1B
#define   VFR_IRQ_MUX_CTL_1__SEL__BLUETOOTH_VFR_1                                          0x1C
#define   VFR_IRQ_MUX_CTL_1___M                                                            0x000001FF
#define   VFR_IRQ_MUX_CTL_1___S                                                            0

#define LPASS_VFR_STC_MSB_1                                                              (0x07701014)
#define   VFR_STC_MSB_1___RWC                                                              QCSR_REG_RO
#define   VFR_STC_MSB_1___POR                                                              0x00000000
#define   VFR_STC_MSB_1__MSB___M                                                           0x00FFFFFF
#define   VFR_STC_MSB_1__MSB___S                                                           0
#define   VFR_STC_MSB_1___M                                                                0x00FFFFFF
#define   VFR_STC_MSB_1___S                                                                0

#define LPASS_VFR_STC_LSB_1                                                              (0x07701018)
#define   VFR_STC_LSB_1___RWC                                                              QCSR_REG_RO
#define   VFR_STC_LSB_1___POR                                                              0x00000000
#define   VFR_STC_LSB_1__LSB___M                                                           0xFFFFFFFF
#define   VFR_STC_LSB_1__LSB___S                                                           0
#define   VFR_STC_LSB_1___M                                                                0xFFFFFFFF
#define   VFR_STC_LSB_1___S                                                                0

#define LPASS_GP_IRQ_TS_MUX_CTL_0                                                        (0x07701020)
#define   GP_IRQ_TS_MUX_CTL_0___RWC                                                        QCSR_REG_RW
#define   GP_IRQ_TS_MUX_CTL_0___POR                                                        0x00000000
#define   GP_IRQ_TS_MUX_CTL_0__VFR___M                                                     0x00000100
#define   GP_IRQ_TS_MUX_CTL_0__VFR___S                                                     8
#define   GP_IRQ_TS_MUX_CTL_0__VFR__QTMR                                                   0x0
#define   GP_IRQ_TS_MUX_CTL_0__VFR__AVTIMER                                                0x1
#define   GP_IRQ_TS_MUX_CTL_0__SEL___M                                                     0x0000001F
#define   GP_IRQ_TS_MUX_CTL_0__SEL___S                                                     0
#define   GP_IRQ_TS_MUX_CTL_0__SEL__INTERNAL_VFR                                           0x00
#define   GP_IRQ_TS_MUX_CTL_0__SEL__EXTENAL_VFR                                            0x01
#define   GP_IRQ_TS_MUX_CTL_0__SEL__DIR_CONN_0                                             0x02
#define   GP_IRQ_TS_MUX_CTL_0__SEL__DIR_CONN_1                                             0x03
#define   GP_IRQ_TS_MUX_CTL_0__SEL__DIR_CONN_2                                             0x04
#define   GP_IRQ_TS_MUX_CTL_0__SEL__RESERVED_0                                             0x05
#define   GP_IRQ_TS_MUX_CTL_0__SEL__RESERVED_1                                             0x06
#define   GP_IRQ_TS_MUX_CTL_0__SEL__INTERNAL_VFR_2                                         0x07
#define   GP_IRQ_TS_MUX_CTL_0__SEL__RESERVED_2                                             0x08
#define   GP_IRQ_TS_MUX_CTL_0__SEL__RESERVED_3                                             0x10
#define   GP_IRQ_TS_MUX_CTL_0__SEL__RESERVED_4                                             0x11
#define   GP_IRQ_TS_MUX_CTL_0__SEL__RESERVED_5                                             0x12
#define   GP_IRQ_TS_MUX_CTL_0__SEL__RESERVED_6                                             0x13
#define   GP_IRQ_TS_MUX_CTL_0__SEL__RESERVED_7                                             0x14
#define   GP_IRQ_TS_MUX_CTL_0__SEL__RESERVED_8                                             0x15
#define   GP_IRQ_TS_MUX_CTL_0__SEL__RESERVED_9                                             0x16
#define   GP_IRQ_TS_MUX_CTL_0__SEL__RESERVED_10                                            0x17
#define   GP_IRQ_TS_MUX_CTL_0__SEL__RESERVED_11                                            0x18
#define   GP_IRQ_TS_MUX_CTL_0__SEL__RESERVED_12                                            0x19
#define   GP_IRQ_TS_MUX_CTL_0__SEL__FM_VFR                                                 0x1A
#define   GP_IRQ_TS_MUX_CTL_0__SEL__BLUETOOTH_VFR_0                                        0x1B
#define   GP_IRQ_TS_MUX_CTL_0__SEL__BLUETOOTH_VFR_1                                        0x1C
#define   GP_IRQ_TS_MUX_CTL_0___M                                                          0x000001FF
#define   GP_IRQ_TS_MUX_CTL_0___S                                                          0

#define LPASS_GP_IRQ_STC_MSB_0                                                           (0x07701024)
#define   GP_IRQ_STC_MSB_0___RWC                                                           QCSR_REG_RO
#define   GP_IRQ_STC_MSB_0___POR                                                           0x00000000
#define   GP_IRQ_STC_MSB_0__MSB___M                                                        0x00FFFFFF
#define   GP_IRQ_STC_MSB_0__MSB___S                                                        0
#define   GP_IRQ_STC_MSB_0___M                                                             0x00FFFFFF
#define   GP_IRQ_STC_MSB_0___S                                                             0

#define LPASS_GP_IRQ_STC_LSB_0                                                           (0x07701028)
#define   GP_IRQ_STC_LSB_0___RWC                                                           QCSR_REG_RO
#define   GP_IRQ_STC_LSB_0___POR                                                           0x00000000
#define   GP_IRQ_STC_LSB_0__LSB___M                                                        0xFFFFFFFF
#define   GP_IRQ_STC_LSB_0__LSB___S                                                        0
#define   GP_IRQ_STC_LSB_0___M                                                             0xFFFFFFFF
#define   GP_IRQ_STC_LSB_0___S                                                             0

#define LPASS_GP_IRQ_TS_MUX_CTL_1                                                        (0x07701030)
#define   GP_IRQ_TS_MUX_CTL_1___RWC                                                        QCSR_REG_RW
#define   GP_IRQ_TS_MUX_CTL_1___POR                                                        0x00000000
#define   GP_IRQ_TS_MUX_CTL_1__VFR___M                                                     0x00000100
#define   GP_IRQ_TS_MUX_CTL_1__VFR___S                                                     8
#define   GP_IRQ_TS_MUX_CTL_1__VFR__QTMR                                                   0x0
#define   GP_IRQ_TS_MUX_CTL_1__VFR__AVTIMER                                                0x1
#define   GP_IRQ_TS_MUX_CTL_1__SEL___M                                                     0x0000001F
#define   GP_IRQ_TS_MUX_CTL_1__SEL___S                                                     0
#define   GP_IRQ_TS_MUX_CTL_1__SEL__INTERNAL_VFR                                           0x00
#define   GP_IRQ_TS_MUX_CTL_1__SEL__EXTENAL_VFR                                            0x01
#define   GP_IRQ_TS_MUX_CTL_1__SEL__DIR_CONN_0                                             0x02
#define   GP_IRQ_TS_MUX_CTL_1__SEL__DIR_CONN_1                                             0x03
#define   GP_IRQ_TS_MUX_CTL_1__SEL__DIR_CONN_2                                             0x04
#define   GP_IRQ_TS_MUX_CTL_1__SEL__RESERVED_0                                             0x05
#define   GP_IRQ_TS_MUX_CTL_1__SEL__RESERVED_1                                             0x06
#define   GP_IRQ_TS_MUX_CTL_1__SEL__INTERNAL_VFR_2                                         0x07
#define   GP_IRQ_TS_MUX_CTL_1__SEL__RESERVED_2                                             0x08
#define   GP_IRQ_TS_MUX_CTL_1__SEL__RESERVED_3                                             0x10
#define   GP_IRQ_TS_MUX_CTL_1__SEL__RESERVED_4                                             0x11
#define   GP_IRQ_TS_MUX_CTL_1__SEL__RESERVED_5                                             0x12
#define   GP_IRQ_TS_MUX_CTL_1__SEL__RESERVED_6                                             0x13
#define   GP_IRQ_TS_MUX_CTL_1__SEL__RESERVED_7                                             0x14
#define   GP_IRQ_TS_MUX_CTL_1__SEL__RESERVED_8                                             0x15
#define   GP_IRQ_TS_MUX_CTL_1__SEL__RESERVED_9                                             0x16
#define   GP_IRQ_TS_MUX_CTL_1__SEL__RESERVED_10                                            0x17
#define   GP_IRQ_TS_MUX_CTL_1__SEL__RESERVED_11                                            0x18
#define   GP_IRQ_TS_MUX_CTL_1__SEL__RESERVED_12                                            0x19
#define   GP_IRQ_TS_MUX_CTL_1__SEL__FM_VFR                                                 0x1A
#define   GP_IRQ_TS_MUX_CTL_1__SEL__BLUETOOTH_VFR_0                                        0x1B
#define   GP_IRQ_TS_MUX_CTL_1__SEL__BLUETOOTH_VFR_1                                        0x1C
#define   GP_IRQ_TS_MUX_CTL_1___M                                                          0x000001FF
#define   GP_IRQ_TS_MUX_CTL_1___S                                                          0

#define LPASS_GP_IRQ_STC_MSB_1                                                           (0x07701034)
#define   GP_IRQ_STC_MSB_1___RWC                                                           QCSR_REG_RO
#define   GP_IRQ_STC_MSB_1___POR                                                           0x00000000
#define   GP_IRQ_STC_MSB_1__MSB___M                                                        0x00FFFFFF
#define   GP_IRQ_STC_MSB_1__MSB___S                                                        0
#define   GP_IRQ_STC_MSB_1___M                                                             0x00FFFFFF
#define   GP_IRQ_STC_MSB_1___S                                                             0

#define LPASS_GP_IRQ_STC_LSB_1                                                           (0x07701038)
#define   GP_IRQ_STC_LSB_1___RWC                                                           QCSR_REG_RO
#define   GP_IRQ_STC_LSB_1___POR                                                           0x00000000
#define   GP_IRQ_STC_LSB_1__LSB___M                                                        0xFFFFFFFF
#define   GP_IRQ_STC_LSB_1__LSB___S                                                        0
#define   GP_IRQ_STC_LSB_1___M                                                             0xFFFFFFFF
#define   GP_IRQ_STC_LSB_1___S                                                             0

#define LPASS_LPAIF_VFR_IRQ_CTL                                                          (0x07701040)
#define   LPAIF_VFR_IRQ_CTL___RWC                                                          QCSR_REG_RW
#define   LPAIF_VFR_IRQ_CTL___POR                                                          0x00000000
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_3___M                             0x00000100
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_3___S                             8
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_3__VFR_0                          0x0
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_3__VFR1                           0x1
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_2___M                             0x00000080
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_2___S                             7
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_2__VFR_0                          0x0
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_2__VFR1                           0x1
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_1___M                             0x00000040
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_1___S                             6
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_1__VFR_0                          0x0
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_1__VFR1                           0x1
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_0___M                             0x00000020
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_0___S                             5
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_0__VFR_0                          0x0
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_0__VFR1                           0x1
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_4___M                              0x00000010
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_4___S                              4
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_4__VFR_0                           0x0
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_4__VFR1                            0x1
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_3___M                              0x00000008
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_3___S                              3
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_3__VFR_0                           0x0
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_3__VFR1                            0x1
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_2___M                              0x00000004
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_2___S                              2
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_2__VFR_0                           0x0
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_2__VFR1                            0x1
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_1___M                              0x00000002
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_1___S                              1
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_1__VFR_0                           0x0
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_1__VFR1                            0x1
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_0___M                              0x00000001
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_0___S                              0
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_0__VFR_0                           0x0
#define   LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_0__VFR1                            0x1
#define   LPAIF_VFR_IRQ_CTL___M                                                            0x000001FF
#define   LPAIF_VFR_IRQ_CTL___S                                                            0

#define LPASS_WCN_VFR_IRQ_CTL                                                            (0x07701044)
#define   WCN_VFR_IRQ_CTL___RWC                                                            QCSR_REG_RW
#define   WCN_VFR_IRQ_CTL___POR                                                            0x00000000
#define   WCN_VFR_IRQ_CTL__SEL___M                                                         0x00000001
#define   WCN_VFR_IRQ_CTL__SEL___S                                                         0
#define   WCN_VFR_IRQ_CTL__SEL__VFR_0                                                      0x0
#define   WCN_VFR_IRQ_CTL__SEL__VFR1                                                       0x1
#define   WCN_VFR_IRQ_CTL___M                                                              0x00000001
#define   WCN_VFR_IRQ_CTL___S                                                              0

#define LPASS_AVT_VFR_IRQ_CTL                                                            (0x07701048)
#define   AVT_VFR_IRQ_CTL___RWC                                                            QCSR_REG_RW
#define   AVT_VFR_IRQ_CTL___POR                                                            0x00000000
#define   AVT_VFR_IRQ_CTL__SEL___M                                                         0x00000001
#define   AVT_VFR_IRQ_CTL__SEL___S                                                         0
#define   AVT_VFR_IRQ_CTL__SEL__VFR_0                                                      0x0
#define   AVT_VFR_IRQ_CTL__SEL__VFR1                                                       0x1
#define   AVT_VFR_IRQ_CTL___M                                                              0x00000001
#define   AVT_VFR_IRQ_CTL___S                                                              0

#define LPASS_SLIMBUS_VFR_IRQ_CTL                                                        (0x0770104C)
#define   SLIMBUS_VFR_IRQ_CTL___RWC                                                        QCSR_REG_RW
#define   SLIMBUS_VFR_IRQ_CTL___POR                                                        0x00000000
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_15___M                              0x00008000
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_15___S                              15
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_15__VFR_0                           0x0
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_15__VFR1                            0x1
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_14___M                              0x00004000
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_14___S                              14
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_14__VFR_0                           0x0
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_14__VFR1                            0x1
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_13___M                              0x00002000
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_13___S                              13
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_13__VFR_0                           0x0
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_13__VFR1                            0x1
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_12___M                              0x00001000
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_12___S                              12
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_12__VFR_0                           0x0
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_12__VFR1                            0x1
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_11___M                              0x00000800
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_11___S                              11
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_11__VFR_0                           0x0
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_11__VFR1                            0x1
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_10___M                              0x00000400
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_10___S                              10
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_10__VFR_0                           0x0
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_10__VFR1                            0x1
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_9___M                               0x00000200
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_9___S                               9
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_9__VFR_0                            0x0
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_9__VFR1                             0x1
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_8___M                               0x00000100
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_8___S                               8
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_8__VFR_0                            0x0
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_8__VFR1                             0x1
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_7___M                               0x00000080
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_7___S                               7
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_7__VFR_0                            0x0
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_7__VFR1                             0x1
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_6___M                               0x00000040
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_6___S                               6
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_6__VFR_0                            0x0
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_6__VFR1                             0x1
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_5___M                               0x00000020
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_5___S                               5
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_5__VFR_0                            0x0
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_5__VFR1                             0x1
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_4___M                               0x00000010
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_4___S                               4
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_4__VFR_0                            0x0
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_4__VFR1                             0x1
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_3___M                               0x00000008
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_3___S                               3
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_3__VFR_0                            0x0
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_3__VFR1                             0x1
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_2___M                               0x00000004
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_2___S                               2
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_2__VFR_0                            0x0
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_2__VFR1                             0x1
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_1___M                               0x00000002
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_1___S                               1
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_1__VFR_0                            0x0
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_1__VFR1                             0x1
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_0___M                               0x00000001
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_0___S                               0
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_0__VFR_0                            0x0
#define   SLIMBUS_VFR_IRQ_CTL__SLIMBUS_VFR_IRQ_CTL_SEL_0__VFR1                             0x1
#define   SLIMBUS_VFR_IRQ_CTL___M                                                          0x0000FFFF
#define   SLIMBUS_VFR_IRQ_CTL___S                                                          0

#define LPASS_CSR_GP_IO_MUX_MIC_CTL                                                      (0x07702000)
#define   CSR_GP_IO_MUX_MIC_CTL___RWC                                                      QCSR_REG_RW
#define   CSR_GP_IO_MUX_MIC_CTL___POR                                                      0x00000000
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_SPARE___M                                            0xFE000000
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_SPARE___S                                            25
#define   CSR_GP_IO_MUX_MIC_CTL__AUX_I2S_SCLK_BIT_EXT_CLK_SEL___M                          0x01000000
#define   CSR_GP_IO_MUX_MIC_CTL__AUX_I2S_SCLK_BIT_EXT_CLK_SEL___S                          24
#define   CSR_GP_IO_MUX_MIC_CTL__CODEC_MIC_MI2S_EXT_CLK_SEL___M                            0x00800000
#define   CSR_GP_IO_MUX_MIC_CTL__CODEC_MIC_MI2S_EXT_CLK_SEL___S                            23
#define   CSR_GP_IO_MUX_MIC_CTL__MI2S_AUX_EXT_CLK_SEL___M                                  0x00400000
#define   CSR_GP_IO_MUX_MIC_CTL__MI2S_AUX_EXT_CLK_SEL___S                                  22
#define   CSR_GP_IO_MUX_MIC_CTL__TER_WS_SLAVE_SEL___M                                      0x00200000
#define   CSR_GP_IO_MUX_MIC_CTL__TER_WS_SLAVE_SEL___S                                      21
#define   CSR_GP_IO_MUX_MIC_CTL__CODEC_WS_SLAVE_SEL___M                                    0x00100000
#define   CSR_GP_IO_MUX_MIC_CTL__CODEC_WS_SLAVE_SEL___S                                    20
#define   CSR_GP_IO_MUX_MIC_CTL__TER_DATAIN0_SEL___M                                       0x00080000
#define   CSR_GP_IO_MUX_MIC_CTL__TER_DATAIN0_SEL___S                                       19
#define   CSR_GP_IO_MUX_MIC_CTL__TER_DATAIN1_SEL___M                                       0x00040000
#define   CSR_GP_IO_MUX_MIC_CTL__TER_DATAIN1_SEL___S                                       18
#define   CSR_GP_IO_MUX_MIC_CTL__QUA_WS_SLAVE_SEL___M                                      0x00030000
#define   CSR_GP_IO_MUX_MIC_CTL__QUA_WS_SLAVE_SEL___S                                      16
#define   CSR_GP_IO_MUX_MIC_CTL__QUA_SCLK_SEL___M                                          0x00008000
#define   CSR_GP_IO_MUX_MIC_CTL__QUA_SCLK_SEL___S                                          15
#define   CSR_GP_IO_MUX_MIC_CTL__QUA_DATAIN0_SEL___M                                       0x00004000
#define   CSR_GP_IO_MUX_MIC_CTL__QUA_DATAIN0_SEL___S                                       14
#define   CSR_GP_IO_MUX_MIC_CTL__QUA_DATAIN1_SEL___M                                       0x00002000
#define   CSR_GP_IO_MUX_MIC_CTL__QUA_DATAIN1_SEL___S                                       13
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_WS_OUT_SEL___M                                       0x00001800
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_WS_OUT_SEL___S                                       11
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_WS_EN_SEL___M                                        0x00000600
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_WS_EN_SEL___S                                        9
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_WS_EN_VAL___M                                        0x00000100
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_WS_EN_VAL___S                                        8
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_DATAIN0_SEL___M                                      0x00000080
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_DATAIN0_SEL___S                                      7
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_DATAIN1_SEL___M                                      0x00000040
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_DATAIN1_SEL___S                                      6
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_DATA0_EN_SEL___M                                     0x00000020
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_DATA0_EN_SEL___S                                     5
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_DATA1_EN_SEL___M                                     0x00000010
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_DATA1_EN_SEL___S                                     4
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_DATA0_EN___M                                         0x00000008
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_DATA0_EN___S                                         3
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_DATA1_EN___M                                         0x00000004
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_DATA1_EN___S                                         2
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_SCLK_EN___M                                          0x00000002
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_SCLK_EN___S                                          1
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_CODEC_SLK_OUT_SEL___M                                0x00000001
#define   CSR_GP_IO_MUX_MIC_CTL__TLMM_CODEC_SLK_OUT_SEL___S                                0
#define   CSR_GP_IO_MUX_MIC_CTL___M                                                        0xFFFFFFFF
#define   CSR_GP_IO_MUX_MIC_CTL___S                                                        0

#define LPASS_CSR_GP_IO_MUX_SPKR_CTL                                                     (0x07702004)
#define   CSR_GP_IO_MUX_SPKR_CTL___RWC                                                     QCSR_REG_RW
#define   CSR_GP_IO_MUX_SPKR_CTL___POR                                                     0x00000000
#define   CSR_GP_IO_MUX_SPKR_CTL__TLMM_SPARE___M                                           0xFFE00000
#define   CSR_GP_IO_MUX_SPKR_CTL__TLMM_SPARE___S                                           21
#define   CSR_GP_IO_MUX_SPKR_CTL__CODEC_SPKR_MI2S_EXT_CLK_SEL___M                          0x00100000
#define   CSR_GP_IO_MUX_SPKR_CTL__CODEC_SPKR_MI2S_EXT_CLK_SEL___S                          20
#define   CSR_GP_IO_MUX_SPKR_CTL__TLMM_WS_EN_SEL___M                                       0x000C0000
#define   CSR_GP_IO_MUX_SPKR_CTL__TLMM_WS_EN_SEL___S                                       18
#define   CSR_GP_IO_MUX_SPKR_CTL__PRI_WS_SLAVE_SEL___M                                     0x00030000
#define   CSR_GP_IO_MUX_SPKR_CTL__PRI_WS_SLAVE_SEL___S                                     16
#define   CSR_GP_IO_MUX_SPKR_CTL__CODEC_WS_SLAVE_SEL___M                                   0x0000C000
#define   CSR_GP_IO_MUX_SPKR_CTL__CODEC_WS_SLAVE_SEL___S                                   14
#define   CSR_GP_IO_MUX_SPKR_CTL__PRI_DATAOUT1_SEC_DATAOUT0_SEL___M                        0x00002000
#define   CSR_GP_IO_MUX_SPKR_CTL__PRI_DATAOUT1_SEC_DATAOUT0_SEL___S                        13
#define   CSR_GP_IO_MUX_SPKR_CTL__CODEC_DATAIN0_SEL___M                                    0x00001000
#define   CSR_GP_IO_MUX_SPKR_CTL__CODEC_DATAIN0_SEL___S                                    12
#define   CSR_GP_IO_MUX_SPKR_CTL__PRI_SEC_DATAOUT1_SEL___M                                 0x00000800
#define   CSR_GP_IO_MUX_SPKR_CTL__PRI_SEC_DATAOUT1_SEL___S                                 11
#define   CSR_GP_IO_MUX_SPKR_CTL__CODEC_DATAIN1_SEL___M                                    0x00000400
#define   CSR_GP_IO_MUX_SPKR_CTL__CODEC_DATAIN1_SEL___S                                    10
#define   CSR_GP_IO_MUX_SPKR_CTL__SEC_WS_SLAVE_SEL___M                                     0x00000300
#define   CSR_GP_IO_MUX_SPKR_CTL__SEC_WS_SLAVE_SEL___S                                     8
#define   CSR_GP_IO_MUX_SPKR_CTL__TLMM_WS_OUT_SEL___M                                      0x000000C0
#define   CSR_GP_IO_MUX_SPKR_CTL__TLMM_WS_OUT_SEL___S                                      6
#define   CSR_GP_IO_MUX_SPKR_CTL__TLMM_WS_EN_VAL___M                                       0x00000020
#define   CSR_GP_IO_MUX_SPKR_CTL__TLMM_WS_EN_VAL___S                                       5
#define   CSR_GP_IO_MUX_SPKR_CTL__TLMM_DATA0_EN___M                                        0x00000010
#define   CSR_GP_IO_MUX_SPKR_CTL__TLMM_DATA0_EN___S                                        4
#define   CSR_GP_IO_MUX_SPKR_CTL__TLMM_DATA1_EN___M                                        0x00000008
#define   CSR_GP_IO_MUX_SPKR_CTL__TLMM_DATA1_EN___S                                        3
#define   CSR_GP_IO_MUX_SPKR_CTL__TLMM_SCLK_EN___M                                         0x00000004
#define   CSR_GP_IO_MUX_SPKR_CTL__TLMM_SCLK_EN___S                                         2
#define   CSR_GP_IO_MUX_SPKR_CTL__TLMM_MCLK_EN___M                                         0x00000002
#define   CSR_GP_IO_MUX_SPKR_CTL__TLMM_MCLK_EN___S                                         1
#define   CSR_GP_IO_MUX_SPKR_CTL__TLMM_CODEC_SLK_OUT_SEL___M                               0x00000001
#define   CSR_GP_IO_MUX_SPKR_CTL__TLMM_CODEC_SLK_OUT_SEL___S                               0
#define   CSR_GP_IO_MUX_SPKR_CTL___M                                                       0xFFFFFFFF
#define   CSR_GP_IO_MUX_SPKR_CTL___S                                                       0


#define LPASS_LPASS_SYNC_WRAPPER                                                            (0x07706000)

#define LPASS_AVTIMER_HW_VERSION                                                         (0x07706000)
#define   AVTIMER_HW_VERSION___RWC                                                         QCSR_REG_RO
#define   AVTIMER_HW_VERSION___POR                                                         0x20000000
#define   AVTIMER_HW_VERSION__MAJOR___M                                                    0xF0000000
#define   AVTIMER_HW_VERSION__MAJOR___S                                                    28
#define   AVTIMER_HW_VERSION__MINOR___M                                                    0x0FFF0000
#define   AVTIMER_HW_VERSION__MINOR___S                                                    16
#define   AVTIMER_HW_VERSION__STEP___M                                                     0x0000FFFF
#define   AVTIMER_HW_VERSION__STEP___S                                                     0
#define   AVTIMER_HW_VERSION___M                                                           0xFFFFFFFF
#define   AVTIMER_HW_VERSION___S                                                           0

#define LPASS_LPASS_AVTIMER_BASE                                                            (0x07706004)

#define LPASS_AVTIMER_CTL                                                                (0x07706004)
#define   AVTIMER_CTL___RWC                                                                QCSR_REG_RW
#define   AVTIMER_CTL___POR                                                                0x00000000
#define   AVTIMER_CTL__TIMEOUT_EN___M                                                      0x00000200
#define   AVTIMER_CTL__TIMEOUT_EN___S                                                      9
#define   AVTIMER_CTL__TIMER_RST___M                                                       0x00000100
#define   AVTIMER_CTL__TIMER_RST___S                                                       8
#define   AVTIMER_CTL__TIMER_EN___M                                                        0x00000080
#define   AVTIMER_CTL__TIMER_EN___S                                                        7
#define   AVTIMER_CTL___M                                                                  0x00000380
#define   AVTIMER_CTL___S                                                                  7

#define LPASS_AVTIMER_RESMOD                                                             (0x07706008)
#define   AVTIMER_RESMOD___RWC                                                             QCSR_REG_RW
#define   AVTIMER_RESMOD___POR                                                             0x00000000
#define   AVTIMER_RESMOD__RESMOD___M                                                       0xFFFFFFFF
#define   AVTIMER_RESMOD__RESMOD___S                                                       0
#define   AVTIMER_RESMOD___M                                                               0xFFFFFFFF
#define   AVTIMER_RESMOD___S                                                               0

#define LPASS_AVTIMER_TIMER_LSB                                                          (0x0770600C)
#define   AVTIMER_TIMER_LSB___RWC                                                          QCSR_REG_RW
#define   AVTIMER_TIMER_LSB___POR                                                          0x00000000
#define   AVTIMER_TIMER_LSB__TIMER_LSB_R___M                                               0xFFFFFFFF
#define   AVTIMER_TIMER_LSB__TIMER_LSB_R___S                                               0
#define   AVTIMER_TIMER_LSB__TIMER_LSB_W___M                                               0xFFFFFFFF
#define   AVTIMER_TIMER_LSB__TIMER_LSB_W___S                                               0
#define   AVTIMER_TIMER_LSB___M                                                            0xFFFFFFFF
#define   AVTIMER_TIMER_LSB___S                                                            0

#define LPASS_AVTIMER_TIMER_MSB                                                          (0x07706010)
#define   AVTIMER_TIMER_MSB___RWC                                                          QCSR_REG_RW
#define   AVTIMER_TIMER_MSB___POR                                                          0x00000000
#define   AVTIMER_TIMER_MSB__TIMER_MSB_R___M                                               0x00FFFFFF
#define   AVTIMER_TIMER_MSB__TIMER_MSB_R___S                                               0
#define   AVTIMER_TIMER_MSB__TIMER_MSB_W___M                                               0x00FFFFFF
#define   AVTIMER_TIMER_MSB__TIMER_MSB_W___S                                               0
#define   AVTIMER_TIMER_MSB___M                                                            0x00FFFFFF
#define   AVTIMER_TIMER_MSB___S                                                            0

#define LPASS_AVTIMER_INT0_LSB                                                           (0x07706014)
#define   AVTIMER_INT0_LSB___RWC                                                           QCSR_REG_RW
#define   AVTIMER_INT0_LSB___POR                                                           0x00000000
#define   AVTIMER_INT0_LSB__INT0_LSB___M                                                   0xFFFFFFFF
#define   AVTIMER_INT0_LSB__INT0_LSB___S                                                   0
#define   AVTIMER_INT0_LSB___M                                                             0xFFFFFFFF
#define   AVTIMER_INT0_LSB___S                                                             0

#define LPASS_AVTIMER_INT0_MSB                                                           (0x07706018)
#define   AVTIMER_INT0_MSB___RWC                                                           QCSR_REG_RW
#define   AVTIMER_INT0_MSB___POR                                                           0x00000000
#define   AVTIMER_INT0_MSB__INT0_MSB___M                                                   0x00FFFFFF
#define   AVTIMER_INT0_MSB__INT0_MSB___S                                                   0
#define   AVTIMER_INT0_MSB___M                                                             0x00FFFFFF
#define   AVTIMER_INT0_MSB___S                                                             0

#define LPASS_AVTIMER_INT1_LSB                                                           (0x0770601C)
#define   AVTIMER_INT1_LSB___RWC                                                           QCSR_REG_RW
#define   AVTIMER_INT1_LSB___POR                                                           0x00000000
#define   AVTIMER_INT1_LSB__INT1_LSB___M                                                   0xFFFFFFFF
#define   AVTIMER_INT1_LSB__INT1_LSB___S                                                   0
#define   AVTIMER_INT1_LSB___M                                                             0xFFFFFFFF
#define   AVTIMER_INT1_LSB___S                                                             0

#define LPASS_AVTIMER_INT1_MSB                                                           (0x07706020)
#define   AVTIMER_INT1_MSB___RWC                                                           QCSR_REG_RW
#define   AVTIMER_INT1_MSB___POR                                                           0x00000000
#define   AVTIMER_INT1_MSB__INT1_MSB___M                                                   0x00FFFFFF
#define   AVTIMER_INT1_MSB__INT1_MSB___S                                                   0
#define   AVTIMER_INT1_MSB___M                                                             0x00FFFFFF
#define   AVTIMER_INT1_MSB___S                                                             0

#define LPASS_AVTIMER_TIMEOUT_VAL                                                        (0x07706024)
#define   AVTIMER_TIMEOUT_VAL___RWC                                                        QCSR_REG_RW
#define   AVTIMER_TIMEOUT_VAL___POR                                                        0x00000000
#define   AVTIMER_TIMEOUT_VAL__TIMEOUT_VAL___M                                             0x00000FFF
#define   AVTIMER_TIMEOUT_VAL__TIMEOUT_VAL___S                                             0
#define   AVTIMER_TIMEOUT_VAL___M                                                          0x00000FFF
#define   AVTIMER_TIMEOUT_VAL___S                                                          0

#define LPASS_AVTIMER_L0_VAL_NEXT                                                        (0x07706028)
#define   AVTIMER_L0_VAL_NEXT___RWC                                                        QCSR_REG_RW
#define   AVTIMER_L0_VAL_NEXT___POR                                                        0x00000000
#define   AVTIMER_L0_VAL_NEXT__L0_VAL_NEXT___M                                             0x00001FFF
#define   AVTIMER_L0_VAL_NEXT__L0_VAL_NEXT___S                                             0
#define   AVTIMER_L0_VAL_NEXT___M                                                          0x00001FFF
#define   AVTIMER_L0_VAL_NEXT___S                                                          0

#define LPASS_AVTIMER_M0_VAL_NEXT                                                        (0x0770602C)
#define   AVTIMER_M0_VAL_NEXT___RWC                                                        QCSR_REG_RW
#define   AVTIMER_M0_VAL_NEXT___POR                                                        0x00000000
#define   AVTIMER_M0_VAL_NEXT__M0_VAL_NEXT___M                                             0x00FFFFFF
#define   AVTIMER_M0_VAL_NEXT__M0_VAL_NEXT___S                                             0
#define   AVTIMER_M0_VAL_NEXT___M                                                          0x00FFFFFF
#define   AVTIMER_M0_VAL_NEXT___S                                                          0

#define LPASS_AVTIMER_N0_VAL_NEXT                                                        (0x07706030)
#define   AVTIMER_N0_VAL_NEXT___RWC                                                        QCSR_REG_RW
#define   AVTIMER_N0_VAL_NEXT___POR                                                        0x00000000
#define   AVTIMER_N0_VAL_NEXT__N0_VAL_NEXT___M                                             0x00FFFFFF
#define   AVTIMER_N0_VAL_NEXT__N0_VAL_NEXT___S                                             0
#define   AVTIMER_N0_VAL_NEXT___M                                                          0x00FFFFFF
#define   AVTIMER_N0_VAL_NEXT___S                                                          0

#define LPASS_AVTIMER_L0_VAL_CURR                                                        (0x07706034)
#define   AVTIMER_L0_VAL_CURR___RWC                                                        QCSR_REG_RO
#define   AVTIMER_L0_VAL_CURR___POR                                                        0x00000000
#define   AVTIMER_L0_VAL_CURR__L0_VAL_CURR___M                                             0x00001FFF
#define   AVTIMER_L0_VAL_CURR__L0_VAL_CURR___S                                             0
#define   AVTIMER_L0_VAL_CURR___M                                                          0x00001FFF
#define   AVTIMER_L0_VAL_CURR___S                                                          0

#define LPASS_AVTIMER_M0_VAL_CURR                                                        (0x07706038)
#define   AVTIMER_M0_VAL_CURR___RWC                                                        QCSR_REG_RO
#define   AVTIMER_M0_VAL_CURR___POR                                                        0x00000000
#define   AVTIMER_M0_VAL_CURR__M0_VAL_CURR___M                                             0x00FFFFFF
#define   AVTIMER_M0_VAL_CURR__M0_VAL_CURR___S                                             0
#define   AVTIMER_M0_VAL_CURR___M                                                          0x00FFFFFF
#define   AVTIMER_M0_VAL_CURR___S                                                          0

#define LPASS_AVTIMER_N0_VAL_CURR                                                        (0x0770603C)
#define   AVTIMER_N0_VAL_CURR___RWC                                                        QCSR_REG_RO
#define   AVTIMER_N0_VAL_CURR___POR                                                        0x00000000
#define   AVTIMER_N0_VAL_CURR__N0_VAL_CURR___M                                             0x00FFFFFF
#define   AVTIMER_N0_VAL_CURR__N0_VAL_CURR___S                                             0
#define   AVTIMER_N0_VAL_CURR___M                                                          0x00FFFFFF
#define   AVTIMER_N0_VAL_CURR___S                                                          0

#define LPASS_AVTIMER_MODE_CTL                                                           (0x07706040)
#define   AVTIMER_MODE_CTL___RWC                                                           QCSR_REG_RW
#define   AVTIMER_MODE_CTL___POR                                                           0x00000000
#define   AVTIMER_MODE_CTL__EN_QCOUNTER___M                                                0x00000004
#define   AVTIMER_MODE_CTL__EN_QCOUNTER___S                                                2
#define   AVTIMER_MODE_CTL__MN_MODE___M                                                    0x00000002
#define   AVTIMER_MODE_CTL__MN_MODE___S                                                    1
#define   AVTIMER_MODE_CTL__TIMER_2X_RATE___M                                              0x00000001
#define   AVTIMER_MODE_CTL__TIMER_2X_RATE___S                                              0
#define   AVTIMER_MODE_CTL___M                                                             0x00000007
#define   AVTIMER_MODE_CTL___S                                                             0

#define LPASS_AVTIMER_LMN_DWT                                                            (0x07706044)
#define   AVTIMER_LMN_DWT___RWC                                                            QCSR_REG_RW
#define   AVTIMER_LMN_DWT___POR                                                            0x00000000
#define   AVTIMER_LMN_DWT__UPDATE_STATUS___M                                               0x00000010
#define   AVTIMER_LMN_DWT__UPDATE_STATUS___S                                               4
#define   AVTIMER_LMN_DWT__UPDATE_EN___M                                                   0x0000000F
#define   AVTIMER_LMN_DWT__UPDATE_EN___S                                                   0
#define   AVTIMER_LMN_DWT___M                                                              0x0000001F
#define   AVTIMER_LMN_DWT___S                                                              0

#define LPASS_AVTIMER_LTIME_LSB                                                          (0x07706048)
#define   AVTIMER_LTIME_LSB___RWC                                                          QCSR_REG_RO
#define   AVTIMER_LTIME_LSB___POR                                                          0x00000000
#define   AVTIMER_LTIME_LSB__LTIME_LSB___M                                                 0xFFFFFFFF
#define   AVTIMER_LTIME_LSB__LTIME_LSB___S                                                 0
#define   AVTIMER_LTIME_LSB___M                                                            0xFFFFFFFF
#define   AVTIMER_LTIME_LSB___S                                                            0

#define LPASS_AVTIMER_LTIME_MSB                                                          (0x0770604C)
#define   AVTIMER_LTIME_MSB___RWC                                                          QCSR_REG_RO
#define   AVTIMER_LTIME_MSB___POR                                                          0x00000000
#define   AVTIMER_LTIME_MSB__LTIME_MSB___M                                                 0x00FFFFFF
#define   AVTIMER_LTIME_MSB__LTIME_MSB___S                                                 0
#define   AVTIMER_LTIME_MSB___M                                                            0x00FFFFFF
#define   AVTIMER_LTIME_MSB___S                                                            0

#define LPASS_AVTIMER_EXT_STC_LSB                                                        (0x07706050)
#define   AVTIMER_EXT_STC_LSB___RWC                                                        QCSR_REG_RO
#define   AVTIMER_EXT_STC_LSB___POR                                                        0x00000000
#define   AVTIMER_EXT_STC_LSB__EXT_STC_LSB___M                                             0xFFFFFFFF
#define   AVTIMER_EXT_STC_LSB__EXT_STC_LSB___S                                             0
#define   AVTIMER_EXT_STC_LSB___M                                                          0xFFFFFFFF
#define   AVTIMER_EXT_STC_LSB___S                                                          0

#define LPASS_AVTIMER_EXT_STC_MSB                                                        (0x07706054)
#define   AVTIMER_EXT_STC_MSB___RWC                                                        QCSR_REG_RO
#define   AVTIMER_EXT_STC_MSB___POR                                                        0x00000000
#define   AVTIMER_EXT_STC_MSB__EXT_STC_MSB___M                                             0x00FFFFFF
#define   AVTIMER_EXT_STC_MSB__EXT_STC_MSB___S                                             0
#define   AVTIMER_EXT_STC_MSB___M                                                          0x00FFFFFF
#define   AVTIMER_EXT_STC_MSB___S                                                          0

#define LPASS_AVTIMER_RTIME_LSB                                                          (0x07706058)
#define   AVTIMER_RTIME_LSB___RWC                                                          QCSR_REG_RO
#define   AVTIMER_RTIME_LSB___POR                                                          0x00000000
#define   AVTIMER_RTIME_LSB__RTIME_LSB___M                                                 0xFFFFFFFF
#define   AVTIMER_RTIME_LSB__RTIME_LSB___S                                                 0
#define   AVTIMER_RTIME_LSB___M                                                            0xFFFFFFFF
#define   AVTIMER_RTIME_LSB___S                                                            0

#define LPASS_AVTIMER_RTIME_MSB                                                          (0x0770605C)
#define   AVTIMER_RTIME_MSB___RWC                                                          QCSR_REG_RO
#define   AVTIMER_RTIME_MSB___POR                                                          0x00000000
#define   AVTIMER_RTIME_MSB__RTIME_MSB___M                                                 0x00FFFFFF
#define   AVTIMER_RTIME_MSB__RTIME_MSB___S                                                 0
#define   AVTIMER_RTIME_MSB___M                                                            0x00FFFFFF
#define   AVTIMER_RTIME_MSB___S                                                            0

#define LPASS_AVTIMER_RTIME_CTL                                                          (0x07706060)
#define   AVTIMER_RTIME_CTL___RWC                                                          QCSR_REG_RW
#define   AVTIMER_RTIME_CTL___POR                                                          0x00000000
#define   AVTIMER_RTIME_CTL__RTIME_SEL___M                                                 0x00000003
#define   AVTIMER_RTIME_CTL__RTIME_SEL___S                                                 0
#define   AVTIMER_RTIME_CTL___M                                                            0x00000003
#define   AVTIMER_RTIME_CTL___S                                                            0

#define LPASS_AVTIMER_TIME_CTL                                                           (0x07706064)
#define   AVTIMER_TIME_CTL___RWC                                                           QCSR_REG_RW
#define   AVTIMER_TIME_CTL___POR                                                           0x00000000
#define   AVTIMER_TIME_CTL__TIME_SAMPLE___M                                                0x00000001
#define   AVTIMER_TIME_CTL__TIME_SAMPLE___S                                                0
#define   AVTIMER_TIME_CTL___M                                                             0x00000001
#define   AVTIMER_TIME_CTL___S                                                             0

#define LPASS_AVTIMER_TIMER_LOAD_LSB_NEXT                                                (0x07706068)
#define   AVTIMER_TIMER_LOAD_LSB_NEXT___RWC                                                QCSR_REG_RW
#define   AVTIMER_TIMER_LOAD_LSB_NEXT___POR                                                0x00000000
#define   AVTIMER_TIMER_LOAD_LSB_NEXT__TIMER_LOAD_LSB_NEXT___M                             0xFFFFFFFF
#define   AVTIMER_TIMER_LOAD_LSB_NEXT__TIMER_LOAD_LSB_NEXT___S                             0
#define   AVTIMER_TIMER_LOAD_LSB_NEXT___M                                                  0xFFFFFFFF
#define   AVTIMER_TIMER_LOAD_LSB_NEXT___S                                                  0

#define LPASS_AVTIMER_TIMER_LOAD_MSB_NEXT                                                (0x0770606C)
#define   AVTIMER_TIMER_LOAD_MSB_NEXT___RWC                                                QCSR_REG_RW
#define   AVTIMER_TIMER_LOAD_MSB_NEXT___POR                                                0x00000000
#define   AVTIMER_TIMER_LOAD_MSB_NEXT__TIMER_LOAD_MSB_NEXT___M                             0x00FFFFFF
#define   AVTIMER_TIMER_LOAD_MSB_NEXT__TIMER_LOAD_MSB_NEXT___S                             0
#define   AVTIMER_TIMER_LOAD_MSB_NEXT___M                                                  0x00FFFFFF
#define   AVTIMER_TIMER_LOAD_MSB_NEXT___S                                                  0

#define LPASS_AVTIMER_TIMER_LOAD_LSB_CURR                                                (0x07706070)
#define   AVTIMER_TIMER_LOAD_LSB_CURR___RWC                                                QCSR_REG_RO
#define   AVTIMER_TIMER_LOAD_LSB_CURR___POR                                                0x00000000
#define   AVTIMER_TIMER_LOAD_LSB_CURR__TIMER_LOAD_LSB_CURR___M                             0xFFFFFFFF
#define   AVTIMER_TIMER_LOAD_LSB_CURR__TIMER_LOAD_LSB_CURR___S                             0
#define   AVTIMER_TIMER_LOAD_LSB_CURR___M                                                  0xFFFFFFFF
#define   AVTIMER_TIMER_LOAD_LSB_CURR___S                                                  0

#define LPASS_AVTIMER_TIMER_LOAD_MSB_CURR                                                (0x07706074)
#define   AVTIMER_TIMER_LOAD_MSB_CURR___RWC                                                QCSR_REG_RO
#define   AVTIMER_TIMER_LOAD_MSB_CURR___POR                                                0x00000000
#define   AVTIMER_TIMER_LOAD_MSB_CURR__TIMER_LOAD_MSB_CURR___M                             0x00FFFFFF
#define   AVTIMER_TIMER_LOAD_MSB_CURR__TIMER_LOAD_MSB_CURR___S                             0
#define   AVTIMER_TIMER_LOAD_MSB_CURR___M                                                  0x00FFFFFF
#define   AVTIMER_TIMER_LOAD_MSB_CURR___S                                                  0

#define LPASS_AVTIMER_TIMER_LOAD_DWT                                                     (0x07706078)
#define   AVTIMER_TIMER_LOAD_DWT___RWC                                                     QCSR_REG_RW
#define   AVTIMER_TIMER_LOAD_DWT___POR                                                     0x00000000
#define   AVTIMER_TIMER_LOAD_DWT__UPDATE_STATUS___M                                        0x00000010
#define   AVTIMER_TIMER_LOAD_DWT__UPDATE_STATUS___S                                        4
#define   AVTIMER_TIMER_LOAD_DWT__UPDATE_EN___M                                            0x0000000F
#define   AVTIMER_TIMER_LOAD_DWT__UPDATE_EN___S                                            0
#define   AVTIMER_TIMER_LOAD_DWT___M                                                       0x0000001F
#define   AVTIMER_TIMER_LOAD_DWT___S                                                       0

#define LPASS_AVTIMER_INT1_ST                                                            (0x0770607C)
#define   AVTIMER_INT1_ST___RWC                                                            QCSR_REG_RW
#define   AVTIMER_INT1_ST___POR                                                            0x00000000
#define   AVTIMER_INT1_ST__INT1_ST___M                                                     0x00000001
#define   AVTIMER_INT1_ST__INT1_ST___S                                                     0
#define   AVTIMER_INT1_ST__INT1_CLR___M                                                    0x00000001
#define   AVTIMER_INT1_ST__INT1_CLR___S                                                    0
#define   AVTIMER_INT1_ST___M                                                              0x00000001
#define   AVTIMER_INT1_ST___S                                                              0

#define LPASS_AVTIMER_INT0_ST                                                            (0x07706080)
#define   AVTIMER_INT0_ST___RWC                                                            QCSR_REG_RW
#define   AVTIMER_INT0_ST___POR                                                            0x00000000
#define   AVTIMER_INT0_ST__INT0_ST___M                                                     0x00000001
#define   AVTIMER_INT0_ST__INT0_ST___S                                                     0
#define   AVTIMER_INT0_ST__INT0_CLR___M                                                    0x00000001
#define   AVTIMER_INT0_ST__INT0_CLR___S                                                    0
#define   AVTIMER_INT0_ST___M                                                              0x00000001
#define   AVTIMER_INT0_ST___S                                                              0

#define LPASS_AVTIMER_INT1_CTL                                                           (0x07706084)
#define   AVTIMER_INT1_CTL___RWC                                                           QCSR_REG_RW
#define   AVTIMER_INT1_CTL___POR                                                           0x00000000
#define   AVTIMER_INT1_CTL__INT1_MENR___M                                                  0x00000010
#define   AVTIMER_INT1_CTL__INT1_MENR___S                                                  4
#define   AVTIMER_INT1_CTL__INT1_MENW___M                                                  0x00000010
#define   AVTIMER_INT1_CTL__INT1_MENW___S                                                  4
#define   AVTIMER_INT1_CTL__INT1_ENR___M                                                   0x00000001
#define   AVTIMER_INT1_CTL__INT1_ENR___S                                                   0
#define   AVTIMER_INT1_CTL__INT1_ENW___M                                                   0x00000001
#define   AVTIMER_INT1_CTL__INT1_ENW___S                                                   0
#define   AVTIMER_INT1_CTL___M                                                             0x0000001F
#define   AVTIMER_INT1_CTL___S                                                             0

#define LPASS_AVTIMER_INT0_CTL                                                           (0x07706088)
#define   AVTIMER_INT0_CTL___RWC                                                           QCSR_REG_RW
#define   AVTIMER_INT0_CTL___POR                                                           0x00000000
#define   AVTIMER_INT0_CTL__INT0_MENR___M                                                  0x00000010
#define   AVTIMER_INT0_CTL__INT0_MENR___S                                                  4
#define   AVTIMER_INT0_CTL__INT0_MENW___M                                                  0x00000010
#define   AVTIMER_INT0_CTL__INT0_MENW___S                                                  4
#define   AVTIMER_INT0_CTL__INT0_ENR___M                                                   0x00000001
#define   AVTIMER_INT0_CTL__INT0_ENR___S                                                   0
#define   AVTIMER_INT0_CTL__INT0_ENW___M                                                   0x00000001
#define   AVTIMER_INT0_CTL__INT0_ENW___S                                                   0
#define   AVTIMER_INT0_CTL___M                                                             0x0000001F
#define   AVTIMER_INT0_CTL___S                                                             0

#define LPASS_AVTIMER_INT_ON                                                             (0x0770608C)
#define   AVTIMER_INT_ON___RWC                                                             QCSR_REG_RW
#define   AVTIMER_INT_ON___POR                                                             0x00000000
#define   AVTIMER_INT_ON__INT_ON_INPUT_STC___M                                             0x00000001
#define   AVTIMER_INT_ON__INT_ON_INPUT_STC___S                                             0
#define   AVTIMER_INT_ON___M                                                               0x00000001
#define   AVTIMER_INT_ON___S                                                               0

#define LPASS_AVTIMER_TICK_DIV                                                           (0x07706090)
#define   AVTIMER_TICK_DIV___RWC                                                           QCSR_REG_RW
#define   AVTIMER_TICK_DIV___POR                                                           0x00000000
#define   AVTIMER_TICK_DIV__TICK_DIV___M                                                   0x0000000F
#define   AVTIMER_TICK_DIV__TICK_DIV___S                                                   0
#define   AVTIMER_TICK_DIV___M                                                             0x0000000F
#define   AVTIMER_TICK_DIV___S                                                             0


#define LPASS_AHBI_TIME_BASE                                                                (0x07705000)

#define LPASS_AHBI_ABT_HW_VERSION                                                        (0x07705000)
#define   LPASS_AHBI_ABT_HW_VERSION___RWC                                                  QCSR_REG_RO
#define   LPASS_AHBI_ABT_HW_VERSION___POR                                                  0x10000000
#define   LPASS_AHBI_ABT_HW_VERSION__MAJOR___M                                             0xF0000000
#define   LPASS_AHBI_ABT_HW_VERSION__MAJOR___S                                             28
#define   LPASS_AHBI_ABT_HW_VERSION__MINOR___M                                             0x0FFF0000
#define   LPASS_AHBI_ABT_HW_VERSION__MINOR___S                                             16
#define   LPASS_AHBI_ABT_HW_VERSION__STEP___M                                              0x0000FFFF
#define   LPASS_AHBI_ABT_HW_VERSION__STEP___S                                              0
#define   LPASS_AHBI_ABT_HW_VERSION___M                                                    0xFFFFFFFF
#define   LPASS_AHBI_ABT_HW_VERSION___S                                                    0

#define LPASS_AHBI_ABT_INST_ID                                                           (0x07705004)
#define   LPASS_AHBI_ABT_INST_ID___RWC                                                     QCSR_REG_RW
#define   LPASS_AHBI_ABT_INST_ID___POR                                                     0x00000000
#define   LPASS_AHBI_ABT_INST_ID__INSTID___M                                               0xFFFFFFFF
#define   LPASS_AHBI_ABT_INST_ID__INSTID___S                                               0
#define   LPASS_AHBI_ABT_INST_ID___M                                                       0xFFFFFFFF
#define   LPASS_AHBI_ABT_INST_ID___S                                                       0

#define LPASS_AHBI_ABT_NUM_SLAVES                                                        (0x07705008)
#define   LPASS_AHBI_ABT_NUM_SLAVES___RWC                                                  QCSR_REG_RO
#define   LPASS_AHBI_ABT_NUM_SLAVES___POR                                                  0x00000017
#define   LPASS_AHBI_ABT_NUM_SLAVES__NUMSLAVES___M                                         0x0000003F
#define   LPASS_AHBI_ABT_NUM_SLAVES__NUMSLAVES___S                                         0
#define   LPASS_AHBI_ABT_NUM_SLAVES___M                                                    0x0000003F
#define   LPASS_AHBI_ABT_NUM_SLAVES___S                                                    0

#define LPASS_AHBI_ABT_TIMER_LOADVAL                                                     (0x0770500C)
#define   LPASS_AHBI_ABT_TIMER_LOADVAL___RWC                                               QCSR_REG_RW
#define   LPASS_AHBI_ABT_TIMER_LOADVAL___POR                                               0x000000FF
#define   LPASS_AHBI_ABT_TIMER_LOADVAL__LOADVAL___M                                        0x000000FF
#define   LPASS_AHBI_ABT_TIMER_LOADVAL__LOADVAL___S                                        0
#define   LPASS_AHBI_ABT_TIMER_LOADVAL___M                                                 0x000000FF
#define   LPASS_AHBI_ABT_TIMER_LOADVAL___S                                                 0

#define LPASS_AHBI_ABT_TIMER_MODE                                                        (0x07705010)
#define   LPASS_AHBI_ABT_TIMER_MODE___RWC                                                  QCSR_REG_RW
#define   LPASS_AHBI_ABT_TIMER_MODE___POR                                                  0x00000000
#define   LPASS_AHBI_ABT_TIMER_MODE__MODE___M                                              0x00000001
#define   LPASS_AHBI_ABT_TIMER_MODE__MODE___S                                              0
#define   LPASS_AHBI_ABT_TIMER_MODE___M                                                    0x00000001
#define   LPASS_AHBI_ABT_TIMER_MODE___S                                                    0

#define LPASS_AHBI_ABT_INTR_STATUS                                                       (0x07705014)
#define   LPASS_AHBI_ABT_INTR_STATUS___RWC                                                 QCSR_REG_RO
#define   LPASS_AHBI_ABT_INTR_STATUS___POR                                                 0x00000000
#define   LPASS_AHBI_ABT_INTR_STATUS__INTRSTATUS___M                                       0x00000001
#define   LPASS_AHBI_ABT_INTR_STATUS__INTRSTATUS___S                                       0
#define   LPASS_AHBI_ABT_INTR_STATUS___M                                                   0x00000001
#define   LPASS_AHBI_ABT_INTR_STATUS___S                                                   0

#define LPASS_AHBI_ABT_INTR_CLEAR                                                        (0x07705018)
#define   LPASS_AHBI_ABT_INTR_CLEAR___RWC                                                  QCSR_REG_WO
#define   LPASS_AHBI_ABT_INTR_CLEAR___POR                                                  0x00000000
#define   LPASS_AHBI_ABT_INTR_CLEAR__INTRCLEAR___M                                         0x00000001
#define   LPASS_AHBI_ABT_INTR_CLEAR__INTRCLEAR___S                                         0
#define   LPASS_AHBI_ABT_INTR_CLEAR___M                                                    0x00000001
#define   LPASS_AHBI_ABT_INTR_CLEAR___S                                                    0

#define LPASS_AHBI_ABT_INTR_ENABLE                                                       (0x0770501C)
#define   LPASS_AHBI_ABT_INTR_ENABLE___RWC                                                 QCSR_REG_RW
#define   LPASS_AHBI_ABT_INTR_ENABLE___POR                                                 0x00000000
#define   LPASS_AHBI_ABT_INTR_ENABLE__INTRENABLE___M                                       0x00000001
#define   LPASS_AHBI_ABT_INTR_ENABLE__INTRENABLE___S                                       0
#define   LPASS_AHBI_ABT_INTR_ENABLE___M                                                   0x00000001
#define   LPASS_AHBI_ABT_INTR_ENABLE___S                                                   0

#define LPASS_AHBI_ABT_SYND_VALID                                                        (0x07705020)
#define   LPASS_AHBI_ABT_SYND_VALID___RWC                                                  QCSR_REG_RO
#define   LPASS_AHBI_ABT_SYND_VALID___POR                                                  0x00000000
#define   LPASS_AHBI_ABT_SYND_VALID__SYNDVALID___M                                         0x00000001
#define   LPASS_AHBI_ABT_SYND_VALID__SYNDVALID___S                                         0
#define   LPASS_AHBI_ABT_SYND_VALID___M                                                    0x00000001
#define   LPASS_AHBI_ABT_SYND_VALID___S                                                    0

#define LPASS_AHBI_ABT_SYND_CLEAR                                                        (0x07705024)
#define   LPASS_AHBI_ABT_SYND_CLEAR___RWC                                                  QCSR_REG_WO
#define   LPASS_AHBI_ABT_SYND_CLEAR___POR                                                  0x00000000
#define   LPASS_AHBI_ABT_SYND_CLEAR__SYNDCLEAR___M                                         0x00000001
#define   LPASS_AHBI_ABT_SYND_CLEAR__SYNDCLEAR___S                                         0
#define   LPASS_AHBI_ABT_SYND_CLEAR___M                                                    0x00000001
#define   LPASS_AHBI_ABT_SYND_CLEAR___S                                                    0

#define LPASS_AHBI_ABT_SYND_ID                                                           (0x07705028)
#define   LPASS_AHBI_ABT_SYND_ID___RWC                                                     QCSR_REG_RO
#define   LPASS_AHBI_ABT_SYND_ID___POR                                                     0x00000000
#define   LPASS_AHBI_ABT_SYND_ID__BID___M                                                  0x0000E000
#define   LPASS_AHBI_ABT_SYND_ID__BID___S                                                  13
#define   LPASS_AHBI_ABT_SYND_ID__PID___M                                                  0x00001F00
#define   LPASS_AHBI_ABT_SYND_ID__PID___S                                                  8
#define   LPASS_AHBI_ABT_SYND_ID__MID___M                                                  0x000000FF
#define   LPASS_AHBI_ABT_SYND_ID__MID___S                                                  0
#define   LPASS_AHBI_ABT_SYND_ID___M                                                       0x0000FFFF
#define   LPASS_AHBI_ABT_SYND_ID___S                                                       0

#define LPASS_AHBI_ABT_SYND_ADDR0                                                        (0x0770502C)
#define   LPASS_AHBI_ABT_SYND_ADDR0___RWC                                                  QCSR_REG_RO
#define   LPASS_AHBI_ABT_SYND_ADDR0___POR                                                  0x00000000
#define   LPASS_AHBI_ABT_SYND_ADDR0__SYNDADDR0___M                                         0xFFFFFFFF
#define   LPASS_AHBI_ABT_SYND_ADDR0__SYNDADDR0___S                                         0
#define   LPASS_AHBI_ABT_SYND_ADDR0___M                                                    0xFFFFFFFF
#define   LPASS_AHBI_ABT_SYND_ADDR0___S                                                    0

#define LPASS_AHBI_ABT_SYND_ADDR1                                                        (0x07705030)
#define   LPASS_AHBI_ABT_SYND_ADDR1___RWC                                                  QCSR_REG_RO
#define   LPASS_AHBI_ABT_SYND_ADDR1___POR                                                  0x00000000
#define   LPASS_AHBI_ABT_SYND_ADDR1__SYNDADDR1___M                                         0xFFFFFFFF
#define   LPASS_AHBI_ABT_SYND_ADDR1__SYNDADDR1___S                                         0
#define   LPASS_AHBI_ABT_SYND_ADDR1___M                                                    0xFFFFFFFF
#define   LPASS_AHBI_ABT_SYND_ADDR1___S                                                    0

#define LPASS_AHBI_ABT_SYND_HREADY                                                       (0x07705034)
#define   LPASS_AHBI_ABT_SYND_HREADY___RWC                                                 QCSR_REG_RO
#define   LPASS_AHBI_ABT_SYND_HREADY___POR                                                 0xFFFFFFFF
#define   LPASS_AHBI_ABT_SYND_HREADY__SYNDHREADY___M                                       0xFFFFFFFF
#define   LPASS_AHBI_ABT_SYND_HREADY__SYNDHREADY___S                                       0
#define   LPASS_AHBI_ABT_SYND_HREADY___M                                                   0xFFFFFFFF
#define   LPASS_AHBI_ABT_SYND_HREADY___S                                                   0


#define LPASS_LPASS_AUDSYNC_WRAPPER_BASE                                                    (0x07707000)

#define LPASS_AUD_SYNC_CTL                                                               (0x07707000)
#define   AUD_SYNC_CTL___RWC                                                               QCSR_REG_RW
#define   AUD_SYNC_CTL___POR                                                               0x00000000
#define   AUD_SYNC_CTL__VFR_INT_SEL___M                                                    0x00010000
#define   AUD_SYNC_CTL__VFR_INT_SEL___S                                                    16
#define   AUD_SYNC_CTL__VFR_INT_SEL__INTERNAL                                              0x0
#define   AUD_SYNC_CTL__VFR_INT_SEL__EXTERNAL                                              0x1
#define   AUD_SYNC_CTL__FM_PH_ADJ_NEG_WE___M                                               0x00002000
#define   AUD_SYNC_CTL__FM_PH_ADJ_NEG_WE___S                                               13
#define   AUD_SYNC_CTL__FM_PH_ADJ_POS_WE___M                                               0x00001000
#define   AUD_SYNC_CTL__FM_PH_ADJ_POS_WE___S                                               12
#define   AUD_SYNC_CTL__FM_XO_DIV_EN___M                                                   0x00000800
#define   AUD_SYNC_CTL__FM_XO_DIV_EN___S                                                   11
#define   AUD_SYNC_CTL__FM_XO_DIV_EN__ENABLE                                               0x1
#define   AUD_SYNC_CTL__FM_PH_TRK_EN___M                                                   0x00000400
#define   AUD_SYNC_CTL__FM_PH_TRK_EN___S                                                   10
#define   AUD_SYNC_CTL__FM_PH_TRK_EN__ENABLE                                               0x1
#define   AUD_SYNC_CTL__FM_XO_DIV_RESET___M                                                0x00000200
#define   AUD_SYNC_CTL__FM_XO_DIV_RESET___S                                                9
#define   AUD_SYNC_CTL__FM_XO_DIV_RESET__RESET                                             0x1
#define   AUD_SYNC_CTL__FM_PH_TRK_RESET___M                                                0x00000100
#define   AUD_SYNC_CTL__FM_PH_TRK_RESET___S                                                8
#define   AUD_SYNC_CTL__FM_PH_TRK_RESET__RESET                                             0x1
#define   AUD_SYNC_CTL__BT_PH_ADJ_NEG_WE2___M                                              0x00000080
#define   AUD_SYNC_CTL__BT_PH_ADJ_NEG_WE2___S                                              7
#define   AUD_SYNC_CTL__BT_PH_ADJ_POS_WE2___M                                              0x00000040
#define   AUD_SYNC_CTL__BT_PH_ADJ_POS_WE2___S                                              6
#define   AUD_SYNC_CTL__BT_PH_ADJ_NEG_WE1___M                                              0x00000020
#define   AUD_SYNC_CTL__BT_PH_ADJ_NEG_WE1___S                                              5
#define   AUD_SYNC_CTL__BT_PH_ADJ_POS_WE1___M                                              0x00000010
#define   AUD_SYNC_CTL__BT_PH_ADJ_POS_WE1___S                                              4
#define   AUD_SYNC_CTL__BT_XO_DIV_EN___M                                                   0x00000008
#define   AUD_SYNC_CTL__BT_XO_DIV_EN___S                                                   3
#define   AUD_SYNC_CTL__BT_XO_DIV_EN__ENABLE                                               0x1
#define   AUD_SYNC_CTL__BT_PH_TRK_EN___M                                                   0x00000004
#define   AUD_SYNC_CTL__BT_PH_TRK_EN___S                                                   2
#define   AUD_SYNC_CTL__BT_PH_TRK_EN__ENABLE                                               0x1
#define   AUD_SYNC_CTL__BT_XO_DIV_RESET___M                                                0x00000002
#define   AUD_SYNC_CTL__BT_XO_DIV_RESET___S                                                1
#define   AUD_SYNC_CTL__BT_XO_DIV_RESET__RESET                                             0x1
#define   AUD_SYNC_CTL__BT_PH_TRK_RESET___M                                                0x00000001
#define   AUD_SYNC_CTL__BT_PH_TRK_RESET___S                                                0
#define   AUD_SYNC_CTL__BT_PH_TRK_RESET__RESET                                             0x1
#define   AUD_SYNC_CTL___M                                                                 0x0001FFFF
#define   AUD_SYNC_CTL___S                                                                 0

#define LPASS_AUD_SYNC_STATUS                                                            (0x07707004)
#define   AUD_SYNC_STATUS___RWC                                                            QCSR_REG_RW
#define   AUD_SYNC_STATUS___POR                                                            0x00000000
#define   AUD_SYNC_STATUS__FM_COUNT_OVF_REF___M                                            0x00000020
#define   AUD_SYNC_STATUS__FM_COUNT_OVF_REF___S                                            5
#define   AUD_SYNC_STATUS__FM_COUNT_OVF_XO___M                                             0x00000010
#define   AUD_SYNC_STATUS__FM_COUNT_OVF_XO___S                                             4
#define   AUD_SYNC_STATUS__BT_COUNT_OVF_REF2___M                                           0x00000008
#define   AUD_SYNC_STATUS__BT_COUNT_OVF_REF2___S                                           3
#define   AUD_SYNC_STATUS__BT_COUNT_OVF_XO2___M                                            0x00000004
#define   AUD_SYNC_STATUS__BT_COUNT_OVF_XO2___S                                            2
#define   AUD_SYNC_STATUS__BT_COUNT_OVF_REF1___M                                           0x00000002
#define   AUD_SYNC_STATUS__BT_COUNT_OVF_REF1___S                                           1
#define   AUD_SYNC_STATUS__BT_COUNT_OVF_XO1___M                                            0x00000001
#define   AUD_SYNC_STATUS__BT_COUNT_OVF_XO1___S                                            0
#define   AUD_SYNC_STATUS___M                                                              0x0000003F
#define   AUD_SYNC_STATUS___S                                                              0

#define LPASS_AUD_SYNC_BT_REF_INC                                                        (0x07707008)
#define   AUD_SYNC_BT_REF_INC___RWC                                                        QCSR_REG_RW
#define   AUD_SYNC_BT_REF_INC___POR                                                        0x00000000
#define   AUD_SYNC_BT_REF_INC__REF_INC2___M                                                0xFFFF0000
#define   AUD_SYNC_BT_REF_INC__REF_INC2___S                                                16
#define   AUD_SYNC_BT_REF_INC__REF_INC1___M                                                0x0000FFFF
#define   AUD_SYNC_BT_REF_INC__REF_INC1___S                                                0
#define   AUD_SYNC_BT_REF_INC___M                                                          0xFFFFFFFF
#define   AUD_SYNC_BT_REF_INC___S                                                          0

#define LPASS_AUD_SYNC_BT_XO_DIV_MOD                                                     (0x0770700C)
#define   AUD_SYNC_BT_XO_DIV_MOD___RWC                                                     QCSR_REG_RW
#define   AUD_SYNC_BT_XO_DIV_MOD___POR                                                     0x00000000
#define   AUD_SYNC_BT_XO_DIV_MOD__L___M                                                    0x0FFF0000
#define   AUD_SYNC_BT_XO_DIV_MOD__L___S                                                    16
#define   AUD_SYNC_BT_XO_DIV_MOD__M___M                                                    0x00000FFF
#define   AUD_SYNC_BT_XO_DIV_MOD__M___S                                                    0
#define   AUD_SYNC_BT_XO_DIV_MOD___M                                                       0x0FFFFFFF
#define   AUD_SYNC_BT_XO_DIV_MOD___S                                                       0

#define LPASS_AUD_SYNC_BT_PHASE_CHK_XO1                                                  (0x07707010)
#define   AUD_SYNC_BT_PHASE_CHK_XO1___RWC                                                  QCSR_REG_RO
#define   AUD_SYNC_BT_PHASE_CHK_XO1___POR                                                  0x00000000
#define   AUD_SYNC_BT_PHASE_CHK_XO1__COUNTER___M                                           0xFFFFFFFF
#define   AUD_SYNC_BT_PHASE_CHK_XO1__COUNTER___S                                           0
#define   AUD_SYNC_BT_PHASE_CHK_XO1___M                                                    0xFFFFFFFF
#define   AUD_SYNC_BT_PHASE_CHK_XO1___S                                                    0

#define LPASS_AUD_SYNC_BT_PHASE_CHK_REF1                                                 (0x07707014)
#define   AUD_SYNC_BT_PHASE_CHK_REF1___RWC                                                 QCSR_REG_RO
#define   AUD_SYNC_BT_PHASE_CHK_REF1___POR                                                 0x00000000
#define   AUD_SYNC_BT_PHASE_CHK_REF1__COUNTER___M                                          0xFFFFFFFF
#define   AUD_SYNC_BT_PHASE_CHK_REF1__COUNTER___S                                          0
#define   AUD_SYNC_BT_PHASE_CHK_REF1___M                                                   0xFFFFFFFF
#define   AUD_SYNC_BT_PHASE_CHK_REF1___S                                                   0

#define LPASS_AUD_SYNC_BT_VFR_TIMESTAMP                                                  (0x07707018)
#define   AUD_SYNC_BT_VFR_TIMESTAMP___RWC                                                  QCSR_REG_RO
#define   AUD_SYNC_BT_VFR_TIMESTAMP___POR                                                  0x00000000
#define   AUD_SYNC_BT_VFR_TIMESTAMP__TIMESTAMP___M                                         0xFFFFFFFF
#define   AUD_SYNC_BT_VFR_TIMESTAMP__TIMESTAMP___S                                         0
#define   AUD_SYNC_BT_VFR_TIMESTAMP___M                                                    0xFFFFFFFF
#define   AUD_SYNC_BT_VFR_TIMESTAMP___S                                                    0

#define LPASS_AUD_SYNC_BT_COUNT_LOAD_XO1                                                 (0x0770701C)
#define   AUD_SYNC_BT_COUNT_LOAD_XO1___RWC                                                 QCSR_REG_RW
#define   AUD_SYNC_BT_COUNT_LOAD_XO1___POR                                                 0x00000000
#define   AUD_SYNC_BT_COUNT_LOAD_XO1__COUNT___M                                            0xFFFFFFFF
#define   AUD_SYNC_BT_COUNT_LOAD_XO1__COUNT___S                                            0
#define   AUD_SYNC_BT_COUNT_LOAD_XO1___M                                                   0xFFFFFFFF
#define   AUD_SYNC_BT_COUNT_LOAD_XO1___S                                                   0

#define LPASS_AUD_SYNC_BT_COUNT_LOAD_REF1                                                (0x07707020)
#define   AUD_SYNC_BT_COUNT_LOAD_REF1___RWC                                                QCSR_REG_RW
#define   AUD_SYNC_BT_COUNT_LOAD_REF1___POR                                                0x00000000
#define   AUD_SYNC_BT_COUNT_LOAD_REF1__COUNT___M                                           0xFFFFFFFF
#define   AUD_SYNC_BT_COUNT_LOAD_REF1__COUNT___S                                           0
#define   AUD_SYNC_BT_COUNT_LOAD_REF1___M                                                  0xFFFFFFFF
#define   AUD_SYNC_BT_COUNT_LOAD_REF1___S                                                  0

#define LPASS_AUD_SYNC_BT_PHASE_CHK_XO2                                                  (0x07707024)
#define   AUD_SYNC_BT_PHASE_CHK_XO2___RWC                                                  QCSR_REG_RO
#define   AUD_SYNC_BT_PHASE_CHK_XO2___POR                                                  0x00000000
#define   AUD_SYNC_BT_PHASE_CHK_XO2__COUNTER___M                                           0xFFFFFFFF
#define   AUD_SYNC_BT_PHASE_CHK_XO2__COUNTER___S                                           0
#define   AUD_SYNC_BT_PHASE_CHK_XO2___M                                                    0xFFFFFFFF
#define   AUD_SYNC_BT_PHASE_CHK_XO2___S                                                    0

#define LPASS_AUD_SYNC_BT_PHASE_CHK_REF2                                                 (0x07707028)
#define   AUD_SYNC_BT_PHASE_CHK_REF2___RWC                                                 QCSR_REG_RO
#define   AUD_SYNC_BT_PHASE_CHK_REF2___POR                                                 0x00000000
#define   AUD_SYNC_BT_PHASE_CHK_REF2__COUNTER___M                                          0xFFFFFFFF
#define   AUD_SYNC_BT_PHASE_CHK_REF2__COUNTER___S                                          0
#define   AUD_SYNC_BT_PHASE_CHK_REF2___M                                                   0xFFFFFFFF
#define   AUD_SYNC_BT_PHASE_CHK_REF2___S                                                   0

#define LPASS_AUD_SYNC_BT_COUNT_LOAD_XO2                                                 (0x0770702C)
#define   AUD_SYNC_BT_COUNT_LOAD_XO2___RWC                                                 QCSR_REG_RW
#define   AUD_SYNC_BT_COUNT_LOAD_XO2___POR                                                 0x00000000
#define   AUD_SYNC_BT_COUNT_LOAD_XO2__COUNT___M                                            0xFFFFFFFF
#define   AUD_SYNC_BT_COUNT_LOAD_XO2__COUNT___S                                            0
#define   AUD_SYNC_BT_COUNT_LOAD_XO2___M                                                   0xFFFFFFFF
#define   AUD_SYNC_BT_COUNT_LOAD_XO2___S                                                   0

#define LPASS_AUD_SYNC_BT_COUNT_LOAD_REF2                                                (0x07707030)
#define   AUD_SYNC_BT_COUNT_LOAD_REF2___RWC                                                QCSR_REG_RW
#define   AUD_SYNC_BT_COUNT_LOAD_REF2___POR                                                0x00000000
#define   AUD_SYNC_BT_COUNT_LOAD_REF2__COUNT___M                                           0xFFFFFFFF
#define   AUD_SYNC_BT_COUNT_LOAD_REF2__COUNT___S                                           0
#define   AUD_SYNC_BT_COUNT_LOAD_REF2___M                                                  0xFFFFFFFF
#define   AUD_SYNC_BT_COUNT_LOAD_REF2___S                                                  0

#define LPASS_AUD_SYNC_FM_REF_INC                                                        (0x07707034)
#define   AUD_SYNC_FM_REF_INC___RWC                                                        QCSR_REG_RW
#define   AUD_SYNC_FM_REF_INC___POR                                                        0x00000000
#define   AUD_SYNC_FM_REF_INC__REF_INC1___M                                                0x0000FFFF
#define   AUD_SYNC_FM_REF_INC__REF_INC1___S                                                0
#define   AUD_SYNC_FM_REF_INC___M                                                          0x0000FFFF
#define   AUD_SYNC_FM_REF_INC___S                                                          0

#define LPASS_AUD_SYNC_FM_XO_DIV_MOD                                                     (0x07707038)
#define   AUD_SYNC_FM_XO_DIV_MOD___RWC                                                     QCSR_REG_RW
#define   AUD_SYNC_FM_XO_DIV_MOD___POR                                                     0x00000000
#define   AUD_SYNC_FM_XO_DIV_MOD__L___M                                                    0x0FFF0000
#define   AUD_SYNC_FM_XO_DIV_MOD__L___S                                                    16
#define   AUD_SYNC_FM_XO_DIV_MOD__M___M                                                    0x00000FFF
#define   AUD_SYNC_FM_XO_DIV_MOD__M___S                                                    0
#define   AUD_SYNC_FM_XO_DIV_MOD___M                                                       0x0FFFFFFF
#define   AUD_SYNC_FM_XO_DIV_MOD___S                                                       0

#define LPASS_AUD_SYNC_FM_PHASE_CHK_XO                                                   (0x0770703C)
#define   AUD_SYNC_FM_PHASE_CHK_XO___RWC                                                   QCSR_REG_RO
#define   AUD_SYNC_FM_PHASE_CHK_XO___POR                                                   0x00000000
#define   AUD_SYNC_FM_PHASE_CHK_XO__COUNTER___M                                            0xFFFFFFFF
#define   AUD_SYNC_FM_PHASE_CHK_XO__COUNTER___S                                            0
#define   AUD_SYNC_FM_PHASE_CHK_XO___M                                                     0xFFFFFFFF
#define   AUD_SYNC_FM_PHASE_CHK_XO___S                                                     0

#define LPASS_AUD_SYNC_FM_PHASE_CHK_REF                                                  (0x07707040)
#define   AUD_SYNC_FM_PHASE_CHK_REF___RWC                                                  QCSR_REG_RO
#define   AUD_SYNC_FM_PHASE_CHK_REF___POR                                                  0x00000000
#define   AUD_SYNC_FM_PHASE_CHK_REF__COUNTER___M                                           0xFFFFFFFF
#define   AUD_SYNC_FM_PHASE_CHK_REF__COUNTER___S                                           0
#define   AUD_SYNC_FM_PHASE_CHK_REF___M                                                    0xFFFFFFFF
#define   AUD_SYNC_FM_PHASE_CHK_REF___S                                                    0

#define LPASS_AUD_SYNC_FM_VFR_TIMESTAMP                                                  (0x07707044)
#define   AUD_SYNC_FM_VFR_TIMESTAMP___RWC                                                  QCSR_REG_RO
#define   AUD_SYNC_FM_VFR_TIMESTAMP___POR                                                  0x00000000
#define   AUD_SYNC_FM_VFR_TIMESTAMP__TIMESTAMP___M                                         0xFFFFFFFF
#define   AUD_SYNC_FM_VFR_TIMESTAMP__TIMESTAMP___S                                         0
#define   AUD_SYNC_FM_VFR_TIMESTAMP___M                                                    0xFFFFFFFF
#define   AUD_SYNC_FM_VFR_TIMESTAMP___S                                                    0

#define LPASS_AUD_SYNC_FM_COUNT_LOAD_XO                                                  (0x07707048)
#define   AUD_SYNC_FM_COUNT_LOAD_XO___RWC                                                  QCSR_REG_RW
#define   AUD_SYNC_FM_COUNT_LOAD_XO___POR                                                  0x00000000
#define   AUD_SYNC_FM_COUNT_LOAD_XO__COUNT___M                                             0xFFFFFFFF
#define   AUD_SYNC_FM_COUNT_LOAD_XO__COUNT___S                                             0
#define   AUD_SYNC_FM_COUNT_LOAD_XO___M                                                    0xFFFFFFFF
#define   AUD_SYNC_FM_COUNT_LOAD_XO___S                                                    0

#define LPASS_AUD_SYNC_FM_COUNT_LOAD_REF                                                 (0x0770704C)
#define   AUD_SYNC_FM_COUNT_LOAD_REF___RWC                                                 QCSR_REG_RW
#define   AUD_SYNC_FM_COUNT_LOAD_REF___POR                                                 0x00000000
#define   AUD_SYNC_FM_COUNT_LOAD_REF__COUNT___M                                            0xFFFFFFFF
#define   AUD_SYNC_FM_COUNT_LOAD_REF__COUNT___S                                            0
#define   AUD_SYNC_FM_COUNT_LOAD_REF___M                                                   0xFFFFFFFF
#define   AUD_SYNC_FM_COUNT_LOAD_REF___S                                                   0


#define LPASS_LPA_IF_BASE                                                                   (0x07708000)

#define LPASS_LPAIF_VERSION                                                              (0x07708000)
#define   LPAIF_VERSION___RWC                                                              QCSR_REG_RO
#define   LPAIF_VERSION___POR                                                              0x30030000
#define   LPAIF_VERSION__MAJOR___M                                                         0xF0000000
#define   LPAIF_VERSION__MAJOR___S                                                         28
#define   LPAIF_VERSION__MINOR___M                                                         0x0FFF0000
#define   LPAIF_VERSION__MINOR___S                                                         16
#define   LPAIF_VERSION__STEP___M                                                          0x0000FFFF
#define   LPAIF_VERSION__STEP___S                                                          0
#define   LPAIF_VERSION___M                                                                0xFFFFFFFF
#define   LPAIF_VERSION___S                                                                0

#define LPASS_LPAIF_HW_CONFIG                                                            (0x07708004)
#define   LPAIF_HW_CONFIG___RWC                                                            QCSR_REG_RO
#define   LPAIF_HW_CONFIG___POR                                                            0x06AC2902
#define   LPAIF_HW_CONFIG__SIF_EN___M                                                      0x40000000
#define   LPAIF_HW_CONFIG__SIF_EN___S                                                      30
#define   LPAIF_HW_CONFIG__SEC_PCM_EN___M                                                  0x20000000
#define   LPAIF_HW_CONFIG__SEC_PCM_EN___S                                                  29
#define   LPAIF_HW_CONFIG__PRI_PCM_EN___M                                                  0x10000000
#define   LPAIF_HW_CONFIG__PRI_PCM_EN___S                                                  28
#define   LPAIF_HW_CONFIG__QUAD_I2S_LINES___M                                              0x0C000000
#define   LPAIF_HW_CONFIG__QUAD_I2S_LINES___S                                              26
#define   LPAIF_HW_CONFIG__QUAD_I2S_DIR___M                                                0x03000000
#define   LPAIF_HW_CONFIG__QUAD_I2S_DIR___S                                                24
#define   LPAIF_HW_CONFIG__QUAD_I2S_EN___M                                                 0x00800000
#define   LPAIF_HW_CONFIG__QUAD_I2S_EN___S                                                 23
#define   LPAIF_HW_CONFIG__TER_I2S_LINES___M                                               0x00600000
#define   LPAIF_HW_CONFIG__TER_I2S_LINES___S                                               21
#define   LPAIF_HW_CONFIG__TER_I2S_DIR___M                                                 0x00180000
#define   LPAIF_HW_CONFIG__TER_I2S_DIR___S                                                 19
#define   LPAIF_HW_CONFIG__TER_I2S_EN___M                                                  0x00040000
#define   LPAIF_HW_CONFIG__TER_I2S_EN___S                                                  18
#define   LPAIF_HW_CONFIG__SEC_I2S_LINES___M                                               0x00030000
#define   LPAIF_HW_CONFIG__SEC_I2S_LINES___S                                               16
#define   LPAIF_HW_CONFIG__SEC_I2S_DIR___M                                                 0x0000C000
#define   LPAIF_HW_CONFIG__SEC_I2S_DIR___S                                                 14
#define   LPAIF_HW_CONFIG__SEC_I2S_EN___M                                                  0x00002000
#define   LPAIF_HW_CONFIG__SEC_I2S_EN___S                                                  13
#define   LPAIF_HW_CONFIG__PRI_I2S_LINES___M                                               0x00001800
#define   LPAIF_HW_CONFIG__PRI_I2S_LINES___S                                               11
#define   LPAIF_HW_CONFIG__PRI_I2S_DIR___M                                                 0x00000600
#define   LPAIF_HW_CONFIG__PRI_I2S_DIR___S                                                 9
#define   LPAIF_HW_CONFIG__PRI_I2S_EN___M                                                  0x00000100
#define   LPAIF_HW_CONFIG__PRI_I2S_EN___S                                                  8
#define   LPAIF_HW_CONFIG__SPKR_I2S_LINES___M                                              0x000000C0
#define   LPAIF_HW_CONFIG__SPKR_I2S_LINES___S                                              6
#define   LPAIF_HW_CONFIG__SPKR_I2S_DIR___M                                                0x00000030
#define   LPAIF_HW_CONFIG__SPKR_I2S_DIR___S                                                4
#define   LPAIF_HW_CONFIG__SPKR_I2S_EN___M                                                 0x00000008
#define   LPAIF_HW_CONFIG__SPKR_I2S_EN___S                                                 3
#define   LPAIF_HW_CONFIG__NUM_DMIC___M                                                    0x00000006
#define   LPAIF_HW_CONFIG__NUM_DMIC___S                                                    1
#define   LPAIF_HW_CONFIG__DMIC_EN___M                                                     0x00000001
#define   LPAIF_HW_CONFIG__DMIC_EN___S                                                     0
#define   LPAIF_HW_CONFIG___M                                                              0x7FFFFFFF
#define   LPAIF_HW_CONFIG___S                                                              0

#define LPASS_LPAIF_HW_CONFIG2                                                           (0x07708008)
#define   LPAIF_HW_CONFIG2___RWC                                                           QCSR_REG_RO
#define   LPAIF_HW_CONFIG2___POR                                                           0x00000009
#define   LPAIF_HW_CONFIG2__SEC_RATE_DET_EN___M                                            0x00000080
#define   LPAIF_HW_CONFIG2__SEC_RATE_DET_EN___S                                            7
#define   LPAIF_HW_CONFIG2__PRI_RATE_DET_EN___M                                            0x00000040
#define   LPAIF_HW_CONFIG2__PRI_RATE_DET_EN___S                                            6
#define   LPAIF_HW_CONFIG2__NUM_RDDMA___M                                                  0x00000038
#define   LPAIF_HW_CONFIG2__NUM_RDDMA___S                                                  3
#define   LPAIF_HW_CONFIG2__NUM_WRDMA___M                                                  0x00000007
#define   LPAIF_HW_CONFIG2__NUM_WRDMA___S                                                  0
#define   LPAIF_HW_CONFIG2___M                                                             0x000000FF
#define   LPAIF_HW_CONFIG2___S                                                             0

#define LPASS_LPAIF_DMIC_CTL                                                             (0x07708080)
#define   LPAIF_DMIC_CTL___RWC                                                             QCSR_REG_RW
#define   LPAIF_DMIC_CTL___POR                                                             0x00000000
#define   LPAIF_DMIC_CTL__RESET___M                                                        0x80000000
#define   LPAIF_DMIC_CTL__RESET___S                                                        31
#define   LPAIF_DMIC_CTL__RESET__DISABLE                                                   0x0
#define   LPAIF_DMIC_CTL__RESET__ENABLE                                                    0x1
#define   LPAIF_DMIC_CTL__EN___M                                                           0x00000010
#define   LPAIF_DMIC_CTL__EN___S                                                           4
#define   LPAIF_DMIC_CTL__EN__DISABLE                                                      0x0
#define   LPAIF_DMIC_CTL__EN__ENABLE                                                       0x1
#define   LPAIF_DMIC_CTL__DMIC_MODE___M                                                    0x0000000E
#define   LPAIF_DMIC_CTL__DMIC_MODE___S                                                    1
#define   LPAIF_DMIC_CTL__DMIC_MODE__NONE                                                  0x0
#define   LPAIF_DMIC_CTL__DMIC_MODE__LEFT0                                                 0x1
#define   LPAIF_DMIC_CTL__DMIC_MODE__RIGHT0                                                0x2
#define   LPAIF_DMIC_CTL__DMIC_MODE__LEFT1                                                 0x3
#define   LPAIF_DMIC_CTL__DMIC_MODE__RIGHT1                                                0x4
#define   LPAIF_DMIC_CTL__DMIC_MODE__STEREO0                                               0x5
#define   LPAIF_DMIC_CTL__DMIC_MODE__STEREO1                                               0x6
#define   LPAIF_DMIC_CTL__DMIC_MODE__QUAD                                                  0x7
#define   LPAIF_DMIC_CTL__BIT_WIDTH___M                                                    0x00000001
#define   LPAIF_DMIC_CTL__BIT_WIDTH___S                                                    0
#define   LPAIF_DMIC_CTL__BIT_WIDTH__ENUM_16                                               0x0
#define   LPAIF_DMIC_CTL__BIT_WIDTH__ENUM_20                                               0x1
#define   LPAIF_DMIC_CTL___M                                                               0xFFFFFFFF
#define   LPAIF_DMIC_CTL___S                                                               0

#define LPASS_LPAIF_DMIC_VOL_CTLa(a)                                          (0x07708084+0x4*(a))
#define   LPAIF_DMIC_VOL_CTLa_aMIN                             0
#define   LPAIF_DMIC_VOL_CTLa_aMAX                             1
#define   LPAIF_DMIC_VOL_CTLa_ELEM                             2
#define   LPAIF_DMIC_VOL_CTLa___RWC                                                        QCSR_REG_RW
#define   LPAIF_DMIC_VOL_CTLa___POR                                                        0x0000FF00
#define   LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS___M                                           0x00100000
#define   LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS___S                                           20
#define   LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS__COMPLETE                                     0x0
#define   LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS__PENDING                                      0x1
#define   LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN___M                                             0x00080000
#define   LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN___S                                             19
#define   LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN__NO                                             0x0
#define   LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN__YES                                            0x1
#define   LPAIF_DMIC_VOL_CTLa__TX_HPF_BP___M                                               0x00040000
#define   LPAIF_DMIC_VOL_CTLa__TX_HPF_BP___S                                               18
#define   LPAIF_DMIC_VOL_CTLa__TX_HPF_BP__DC_BLOCK                                         0x0
#define   LPAIF_DMIC_VOL_CTLa__TX_HPF_BP__BYPASS_DC_BLOCK                                  0x1
#define   LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP___M                                            0x00020000
#define   LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP___S                                            17
#define   LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP__GAIN                                          0x0
#define   LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP__BYPASS_GAIN                                   0x1
#define   LPAIF_DMIC_VOL_CTLa__MUTE_EN___M                                                 0x00010000
#define   LPAIF_DMIC_VOL_CTLa__MUTE_EN___S                                                 16
#define   LPAIF_DMIC_VOL_CTLa__MUTE_EN__NORMAL                                             0x0
#define   LPAIF_DMIC_VOL_CTLa__TIMEOUT_VAL___M                                             0x0000FF00
#define   LPAIF_DMIC_VOL_CTLa__TIMEOUT_VAL___S                                             8
#define   LPAIF_DMIC_VOL_CTLa__TIMEOUT_VAL__DEFAULT                                        0xFF
#define   LPAIF_DMIC_VOL_CTLa__GAIN___M                                                    0x000000FF
#define   LPAIF_DMIC_VOL_CTLa__GAIN___S                                                    0
#define   LPAIF_DMIC_VOL_CTLa__GAIN__DEFAULT                                               0x00
#define   LPAIF_DMIC_VOL_CTLa___M                                                          0x001FFFFF
#define   LPAIF_DMIC_VOL_CTLa___S                                                          0
#define LPASS_LPAIF_DMIC_VOL_CTL0                                                        (0x07708084)
#define   LPAIF_DMIC_VOL_CTL0___RWC                                                        QCSR_REG_RW
#define   LPAIF_DMIC_VOL_CTL0__UPDATE_STATUS___M                                           0x00100000
#define   LPAIF_DMIC_VOL_CTL0__UPDATE_STATUS___S                                           20
#define   LPAIF_DMIC_VOL_CTL0__UPDATE_GAIN___M                                             0x00080000
#define   LPAIF_DMIC_VOL_CTL0__UPDATE_GAIN___S                                             19
#define   LPAIF_DMIC_VOL_CTL0__TX_HPF_BP___M                                               0x00040000
#define   LPAIF_DMIC_VOL_CTL0__TX_HPF_BP___S                                               18
#define   LPAIF_DMIC_VOL_CTL0__DMIC_GAIN_BP___M                                            0x00020000
#define   LPAIF_DMIC_VOL_CTL0__DMIC_GAIN_BP___S                                            17
#define   LPAIF_DMIC_VOL_CTL0__MUTE_EN___M                                                 0x00010000
#define   LPAIF_DMIC_VOL_CTL0__MUTE_EN___S                                                 16
#define   LPAIF_DMIC_VOL_CTL0__TIMEOUT_VAL___M                                             0x0000FF00
#define   LPAIF_DMIC_VOL_CTL0__TIMEOUT_VAL___S                                             8
#define   LPAIF_DMIC_VOL_CTL0__GAIN___M                                                    0x000000FF
#define   LPAIF_DMIC_VOL_CTL0__GAIN___S                                                    0
#define LPASS_LPAIF_DMIC_VOL_CTL1                                                        (0x07708088)
#define   LPAIF_DMIC_VOL_CTL1___RWC                                                        QCSR_REG_RW
#define   LPAIF_DMIC_VOL_CTL1__UPDATE_STATUS___M                                           0x00100000
#define   LPAIF_DMIC_VOL_CTL1__UPDATE_STATUS___S                                           20
#define   LPAIF_DMIC_VOL_CTL1__UPDATE_GAIN___M                                             0x00080000
#define   LPAIF_DMIC_VOL_CTL1__UPDATE_GAIN___S                                             19
#define   LPAIF_DMIC_VOL_CTL1__TX_HPF_BP___M                                               0x00040000
#define   LPAIF_DMIC_VOL_CTL1__TX_HPF_BP___S                                               18
#define   LPAIF_DMIC_VOL_CTL1__DMIC_GAIN_BP___M                                            0x00020000
#define   LPAIF_DMIC_VOL_CTL1__DMIC_GAIN_BP___S                                            17
#define   LPAIF_DMIC_VOL_CTL1__MUTE_EN___M                                                 0x00010000
#define   LPAIF_DMIC_VOL_CTL1__MUTE_EN___S                                                 16
#define   LPAIF_DMIC_VOL_CTL1__TIMEOUT_VAL___M                                             0x0000FF00
#define   LPAIF_DMIC_VOL_CTL1__TIMEOUT_VAL___S                                             8
#define   LPAIF_DMIC_VOL_CTL1__GAIN___M                                                    0x000000FF
#define   LPAIF_DMIC_VOL_CTL1__GAIN___S                                                    0

#define LPASS_LPAIF_WRDMA_LPBK_MIX                                                       (0x07708100)
#define   LPAIF_WRDMA_LPBK_MIX___RWC                                                       QCSR_REG_RW
#define   LPAIF_WRDMA_LPBK_MIX___POR                                                       0x0000000F
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3___M                                              0x00000008
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3___S                                              3
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3__BLOCK                                           0x0
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3__ALLOW                                           0x1
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2___M                                              0x00000004
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2___S                                              2
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2__BLOCK                                           0x0
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2__ALLOW                                           0x1
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1___M                                              0x00000002
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1___S                                              1
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1__BLOCK                                           0x0
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1__ALLOW                                           0x1
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0___M                                              0x00000001
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0___S                                              0
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0__BLOCK                                           0x0
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0__ALLOW                                           0x1
#define   LPAIF_WRDMA_LPBK_MIX___M                                                         0x0000000F
#define   LPAIF_WRDMA_LPBK_MIX___S                                                         0

#define LPASS_LPAIF_MIXER_CTL                                                            (0x07708180)
#define   LPAIF_MIXER_CTL___RWC                                                            QCSR_REG_RW
#define   LPAIF_MIXER_CTL___POR                                                            0x00000000
#define   LPAIF_MIXER_CTL__DYNAMIC_CLOCK___M                                               0x00000800
#define   LPAIF_MIXER_CTL__DYNAMIC_CLOCK___S                                               11
#define   LPAIF_MIXER_CTL__DYNAMIC_CLOCK__OFF                                              0x0
#define   LPAIF_MIXER_CTL__DYNAMIC_CLOCK__ON                                               0x1
#define   LPAIF_MIXER_CTL__OVR_DET___M                                                     0x00000400
#define   LPAIF_MIXER_CTL__OVR_DET___S                                                     10
#define   LPAIF_MIXER_CTL__OVR_DET__OK                                                     0x0
#define   LPAIF_MIXER_CTL__OVR_DET__YES                                                    0x1
#define   LPAIF_MIXER_CTL__OVR_CLR___M                                                     0x00000200
#define   LPAIF_MIXER_CTL__OVR_CLR___S                                                     9
#define   LPAIF_MIXER_CTL__OVR_CLR__NO                                                     0x0
#define   LPAIF_MIXER_CTL__OVR_CLR__YES                                                    0x1
#define   LPAIF_MIXER_CTL__SAT_EN___M                                                      0x00000100
#define   LPAIF_MIXER_CTL__SAT_EN___S                                                      8
#define   LPAIF_MIXER_CTL__SAT_EN__DISABLE                                                 0x0
#define   LPAIF_MIXER_CTL__SAT_EN__ENABLE                                                  0x1
#define   LPAIF_MIXER_CTL__BIT_WIDTH___M                                                   0x000000C0
#define   LPAIF_MIXER_CTL__BIT_WIDTH___S                                                   6
#define   LPAIF_MIXER_CTL__BIT_WIDTH__ENUM_8                                               0x0
#define   LPAIF_MIXER_CTL__BIT_WIDTH__ENUM_16                                              0x1
#define   LPAIF_MIXER_CTL__BIT_WIDTH__ENUM_24                                              0x2
#define   LPAIF_MIXER_CTL__BIT_WIDTH__ENUM_32                                              0x3
#define   LPAIF_MIXER_CTL__PORT1_CH___M                                                    0x00000038
#define   LPAIF_MIXER_CTL__PORT1_CH___S                                                    3
#define   LPAIF_MIXER_CTL__PORT1_CH__NONE                                                  0x0
#define   LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH0                                             0x1
#define   LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH1                                             0x2
#define   LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH2                                             0x3
#define   LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH3                                             0x4
#define   LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH4                                             0x5
#define   LPAIF_MIXER_CTL__PORT0_CH___M                                                    0x00000007
#define   LPAIF_MIXER_CTL__PORT0_CH___S                                                    0
#define   LPAIF_MIXER_CTL__PORT0_CH__NONE                                                  0x0
#define   LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH0                                             0x1
#define   LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH1                                             0x2
#define   LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH2                                             0x3
#define   LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH3                                             0x4
#define   LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH4                                             0x5
#define   LPAIF_MIXER_CTL___M                                                              0x00000FFF
#define   LPAIF_MIXER_CTL___S                                                              0

#define LPASS_LPAIF_EXT_VFR                                                              (0x07708200)
#define   LPAIF_EXT_VFR___RWC                                                              QCSR_REG_RW
#define   LPAIF_EXT_VFR___POR                                                              0x00000000
#define   LPAIF_EXT_VFR__SEL___M                                                           0x00000001
#define   LPAIF_EXT_VFR__SEL___S                                                           0
#define   LPAIF_EXT_VFR__SEL__INTERNAL                                                     0x0
#define   LPAIF_EXT_VFR__SEL__EXTERNAL                                                     0x1
#define   LPAIF_EXT_VFR___M                                                                0x00000001
#define   LPAIF_EXT_VFR___S                                                                0

#define LPASS_LPAIF_DEBUG_CTL                                                            (0x07708280)
#define   LPAIF_DEBUG_CTL___RWC                                                            QCSR_REG_RW
#define   LPAIF_DEBUG_CTL___POR                                                            0x00000000
#define   LPAIF_DEBUG_CTL__TESTMODE___M                                                    0x00000020
#define   LPAIF_DEBUG_CTL__TESTMODE___S                                                    5
#define   LPAIF_DEBUG_CTL__TESTMODE__OFF                                                   0x0
#define   LPAIF_DEBUG_CTL__TESTMODE__ON                                                    0x1
#define   LPAIF_DEBUG_CTL__TESTSEL___M                                                     0x0000001F
#define   LPAIF_DEBUG_CTL__TESTSEL___S                                                     0
#define   LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH0                                              0x00
#define   LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH1                                              0x01
#define   LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH2                                              0x02
#define   LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH3                                              0x03
#define   LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH4                                              0x04
#define   LPAIF_DEBUG_CTL__TESTSEL__WRDMA_CH0                                              0x05
#define   LPAIF_DEBUG_CTL__TESTSEL__WRDMA_CH1                                              0x06
#define   LPAIF_DEBUG_CTL__TESTSEL__WRDMA_CH2                                              0x07
#define   LPAIF_DEBUG_CTL__TESTSEL__WRDMA_CH3                                              0x08
#define   LPAIF_DEBUG_CTL__TESTSEL__PRI_MI2S                                               0x10
#define   LPAIF_DEBUG_CTL__TESTSEL__SEC_MI2S                                               0x11
#define   LPAIF_DEBUG_CTL__TESTSEL__TER_MI2S                                               0x12
#define   LPAIF_DEBUG_CTL__TESTSEL__QUA_MI2S                                               0x13
#define   LPAIF_DEBUG_CTL__TESTSEL__SPKR_I2S                                               0x14
#define   LPAIF_DEBUG_CTL__TESTSEL__MIXER                                                  0x15
#define   LPAIF_DEBUG_CTL__TESTSEL__DMIC                                                   0x16
#define   LPAIF_DEBUG_CTL___M                                                              0x0000003F
#define   LPAIF_DEBUG_CTL___S                                                              0

#define LPASS_LPAIF_PRI_RATE_DET_CONFIG                                                  (0x07708300)
#define   LPAIF_PRI_RATE_DET_CONFIG___RWC                                                  QCSR_REG_RW
#define   LPAIF_PRI_RATE_DET_CONFIG___POR                                                  0x00000000
#define   LPAIF_PRI_RATE_DET_CONFIG__RESET___M                                             0x80000000
#define   LPAIF_PRI_RATE_DET_CONFIG__RESET___S                                             31
#define   LPAIF_PRI_RATE_DET_CONFIG__RESET__DISABLE                                        0x0
#define   LPAIF_PRI_RATE_DET_CONFIG__RESET__ENABLE                                         0x1
#define   LPAIF_PRI_RATE_DET_CONFIG__VAR_192K_1764K___M                                    0x7F800000
#define   LPAIF_PRI_RATE_DET_CONFIG__VAR_192K_1764K___S                                    23
#define   LPAIF_PRI_RATE_DET_CONFIG__VAR_128K_441K___M                                     0x007F8000
#define   LPAIF_PRI_RATE_DET_CONFIG__VAR_128K_441K___S                                     15
#define   LPAIF_PRI_RATE_DET_CONFIG__VAR_32K_8K___M                                        0x00007F80
#define   LPAIF_PRI_RATE_DET_CONFIG__VAR_32K_8K___S                                        7
#define   LPAIF_PRI_RATE_DET_CONFIG__NUM_FS___M                                            0x00000070
#define   LPAIF_PRI_RATE_DET_CONFIG__NUM_FS___S                                            4
#define   LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__ONE_FS                                        0x0
#define   LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__TWO_FS                                        0x1
#define   LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__THREE_FS                                      0x2
#define   LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__FOUR_FS                                       0x3
#define   LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__FIVE_FS                                       0x4
#define   LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__SIX_FS                                        0x5
#define   LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__SEVEN_FS                                      0x6
#define   LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__EIGHT_FS                                      0x7
#define   LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL___M                                          0x0000000E
#define   LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL___S                                          1
#define   LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__PCM_PRI                                     0x0
#define   LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__PCM_SEC                                     0x1
#define   LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__SPKR_I2S                                    0x2
#define   LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__PRI_I2S                                     0x3
#define   LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__SEC_I2S                                     0x4
#define   LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__TER_I2S                                     0x5
#define   LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__QUA_I2S                                     0x6
#define   LPAIF_PRI_RATE_DET_CONFIG__EN___M                                                0x00000001
#define   LPAIF_PRI_RATE_DET_CONFIG__EN___S                                                0
#define   LPAIF_PRI_RATE_DET_CONFIG___M                                                    0xFFFFFFFF
#define   LPAIF_PRI_RATE_DET_CONFIG___S                                                    0

#define LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG                                          (0x07708304)
#define   LPAIF_PRI_RATE_DET_TARGET1_CONFIG___RWC                                          QCSR_REG_RW
#define   LPAIF_PRI_RATE_DET_TARGET1_CONFIG___POR                                          0x00000000
#define   LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___M                             0xFFFF0000
#define   LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___S                             16
#define   LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___M                           0x0000FFFF
#define   LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___S                           0
#define   LPAIF_PRI_RATE_DET_TARGET1_CONFIG___M                                            0xFFFFFFFF
#define   LPAIF_PRI_RATE_DET_TARGET1_CONFIG___S                                            0

#define LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG                                          (0x07708308)
#define   LPAIF_PRI_RATE_DET_TARGET2_CONFIG___RWC                                          QCSR_REG_RW
#define   LPAIF_PRI_RATE_DET_TARGET2_CONFIG___POR                                          0x00000000
#define   LPAIF_PRI_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___M                             0x0000FFFF
#define   LPAIF_PRI_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___S                             0
#define   LPAIF_PRI_RATE_DET_TARGET2_CONFIG___M                                            0x0000FFFF
#define   LPAIF_PRI_RATE_DET_TARGET2_CONFIG___S                                            0

#define LPASS_LPAIF_PRI_RATE_BIN                                                         (0x0770830C)
#define   LPAIF_PRI_RATE_BIN___RWC                                                         QCSR_REG_RO
#define   LPAIF_PRI_RATE_BIN___POR                                                         0x00000000
#define   LPAIF_PRI_RATE_BIN__RATE_BIN___M                                                 0x00007FFF
#define   LPAIF_PRI_RATE_BIN__RATE_BIN___S                                                 0
#define   LPAIF_PRI_RATE_BIN___M                                                           0x00007FFF
#define   LPAIF_PRI_RATE_BIN___S                                                           0

#define LPASS_LPAIF_PRI_STC_DIFF                                                         (0x07708310)
#define   LPAIF_PRI_STC_DIFF___RWC                                                         QCSR_REG_RO
#define   LPAIF_PRI_STC_DIFF___POR                                                         0x00000000
#define   LPAIF_PRI_STC_DIFF__STC_DIFF___M                                                 0x0000FFFF
#define   LPAIF_PRI_STC_DIFF__STC_DIFF___S                                                 0
#define   LPAIF_PRI_STC_DIFF___M                                                           0x0000FFFF
#define   LPAIF_PRI_STC_DIFF___S                                                           0

#define LPASS_LPAIF_SEC_RATE_DET_CONFIG                                                  (0x07708380)
#define   LPAIF_SEC_RATE_DET_CONFIG___RWC                                                  QCSR_REG_RW
#define   LPAIF_SEC_RATE_DET_CONFIG___POR                                                  0x00000000
#define   LPAIF_SEC_RATE_DET_CONFIG__RESET___M                                             0x80000000
#define   LPAIF_SEC_RATE_DET_CONFIG__RESET___S                                             31
#define   LPAIF_SEC_RATE_DET_CONFIG__RESET__DISABLE                                        0x0
#define   LPAIF_SEC_RATE_DET_CONFIG__RESET__ENABLE                                         0x1
#define   LPAIF_SEC_RATE_DET_CONFIG__VAR_192K_1764K___M                                    0x7F800000
#define   LPAIF_SEC_RATE_DET_CONFIG__VAR_192K_1764K___S                                    23
#define   LPAIF_SEC_RATE_DET_CONFIG__VAR_128K_441K___M                                     0x007F8000
#define   LPAIF_SEC_RATE_DET_CONFIG__VAR_128K_441K___S                                     15
#define   LPAIF_SEC_RATE_DET_CONFIG__VAR_32K_8K___M                                        0x00007F80
#define   LPAIF_SEC_RATE_DET_CONFIG__VAR_32K_8K___S                                        7
#define   LPAIF_SEC_RATE_DET_CONFIG__NUM_FS___M                                            0x00000070
#define   LPAIF_SEC_RATE_DET_CONFIG__NUM_FS___S                                            4
#define   LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__ONE_FS                                        0x0
#define   LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__TWO_FS                                        0x1
#define   LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__THREE_FS                                      0x2
#define   LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__FOUR_FS                                       0x3
#define   LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__FIVE_FS                                       0x4
#define   LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__SIX_FS                                        0x5
#define   LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__SEVEN_FS                                      0x6
#define   LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__EIGHT_FS                                      0x7
#define   LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL___M                                          0x0000000E
#define   LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL___S                                          1
#define   LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__PCM_PRI                                     0x0
#define   LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__PCM_SEC                                     0x1
#define   LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__SPKR_I2S                                    0x2
#define   LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__PRI_I2S                                     0x3
#define   LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__SEC_I2S                                     0x4
#define   LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__TER_I2S                                     0x5
#define   LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__QUA_I2S                                     0x6
#define   LPAIF_SEC_RATE_DET_CONFIG__EN___M                                                0x00000001
#define   LPAIF_SEC_RATE_DET_CONFIG__EN___S                                                0
#define   LPAIF_SEC_RATE_DET_CONFIG___M                                                    0xFFFFFFFF
#define   LPAIF_SEC_RATE_DET_CONFIG___S                                                    0

#define LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG                                          (0x07708384)
#define   LPAIF_SEC_RATE_DET_TARGET1_CONFIG___RWC                                          QCSR_REG_RW
#define   LPAIF_SEC_RATE_DET_TARGET1_CONFIG___POR                                          0x00000000
#define   LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___M                             0xFFFF0000
#define   LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___S                             16
#define   LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___M                           0x0000FFFF
#define   LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___S                           0
#define   LPAIF_SEC_RATE_DET_TARGET1_CONFIG___M                                            0xFFFFFFFF
#define   LPAIF_SEC_RATE_DET_TARGET1_CONFIG___S                                            0

#define LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG                                          (0x07708388)
#define   LPAIF_SEC_RATE_DET_TARGET2_CONFIG___RWC                                          QCSR_REG_RW
#define   LPAIF_SEC_RATE_DET_TARGET2_CONFIG___POR                                          0x00000000
#define   LPAIF_SEC_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___M                             0x0000FFFF
#define   LPAIF_SEC_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___S                             0
#define   LPAIF_SEC_RATE_DET_TARGET2_CONFIG___M                                            0x0000FFFF
#define   LPAIF_SEC_RATE_DET_TARGET2_CONFIG___S                                            0

#define LPASS_LPAIF_SEC_RATE_BIN                                                         (0x0770838C)
#define   LPAIF_SEC_RATE_BIN___RWC                                                         QCSR_REG_RO
#define   LPAIF_SEC_RATE_BIN___POR                                                         0x00000000
#define   LPAIF_SEC_RATE_BIN__RATE_BIN___M                                                 0x00007FFF
#define   LPAIF_SEC_RATE_BIN__RATE_BIN___S                                                 0
#define   LPAIF_SEC_RATE_BIN___M                                                           0x00007FFF
#define   LPAIF_SEC_RATE_BIN___S                                                           0

#define LPASS_LPAIF_SEC_STC_DIFF                                                         (0x07708390)
#define   LPAIF_SEC_STC_DIFF___RWC                                                         QCSR_REG_RO
#define   LPAIF_SEC_STC_DIFF___POR                                                         0x00000000
#define   LPAIF_SEC_STC_DIFF__STC_DIFF___M                                                 0x0000FFFF
#define   LPAIF_SEC_STC_DIFF__STC_DIFF___S                                                 0
#define   LPAIF_SEC_STC_DIFF___M                                                           0x0000FFFF
#define   LPAIF_SEC_STC_DIFF___S                                                           0

#define LPASS_LPAIF_SPARE                                                                (0x07708400)
#define   LPAIF_SPARE___RWC                                                                QCSR_REG_RW
#define   LPAIF_SPARE___POR                                                                0x00000000
#define   LPAIF_SPARE__SPARE___M                                                           0xFFFFFFFF
#define   LPAIF_SPARE__SPARE___S                                                           0
#define   LPAIF_SPARE___M                                                                  0xFFFFFFFF
#define   LPAIF_SPARE___S                                                                  0

#define LPASS_LPAIF_I2S_CTLa(a)                                               (0x07709000+0x1000*(a))
#define   LPAIF_I2S_CTLa_aMIN                                  0
#define   LPAIF_I2S_CTLa_aMAX                                  3
#define   LPAIF_I2S_CTLa_ELEM                                  4
#define   LPAIF_I2S_CTLa___RWC                                                             QCSR_REG_RW
#define   LPAIF_I2S_CTLa___POR                                                             0x000F0004
#define   LPAIF_I2S_CTLa__RESET___M                                                        0x80000000
#define   LPAIF_I2S_CTLa__RESET___S                                                        31
#define   LPAIF_I2S_CTLa__RESET__DISABLE                                                   0x0
#define   LPAIF_I2S_CTLa__RESET__ENABLE                                                    0x1
#define   LPAIF_I2S_CTLa__EN_LONG_RATE___M                                                 0x00400000
#define   LPAIF_I2S_CTLa__EN_LONG_RATE___S                                                 22
#define   LPAIF_I2S_CTLa__EN_LONG_RATE__DISABLE                                            0x0
#define   LPAIF_I2S_CTLa__EN_LONG_RATE__ENABLE                                             0x1
#define   LPAIF_I2S_CTLa__LONG_RATE___M                                                    0x003F0000
#define   LPAIF_I2S_CTLa__LONG_RATE___S                                                    16
#define   LPAIF_I2S_CTLa__LOOPBACK___M                                                     0x00008000
#define   LPAIF_I2S_CTLa__LOOPBACK___S                                                     15
#define   LPAIF_I2S_CTLa__LOOPBACK__DISABLE                                                0x0
#define   LPAIF_I2S_CTLa__LOOPBACK__ENABLE                                                 0x1
#define   LPAIF_I2S_CTLa__SPKR_EN___M                                                      0x00004000
#define   LPAIF_I2S_CTLa__SPKR_EN___S                                                      14
#define   LPAIF_I2S_CTLa__SPKR_EN__DISABLE                                                 0x0
#define   LPAIF_I2S_CTLa__SPKR_EN__ENABLE                                                  0x1
#define   LPAIF_I2S_CTLa__SPKR_MODE___M                                                    0x00003C00
#define   LPAIF_I2S_CTLa__SPKR_MODE___S                                                    10
#define   LPAIF_I2S_CTLa__SPKR_MODE__NONE                                                  0x0
#define   LPAIF_I2S_CTLa__SPKR_MODE__SD0                                                   0x1
#define   LPAIF_I2S_CTLa__SPKR_MODE__SD1                                                   0x2
#define   LPAIF_I2S_CTLa__SPKR_MODE__SD2                                                   0x3
#define   LPAIF_I2S_CTLa__SPKR_MODE__SD3                                                   0x4
#define   LPAIF_I2S_CTLa__SPKR_MODE__QUAD01                                                0x5
#define   LPAIF_I2S_CTLa__SPKR_MODE__QUAD23                                                0x6
#define   LPAIF_I2S_CTLa__SPKR_MODE__ENUM_6CH                                              0x7
#define   LPAIF_I2S_CTLa__SPKR_MODE__ENUM_8CH                                              0x8
#define   LPAIF_I2S_CTLa__SPKR_MONO___M                                                    0x00000200
#define   LPAIF_I2S_CTLa__SPKR_MONO___S                                                    9
#define   LPAIF_I2S_CTLa__SPKR_MONO__STEREO                                                0x0
#define   LPAIF_I2S_CTLa__SPKR_MONO__MONO                                                  0x1
#define   LPAIF_I2S_CTLa__MIC_EN___M                                                       0x00000100
#define   LPAIF_I2S_CTLa__MIC_EN___S                                                       8
#define   LPAIF_I2S_CTLa__MIC_EN__DISABLE                                                  0x0
#define   LPAIF_I2S_CTLa__MIC_EN__ENABLE                                                   0x1
#define   LPAIF_I2S_CTLa__MIC_MODE___M                                                     0x000000F0
#define   LPAIF_I2S_CTLa__MIC_MODE___S                                                     4
#define   LPAIF_I2S_CTLa__MIC_MODE__NONE                                                   0x0
#define   LPAIF_I2S_CTLa__MIC_MODE__SD0                                                    0x1
#define   LPAIF_I2S_CTLa__MIC_MODE__SD1                                                    0x2
#define   LPAIF_I2S_CTLa__MIC_MODE__SD2                                                    0x3
#define   LPAIF_I2S_CTLa__MIC_MODE__SD3                                                    0x4
#define   LPAIF_I2S_CTLa__MIC_MODE__QUAD01                                                 0x5
#define   LPAIF_I2S_CTLa__MIC_MODE__QUAD23                                                 0x6
#define   LPAIF_I2S_CTLa__MIC_MODE__ENUM_6CH                                               0x7
#define   LPAIF_I2S_CTLa__MIC_MODE__ENUM_8CH                                               0x8
#define   LPAIF_I2S_CTLa__MIC_MONO___M                                                     0x00000008
#define   LPAIF_I2S_CTLa__MIC_MONO___S                                                     3
#define   LPAIF_I2S_CTLa__MIC_MONO__STEREO                                                 0x0
#define   LPAIF_I2S_CTLa__MIC_MONO__MONO                                                   0x1
#define   LPAIF_I2S_CTLa__WS_SRC___M                                                       0x00000004
#define   LPAIF_I2S_CTLa__WS_SRC___S                                                       2
#define   LPAIF_I2S_CTLa__WS_SRC__INT                                                      0x0
#define   LPAIF_I2S_CTLa__WS_SRC__EXT                                                      0x1
#define   LPAIF_I2S_CTLa__BIT_WIDTH___M                                                    0x00000003
#define   LPAIF_I2S_CTLa__BIT_WIDTH___S                                                    0
#define   LPAIF_I2S_CTLa__BIT_WIDTH__ENUM_16                                               0x0
#define   LPAIF_I2S_CTLa__BIT_WIDTH__ENUM_24                                               0x1
#define   LPAIF_I2S_CTLa__BIT_WIDTH__ENUM_32                                               0x2
#define   LPAIF_I2S_CTLa__BIT_WIDTH__ENUM_25                                               0x3
#define   LPAIF_I2S_CTLa___M                                                               0xFFFFFFFF
#define   LPAIF_I2S_CTLa___S                                                               0
#define LPASS_LPAIF_I2S_CTL0                                                             (0x07709000)
#define   LPAIF_I2S_CTL0___RWC                                                             QCSR_REG_RW
#define   LPAIF_I2S_CTL0__RESET___M                                                        0x80000000
#define   LPAIF_I2S_CTL0__RESET___S                                                        31
#define   LPAIF_I2S_CTL0__EN_LONG_RATE___M                                                 0x00400000
#define   LPAIF_I2S_CTL0__EN_LONG_RATE___S                                                 22
#define   LPAIF_I2S_CTL0__LONG_RATE___M                                                    0x003F0000
#define   LPAIF_I2S_CTL0__LONG_RATE___S                                                    16
#define   LPAIF_I2S_CTL0__LOOPBACK___M                                                     0x00008000
#define   LPAIF_I2S_CTL0__LOOPBACK___S                                                     15
#define   LPAIF_I2S_CTL0__SPKR_EN___M                                                      0x00004000
#define   LPAIF_I2S_CTL0__SPKR_EN___S                                                      14
#define   LPAIF_I2S_CTL0__SPKR_MODE___M                                                    0x00003C00
#define   LPAIF_I2S_CTL0__SPKR_MODE___S                                                    10
#define   LPAIF_I2S_CTL0__SPKR_MONO___M                                                    0x00000200
#define   LPAIF_I2S_CTL0__SPKR_MONO___S                                                    9
#define   LPAIF_I2S_CTL0__MIC_EN___M                                                       0x00000100
#define   LPAIF_I2S_CTL0__MIC_EN___S                                                       8
#define   LPAIF_I2S_CTL0__MIC_MODE___M                                                     0x000000F0
#define   LPAIF_I2S_CTL0__MIC_MODE___S                                                     4
#define   LPAIF_I2S_CTL0__MIC_MONO___M                                                     0x00000008
#define   LPAIF_I2S_CTL0__MIC_MONO___S                                                     3
#define   LPAIF_I2S_CTL0__WS_SRC___M                                                       0x00000004
#define   LPAIF_I2S_CTL0__WS_SRC___S                                                       2
#define   LPAIF_I2S_CTL0__BIT_WIDTH___M                                                    0x00000003
#define   LPAIF_I2S_CTL0__BIT_WIDTH___S                                                    0
#define LPASS_LPAIF_I2S_CTL1                                                             (0x0770A000)
#define   LPAIF_I2S_CTL1___RWC                                                             QCSR_REG_RW
#define   LPAIF_I2S_CTL1__RESET___M                                                        0x80000000
#define   LPAIF_I2S_CTL1__RESET___S                                                        31
#define   LPAIF_I2S_CTL1__EN_LONG_RATE___M                                                 0x00400000
#define   LPAIF_I2S_CTL1__EN_LONG_RATE___S                                                 22
#define   LPAIF_I2S_CTL1__LONG_RATE___M                                                    0x003F0000
#define   LPAIF_I2S_CTL1__LONG_RATE___S                                                    16
#define   LPAIF_I2S_CTL1__LOOPBACK___M                                                     0x00008000
#define   LPAIF_I2S_CTL1__LOOPBACK___S                                                     15
#define   LPAIF_I2S_CTL1__SPKR_EN___M                                                      0x00004000
#define   LPAIF_I2S_CTL1__SPKR_EN___S                                                      14
#define   LPAIF_I2S_CTL1__SPKR_MODE___M                                                    0x00003C00
#define   LPAIF_I2S_CTL1__SPKR_MODE___S                                                    10
#define   LPAIF_I2S_CTL1__SPKR_MONO___M                                                    0x00000200
#define   LPAIF_I2S_CTL1__SPKR_MONO___S                                                    9
#define   LPAIF_I2S_CTL1__MIC_EN___M                                                       0x00000100
#define   LPAIF_I2S_CTL1__MIC_EN___S                                                       8
#define   LPAIF_I2S_CTL1__MIC_MODE___M                                                     0x000000F0
#define   LPAIF_I2S_CTL1__MIC_MODE___S                                                     4
#define   LPAIF_I2S_CTL1__MIC_MONO___M                                                     0x00000008
#define   LPAIF_I2S_CTL1__MIC_MONO___S                                                     3
#define   LPAIF_I2S_CTL1__WS_SRC___M                                                       0x00000004
#define   LPAIF_I2S_CTL1__WS_SRC___S                                                       2
#define   LPAIF_I2S_CTL1__BIT_WIDTH___M                                                    0x00000003
#define   LPAIF_I2S_CTL1__BIT_WIDTH___S                                                    0
#define LPASS_LPAIF_I2S_CTL2                                                             (0x0770B000)
#define   LPAIF_I2S_CTL2___RWC                                                             QCSR_REG_RW
#define   LPAIF_I2S_CTL2__RESET___M                                                        0x80000000
#define   LPAIF_I2S_CTL2__RESET___S                                                        31
#define   LPAIF_I2S_CTL2__EN_LONG_RATE___M                                                 0x00400000
#define   LPAIF_I2S_CTL2__EN_LONG_RATE___S                                                 22
#define   LPAIF_I2S_CTL2__LONG_RATE___M                                                    0x003F0000
#define   LPAIF_I2S_CTL2__LONG_RATE___S                                                    16
#define   LPAIF_I2S_CTL2__LOOPBACK___M                                                     0x00008000
#define   LPAIF_I2S_CTL2__LOOPBACK___S                                                     15
#define   LPAIF_I2S_CTL2__SPKR_EN___M                                                      0x00004000
#define   LPAIF_I2S_CTL2__SPKR_EN___S                                                      14
#define   LPAIF_I2S_CTL2__SPKR_MODE___M                                                    0x00003C00
#define   LPAIF_I2S_CTL2__SPKR_MODE___S                                                    10
#define   LPAIF_I2S_CTL2__SPKR_MONO___M                                                    0x00000200
#define   LPAIF_I2S_CTL2__SPKR_MONO___S                                                    9
#define   LPAIF_I2S_CTL2__MIC_EN___M                                                       0x00000100
#define   LPAIF_I2S_CTL2__MIC_EN___S                                                       8
#define   LPAIF_I2S_CTL2__MIC_MODE___M                                                     0x000000F0
#define   LPAIF_I2S_CTL2__MIC_MODE___S                                                     4
#define   LPAIF_I2S_CTL2__MIC_MONO___M                                                     0x00000008
#define   LPAIF_I2S_CTL2__MIC_MONO___S                                                     3
#define   LPAIF_I2S_CTL2__WS_SRC___M                                                       0x00000004
#define   LPAIF_I2S_CTL2__WS_SRC___S                                                       2
#define   LPAIF_I2S_CTL2__BIT_WIDTH___M                                                    0x00000003
#define   LPAIF_I2S_CTL2__BIT_WIDTH___S                                                    0
#define LPASS_LPAIF_I2S_CTL3                                                             (0x0770C000)
#define   LPAIF_I2S_CTL3___RWC                                                             QCSR_REG_RW
#define   LPAIF_I2S_CTL3__RESET___M                                                        0x80000000
#define   LPAIF_I2S_CTL3__RESET___S                                                        31
#define   LPAIF_I2S_CTL3__EN_LONG_RATE___M                                                 0x00400000
#define   LPAIF_I2S_CTL3__EN_LONG_RATE___S                                                 22
#define   LPAIF_I2S_CTL3__LONG_RATE___M                                                    0x003F0000
#define   LPAIF_I2S_CTL3__LONG_RATE___S                                                    16
#define   LPAIF_I2S_CTL3__LOOPBACK___M                                                     0x00008000
#define   LPAIF_I2S_CTL3__LOOPBACK___S                                                     15
#define   LPAIF_I2S_CTL3__SPKR_EN___M                                                      0x00004000
#define   LPAIF_I2S_CTL3__SPKR_EN___S                                                      14
#define   LPAIF_I2S_CTL3__SPKR_MODE___M                                                    0x00003C00
#define   LPAIF_I2S_CTL3__SPKR_MODE___S                                                    10
#define   LPAIF_I2S_CTL3__SPKR_MONO___M                                                    0x00000200
#define   LPAIF_I2S_CTL3__SPKR_MONO___S                                                    9
#define   LPAIF_I2S_CTL3__MIC_EN___M                                                       0x00000100
#define   LPAIF_I2S_CTL3__MIC_EN___S                                                       8
#define   LPAIF_I2S_CTL3__MIC_MODE___M                                                     0x000000F0
#define   LPAIF_I2S_CTL3__MIC_MODE___S                                                     4
#define   LPAIF_I2S_CTL3__MIC_MONO___M                                                     0x00000008
#define   LPAIF_I2S_CTL3__MIC_MONO___S                                                     3
#define   LPAIF_I2S_CTL3__WS_SRC___M                                                       0x00000004
#define   LPAIF_I2S_CTL3__WS_SRC___S                                                       2
#define   LPAIF_I2S_CTL3__BIT_WIDTH___M                                                    0x00000003
#define   LPAIF_I2S_CTL3__BIT_WIDTH___S                                                    0

#define LPASS_LPAIF_PCM_CTLa(a)                                               (0x07709040+0x1000*(a))
#define   LPAIF_PCM_CTLa_aMIN                                  0
#define   LPAIF_PCM_CTLa_aMAX                                  1
#define   LPAIF_PCM_CTLa_ELEM                                  2
#define   LPAIF_PCM_CTLa___RWC                                                             QCSR_REG_RW
#define   LPAIF_PCM_CTLa___POR                                                             0x00068000
#define   LPAIF_PCM_CTLa__RESET___M                                                        0x80000000
#define   LPAIF_PCM_CTLa__RESET___S                                                        31
#define   LPAIF_PCM_CTLa__RESET__DISABLE                                                   0x0
#define   LPAIF_PCM_CTLa__RESET__ENABLE                                                    0x1
#define   LPAIF_PCM_CTLa__ENABLE___M                                                       0x01000000
#define   LPAIF_PCM_CTLa__ENABLE___S                                                       24
#define   LPAIF_PCM_CTLa__ENABLE__DISABLE                                                  0x0
#define   LPAIF_PCM_CTLa__ENABLE__ENABLE                                                   0x1
#define   LPAIF_PCM_CTLa__RPCM_SLOT_NUM___M                                                0x00C00000
#define   LPAIF_PCM_CTLa__RPCM_SLOT_NUM___S                                                22
#define   LPAIF_PCM_CTLa__RPCM_SLOT_NUM__ACTIVE_SLOT_0                                     0x0
#define   LPAIF_PCM_CTLa__RPCM_SLOT_NUM__ACTIVE_SLOT_0_1                                   0x1
#define   LPAIF_PCM_CTLa__RPCM_SLOT_NUM__ACTIVE_SLOT_0_1_2                                 0x2
#define   LPAIF_PCM_CTLa__RPCM_SLOT_NUM__ACTIVE_SLOT_0_1_2_3                               0x3
#define   LPAIF_PCM_CTLa__TPCM_SLOT_NUM___M                                                0x00300000
#define   LPAIF_PCM_CTLa__TPCM_SLOT_NUM___S                                                20
#define   LPAIF_PCM_CTLa__TPCM_SLOT_NUM__ACTIVE_SLOT_0                                     0x0
#define   LPAIF_PCM_CTLa__TPCM_SLOT_NUM__ACTIVE_SLOT_0_1                                   0x1
#define   LPAIF_PCM_CTLa__TPCM_SLOT_NUM__ACTIVE_SLOT_0_1_2                                 0x2
#define   LPAIF_PCM_CTLa__TPCM_SLOT_NUM__ACTIVE_SLOT_0_1_2_3                               0x3
#define   LPAIF_PCM_CTLa__SEL_LPXO_FREQ___M                                                0x00080000
#define   LPAIF_PCM_CTLa__SEL_LPXO_FREQ___S                                                19
#define   LPAIF_PCM_CTLa__CTRL_DATA_OE___M                                                 0x00040000
#define   LPAIF_PCM_CTLa__CTRL_DATA_OE___S                                                 18
#define   LPAIF_PCM_CTLa__RATE___M                                                         0x00038000
#define   LPAIF_PCM_CTLa__RATE___S                                                         15
#define   LPAIF_PCM_CTLa__RATE__ENUM_8                                                     0x0
#define   LPAIF_PCM_CTLa__RATE__ENUM_16                                                    0x1
#define   LPAIF_PCM_CTLa__RATE__ENUM_32                                                    0x2
#define   LPAIF_PCM_CTLa__RATE__ENUM_64                                                    0x3
#define   LPAIF_PCM_CTLa__RATE__ENUM_128                                                   0x4
#define   LPAIF_PCM_CTLa__RATE__ENUM_256                                                   0x5
#define   LPAIF_PCM_CTLa__LOOPBACK___M                                                     0x00004000
#define   LPAIF_PCM_CTLa__LOOPBACK___S                                                     14
#define   LPAIF_PCM_CTLa__SYNC_SRC___M                                                     0x00002000
#define   LPAIF_PCM_CTLa__SYNC_SRC___S                                                     13
#define   LPAIF_PCM_CTLa__SYNC_SRC__EXTERNAL                                               0x0
#define   LPAIF_PCM_CTLa__SYNC_SRC__INTERNAL                                               0x1
#define   LPAIF_PCM_CTLa__AUX_MODE___M                                                     0x00001000
#define   LPAIF_PCM_CTLa__AUX_MODE___S                                                     12
#define   LPAIF_PCM_CTLa__AUX_MODE__PCM                                                    0x0
#define   LPAIF_PCM_CTLa__AUX_MODE__AUX                                                    0x1
#define   LPAIF_PCM_CTLa__RPCM_WIDTH___M                                                   0x00000800
#define   LPAIF_PCM_CTLa__RPCM_WIDTH___S                                                   11
#define   LPAIF_PCM_CTLa__RPCM_WIDTH__ENUM_8_BIT                                           0x0
#define   LPAIF_PCM_CTLa__RPCM_WIDTH__ENUM_16_BIT                                          0x1
#define   LPAIF_PCM_CTLa__TPCM_WIDTH___M                                                   0x00000400
#define   LPAIF_PCM_CTLa__TPCM_WIDTH___S                                                   10
#define   LPAIF_PCM_CTLa__TPCM_WIDTH__ENUM_8_BIT                                           0x0
#define   LPAIF_PCM_CTLa__TPCM_WIDTH__ENUM_16_BIT                                          0x1
#define   LPAIF_PCM_CTLa__RPCM_SLOT___M                                                    0x000003E0
#define   LPAIF_PCM_CTLa__RPCM_SLOT___S                                                    5
#define   LPAIF_PCM_CTLa__TPCM_SLOT___M                                                    0x0000001F
#define   LPAIF_PCM_CTLa__TPCM_SLOT___S                                                    0
#define   LPAIF_PCM_CTLa___M                                                               0xFFFFFFFF
#define   LPAIF_PCM_CTLa___S                                                               0
#define LPASS_LPAIF_PCM_CTL0                                                             (0x07709040)
#define   LPAIF_PCM_CTL0___RWC                                                             QCSR_REG_RW
#define   LPAIF_PCM_CTL0__RESET___M                                                        0x80000000
#define   LPAIF_PCM_CTL0__RESET___S                                                        31
#define   LPAIF_PCM_CTL0__ENABLE___M                                                       0x01000000
#define   LPAIF_PCM_CTL0__ENABLE___S                                                       24
#define   LPAIF_PCM_CTL0__RPCM_SLOT_NUM___M                                                0x00C00000
#define   LPAIF_PCM_CTL0__RPCM_SLOT_NUM___S                                                22
#define   LPAIF_PCM_CTL0__TPCM_SLOT_NUM___M                                                0x00300000
#define   LPAIF_PCM_CTL0__TPCM_SLOT_NUM___S                                                20
#define   LPAIF_PCM_CTL0__SEL_LPXO_FREQ___M                                                0x00080000
#define   LPAIF_PCM_CTL0__SEL_LPXO_FREQ___S                                                19
#define   LPAIF_PCM_CTL0__CTRL_DATA_OE___M                                                 0x00040000
#define   LPAIF_PCM_CTL0__CTRL_DATA_OE___S                                                 18
#define   LPAIF_PCM_CTL0__RATE___M                                                         0x00038000
#define   LPAIF_PCM_CTL0__RATE___S                                                         15
#define   LPAIF_PCM_CTL0__LOOPBACK___M                                                     0x00004000
#define   LPAIF_PCM_CTL0__LOOPBACK___S                                                     14
#define   LPAIF_PCM_CTL0__SYNC_SRC___M                                                     0x00002000
#define   LPAIF_PCM_CTL0__SYNC_SRC___S                                                     13
#define   LPAIF_PCM_CTL0__AUX_MODE___M                                                     0x00001000
#define   LPAIF_PCM_CTL0__AUX_MODE___S                                                     12
#define   LPAIF_PCM_CTL0__RPCM_WIDTH___M                                                   0x00000800
#define   LPAIF_PCM_CTL0__RPCM_WIDTH___S                                                   11
#define   LPAIF_PCM_CTL0__TPCM_WIDTH___M                                                   0x00000400
#define   LPAIF_PCM_CTL0__TPCM_WIDTH___S                                                   10
#define   LPAIF_PCM_CTL0__RPCM_SLOT___M                                                    0x000003E0
#define   LPAIF_PCM_CTL0__RPCM_SLOT___S                                                    5
#define   LPAIF_PCM_CTL0__TPCM_SLOT___M                                                    0x0000001F
#define   LPAIF_PCM_CTL0__TPCM_SLOT___S                                                    0
#define LPASS_LPAIF_PCM_CTL1                                                             (0x0770A040)
#define   LPAIF_PCM_CTL1___RWC                                                             QCSR_REG_RW
#define   LPAIF_PCM_CTL1__RESET___M                                                        0x80000000
#define   LPAIF_PCM_CTL1__RESET___S                                                        31
#define   LPAIF_PCM_CTL1__ENABLE___M                                                       0x01000000
#define   LPAIF_PCM_CTL1__ENABLE___S                                                       24
#define   LPAIF_PCM_CTL1__RPCM_SLOT_NUM___M                                                0x00C00000
#define   LPAIF_PCM_CTL1__RPCM_SLOT_NUM___S                                                22
#define   LPAIF_PCM_CTL1__TPCM_SLOT_NUM___M                                                0x00300000
#define   LPAIF_PCM_CTL1__TPCM_SLOT_NUM___S                                                20
#define   LPAIF_PCM_CTL1__SEL_LPXO_FREQ___M                                                0x00080000
#define   LPAIF_PCM_CTL1__SEL_LPXO_FREQ___S                                                19
#define   LPAIF_PCM_CTL1__CTRL_DATA_OE___M                                                 0x00040000
#define   LPAIF_PCM_CTL1__CTRL_DATA_OE___S                                                 18
#define   LPAIF_PCM_CTL1__RATE___M                                                         0x00038000
#define   LPAIF_PCM_CTL1__RATE___S                                                         15
#define   LPAIF_PCM_CTL1__LOOPBACK___M                                                     0x00004000
#define   LPAIF_PCM_CTL1__LOOPBACK___S                                                     14
#define   LPAIF_PCM_CTL1__SYNC_SRC___M                                                     0x00002000
#define   LPAIF_PCM_CTL1__SYNC_SRC___S                                                     13
#define   LPAIF_PCM_CTL1__AUX_MODE___M                                                     0x00001000
#define   LPAIF_PCM_CTL1__AUX_MODE___S                                                     12
#define   LPAIF_PCM_CTL1__RPCM_WIDTH___M                                                   0x00000800
#define   LPAIF_PCM_CTL1__RPCM_WIDTH___S                                                   11
#define   LPAIF_PCM_CTL1__TPCM_WIDTH___M                                                   0x00000400
#define   LPAIF_PCM_CTL1__TPCM_WIDTH___S                                                   10
#define   LPAIF_PCM_CTL1__RPCM_SLOT___M                                                    0x000003E0
#define   LPAIF_PCM_CTL1__RPCM_SLOT___S                                                    5
#define   LPAIF_PCM_CTL1__TPCM_SLOT___M                                                    0x0000001F
#define   LPAIF_PCM_CTL1__TPCM_SLOT___S                                                    0

#define LPASS_LPAIF_PCM_SLOT_CTLa(a)                                          (0x07709044+0x1000*(a))
#define   LPAIF_PCM_SLOT_CTLa_aMIN                             0
#define   LPAIF_PCM_SLOT_CTLa_aMAX                             1
#define   LPAIF_PCM_SLOT_CTLa_ELEM                             2
#define   LPAIF_PCM_SLOT_CTLa___RWC                                                        QCSR_REG_RW
#define   LPAIF_PCM_SLOT_CTLa___POR                                                        0x00000000
#define   LPAIF_PCM_SLOT_CTLa__RPCM_SLOT3___M                                              0x7C000000
#define   LPAIF_PCM_SLOT_CTLa__RPCM_SLOT3___S                                              26
#define   LPAIF_PCM_SLOT_CTLa__RPCM_SLOT2___M                                              0x03E00000
#define   LPAIF_PCM_SLOT_CTLa__RPCM_SLOT2___S                                              21
#define   LPAIF_PCM_SLOT_CTLa__RPCM_SLOT1___M                                              0x001F0000
#define   LPAIF_PCM_SLOT_CTLa__RPCM_SLOT1___S                                              16
#define   LPAIF_PCM_SLOT_CTLa__TPCM_SLOT3___M                                              0x00007C00
#define   LPAIF_PCM_SLOT_CTLa__TPCM_SLOT3___S                                              10
#define   LPAIF_PCM_SLOT_CTLa__TPCM_SLOT2___M                                              0x000003E0
#define   LPAIF_PCM_SLOT_CTLa__TPCM_SLOT2___S                                              5
#define   LPAIF_PCM_SLOT_CTLa__TPCM_SLOT1___M                                              0x0000001F
#define   LPAIF_PCM_SLOT_CTLa__TPCM_SLOT1___S                                              0
#define   LPAIF_PCM_SLOT_CTLa___M                                                          0x7FFFFFFF
#define   LPAIF_PCM_SLOT_CTLa___S                                                          0
#define LPASS_LPAIF_PCM_SLOT_CTL0                                                        (0x07709044)
#define   LPAIF_PCM_SLOT_CTL0___RWC                                                        QCSR_REG_RW
#define   LPAIF_PCM_SLOT_CTL0__RPCM_SLOT3___M                                              0x7C000000
#define   LPAIF_PCM_SLOT_CTL0__RPCM_SLOT3___S                                              26
#define   LPAIF_PCM_SLOT_CTL0__RPCM_SLOT2___M                                              0x03E00000
#define   LPAIF_PCM_SLOT_CTL0__RPCM_SLOT2___S                                              21
#define   LPAIF_PCM_SLOT_CTL0__RPCM_SLOT1___M                                              0x001F0000
#define   LPAIF_PCM_SLOT_CTL0__RPCM_SLOT1___S                                              16
#define   LPAIF_PCM_SLOT_CTL0__TPCM_SLOT3___M                                              0x00007C00
#define   LPAIF_PCM_SLOT_CTL0__TPCM_SLOT3___S                                              10
#define   LPAIF_PCM_SLOT_CTL0__TPCM_SLOT2___M                                              0x000003E0
#define   LPAIF_PCM_SLOT_CTL0__TPCM_SLOT2___S                                              5
#define   LPAIF_PCM_SLOT_CTL0__TPCM_SLOT1___M                                              0x0000001F
#define   LPAIF_PCM_SLOT_CTL0__TPCM_SLOT1___S                                              0
#define LPASS_LPAIF_PCM_SLOT_CTL1                                                        (0x0770A044)
#define   LPAIF_PCM_SLOT_CTL1___RWC                                                        QCSR_REG_RW
#define   LPAIF_PCM_SLOT_CTL1__RPCM_SLOT3___M                                              0x7C000000
#define   LPAIF_PCM_SLOT_CTL1__RPCM_SLOT3___S                                              26
#define   LPAIF_PCM_SLOT_CTL1__RPCM_SLOT2___M                                              0x03E00000
#define   LPAIF_PCM_SLOT_CTL1__RPCM_SLOT2___S                                              21
#define   LPAIF_PCM_SLOT_CTL1__RPCM_SLOT1___M                                              0x001F0000
#define   LPAIF_PCM_SLOT_CTL1__RPCM_SLOT1___S                                              16
#define   LPAIF_PCM_SLOT_CTL1__TPCM_SLOT3___M                                              0x00007C00
#define   LPAIF_PCM_SLOT_CTL1__TPCM_SLOT3___S                                              10
#define   LPAIF_PCM_SLOT_CTL1__TPCM_SLOT2___M                                              0x000003E0
#define   LPAIF_PCM_SLOT_CTL1__TPCM_SLOT2___S                                              5
#define   LPAIF_PCM_SLOT_CTL1__TPCM_SLOT1___M                                              0x0000001F
#define   LPAIF_PCM_SLOT_CTL1__TPCM_SLOT1___S                                              0

#define LPASS_LPAIF_PCM_SLOT_CTL2_a(a)                                        (0x07709048+0x1000*(a))
#define   LPAIF_PCM_SLOT_CTL2_a_aMIN                           0
#define   LPAIF_PCM_SLOT_CTL2_a_aMAX                           1
#define   LPAIF_PCM_SLOT_CTL2_a_ELEM                           2
#define   LPAIF_PCM_SLOT_CTL2_a___RWC                                                      QCSR_REG_RW
#define   LPAIF_PCM_SLOT_CTL2_a___POR                                                      0x00000000
#define   LPAIF_PCM_SLOT_CTL2_a__RPCM_SLOT6___M                                            0x7C000000
#define   LPAIF_PCM_SLOT_CTL2_a__RPCM_SLOT6___S                                            26
#define   LPAIF_PCM_SLOT_CTL2_a__RPCM_SLOT5___M                                            0x03E00000
#define   LPAIF_PCM_SLOT_CTL2_a__RPCM_SLOT5___S                                            21
#define   LPAIF_PCM_SLOT_CTL2_a__RPCM_SLOT4___M                                            0x001F0000
#define   LPAIF_PCM_SLOT_CTL2_a__RPCM_SLOT4___S                                            16
#define   LPAIF_PCM_SLOT_CTL2_a__TPCM_SLOT6___M                                            0x00007C00
#define   LPAIF_PCM_SLOT_CTL2_a__TPCM_SLOT6___S                                            10
#define   LPAIF_PCM_SLOT_CTL2_a__TPCM_SLOT5___M                                            0x000003E0
#define   LPAIF_PCM_SLOT_CTL2_a__TPCM_SLOT5___S                                            5
#define   LPAIF_PCM_SLOT_CTL2_a__TPCM_SLOT4___M                                            0x0000001F
#define   LPAIF_PCM_SLOT_CTL2_a__TPCM_SLOT4___S                                            0
#define   LPAIF_PCM_SLOT_CTL2_a___M                                                        0x7FFFFFFF
#define   LPAIF_PCM_SLOT_CTL2_a___S                                                        0
#define LPASS_LPAIF_PCM_SLOT_CTL2_0                                                      (0x07709048)
#define   LPAIF_PCM_SLOT_CTL2_0___RWC                                                      QCSR_REG_RW
#define   LPAIF_PCM_SLOT_CTL2_0__RPCM_SLOT6___M                                            0x7C000000
#define   LPAIF_PCM_SLOT_CTL2_0__RPCM_SLOT6___S                                            26
#define   LPAIF_PCM_SLOT_CTL2_0__RPCM_SLOT5___M                                            0x03E00000
#define   LPAIF_PCM_SLOT_CTL2_0__RPCM_SLOT5___S                                            21
#define   LPAIF_PCM_SLOT_CTL2_0__RPCM_SLOT4___M                                            0x001F0000
#define   LPAIF_PCM_SLOT_CTL2_0__RPCM_SLOT4___S                                            16
#define   LPAIF_PCM_SLOT_CTL2_0__TPCM_SLOT6___M                                            0x00007C00
#define   LPAIF_PCM_SLOT_CTL2_0__TPCM_SLOT6___S                                            10
#define   LPAIF_PCM_SLOT_CTL2_0__TPCM_SLOT5___M                                            0x000003E0
#define   LPAIF_PCM_SLOT_CTL2_0__TPCM_SLOT5___S                                            5
#define   LPAIF_PCM_SLOT_CTL2_0__TPCM_SLOT4___M                                            0x0000001F
#define   LPAIF_PCM_SLOT_CTL2_0__TPCM_SLOT4___S                                            0
#define LPASS_LPAIF_PCM_SLOT_CTL2_1                                                      (0x0770A048)
#define   LPAIF_PCM_SLOT_CTL2_1___RWC                                                      QCSR_REG_RW
#define   LPAIF_PCM_SLOT_CTL2_1__RPCM_SLOT6___M                                            0x7C000000
#define   LPAIF_PCM_SLOT_CTL2_1__RPCM_SLOT6___S                                            26
#define   LPAIF_PCM_SLOT_CTL2_1__RPCM_SLOT5___M                                            0x03E00000
#define   LPAIF_PCM_SLOT_CTL2_1__RPCM_SLOT5___S                                            21
#define   LPAIF_PCM_SLOT_CTL2_1__RPCM_SLOT4___M                                            0x001F0000
#define   LPAIF_PCM_SLOT_CTL2_1__RPCM_SLOT4___S                                            16
#define   LPAIF_PCM_SLOT_CTL2_1__TPCM_SLOT6___M                                            0x00007C00
#define   LPAIF_PCM_SLOT_CTL2_1__TPCM_SLOT6___S                                            10
#define   LPAIF_PCM_SLOT_CTL2_1__TPCM_SLOT5___M                                            0x000003E0
#define   LPAIF_PCM_SLOT_CTL2_1__TPCM_SLOT5___S                                            5
#define   LPAIF_PCM_SLOT_CTL2_1__TPCM_SLOT4___M                                            0x0000001F
#define   LPAIF_PCM_SLOT_CTL2_1__TPCM_SLOT4___S                                            0

#define LPASS_LPAIF_PCM_SLOT_CTL3_a(a)                                        (0x0770904C+0x1000*(a))
#define   LPAIF_PCM_SLOT_CTL3_a_aMIN                           0
#define   LPAIF_PCM_SLOT_CTL3_a_aMAX                           1
#define   LPAIF_PCM_SLOT_CTL3_a_ELEM                           2
#define   LPAIF_PCM_SLOT_CTL3_a___RWC                                                      QCSR_REG_RW
#define   LPAIF_PCM_SLOT_CTL3_a___POR                                                      0x00000000
#define   LPAIF_PCM_SLOT_CTL3_a__RPCM_SLOT7___M                                            0x001F0000
#define   LPAIF_PCM_SLOT_CTL3_a__RPCM_SLOT7___S                                            16
#define   LPAIF_PCM_SLOT_CTL3_a__TPCM_SLOT7___M                                            0x0000001F
#define   LPAIF_PCM_SLOT_CTL3_a__TPCM_SLOT7___S                                            0
#define   LPAIF_PCM_SLOT_CTL3_a___M                                                        0x001FFFFF
#define   LPAIF_PCM_SLOT_CTL3_a___S                                                        0
#define LPASS_LPAIF_PCM_SLOT_CTL3_0                                                      (0x0770904C)
#define   LPAIF_PCM_SLOT_CTL3_0___RWC                                                      QCSR_REG_RW
#define   LPAIF_PCM_SLOT_CTL3_0__RPCM_SLOT7___M                                            0x001F0000
#define   LPAIF_PCM_SLOT_CTL3_0__RPCM_SLOT7___S                                            16
#define   LPAIF_PCM_SLOT_CTL3_0__TPCM_SLOT7___M                                            0x0000001F
#define   LPAIF_PCM_SLOT_CTL3_0__TPCM_SLOT7___S                                            0
#define LPASS_LPAIF_PCM_SLOT_CTL3_1                                                      (0x0770A04C)
#define   LPAIF_PCM_SLOT_CTL3_1___RWC                                                      QCSR_REG_RW
#define   LPAIF_PCM_SLOT_CTL3_1__RPCM_SLOT7___M                                            0x001F0000
#define   LPAIF_PCM_SLOT_CTL3_1__RPCM_SLOT7___S                                            16
#define   LPAIF_PCM_SLOT_CTL3_1__TPCM_SLOT7___M                                            0x0000001F
#define   LPAIF_PCM_SLOT_CTL3_1__TPCM_SLOT7___S                                            0

#define LPASS_LPAIF_PCM_TDM_CTL_a(a)                                          (0x07709050+0x1000*(a))
#define   LPAIF_PCM_TDM_CTL_a_aMIN                             0
#define   LPAIF_PCM_TDM_CTL_a_aMAX                             1
#define   LPAIF_PCM_TDM_CTL_a_ELEM                             2
#define   LPAIF_PCM_TDM_CTL_a___RWC                                                        QCSR_REG_RW
#define   LPAIF_PCM_TDM_CTL_a___POR                                                        0x0203DF00
#define   LPAIF_PCM_TDM_CTL_a__ENABLE_TDM___M                                              0x40000000
#define   LPAIF_PCM_TDM_CTL_a__ENABLE_TDM___S                                              30
#define   LPAIF_PCM_TDM_CTL_a__ENABLE_TDM__DISABLE                                         0x0
#define   LPAIF_PCM_TDM_CTL_a__ENABLE_TDM__ENABLE                                          0x1
#define   LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH___M                                0x20000000
#define   LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH___S                                29
#define   LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH__DISABLE                           0x0
#define   LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH__ENABLE                            0x1
#define   LPAIF_PCM_TDM_CTL_a__TDM_INV_TPCM_SYNC___M                                       0x10000000
#define   LPAIF_PCM_TDM_CTL_a__TDM_INV_TPCM_SYNC___S                                       28
#define   LPAIF_PCM_TDM_CTL_a__TDM_INV_RPCM_SYNC___M                                       0x08000000
#define   LPAIF_PCM_TDM_CTL_a__TDM_INV_RPCM_SYNC___S                                       27
#define   LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY___M                                          0x06000000
#define   LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY___S                                          25
#define   LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY__DELAY_2_CYCLE                               0x0
#define   LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY__DELAY_1_CYCLE                               0x1
#define   LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY__DELAY_0_CYCLE                               0x2
#define   LPAIF_PCM_TDM_CTL_a__TDM_TPCM_SLOT_NUM___M                                       0x01C00000
#define   LPAIF_PCM_TDM_CTL_a__TDM_TPCM_SLOT_NUM___S                                       22
#define   LPAIF_PCM_TDM_CTL_a__TDM_RPCM_SLOT_NUM___M                                       0x00380000
#define   LPAIF_PCM_TDM_CTL_a__TDM_RPCM_SLOT_NUM___S                                       19
#define   LPAIF_PCM_TDM_CTL_a__TDM_TPCM_WIDTH___M                                          0x0007C000
#define   LPAIF_PCM_TDM_CTL_a__TDM_TPCM_WIDTH___S                                          14
#define   LPAIF_PCM_TDM_CTL_a__TDM_RPCM_WIDTH___M                                          0x00003E00
#define   LPAIF_PCM_TDM_CTL_a__TDM_RPCM_WIDTH___S                                          9
#define   LPAIF_PCM_TDM_CTL_a__TDM_RATE___M                                                0x000001FF
#define   LPAIF_PCM_TDM_CTL_a__TDM_RATE___S                                                0
#define   LPAIF_PCM_TDM_CTL_a___M                                                          0x7FFFFFFF
#define   LPAIF_PCM_TDM_CTL_a___S                                                          0
#define LPASS_LPAIF_PCM_TDM_CTL_0                                                        (0x07709050)
#define   LPAIF_PCM_TDM_CTL_0___RWC                                                        QCSR_REG_RW
#define   LPAIF_PCM_TDM_CTL_0__ENABLE_TDM___M                                              0x40000000
#define   LPAIF_PCM_TDM_CTL_0__ENABLE_TDM___S                                              30
#define   LPAIF_PCM_TDM_CTL_0__ENABLE_DIFF_SAMPLE_WIDTH___M                                0x20000000
#define   LPAIF_PCM_TDM_CTL_0__ENABLE_DIFF_SAMPLE_WIDTH___S                                29
#define   LPAIF_PCM_TDM_CTL_0__TDM_INV_TPCM_SYNC___M                                       0x10000000
#define   LPAIF_PCM_TDM_CTL_0__TDM_INV_TPCM_SYNC___S                                       28
#define   LPAIF_PCM_TDM_CTL_0__TDM_INV_RPCM_SYNC___M                                       0x08000000
#define   LPAIF_PCM_TDM_CTL_0__TDM_INV_RPCM_SYNC___S                                       27
#define   LPAIF_PCM_TDM_CTL_0__TDM_SYNC_DELAY___M                                          0x06000000
#define   LPAIF_PCM_TDM_CTL_0__TDM_SYNC_DELAY___S                                          25
#define   LPAIF_PCM_TDM_CTL_0__TDM_TPCM_SLOT_NUM___M                                       0x01C00000
#define   LPAIF_PCM_TDM_CTL_0__TDM_TPCM_SLOT_NUM___S                                       22
#define   LPAIF_PCM_TDM_CTL_0__TDM_RPCM_SLOT_NUM___M                                       0x00380000
#define   LPAIF_PCM_TDM_CTL_0__TDM_RPCM_SLOT_NUM___S                                       19
#define   LPAIF_PCM_TDM_CTL_0__TDM_TPCM_WIDTH___M                                          0x0007C000
#define   LPAIF_PCM_TDM_CTL_0__TDM_TPCM_WIDTH___S                                          14
#define   LPAIF_PCM_TDM_CTL_0__TDM_RPCM_WIDTH___M                                          0x00003E00
#define   LPAIF_PCM_TDM_CTL_0__TDM_RPCM_WIDTH___S                                          9
#define   LPAIF_PCM_TDM_CTL_0__TDM_RATE___M                                                0x000001FF
#define   LPAIF_PCM_TDM_CTL_0__TDM_RATE___S                                                0
#define LPASS_LPAIF_PCM_TDM_CTL_1                                                        (0x0770A050)
#define   LPAIF_PCM_TDM_CTL_1___RWC                                                        QCSR_REG_RW
#define   LPAIF_PCM_TDM_CTL_1__ENABLE_TDM___M                                              0x40000000
#define   LPAIF_PCM_TDM_CTL_1__ENABLE_TDM___S                                              30
#define   LPAIF_PCM_TDM_CTL_1__ENABLE_DIFF_SAMPLE_WIDTH___M                                0x20000000
#define   LPAIF_PCM_TDM_CTL_1__ENABLE_DIFF_SAMPLE_WIDTH___S                                29
#define   LPAIF_PCM_TDM_CTL_1__TDM_INV_TPCM_SYNC___M                                       0x10000000
#define   LPAIF_PCM_TDM_CTL_1__TDM_INV_TPCM_SYNC___S                                       28
#define   LPAIF_PCM_TDM_CTL_1__TDM_INV_RPCM_SYNC___M                                       0x08000000
#define   LPAIF_PCM_TDM_CTL_1__TDM_INV_RPCM_SYNC___S                                       27
#define   LPAIF_PCM_TDM_CTL_1__TDM_SYNC_DELAY___M                                          0x06000000
#define   LPAIF_PCM_TDM_CTL_1__TDM_SYNC_DELAY___S                                          25
#define   LPAIF_PCM_TDM_CTL_1__TDM_TPCM_SLOT_NUM___M                                       0x01C00000
#define   LPAIF_PCM_TDM_CTL_1__TDM_TPCM_SLOT_NUM___S                                       22
#define   LPAIF_PCM_TDM_CTL_1__TDM_RPCM_SLOT_NUM___M                                       0x00380000
#define   LPAIF_PCM_TDM_CTL_1__TDM_RPCM_SLOT_NUM___S                                       19
#define   LPAIF_PCM_TDM_CTL_1__TDM_TPCM_WIDTH___M                                          0x0007C000
#define   LPAIF_PCM_TDM_CTL_1__TDM_TPCM_WIDTH___S                                          14
#define   LPAIF_PCM_TDM_CTL_1__TDM_RPCM_WIDTH___M                                          0x00003E00
#define   LPAIF_PCM_TDM_CTL_1__TDM_RPCM_WIDTH___S                                          9
#define   LPAIF_PCM_TDM_CTL_1__TDM_RATE___M                                                0x000001FF
#define   LPAIF_PCM_TDM_CTL_1__TDM_RATE___S                                                0

#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a(a)                                 (0x07709054+0x1000*(a))
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a_aMIN                    0
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a_aMAX                    1
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a_ELEM                    2
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a___RWC                                               QCSR_REG_RW
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a___POR                                               0x000001EF
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_TPCM_SAMPLE_WIDTH___M                          0x000003E0
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_TPCM_SAMPLE_WIDTH___S                          5
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_RPCM_SAMPLE_WIDTH___M                          0x0000001F
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_RPCM_SAMPLE_WIDTH___S                          0
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a___M                                                 0x000003FF
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a___S                                                 0
#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_0                                               (0x07709054)
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_0___RWC                                               QCSR_REG_RW
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_0__TDM_TPCM_SAMPLE_WIDTH___M                          0x000003E0
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_0__TDM_TPCM_SAMPLE_WIDTH___S                          5
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_0__TDM_RPCM_SAMPLE_WIDTH___M                          0x0000001F
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_0__TDM_RPCM_SAMPLE_WIDTH___S                          0
#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_1                                               (0x0770A054)
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_1___RWC                                               QCSR_REG_RW
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_1__TDM_TPCM_SAMPLE_WIDTH___M                          0x000003E0
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_1__TDM_TPCM_SAMPLE_WIDTH___S                          5
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_1__TDM_RPCM_SAMPLE_WIDTH___M                          0x0000001F
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_1__TDM_RPCM_SAMPLE_WIDTH___S                          0

#define LPASS_LPAIF_IRQ_ENa(a)                                                (0x0770E000+0x1000*(a))
#define   LPAIF_IRQ_ENa_aMIN                                   0
#define   LPAIF_IRQ_ENa_aMAX                                   2
#define   LPAIF_IRQ_ENa_ELEM                                   3
#define   LPAIF_IRQ_ENa___RWC                                                              QCSR_REG_RW
#define   LPAIF_IRQ_ENa___POR                                                              0x00000000
#define   LPAIF_IRQ_ENa__SEC_RD_NO_RATE___M                                                0x80000000
#define   LPAIF_IRQ_ENa__SEC_RD_NO_RATE___S                                                31
#define   LPAIF_IRQ_ENa__SEC_RD_DIFF_RATE___M                                              0x40000000
#define   LPAIF_IRQ_ENa__SEC_RD_DIFF_RATE___S                                              30
#define   LPAIF_IRQ_ENa__PRI_RD_NO_RATE___M                                                0x20000000
#define   LPAIF_IRQ_ENa__PRI_RD_NO_RATE___S                                                29
#define   LPAIF_IRQ_ENa__PRI_RD_DIFF_RATE___M                                              0x10000000
#define   LPAIF_IRQ_ENa__PRI_RD_DIFF_RATE___S                                              28
#define   LPAIF_IRQ_ENa__FRM_REF___M                                                       0x08000000
#define   LPAIF_IRQ_ENa__FRM_REF___S                                                       27
#define   LPAIF_IRQ_ENa__ERR_WRDMA_CH3___M                                                 0x04000000
#define   LPAIF_IRQ_ENa__ERR_WRDMA_CH3___S                                                 26
#define   LPAIF_IRQ_ENa__OVR_WRDMA_CH3___M                                                 0x02000000
#define   LPAIF_IRQ_ENa__OVR_WRDMA_CH3___S                                                 25
#define   LPAIF_IRQ_ENa__PER_WRDMA_CH3___M                                                 0x01000000
#define   LPAIF_IRQ_ENa__PER_WRDMA_CH3___S                                                 24
#define   LPAIF_IRQ_ENa__ERR_WRDMA_CH2___M                                                 0x00800000
#define   LPAIF_IRQ_ENa__ERR_WRDMA_CH2___S                                                 23
#define   LPAIF_IRQ_ENa__OVR_WRDMA_CH2___M                                                 0x00400000
#define   LPAIF_IRQ_ENa__OVR_WRDMA_CH2___S                                                 22
#define   LPAIF_IRQ_ENa__PER_WRDMA_CH2___M                                                 0x00200000
#define   LPAIF_IRQ_ENa__PER_WRDMA_CH2___S                                                 21
#define   LPAIF_IRQ_ENa__ERR_WRDMA_CH1___M                                                 0x00100000
#define   LPAIF_IRQ_ENa__ERR_WRDMA_CH1___S                                                 20
#define   LPAIF_IRQ_ENa__OVR_WRDMA_CH1___M                                                 0x00080000
#define   LPAIF_IRQ_ENa__OVR_WRDMA_CH1___S                                                 19
#define   LPAIF_IRQ_ENa__PER_WRDMA_CH1___M                                                 0x00040000
#define   LPAIF_IRQ_ENa__PER_WRDMA_CH1___S                                                 18
#define   LPAIF_IRQ_ENa__ERR_WRDMA_CH0___M                                                 0x00020000
#define   LPAIF_IRQ_ENa__ERR_WRDMA_CH0___S                                                 17
#define   LPAIF_IRQ_ENa__OVR_WRDMA_CH0___M                                                 0x00010000
#define   LPAIF_IRQ_ENa__OVR_WRDMA_CH0___S                                                 16
#define   LPAIF_IRQ_ENa__PER_WRDMA_CH0___M                                                 0x00008000
#define   LPAIF_IRQ_ENa__PER_WRDMA_CH0___S                                                 15
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH4___M                                                 0x00004000
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH4___S                                                 14
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH4___M                                                0x00002000
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH4___S                                                13
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH4___M                                                 0x00001000
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH4___S                                                 12
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH3___M                                                 0x00000800
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH3___S                                                 11
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH3___M                                                0x00000400
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH3___S                                                10
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH3___M                                                 0x00000200
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH3___S                                                 9
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH2___M                                                 0x00000100
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH2___S                                                 8
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH2___M                                                0x00000080
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH2___S                                                7
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH2___M                                                 0x00000040
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH2___S                                                 6
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH1___M                                                 0x00000020
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH1___S                                                 5
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH1___M                                                0x00000010
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH1___S                                                4
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH1___M                                                 0x00000008
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH1___S                                                 3
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH0___M                                                 0x00000004
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH0___S                                                 2
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH0___M                                                0x00000002
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH0___S                                                1
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH0___M                                                 0x00000001
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH0___S                                                 0
#define   LPAIF_IRQ_ENa___M                                                                0xFFFFFFFF
#define   LPAIF_IRQ_ENa___S                                                                0
#define LPASS_LPAIF_IRQ_EN0                                                              (0x0770E000)
#define   LPAIF_IRQ_EN0___RWC                                                              QCSR_REG_RW
#define   LPAIF_IRQ_EN0__SEC_RD_NO_RATE___M                                                0x80000000
#define   LPAIF_IRQ_EN0__SEC_RD_NO_RATE___S                                                31
#define   LPAIF_IRQ_EN0__SEC_RD_DIFF_RATE___M                                              0x40000000
#define   LPAIF_IRQ_EN0__SEC_RD_DIFF_RATE___S                                              30
#define   LPAIF_IRQ_EN0__PRI_RD_NO_RATE___M                                                0x20000000
#define   LPAIF_IRQ_EN0__PRI_RD_NO_RATE___S                                                29
#define   LPAIF_IRQ_EN0__PRI_RD_DIFF_RATE___M                                              0x10000000
#define   LPAIF_IRQ_EN0__PRI_RD_DIFF_RATE___S                                              28
#define   LPAIF_IRQ_EN0__FRM_REF___M                                                       0x08000000
#define   LPAIF_IRQ_EN0__FRM_REF___S                                                       27
#define   LPAIF_IRQ_EN0__ERR_WRDMA_CH3___M                                                 0x04000000
#define   LPAIF_IRQ_EN0__ERR_WRDMA_CH3___S                                                 26
#define   LPAIF_IRQ_EN0__OVR_WRDMA_CH3___M                                                 0x02000000
#define   LPAIF_IRQ_EN0__OVR_WRDMA_CH3___S                                                 25
#define   LPAIF_IRQ_EN0__PER_WRDMA_CH3___M                                                 0x01000000
#define   LPAIF_IRQ_EN0__PER_WRDMA_CH3___S                                                 24
#define   LPAIF_IRQ_EN0__ERR_WRDMA_CH2___M                                                 0x00800000
#define   LPAIF_IRQ_EN0__ERR_WRDMA_CH2___S                                                 23
#define   LPAIF_IRQ_EN0__OVR_WRDMA_CH2___M                                                 0x00400000
#define   LPAIF_IRQ_EN0__OVR_WRDMA_CH2___S                                                 22
#define   LPAIF_IRQ_EN0__PER_WRDMA_CH2___M                                                 0x00200000
#define   LPAIF_IRQ_EN0__PER_WRDMA_CH2___S                                                 21
#define   LPAIF_IRQ_EN0__ERR_WRDMA_CH1___M                                                 0x00100000
#define   LPAIF_IRQ_EN0__ERR_WRDMA_CH1___S                                                 20
#define   LPAIF_IRQ_EN0__OVR_WRDMA_CH1___M                                                 0x00080000
#define   LPAIF_IRQ_EN0__OVR_WRDMA_CH1___S                                                 19
#define   LPAIF_IRQ_EN0__PER_WRDMA_CH1___M                                                 0x00040000
#define   LPAIF_IRQ_EN0__PER_WRDMA_CH1___S                                                 18
#define   LPAIF_IRQ_EN0__ERR_WRDMA_CH0___M                                                 0x00020000
#define   LPAIF_IRQ_EN0__ERR_WRDMA_CH0___S                                                 17
#define   LPAIF_IRQ_EN0__OVR_WRDMA_CH0___M                                                 0x00010000
#define   LPAIF_IRQ_EN0__OVR_WRDMA_CH0___S                                                 16
#define   LPAIF_IRQ_EN0__PER_WRDMA_CH0___M                                                 0x00008000
#define   LPAIF_IRQ_EN0__PER_WRDMA_CH0___S                                                 15
#define   LPAIF_IRQ_EN0__ERR_RDDMA_CH4___M                                                 0x00004000
#define   LPAIF_IRQ_EN0__ERR_RDDMA_CH4___S                                                 14
#define   LPAIF_IRQ_EN0__UNDR_RDDMA_CH4___M                                                0x00002000
#define   LPAIF_IRQ_EN0__UNDR_RDDMA_CH4___S                                                13
#define   LPAIF_IRQ_EN0__PER_RDDMA_CH4___M                                                 0x00001000
#define   LPAIF_IRQ_EN0__PER_RDDMA_CH4___S                                                 12
#define   LPAIF_IRQ_EN0__ERR_RDDMA_CH3___M                                                 0x00000800
#define   LPAIF_IRQ_EN0__ERR_RDDMA_CH3___S                                                 11
#define   LPAIF_IRQ_EN0__UNDR_RDDMA_CH3___M                                                0x00000400
#define   LPAIF_IRQ_EN0__UNDR_RDDMA_CH3___S                                                10
#define   LPAIF_IRQ_EN0__PER_RDDMA_CH3___M                                                 0x00000200
#define   LPAIF_IRQ_EN0__PER_RDDMA_CH3___S                                                 9
#define   LPAIF_IRQ_EN0__ERR_RDDMA_CH2___M                                                 0x00000100
#define   LPAIF_IRQ_EN0__ERR_RDDMA_CH2___S                                                 8
#define   LPAIF_IRQ_EN0__UNDR_RDDMA_CH2___M                                                0x00000080
#define   LPAIF_IRQ_EN0__UNDR_RDDMA_CH2___S                                                7
#define   LPAIF_IRQ_EN0__PER_RDDMA_CH2___M                                                 0x00000040
#define   LPAIF_IRQ_EN0__PER_RDDMA_CH2___S                                                 6
#define   LPAIF_IRQ_EN0__ERR_RDDMA_CH1___M                                                 0x00000020
#define   LPAIF_IRQ_EN0__ERR_RDDMA_CH1___S                                                 5
#define   LPAIF_IRQ_EN0__UNDR_RDDMA_CH1___M                                                0x00000010
#define   LPAIF_IRQ_EN0__UNDR_RDDMA_CH1___S                                                4
#define   LPAIF_IRQ_EN0__PER_RDDMA_CH1___M                                                 0x00000008
#define   LPAIF_IRQ_EN0__PER_RDDMA_CH1___S                                                 3
#define   LPAIF_IRQ_EN0__ERR_RDDMA_CH0___M                                                 0x00000004
#define   LPAIF_IRQ_EN0__ERR_RDDMA_CH0___S                                                 2
#define   LPAIF_IRQ_EN0__UNDR_RDDMA_CH0___M                                                0x00000002
#define   LPAIF_IRQ_EN0__UNDR_RDDMA_CH0___S                                                1
#define   LPAIF_IRQ_EN0__PER_RDDMA_CH0___M                                                 0x00000001
#define   LPAIF_IRQ_EN0__PER_RDDMA_CH0___S                                                 0
#define LPASS_LPAIF_IRQ_EN1                                                              (0x0770F000)
#define   LPAIF_IRQ_EN1___RWC                                                              QCSR_REG_RW
#define   LPAIF_IRQ_EN1__SEC_RD_NO_RATE___M                                                0x80000000
#define   LPAIF_IRQ_EN1__SEC_RD_NO_RATE___S                                                31
#define   LPAIF_IRQ_EN1__SEC_RD_DIFF_RATE___M                                              0x40000000
#define   LPAIF_IRQ_EN1__SEC_RD_DIFF_RATE___S                                              30
#define   LPAIF_IRQ_EN1__PRI_RD_NO_RATE___M                                                0x20000000
#define   LPAIF_IRQ_EN1__PRI_RD_NO_RATE___S                                                29
#define   LPAIF_IRQ_EN1__PRI_RD_DIFF_RATE___M                                              0x10000000
#define   LPAIF_IRQ_EN1__PRI_RD_DIFF_RATE___S                                              28
#define   LPAIF_IRQ_EN1__FRM_REF___M                                                       0x08000000
#define   LPAIF_IRQ_EN1__FRM_REF___S                                                       27
#define   LPAIF_IRQ_EN1__ERR_WRDMA_CH3___M                                                 0x04000000
#define   LPAIF_IRQ_EN1__ERR_WRDMA_CH3___S                                                 26
#define   LPAIF_IRQ_EN1__OVR_WRDMA_CH3___M                                                 0x02000000
#define   LPAIF_IRQ_EN1__OVR_WRDMA_CH3___S                                                 25
#define   LPAIF_IRQ_EN1__PER_WRDMA_CH3___M                                                 0x01000000
#define   LPAIF_IRQ_EN1__PER_WRDMA_CH3___S                                                 24
#define   LPAIF_IRQ_EN1__ERR_WRDMA_CH2___M                                                 0x00800000
#define   LPAIF_IRQ_EN1__ERR_WRDMA_CH2___S                                                 23
#define   LPAIF_IRQ_EN1__OVR_WRDMA_CH2___M                                                 0x00400000
#define   LPAIF_IRQ_EN1__OVR_WRDMA_CH2___S                                                 22
#define   LPAIF_IRQ_EN1__PER_WRDMA_CH2___M                                                 0x00200000
#define   LPAIF_IRQ_EN1__PER_WRDMA_CH2___S                                                 21
#define   LPAIF_IRQ_EN1__ERR_WRDMA_CH1___M                                                 0x00100000
#define   LPAIF_IRQ_EN1__ERR_WRDMA_CH1___S                                                 20
#define   LPAIF_IRQ_EN1__OVR_WRDMA_CH1___M                                                 0x00080000
#define   LPAIF_IRQ_EN1__OVR_WRDMA_CH1___S                                                 19
#define   LPAIF_IRQ_EN1__PER_WRDMA_CH1___M                                                 0x00040000
#define   LPAIF_IRQ_EN1__PER_WRDMA_CH1___S                                                 18
#define   LPAIF_IRQ_EN1__ERR_WRDMA_CH0___M                                                 0x00020000
#define   LPAIF_IRQ_EN1__ERR_WRDMA_CH0___S                                                 17
#define   LPAIF_IRQ_EN1__OVR_WRDMA_CH0___M                                                 0x00010000
#define   LPAIF_IRQ_EN1__OVR_WRDMA_CH0___S                                                 16
#define   LPAIF_IRQ_EN1__PER_WRDMA_CH0___M                                                 0x00008000
#define   LPAIF_IRQ_EN1__PER_WRDMA_CH0___S                                                 15
#define   LPAIF_IRQ_EN1__ERR_RDDMA_CH4___M                                                 0x00004000
#define   LPAIF_IRQ_EN1__ERR_RDDMA_CH4___S                                                 14
#define   LPAIF_IRQ_EN1__UNDR_RDDMA_CH4___M                                                0x00002000
#define   LPAIF_IRQ_EN1__UNDR_RDDMA_CH4___S                                                13
#define   LPAIF_IRQ_EN1__PER_RDDMA_CH4___M                                                 0x00001000
#define   LPAIF_IRQ_EN1__PER_RDDMA_CH4___S                                                 12
#define   LPAIF_IRQ_EN1__ERR_RDDMA_CH3___M                                                 0x00000800
#define   LPAIF_IRQ_EN1__ERR_RDDMA_CH3___S                                                 11
#define   LPAIF_IRQ_EN1__UNDR_RDDMA_CH3___M                                                0x00000400
#define   LPAIF_IRQ_EN1__UNDR_RDDMA_CH3___S                                                10
#define   LPAIF_IRQ_EN1__PER_RDDMA_CH3___M                                                 0x00000200
#define   LPAIF_IRQ_EN1__PER_RDDMA_CH3___S                                                 9
#define   LPAIF_IRQ_EN1__ERR_RDDMA_CH2___M                                                 0x00000100
#define   LPAIF_IRQ_EN1__ERR_RDDMA_CH2___S                                                 8
#define   LPAIF_IRQ_EN1__UNDR_RDDMA_CH2___M                                                0x00000080
#define   LPAIF_IRQ_EN1__UNDR_RDDMA_CH2___S                                                7
#define   LPAIF_IRQ_EN1__PER_RDDMA_CH2___M                                                 0x00000040
#define   LPAIF_IRQ_EN1__PER_RDDMA_CH2___S                                                 6
#define   LPAIF_IRQ_EN1__ERR_RDDMA_CH1___M                                                 0x00000020
#define   LPAIF_IRQ_EN1__ERR_RDDMA_CH1___S                                                 5
#define   LPAIF_IRQ_EN1__UNDR_RDDMA_CH1___M                                                0x00000010
#define   LPAIF_IRQ_EN1__UNDR_RDDMA_CH1___S                                                4
#define   LPAIF_IRQ_EN1__PER_RDDMA_CH1___M                                                 0x00000008
#define   LPAIF_IRQ_EN1__PER_RDDMA_CH1___S                                                 3
#define   LPAIF_IRQ_EN1__ERR_RDDMA_CH0___M                                                 0x00000004
#define   LPAIF_IRQ_EN1__ERR_RDDMA_CH0___S                                                 2
#define   LPAIF_IRQ_EN1__UNDR_RDDMA_CH0___M                                                0x00000002
#define   LPAIF_IRQ_EN1__UNDR_RDDMA_CH0___S                                                1
#define   LPAIF_IRQ_EN1__PER_RDDMA_CH0___M                                                 0x00000001
#define   LPAIF_IRQ_EN1__PER_RDDMA_CH0___S                                                 0
#define LPASS_LPAIF_IRQ_EN2                                                              (0x07710000)
#define   LPAIF_IRQ_EN2___RWC                                                              QCSR_REG_RW
#define   LPAIF_IRQ_EN2__SEC_RD_NO_RATE___M                                                0x80000000
#define   LPAIF_IRQ_EN2__SEC_RD_NO_RATE___S                                                31
#define   LPAIF_IRQ_EN2__SEC_RD_DIFF_RATE___M                                              0x40000000
#define   LPAIF_IRQ_EN2__SEC_RD_DIFF_RATE___S                                              30
#define   LPAIF_IRQ_EN2__PRI_RD_NO_RATE___M                                                0x20000000
#define   LPAIF_IRQ_EN2__PRI_RD_NO_RATE___S                                                29
#define   LPAIF_IRQ_EN2__PRI_RD_DIFF_RATE___M                                              0x10000000
#define   LPAIF_IRQ_EN2__PRI_RD_DIFF_RATE___S                                              28
#define   LPAIF_IRQ_EN2__FRM_REF___M                                                       0x08000000
#define   LPAIF_IRQ_EN2__FRM_REF___S                                                       27
#define   LPAIF_IRQ_EN2__ERR_WRDMA_CH3___M                                                 0x04000000
#define   LPAIF_IRQ_EN2__ERR_WRDMA_CH3___S                                                 26
#define   LPAIF_IRQ_EN2__OVR_WRDMA_CH3___M                                                 0x02000000
#define   LPAIF_IRQ_EN2__OVR_WRDMA_CH3___S                                                 25
#define   LPAIF_IRQ_EN2__PER_WRDMA_CH3___M                                                 0x01000000
#define   LPAIF_IRQ_EN2__PER_WRDMA_CH3___S                                                 24
#define   LPAIF_IRQ_EN2__ERR_WRDMA_CH2___M                                                 0x00800000
#define   LPAIF_IRQ_EN2__ERR_WRDMA_CH2___S                                                 23
#define   LPAIF_IRQ_EN2__OVR_WRDMA_CH2___M                                                 0x00400000
#define   LPAIF_IRQ_EN2__OVR_WRDMA_CH2___S                                                 22
#define   LPAIF_IRQ_EN2__PER_WRDMA_CH2___M                                                 0x00200000
#define   LPAIF_IRQ_EN2__PER_WRDMA_CH2___S                                                 21
#define   LPAIF_IRQ_EN2__ERR_WRDMA_CH1___M                                                 0x00100000
#define   LPAIF_IRQ_EN2__ERR_WRDMA_CH1___S                                                 20
#define   LPAIF_IRQ_EN2__OVR_WRDMA_CH1___M                                                 0x00080000
#define   LPAIF_IRQ_EN2__OVR_WRDMA_CH1___S                                                 19
#define   LPAIF_IRQ_EN2__PER_WRDMA_CH1___M                                                 0x00040000
#define   LPAIF_IRQ_EN2__PER_WRDMA_CH1___S                                                 18
#define   LPAIF_IRQ_EN2__ERR_WRDMA_CH0___M                                                 0x00020000
#define   LPAIF_IRQ_EN2__ERR_WRDMA_CH0___S                                                 17
#define   LPAIF_IRQ_EN2__OVR_WRDMA_CH0___M                                                 0x00010000
#define   LPAIF_IRQ_EN2__OVR_WRDMA_CH0___S                                                 16
#define   LPAIF_IRQ_EN2__PER_WRDMA_CH0___M                                                 0x00008000
#define   LPAIF_IRQ_EN2__PER_WRDMA_CH0___S                                                 15
#define   LPAIF_IRQ_EN2__ERR_RDDMA_CH4___M                                                 0x00004000
#define   LPAIF_IRQ_EN2__ERR_RDDMA_CH4___S                                                 14
#define   LPAIF_IRQ_EN2__UNDR_RDDMA_CH4___M                                                0x00002000
#define   LPAIF_IRQ_EN2__UNDR_RDDMA_CH4___S                                                13
#define   LPAIF_IRQ_EN2__PER_RDDMA_CH4___M                                                 0x00001000
#define   LPAIF_IRQ_EN2__PER_RDDMA_CH4___S                                                 12
#define   LPAIF_IRQ_EN2__ERR_RDDMA_CH3___M                                                 0x00000800
#define   LPAIF_IRQ_EN2__ERR_RDDMA_CH3___S                                                 11
#define   LPAIF_IRQ_EN2__UNDR_RDDMA_CH3___M                                                0x00000400
#define   LPAIF_IRQ_EN2__UNDR_RDDMA_CH3___S                                                10
#define   LPAIF_IRQ_EN2__PER_RDDMA_CH3___M                                                 0x00000200
#define   LPAIF_IRQ_EN2__PER_RDDMA_CH3___S                                                 9
#define   LPAIF_IRQ_EN2__ERR_RDDMA_CH2___M                                                 0x00000100
#define   LPAIF_IRQ_EN2__ERR_RDDMA_CH2___S                                                 8
#define   LPAIF_IRQ_EN2__UNDR_RDDMA_CH2___M                                                0x00000080
#define   LPAIF_IRQ_EN2__UNDR_RDDMA_CH2___S                                                7
#define   LPAIF_IRQ_EN2__PER_RDDMA_CH2___M                                                 0x00000040
#define   LPAIF_IRQ_EN2__PER_RDDMA_CH2___S                                                 6
#define   LPAIF_IRQ_EN2__ERR_RDDMA_CH1___M                                                 0x00000020
#define   LPAIF_IRQ_EN2__ERR_RDDMA_CH1___S                                                 5
#define   LPAIF_IRQ_EN2__UNDR_RDDMA_CH1___M                                                0x00000010
#define   LPAIF_IRQ_EN2__UNDR_RDDMA_CH1___S                                                4
#define   LPAIF_IRQ_EN2__PER_RDDMA_CH1___M                                                 0x00000008
#define   LPAIF_IRQ_EN2__PER_RDDMA_CH1___S                                                 3
#define   LPAIF_IRQ_EN2__ERR_RDDMA_CH0___M                                                 0x00000004
#define   LPAIF_IRQ_EN2__ERR_RDDMA_CH0___S                                                 2
#define   LPAIF_IRQ_EN2__UNDR_RDDMA_CH0___M                                                0x00000002
#define   LPAIF_IRQ_EN2__UNDR_RDDMA_CH0___S                                                1
#define   LPAIF_IRQ_EN2__PER_RDDMA_CH0___M                                                 0x00000001
#define   LPAIF_IRQ_EN2__PER_RDDMA_CH0___S                                                 0

#define LPASS_LPAIF_IRQ_STATa(a)                                              (0x0770E004+0x1000*(a))
#define   LPAIF_IRQ_STATa_aMIN                                 0
#define   LPAIF_IRQ_STATa_aMAX                                 2
#define   LPAIF_IRQ_STATa_ELEM                                 3
#define   LPAIF_IRQ_STATa___RWC                                                            QCSR_REG_RO
#define   LPAIF_IRQ_STATa___POR                                                            0x00000000
#define   LPAIF_IRQ_STATa__SEC_RD_NO_RATE___M                                              0x80000000
#define   LPAIF_IRQ_STATa__SEC_RD_NO_RATE___S                                              31
#define   LPAIF_IRQ_STATa__SEC_RD_DIFF_RATE___M                                            0x40000000
#define   LPAIF_IRQ_STATa__SEC_RD_DIFF_RATE___S                                            30
#define   LPAIF_IRQ_STATa__PRI_RD_NO_RATE___M                                              0x20000000
#define   LPAIF_IRQ_STATa__PRI_RD_NO_RATE___S                                              29
#define   LPAIF_IRQ_STATa__PRI_RD_DIFF_RATE___M                                            0x10000000
#define   LPAIF_IRQ_STATa__PRI_RD_DIFF_RATE___S                                            28
#define   LPAIF_IRQ_STATa__FRM_REF___M                                                     0x08000000
#define   LPAIF_IRQ_STATa__FRM_REF___S                                                     27
#define   LPAIF_IRQ_STATa__ERR_WRDMA_CH3___M                                               0x04000000
#define   LPAIF_IRQ_STATa__ERR_WRDMA_CH3___S                                               26
#define   LPAIF_IRQ_STATa__OVR_WRDMA_CH3___M                                               0x02000000
#define   LPAIF_IRQ_STATa__OVR_WRDMA_CH3___S                                               25
#define   LPAIF_IRQ_STATa__PER_WRDMA_CH3___M                                               0x01000000
#define   LPAIF_IRQ_STATa__PER_WRDMA_CH3___S                                               24
#define   LPAIF_IRQ_STATa__ERR_WRDMA_CH2___M                                               0x00800000
#define   LPAIF_IRQ_STATa__ERR_WRDMA_CH2___S                                               23
#define   LPAIF_IRQ_STATa__OVR_WRDMA_CH2___M                                               0x00400000
#define   LPAIF_IRQ_STATa__OVR_WRDMA_CH2___S                                               22
#define   LPAIF_IRQ_STATa__PER_WRDMA_CH2___M                                               0x00200000
#define   LPAIF_IRQ_STATa__PER_WRDMA_CH2___S                                               21
#define   LPAIF_IRQ_STATa__ERR_WRDMA_CH1___M                                               0x00100000
#define   LPAIF_IRQ_STATa__ERR_WRDMA_CH1___S                                               20
#define   LPAIF_IRQ_STATa__OVR_WRDMA_CH1___M                                               0x00080000
#define   LPAIF_IRQ_STATa__OVR_WRDMA_CH1___S                                               19
#define   LPAIF_IRQ_STATa__PER_WRDMA_CH1___M                                               0x00040000
#define   LPAIF_IRQ_STATa__PER_WRDMA_CH1___S                                               18
#define   LPAIF_IRQ_STATa__ERR_WRDMA_CH0___M                                               0x00020000
#define   LPAIF_IRQ_STATa__ERR_WRDMA_CH0___S                                               17
#define   LPAIF_IRQ_STATa__OVR_WRDMA_CH0___M                                               0x00010000
#define   LPAIF_IRQ_STATa__OVR_WRDMA_CH0___S                                               16
#define   LPAIF_IRQ_STATa__PER_WRDMA_CH0___M                                               0x00008000
#define   LPAIF_IRQ_STATa__PER_WRDMA_CH0___S                                               15
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH4___M                                               0x00004000
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH4___S                                               14
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH4___M                                              0x00002000
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH4___S                                              13
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH4___M                                               0x00001000
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH4___S                                               12
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH3___M                                               0x00000800
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH3___S                                               11
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH3___M                                              0x00000400
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH3___S                                              10
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH3___M                                               0x00000200
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH3___S                                               9
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH2___M                                               0x00000100
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH2___S                                               8
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH2___M                                              0x00000080
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH2___S                                              7
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH2___M                                               0x00000040
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH2___S                                               6
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH1___M                                               0x00000020
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH1___S                                               5
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH1___M                                              0x00000010
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH1___S                                              4
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH1___M                                               0x00000008
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH1___S                                               3
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH0___M                                               0x00000004
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH0___S                                               2
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH0___M                                              0x00000002
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH0___S                                              1
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH0___M                                               0x00000001
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH0___S                                               0
#define   LPAIF_IRQ_STATa___M                                                              0xFFFFFFFF
#define   LPAIF_IRQ_STATa___S                                                              0
#define LPASS_LPAIF_IRQ_STAT0                                                            (0x0770E004)
#define   LPAIF_IRQ_STAT0___RWC                                                            QCSR_REG_RO
#define   LPAIF_IRQ_STAT0__SEC_RD_NO_RATE___M                                              0x80000000
#define   LPAIF_IRQ_STAT0__SEC_RD_NO_RATE___S                                              31
#define   LPAIF_IRQ_STAT0__SEC_RD_DIFF_RATE___M                                            0x40000000
#define   LPAIF_IRQ_STAT0__SEC_RD_DIFF_RATE___S                                            30
#define   LPAIF_IRQ_STAT0__PRI_RD_NO_RATE___M                                              0x20000000
#define   LPAIF_IRQ_STAT0__PRI_RD_NO_RATE___S                                              29
#define   LPAIF_IRQ_STAT0__PRI_RD_DIFF_RATE___M                                            0x10000000
#define   LPAIF_IRQ_STAT0__PRI_RD_DIFF_RATE___S                                            28
#define   LPAIF_IRQ_STAT0__FRM_REF___M                                                     0x08000000
#define   LPAIF_IRQ_STAT0__FRM_REF___S                                                     27
#define   LPAIF_IRQ_STAT0__ERR_WRDMA_CH3___M                                               0x04000000
#define   LPAIF_IRQ_STAT0__ERR_WRDMA_CH3___S                                               26
#define   LPAIF_IRQ_STAT0__OVR_WRDMA_CH3___M                                               0x02000000
#define   LPAIF_IRQ_STAT0__OVR_WRDMA_CH3___S                                               25
#define   LPAIF_IRQ_STAT0__PER_WRDMA_CH3___M                                               0x01000000
#define   LPAIF_IRQ_STAT0__PER_WRDMA_CH3___S                                               24
#define   LPAIF_IRQ_STAT0__ERR_WRDMA_CH2___M                                               0x00800000
#define   LPAIF_IRQ_STAT0__ERR_WRDMA_CH2___S                                               23
#define   LPAIF_IRQ_STAT0__OVR_WRDMA_CH2___M                                               0x00400000
#define   LPAIF_IRQ_STAT0__OVR_WRDMA_CH2___S                                               22
#define   LPAIF_IRQ_STAT0__PER_WRDMA_CH2___M                                               0x00200000
#define   LPAIF_IRQ_STAT0__PER_WRDMA_CH2___S                                               21
#define   LPAIF_IRQ_STAT0__ERR_WRDMA_CH1___M                                               0x00100000
#define   LPAIF_IRQ_STAT0__ERR_WRDMA_CH1___S                                               20
#define   LPAIF_IRQ_STAT0__OVR_WRDMA_CH1___M                                               0x00080000
#define   LPAIF_IRQ_STAT0__OVR_WRDMA_CH1___S                                               19
#define   LPAIF_IRQ_STAT0__PER_WRDMA_CH1___M                                               0x00040000
#define   LPAIF_IRQ_STAT0__PER_WRDMA_CH1___S                                               18
#define   LPAIF_IRQ_STAT0__ERR_WRDMA_CH0___M                                               0x00020000
#define   LPAIF_IRQ_STAT0__ERR_WRDMA_CH0___S                                               17
#define   LPAIF_IRQ_STAT0__OVR_WRDMA_CH0___M                                               0x00010000
#define   LPAIF_IRQ_STAT0__OVR_WRDMA_CH0___S                                               16
#define   LPAIF_IRQ_STAT0__PER_WRDMA_CH0___M                                               0x00008000
#define   LPAIF_IRQ_STAT0__PER_WRDMA_CH0___S                                               15
#define   LPAIF_IRQ_STAT0__ERR_RDDMA_CH4___M                                               0x00004000
#define   LPAIF_IRQ_STAT0__ERR_RDDMA_CH4___S                                               14
#define   LPAIF_IRQ_STAT0__UNDR_RDDMA_CH4___M                                              0x00002000
#define   LPAIF_IRQ_STAT0__UNDR_RDDMA_CH4___S                                              13
#define   LPAIF_IRQ_STAT0__PER_RDDMA_CH4___M                                               0x00001000
#define   LPAIF_IRQ_STAT0__PER_RDDMA_CH4___S                                               12
#define   LPAIF_IRQ_STAT0__ERR_RDDMA_CH3___M                                               0x00000800
#define   LPAIF_IRQ_STAT0__ERR_RDDMA_CH3___S                                               11
#define   LPAIF_IRQ_STAT0__UNDR_RDDMA_CH3___M                                              0x00000400
#define   LPAIF_IRQ_STAT0__UNDR_RDDMA_CH3___S                                              10
#define   LPAIF_IRQ_STAT0__PER_RDDMA_CH3___M                                               0x00000200
#define   LPAIF_IRQ_STAT0__PER_RDDMA_CH3___S                                               9
#define   LPAIF_IRQ_STAT0__ERR_RDDMA_CH2___M                                               0x00000100
#define   LPAIF_IRQ_STAT0__ERR_RDDMA_CH2___S                                               8
#define   LPAIF_IRQ_STAT0__UNDR_RDDMA_CH2___M                                              0x00000080
#define   LPAIF_IRQ_STAT0__UNDR_RDDMA_CH2___S                                              7
#define   LPAIF_IRQ_STAT0__PER_RDDMA_CH2___M                                               0x00000040
#define   LPAIF_IRQ_STAT0__PER_RDDMA_CH2___S                                               6
#define   LPAIF_IRQ_STAT0__ERR_RDDMA_CH1___M                                               0x00000020
#define   LPAIF_IRQ_STAT0__ERR_RDDMA_CH1___S                                               5
#define   LPAIF_IRQ_STAT0__UNDR_RDDMA_CH1___M                                              0x00000010
#define   LPAIF_IRQ_STAT0__UNDR_RDDMA_CH1___S                                              4
#define   LPAIF_IRQ_STAT0__PER_RDDMA_CH1___M                                               0x00000008
#define   LPAIF_IRQ_STAT0__PER_RDDMA_CH1___S                                               3
#define   LPAIF_IRQ_STAT0__ERR_RDDMA_CH0___M                                               0x00000004
#define   LPAIF_IRQ_STAT0__ERR_RDDMA_CH0___S                                               2
#define   LPAIF_IRQ_STAT0__UNDR_RDDMA_CH0___M                                              0x00000002
#define   LPAIF_IRQ_STAT0__UNDR_RDDMA_CH0___S                                              1
#define   LPAIF_IRQ_STAT0__PER_RDDMA_CH0___M                                               0x00000001
#define   LPAIF_IRQ_STAT0__PER_RDDMA_CH0___S                                               0
#define LPASS_LPAIF_IRQ_STAT1                                                            (0x0770F004)
#define   LPAIF_IRQ_STAT1___RWC                                                            QCSR_REG_RO
#define   LPAIF_IRQ_STAT1__SEC_RD_NO_RATE___M                                              0x80000000
#define   LPAIF_IRQ_STAT1__SEC_RD_NO_RATE___S                                              31
#define   LPAIF_IRQ_STAT1__SEC_RD_DIFF_RATE___M                                            0x40000000
#define   LPAIF_IRQ_STAT1__SEC_RD_DIFF_RATE___S                                            30
#define   LPAIF_IRQ_STAT1__PRI_RD_NO_RATE___M                                              0x20000000
#define   LPAIF_IRQ_STAT1__PRI_RD_NO_RATE___S                                              29
#define   LPAIF_IRQ_STAT1__PRI_RD_DIFF_RATE___M                                            0x10000000
#define   LPAIF_IRQ_STAT1__PRI_RD_DIFF_RATE___S                                            28
#define   LPAIF_IRQ_STAT1__FRM_REF___M                                                     0x08000000
#define   LPAIF_IRQ_STAT1__FRM_REF___S                                                     27
#define   LPAIF_IRQ_STAT1__ERR_WRDMA_CH3___M                                               0x04000000
#define   LPAIF_IRQ_STAT1__ERR_WRDMA_CH3___S                                               26
#define   LPAIF_IRQ_STAT1__OVR_WRDMA_CH3___M                                               0x02000000
#define   LPAIF_IRQ_STAT1__OVR_WRDMA_CH3___S                                               25
#define   LPAIF_IRQ_STAT1__PER_WRDMA_CH3___M                                               0x01000000
#define   LPAIF_IRQ_STAT1__PER_WRDMA_CH3___S                                               24
#define   LPAIF_IRQ_STAT1__ERR_WRDMA_CH2___M                                               0x00800000
#define   LPAIF_IRQ_STAT1__ERR_WRDMA_CH2___S                                               23
#define   LPAIF_IRQ_STAT1__OVR_WRDMA_CH2___M                                               0x00400000
#define   LPAIF_IRQ_STAT1__OVR_WRDMA_CH2___S                                               22
#define   LPAIF_IRQ_STAT1__PER_WRDMA_CH2___M                                               0x00200000
#define   LPAIF_IRQ_STAT1__PER_WRDMA_CH2___S                                               21
#define   LPAIF_IRQ_STAT1__ERR_WRDMA_CH1___M                                               0x00100000
#define   LPAIF_IRQ_STAT1__ERR_WRDMA_CH1___S                                               20
#define   LPAIF_IRQ_STAT1__OVR_WRDMA_CH1___M                                               0x00080000
#define   LPAIF_IRQ_STAT1__OVR_WRDMA_CH1___S                                               19
#define   LPAIF_IRQ_STAT1__PER_WRDMA_CH1___M                                               0x00040000
#define   LPAIF_IRQ_STAT1__PER_WRDMA_CH1___S                                               18
#define   LPAIF_IRQ_STAT1__ERR_WRDMA_CH0___M                                               0x00020000
#define   LPAIF_IRQ_STAT1__ERR_WRDMA_CH0___S                                               17
#define   LPAIF_IRQ_STAT1__OVR_WRDMA_CH0___M                                               0x00010000
#define   LPAIF_IRQ_STAT1__OVR_WRDMA_CH0___S                                               16
#define   LPAIF_IRQ_STAT1__PER_WRDMA_CH0___M                                               0x00008000
#define   LPAIF_IRQ_STAT1__PER_WRDMA_CH0___S                                               15
#define   LPAIF_IRQ_STAT1__ERR_RDDMA_CH4___M                                               0x00004000
#define   LPAIF_IRQ_STAT1__ERR_RDDMA_CH4___S                                               14
#define   LPAIF_IRQ_STAT1__UNDR_RDDMA_CH4___M                                              0x00002000
#define   LPAIF_IRQ_STAT1__UNDR_RDDMA_CH4___S                                              13
#define   LPAIF_IRQ_STAT1__PER_RDDMA_CH4___M                                               0x00001000
#define   LPAIF_IRQ_STAT1__PER_RDDMA_CH4___S                                               12
#define   LPAIF_IRQ_STAT1__ERR_RDDMA_CH3___M                                               0x00000800
#define   LPAIF_IRQ_STAT1__ERR_RDDMA_CH3___S                                               11
#define   LPAIF_IRQ_STAT1__UNDR_RDDMA_CH3___M                                              0x00000400
#define   LPAIF_IRQ_STAT1__UNDR_RDDMA_CH3___S                                              10
#define   LPAIF_IRQ_STAT1__PER_RDDMA_CH3___M                                               0x00000200
#define   LPAIF_IRQ_STAT1__PER_RDDMA_CH3___S                                               9
#define   LPAIF_IRQ_STAT1__ERR_RDDMA_CH2___M                                               0x00000100
#define   LPAIF_IRQ_STAT1__ERR_RDDMA_CH2___S                                               8
#define   LPAIF_IRQ_STAT1__UNDR_RDDMA_CH2___M                                              0x00000080
#define   LPAIF_IRQ_STAT1__UNDR_RDDMA_CH2___S                                              7
#define   LPAIF_IRQ_STAT1__PER_RDDMA_CH2___M                                               0x00000040
#define   LPAIF_IRQ_STAT1__PER_RDDMA_CH2___S                                               6
#define   LPAIF_IRQ_STAT1__ERR_RDDMA_CH1___M                                               0x00000020
#define   LPAIF_IRQ_STAT1__ERR_RDDMA_CH1___S                                               5
#define   LPAIF_IRQ_STAT1__UNDR_RDDMA_CH1___M                                              0x00000010
#define   LPAIF_IRQ_STAT1__UNDR_RDDMA_CH1___S                                              4
#define   LPAIF_IRQ_STAT1__PER_RDDMA_CH1___M                                               0x00000008
#define   LPAIF_IRQ_STAT1__PER_RDDMA_CH1___S                                               3
#define   LPAIF_IRQ_STAT1__ERR_RDDMA_CH0___M                                               0x00000004
#define   LPAIF_IRQ_STAT1__ERR_RDDMA_CH0___S                                               2
#define   LPAIF_IRQ_STAT1__UNDR_RDDMA_CH0___M                                              0x00000002
#define   LPAIF_IRQ_STAT1__UNDR_RDDMA_CH0___S                                              1
#define   LPAIF_IRQ_STAT1__PER_RDDMA_CH0___M                                               0x00000001
#define   LPAIF_IRQ_STAT1__PER_RDDMA_CH0___S                                               0
#define LPASS_LPAIF_IRQ_STAT2                                                            (0x07710004)
#define   LPAIF_IRQ_STAT2___RWC                                                            QCSR_REG_RO
#define   LPAIF_IRQ_STAT2__SEC_RD_NO_RATE___M                                              0x80000000
#define   LPAIF_IRQ_STAT2__SEC_RD_NO_RATE___S                                              31
#define   LPAIF_IRQ_STAT2__SEC_RD_DIFF_RATE___M                                            0x40000000
#define   LPAIF_IRQ_STAT2__SEC_RD_DIFF_RATE___S                                            30
#define   LPAIF_IRQ_STAT2__PRI_RD_NO_RATE___M                                              0x20000000
#define   LPAIF_IRQ_STAT2__PRI_RD_NO_RATE___S                                              29
#define   LPAIF_IRQ_STAT2__PRI_RD_DIFF_RATE___M                                            0x10000000
#define   LPAIF_IRQ_STAT2__PRI_RD_DIFF_RATE___S                                            28
#define   LPAIF_IRQ_STAT2__FRM_REF___M                                                     0x08000000
#define   LPAIF_IRQ_STAT2__FRM_REF___S                                                     27
#define   LPAIF_IRQ_STAT2__ERR_WRDMA_CH3___M                                               0x04000000
#define   LPAIF_IRQ_STAT2__ERR_WRDMA_CH3___S                                               26
#define   LPAIF_IRQ_STAT2__OVR_WRDMA_CH3___M                                               0x02000000
#define   LPAIF_IRQ_STAT2__OVR_WRDMA_CH3___S                                               25
#define   LPAIF_IRQ_STAT2__PER_WRDMA_CH3___M                                               0x01000000
#define   LPAIF_IRQ_STAT2__PER_WRDMA_CH3___S                                               24
#define   LPAIF_IRQ_STAT2__ERR_WRDMA_CH2___M                                               0x00800000
#define   LPAIF_IRQ_STAT2__ERR_WRDMA_CH2___S                                               23
#define   LPAIF_IRQ_STAT2__OVR_WRDMA_CH2___M                                               0x00400000
#define   LPAIF_IRQ_STAT2__OVR_WRDMA_CH2___S                                               22
#define   LPAIF_IRQ_STAT2__PER_WRDMA_CH2___M                                               0x00200000
#define   LPAIF_IRQ_STAT2__PER_WRDMA_CH2___S                                               21
#define   LPAIF_IRQ_STAT2__ERR_WRDMA_CH1___M                                               0x00100000
#define   LPAIF_IRQ_STAT2__ERR_WRDMA_CH1___S                                               20
#define   LPAIF_IRQ_STAT2__OVR_WRDMA_CH1___M                                               0x00080000
#define   LPAIF_IRQ_STAT2__OVR_WRDMA_CH1___S                                               19
#define   LPAIF_IRQ_STAT2__PER_WRDMA_CH1___M                                               0x00040000
#define   LPAIF_IRQ_STAT2__PER_WRDMA_CH1___S                                               18
#define   LPAIF_IRQ_STAT2__ERR_WRDMA_CH0___M                                               0x00020000
#define   LPAIF_IRQ_STAT2__ERR_WRDMA_CH0___S                                               17
#define   LPAIF_IRQ_STAT2__OVR_WRDMA_CH0___M                                               0x00010000
#define   LPAIF_IRQ_STAT2__OVR_WRDMA_CH0___S                                               16
#define   LPAIF_IRQ_STAT2__PER_WRDMA_CH0___M                                               0x00008000
#define   LPAIF_IRQ_STAT2__PER_WRDMA_CH0___S                                               15
#define   LPAIF_IRQ_STAT2__ERR_RDDMA_CH4___M                                               0x00004000
#define   LPAIF_IRQ_STAT2__ERR_RDDMA_CH4___S                                               14
#define   LPAIF_IRQ_STAT2__UNDR_RDDMA_CH4___M                                              0x00002000
#define   LPAIF_IRQ_STAT2__UNDR_RDDMA_CH4___S                                              13
#define   LPAIF_IRQ_STAT2__PER_RDDMA_CH4___M                                               0x00001000
#define   LPAIF_IRQ_STAT2__PER_RDDMA_CH4___S                                               12
#define   LPAIF_IRQ_STAT2__ERR_RDDMA_CH3___M                                               0x00000800
#define   LPAIF_IRQ_STAT2__ERR_RDDMA_CH3___S                                               11
#define   LPAIF_IRQ_STAT2__UNDR_RDDMA_CH3___M                                              0x00000400
#define   LPAIF_IRQ_STAT2__UNDR_RDDMA_CH3___S                                              10
#define   LPAIF_IRQ_STAT2__PER_RDDMA_CH3___M                                               0x00000200
#define   LPAIF_IRQ_STAT2__PER_RDDMA_CH3___S                                               9
#define   LPAIF_IRQ_STAT2__ERR_RDDMA_CH2___M                                               0x00000100
#define   LPAIF_IRQ_STAT2__ERR_RDDMA_CH2___S                                               8
#define   LPAIF_IRQ_STAT2__UNDR_RDDMA_CH2___M                                              0x00000080
#define   LPAIF_IRQ_STAT2__UNDR_RDDMA_CH2___S                                              7
#define   LPAIF_IRQ_STAT2__PER_RDDMA_CH2___M                                               0x00000040
#define   LPAIF_IRQ_STAT2__PER_RDDMA_CH2___S                                               6
#define   LPAIF_IRQ_STAT2__ERR_RDDMA_CH1___M                                               0x00000020
#define   LPAIF_IRQ_STAT2__ERR_RDDMA_CH1___S                                               5
#define   LPAIF_IRQ_STAT2__UNDR_RDDMA_CH1___M                                              0x00000010
#define   LPAIF_IRQ_STAT2__UNDR_RDDMA_CH1___S                                              4
#define   LPAIF_IRQ_STAT2__PER_RDDMA_CH1___M                                               0x00000008
#define   LPAIF_IRQ_STAT2__PER_RDDMA_CH1___S                                               3
#define   LPAIF_IRQ_STAT2__ERR_RDDMA_CH0___M                                               0x00000004
#define   LPAIF_IRQ_STAT2__ERR_RDDMA_CH0___S                                               2
#define   LPAIF_IRQ_STAT2__UNDR_RDDMA_CH0___M                                              0x00000002
#define   LPAIF_IRQ_STAT2__UNDR_RDDMA_CH0___S                                              1
#define   LPAIF_IRQ_STAT2__PER_RDDMA_CH0___M                                               0x00000001
#define   LPAIF_IRQ_STAT2__PER_RDDMA_CH0___S                                               0

#define LPASS_LPAIF_IRQ_RAW_STATa(a)                                          (0x0770E008+0x1000*(a))
#define   LPAIF_IRQ_RAW_STATa_aMIN                             0
#define   LPAIF_IRQ_RAW_STATa_aMAX                             2
#define   LPAIF_IRQ_RAW_STATa_ELEM                             3
#define   LPAIF_IRQ_RAW_STATa___RWC                                                        QCSR_REG_RO
#define   LPAIF_IRQ_RAW_STATa___POR                                                        0x00000000
#define   LPAIF_IRQ_RAW_STATa__SEC_RD_NO_RATE___M                                          0x80000000
#define   LPAIF_IRQ_RAW_STATa__SEC_RD_NO_RATE___S                                          31
#define   LPAIF_IRQ_RAW_STATa__SEC_RD_DIFF_RATE___M                                        0x40000000
#define   LPAIF_IRQ_RAW_STATa__SEC_RD_DIFF_RATE___S                                        30
#define   LPAIF_IRQ_RAW_STATa__PRI_RD_NO_RATE___M                                          0x20000000
#define   LPAIF_IRQ_RAW_STATa__PRI_RD_NO_RATE___S                                          29
#define   LPAIF_IRQ_RAW_STATa__PRI_RD_DIFF_RATE___M                                        0x10000000
#define   LPAIF_IRQ_RAW_STATa__PRI_RD_DIFF_RATE___S                                        28
#define   LPAIF_IRQ_RAW_STATa__FRM_REF___M                                                 0x08000000
#define   LPAIF_IRQ_RAW_STATa__FRM_REF___S                                                 27
#define   LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH3___M                                           0x04000000
#define   LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH3___S                                           26
#define   LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH3___M                                           0x02000000
#define   LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH3___S                                           25
#define   LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH3___M                                           0x01000000
#define   LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH3___S                                           24
#define   LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH2___M                                           0x00800000
#define   LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH2___S                                           23
#define   LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH2___M                                           0x00400000
#define   LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH2___S                                           22
#define   LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH2___M                                           0x00200000
#define   LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH2___S                                           21
#define   LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH1___M                                           0x00100000
#define   LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH1___S                                           20
#define   LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH1___M                                           0x00080000
#define   LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH1___S                                           19
#define   LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH1___M                                           0x00040000
#define   LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH1___S                                           18
#define   LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH0___M                                           0x00020000
#define   LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH0___S                                           17
#define   LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH0___M                                           0x00010000
#define   LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH0___S                                           16
#define   LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH0___M                                           0x00008000
#define   LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH0___S                                           15
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH4___M                                           0x00004000
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH4___S                                           14
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH4___M                                          0x00002000
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH4___S                                          13
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH4___M                                           0x00001000
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH4___S                                           12
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH3___M                                           0x00000800
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH3___S                                           11
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH3___M                                          0x00000400
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH3___S                                          10
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH3___M                                           0x00000200
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH3___S                                           9
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH2___M                                           0x00000100
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH2___S                                           8
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH2___M                                          0x00000080
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH2___S                                          7
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH2___M                                           0x00000040
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH2___S                                           6
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH1___M                                           0x00000020
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH1___S                                           5
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH1___M                                          0x00000010
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH1___S                                          4
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH1___M                                           0x00000008
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH1___S                                           3
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH0___M                                           0x00000004
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH0___S                                           2
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH0___M                                          0x00000002
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH0___S                                          1
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH0___M                                           0x00000001
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH0___S                                           0
#define   LPAIF_IRQ_RAW_STATa___M                                                          0xFFFFFFFF
#define   LPAIF_IRQ_RAW_STATa___S                                                          0
#define LPASS_LPAIF_IRQ_RAW_STAT0                                                        (0x0770E008)
#define   LPAIF_IRQ_RAW_STAT0___RWC                                                        QCSR_REG_RO
#define   LPAIF_IRQ_RAW_STAT0__SEC_RD_NO_RATE___M                                          0x80000000
#define   LPAIF_IRQ_RAW_STAT0__SEC_RD_NO_RATE___S                                          31
#define   LPAIF_IRQ_RAW_STAT0__SEC_RD_DIFF_RATE___M                                        0x40000000
#define   LPAIF_IRQ_RAW_STAT0__SEC_RD_DIFF_RATE___S                                        30
#define   LPAIF_IRQ_RAW_STAT0__PRI_RD_NO_RATE___M                                          0x20000000
#define   LPAIF_IRQ_RAW_STAT0__PRI_RD_NO_RATE___S                                          29
#define   LPAIF_IRQ_RAW_STAT0__PRI_RD_DIFF_RATE___M                                        0x10000000
#define   LPAIF_IRQ_RAW_STAT0__PRI_RD_DIFF_RATE___S                                        28
#define   LPAIF_IRQ_RAW_STAT0__FRM_REF___M                                                 0x08000000
#define   LPAIF_IRQ_RAW_STAT0__FRM_REF___S                                                 27
#define   LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH3___M                                           0x04000000
#define   LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH3___S                                           26
#define   LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH3___M                                           0x02000000
#define   LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH3___S                                           25
#define   LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH3___M                                           0x01000000
#define   LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH3___S                                           24
#define   LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH2___M                                           0x00800000
#define   LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH2___S                                           23
#define   LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH2___M                                           0x00400000
#define   LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH2___S                                           22
#define   LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH2___M                                           0x00200000
#define   LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH2___S                                           21
#define   LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH1___M                                           0x00100000
#define   LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH1___S                                           20
#define   LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH1___M                                           0x00080000
#define   LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH1___S                                           19
#define   LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH1___M                                           0x00040000
#define   LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH1___S                                           18
#define   LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH0___M                                           0x00020000
#define   LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH0___S                                           17
#define   LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH0___M                                           0x00010000
#define   LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH0___S                                           16
#define   LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH0___M                                           0x00008000
#define   LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH0___S                                           15
#define   LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH4___M                                           0x00004000
#define   LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH4___S                                           14
#define   LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH4___M                                          0x00002000
#define   LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH4___S                                          13
#define   LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH4___M                                           0x00001000
#define   LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH4___S                                           12
#define   LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH3___M                                           0x00000800
#define   LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH3___S                                           11
#define   LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH3___M                                          0x00000400
#define   LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH3___S                                          10
#define   LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH3___M                                           0x00000200
#define   LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH3___S                                           9
#define   LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH2___M                                           0x00000100
#define   LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH2___S                                           8
#define   LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH2___M                                          0x00000080
#define   LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH2___S                                          7
#define   LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH2___M                                           0x00000040
#define   LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH2___S                                           6
#define   LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH1___M                                           0x00000020
#define   LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH1___S                                           5
#define   LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH1___M                                          0x00000010
#define   LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH1___S                                          4
#define   LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH1___M                                           0x00000008
#define   LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH1___S                                           3
#define   LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH0___M                                           0x00000004
#define   LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH0___S                                           2
#define   LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH0___M                                          0x00000002
#define   LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH0___S                                          1
#define   LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH0___M                                           0x00000001
#define   LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH0___S                                           0
#define LPASS_LPAIF_IRQ_RAW_STAT1                                                        (0x0770F008)
#define   LPAIF_IRQ_RAW_STAT1___RWC                                                        QCSR_REG_RO
#define   LPAIF_IRQ_RAW_STAT1__SEC_RD_NO_RATE___M                                          0x80000000
#define   LPAIF_IRQ_RAW_STAT1__SEC_RD_NO_RATE___S                                          31
#define   LPAIF_IRQ_RAW_STAT1__SEC_RD_DIFF_RATE___M                                        0x40000000
#define   LPAIF_IRQ_RAW_STAT1__SEC_RD_DIFF_RATE___S                                        30
#define   LPAIF_IRQ_RAW_STAT1__PRI_RD_NO_RATE___M                                          0x20000000
#define   LPAIF_IRQ_RAW_STAT1__PRI_RD_NO_RATE___S                                          29
#define   LPAIF_IRQ_RAW_STAT1__PRI_RD_DIFF_RATE___M                                        0x10000000
#define   LPAIF_IRQ_RAW_STAT1__PRI_RD_DIFF_RATE___S                                        28
#define   LPAIF_IRQ_RAW_STAT1__FRM_REF___M                                                 0x08000000
#define   LPAIF_IRQ_RAW_STAT1__FRM_REF___S                                                 27
#define   LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH3___M                                           0x04000000
#define   LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH3___S                                           26
#define   LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH3___M                                           0x02000000
#define   LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH3___S                                           25
#define   LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH3___M                                           0x01000000
#define   LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH3___S                                           24
#define   LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH2___M                                           0x00800000
#define   LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH2___S                                           23
#define   LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH2___M                                           0x00400000
#define   LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH2___S                                           22
#define   LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH2___M                                           0x00200000
#define   LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH2___S                                           21
#define   LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH1___M                                           0x00100000
#define   LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH1___S                                           20
#define   LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH1___M                                           0x00080000
#define   LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH1___S                                           19
#define   LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH1___M                                           0x00040000
#define   LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH1___S                                           18
#define   LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH0___M                                           0x00020000
#define   LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH0___S                                           17
#define   LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH0___M                                           0x00010000
#define   LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH0___S                                           16
#define   LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH0___M                                           0x00008000
#define   LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH0___S                                           15
#define   LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH4___M                                           0x00004000
#define   LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH4___S                                           14
#define   LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH4___M                                          0x00002000
#define   LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH4___S                                          13
#define   LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH4___M                                           0x00001000
#define   LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH4___S                                           12
#define   LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH3___M                                           0x00000800
#define   LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH3___S                                           11
#define   LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH3___M                                          0x00000400
#define   LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH3___S                                          10
#define   LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH3___M                                           0x00000200
#define   LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH3___S                                           9
#define   LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH2___M                                           0x00000100
#define   LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH2___S                                           8
#define   LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH2___M                                          0x00000080
#define   LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH2___S                                          7
#define   LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH2___M                                           0x00000040
#define   LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH2___S                                           6
#define   LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH1___M                                           0x00000020
#define   LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH1___S                                           5
#define   LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH1___M                                          0x00000010
#define   LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH1___S                                          4
#define   LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH1___M                                           0x00000008
#define   LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH1___S                                           3
#define   LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH0___M                                           0x00000004
#define   LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH0___S                                           2
#define   LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH0___M                                          0x00000002
#define   LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH0___S                                          1
#define   LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH0___M                                           0x00000001
#define   LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH0___S                                           0
#define LPASS_LPAIF_IRQ_RAW_STAT2                                                        (0x07710008)
#define   LPAIF_IRQ_RAW_STAT2___RWC                                                        QCSR_REG_RO
#define   LPAIF_IRQ_RAW_STAT2__SEC_RD_NO_RATE___M                                          0x80000000
#define   LPAIF_IRQ_RAW_STAT2__SEC_RD_NO_RATE___S                                          31
#define   LPAIF_IRQ_RAW_STAT2__SEC_RD_DIFF_RATE___M                                        0x40000000
#define   LPAIF_IRQ_RAW_STAT2__SEC_RD_DIFF_RATE___S                                        30
#define   LPAIF_IRQ_RAW_STAT2__PRI_RD_NO_RATE___M                                          0x20000000
#define   LPAIF_IRQ_RAW_STAT2__PRI_RD_NO_RATE___S                                          29
#define   LPAIF_IRQ_RAW_STAT2__PRI_RD_DIFF_RATE___M                                        0x10000000
#define   LPAIF_IRQ_RAW_STAT2__PRI_RD_DIFF_RATE___S                                        28
#define   LPAIF_IRQ_RAW_STAT2__FRM_REF___M                                                 0x08000000
#define   LPAIF_IRQ_RAW_STAT2__FRM_REF___S                                                 27
#define   LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH3___M                                           0x04000000
#define   LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH3___S                                           26
#define   LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH3___M                                           0x02000000
#define   LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH3___S                                           25
#define   LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH3___M                                           0x01000000
#define   LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH3___S                                           24
#define   LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH2___M                                           0x00800000
#define   LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH2___S                                           23
#define   LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH2___M                                           0x00400000
#define   LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH2___S                                           22
#define   LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH2___M                                           0x00200000
#define   LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH2___S                                           21
#define   LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH1___M                                           0x00100000
#define   LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH1___S                                           20
#define   LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH1___M                                           0x00080000
#define   LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH1___S                                           19
#define   LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH1___M                                           0x00040000
#define   LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH1___S                                           18
#define   LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH0___M                                           0x00020000
#define   LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH0___S                                           17
#define   LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH0___M                                           0x00010000
#define   LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH0___S                                           16
#define   LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH0___M                                           0x00008000
#define   LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH0___S                                           15
#define   LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH4___M                                           0x00004000
#define   LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH4___S                                           14
#define   LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH4___M                                          0x00002000
#define   LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH4___S                                          13
#define   LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH4___M                                           0x00001000
#define   LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH4___S                                           12
#define   LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH3___M                                           0x00000800
#define   LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH3___S                                           11
#define   LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH3___M                                          0x00000400
#define   LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH3___S                                          10
#define   LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH3___M                                           0x00000200
#define   LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH3___S                                           9
#define   LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH2___M                                           0x00000100
#define   LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH2___S                                           8
#define   LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH2___M                                          0x00000080
#define   LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH2___S                                          7
#define   LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH2___M                                           0x00000040
#define   LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH2___S                                           6
#define   LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH1___M                                           0x00000020
#define   LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH1___S                                           5
#define   LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH1___M                                          0x00000010
#define   LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH1___S                                          4
#define   LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH1___M                                           0x00000008
#define   LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH1___S                                           3
#define   LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH0___M                                           0x00000004
#define   LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH0___S                                           2
#define   LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH0___M                                          0x00000002
#define   LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH0___S                                          1
#define   LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH0___M                                           0x00000001
#define   LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH0___S                                           0

#define LPASS_LPAIF_IRQ_CLEARa(a)                                             (0x0770E00C+0x1000*(a))
#define   LPAIF_IRQ_CLEARa_aMIN                                0
#define   LPAIF_IRQ_CLEARa_aMAX                                2
#define   LPAIF_IRQ_CLEARa_ELEM                                3
#define   LPAIF_IRQ_CLEARa___RWC                                                           QCSR_REG_WO
#define   LPAIF_IRQ_CLEARa___POR                                                           0x00000000
#define   LPAIF_IRQ_CLEARa__SEC_RD_NO_RATE___M                                             0x80000000
#define   LPAIF_IRQ_CLEARa__SEC_RD_NO_RATE___S                                             31
#define   LPAIF_IRQ_CLEARa__SEC_RD_DIFF_RATE___M                                           0x40000000
#define   LPAIF_IRQ_CLEARa__SEC_RD_DIFF_RATE___S                                           30
#define   LPAIF_IRQ_CLEARa__PRI_RD_NO_RATE___M                                             0x20000000
#define   LPAIF_IRQ_CLEARa__PRI_RD_NO_RATE___S                                             29
#define   LPAIF_IRQ_CLEARa__PRI_RD_DIFF_RATE___M                                           0x10000000
#define   LPAIF_IRQ_CLEARa__PRI_RD_DIFF_RATE___S                                           28
#define   LPAIF_IRQ_CLEARa__FRM_REF___M                                                    0x08000000
#define   LPAIF_IRQ_CLEARa__FRM_REF___S                                                    27
#define   LPAIF_IRQ_CLEARa__ERR_WRDMA_CH3___M                                              0x04000000
#define   LPAIF_IRQ_CLEARa__ERR_WRDMA_CH3___S                                              26
#define   LPAIF_IRQ_CLEARa__OVR_WRDMA_CH3___M                                              0x02000000
#define   LPAIF_IRQ_CLEARa__OVR_WRDMA_CH3___S                                              25
#define   LPAIF_IRQ_CLEARa__PER_WRDMA_CH3___M                                              0x01000000
#define   LPAIF_IRQ_CLEARa__PER_WRDMA_CH3___S                                              24
#define   LPAIF_IRQ_CLEARa__ERR_WRDMA_CH2___M                                              0x00800000
#define   LPAIF_IRQ_CLEARa__ERR_WRDMA_CH2___S                                              23
#define   LPAIF_IRQ_CLEARa__OVR_WRDMA_CH2___M                                              0x00400000
#define   LPAIF_IRQ_CLEARa__OVR_WRDMA_CH2___S                                              22
#define   LPAIF_IRQ_CLEARa__PER_WRDMA_CH2___M                                              0x00200000
#define   LPAIF_IRQ_CLEARa__PER_WRDMA_CH2___S                                              21
#define   LPAIF_IRQ_CLEARa__ERR_WRDMA_CH1___M                                              0x00100000
#define   LPAIF_IRQ_CLEARa__ERR_WRDMA_CH1___S                                              20
#define   LPAIF_IRQ_CLEARa__OVR_WRDMA_CH1___M                                              0x00080000
#define   LPAIF_IRQ_CLEARa__OVR_WRDMA_CH1___S                                              19
#define   LPAIF_IRQ_CLEARa__PER_WRDMA_CH1___M                                              0x00040000
#define   LPAIF_IRQ_CLEARa__PER_WRDMA_CH1___S                                              18
#define   LPAIF_IRQ_CLEARa__ERR_WRDMA_CH0___M                                              0x00020000
#define   LPAIF_IRQ_CLEARa__ERR_WRDMA_CH0___S                                              17
#define   LPAIF_IRQ_CLEARa__OVR_WRDMA_CH0___M                                              0x00010000
#define   LPAIF_IRQ_CLEARa__OVR_WRDMA_CH0___S                                              16
#define   LPAIF_IRQ_CLEARa__PER_WRDMA_CH0___M                                              0x00008000
#define   LPAIF_IRQ_CLEARa__PER_WRDMA_CH0___S                                              15
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH4___M                                              0x00004000
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH4___S                                              14
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH4___M                                             0x00002000
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH4___S                                             13
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH4___M                                              0x00001000
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH4___S                                              12
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH3___M                                              0x00000800
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH3___S                                              11
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH3___M                                             0x00000400
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH3___S                                             10
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH3___M                                              0x00000200
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH3___S                                              9
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH2___M                                              0x00000100
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH2___S                                              8
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH2___M                                             0x00000080
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH2___S                                             7
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH2___M                                              0x00000040
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH2___S                                              6
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH1___M                                              0x00000020
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH1___S                                              5
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH1___M                                             0x00000010
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH1___S                                             4
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH1___M                                              0x00000008
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH1___S                                              3
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH0___M                                              0x00000004
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH0___S                                              2
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH0___M                                             0x00000002
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH0___S                                             1
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH0___M                                              0x00000001
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH0___S                                              0
#define   LPAIF_IRQ_CLEARa___M                                                             0xFFFFFFFF
#define   LPAIF_IRQ_CLEARa___S                                                             0
#define LPASS_LPAIF_IRQ_CLEAR0                                                           (0x0770E00C)
#define   LPAIF_IRQ_CLEAR0___RWC                                                           QCSR_REG_WO
#define   LPAIF_IRQ_CLEAR0__SEC_RD_NO_RATE___M                                             0x80000000
#define   LPAIF_IRQ_CLEAR0__SEC_RD_NO_RATE___S                                             31
#define   LPAIF_IRQ_CLEAR0__SEC_RD_DIFF_RATE___M                                           0x40000000
#define   LPAIF_IRQ_CLEAR0__SEC_RD_DIFF_RATE___S                                           30
#define   LPAIF_IRQ_CLEAR0__PRI_RD_NO_RATE___M                                             0x20000000
#define   LPAIF_IRQ_CLEAR0__PRI_RD_NO_RATE___S                                             29
#define   LPAIF_IRQ_CLEAR0__PRI_RD_DIFF_RATE___M                                           0x10000000
#define   LPAIF_IRQ_CLEAR0__PRI_RD_DIFF_RATE___S                                           28
#define   LPAIF_IRQ_CLEAR0__FRM_REF___M                                                    0x08000000
#define   LPAIF_IRQ_CLEAR0__FRM_REF___S                                                    27
#define   LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH3___M                                              0x04000000
#define   LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH3___S                                              26
#define   LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH3___M                                              0x02000000
#define   LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH3___S                                              25
#define   LPAIF_IRQ_CLEAR0__PER_WRDMA_CH3___M                                              0x01000000
#define   LPAIF_IRQ_CLEAR0__PER_WRDMA_CH3___S                                              24
#define   LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH2___M                                              0x00800000
#define   LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH2___S                                              23
#define   LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH2___M                                              0x00400000
#define   LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH2___S                                              22
#define   LPAIF_IRQ_CLEAR0__PER_WRDMA_CH2___M                                              0x00200000
#define   LPAIF_IRQ_CLEAR0__PER_WRDMA_CH2___S                                              21
#define   LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH1___M                                              0x00100000
#define   LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH1___S                                              20
#define   LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH1___M                                              0x00080000
#define   LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH1___S                                              19
#define   LPAIF_IRQ_CLEAR0__PER_WRDMA_CH1___M                                              0x00040000
#define   LPAIF_IRQ_CLEAR0__PER_WRDMA_CH1___S                                              18
#define   LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH0___M                                              0x00020000
#define   LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH0___S                                              17
#define   LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH0___M                                              0x00010000
#define   LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH0___S                                              16
#define   LPAIF_IRQ_CLEAR0__PER_WRDMA_CH0___M                                              0x00008000
#define   LPAIF_IRQ_CLEAR0__PER_WRDMA_CH0___S                                              15
#define   LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH4___M                                              0x00004000
#define   LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH4___S                                              14
#define   LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH4___M                                             0x00002000
#define   LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH4___S                                             13
#define   LPAIF_IRQ_CLEAR0__PER_RDDMA_CH4___M                                              0x00001000
#define   LPAIF_IRQ_CLEAR0__PER_RDDMA_CH4___S                                              12
#define   LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH3___M                                              0x00000800
#define   LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH3___S                                              11
#define   LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH3___M                                             0x00000400
#define   LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH3___S                                             10
#define   LPAIF_IRQ_CLEAR0__PER_RDDMA_CH3___M                                              0x00000200
#define   LPAIF_IRQ_CLEAR0__PER_RDDMA_CH3___S                                              9
#define   LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH2___M                                              0x00000100
#define   LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH2___S                                              8
#define   LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH2___M                                             0x00000080
#define   LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH2___S                                             7
#define   LPAIF_IRQ_CLEAR0__PER_RDDMA_CH2___M                                              0x00000040
#define   LPAIF_IRQ_CLEAR0__PER_RDDMA_CH2___S                                              6
#define   LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH1___M                                              0x00000020
#define   LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH1___S                                              5
#define   LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH1___M                                             0x00000010
#define   LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH1___S                                             4
#define   LPAIF_IRQ_CLEAR0__PER_RDDMA_CH1___M                                              0x00000008
#define   LPAIF_IRQ_CLEAR0__PER_RDDMA_CH1___S                                              3
#define   LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH0___M                                              0x00000004
#define   LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH0___S                                              2
#define   LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH0___M                                             0x00000002
#define   LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH0___S                                             1
#define   LPAIF_IRQ_CLEAR0__PER_RDDMA_CH0___M                                              0x00000001
#define   LPAIF_IRQ_CLEAR0__PER_RDDMA_CH0___S                                              0
#define LPASS_LPAIF_IRQ_CLEAR1                                                           (0x0770F00C)
#define   LPAIF_IRQ_CLEAR1___RWC                                                           QCSR_REG_WO
#define   LPAIF_IRQ_CLEAR1__SEC_RD_NO_RATE___M                                             0x80000000
#define   LPAIF_IRQ_CLEAR1__SEC_RD_NO_RATE___S                                             31
#define   LPAIF_IRQ_CLEAR1__SEC_RD_DIFF_RATE___M                                           0x40000000
#define   LPAIF_IRQ_CLEAR1__SEC_RD_DIFF_RATE___S                                           30
#define   LPAIF_IRQ_CLEAR1__PRI_RD_NO_RATE___M                                             0x20000000
#define   LPAIF_IRQ_CLEAR1__PRI_RD_NO_RATE___S                                             29
#define   LPAIF_IRQ_CLEAR1__PRI_RD_DIFF_RATE___M                                           0x10000000
#define   LPAIF_IRQ_CLEAR1__PRI_RD_DIFF_RATE___S                                           28
#define   LPAIF_IRQ_CLEAR1__FRM_REF___M                                                    0x08000000
#define   LPAIF_IRQ_CLEAR1__FRM_REF___S                                                    27
#define   LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH3___M                                              0x04000000
#define   LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH3___S                                              26
#define   LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH3___M                                              0x02000000
#define   LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH3___S                                              25
#define   LPAIF_IRQ_CLEAR1__PER_WRDMA_CH3___M                                              0x01000000
#define   LPAIF_IRQ_CLEAR1__PER_WRDMA_CH3___S                                              24
#define   LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH2___M                                              0x00800000
#define   LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH2___S                                              23
#define   LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH2___M                                              0x00400000
#define   LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH2___S                                              22
#define   LPAIF_IRQ_CLEAR1__PER_WRDMA_CH2___M                                              0x00200000
#define   LPAIF_IRQ_CLEAR1__PER_WRDMA_CH2___S                                              21
#define   LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH1___M                                              0x00100000
#define   LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH1___S                                              20
#define   LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH1___M                                              0x00080000
#define   LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH1___S                                              19
#define   LPAIF_IRQ_CLEAR1__PER_WRDMA_CH1___M                                              0x00040000
#define   LPAIF_IRQ_CLEAR1__PER_WRDMA_CH1___S                                              18
#define   LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH0___M                                              0x00020000
#define   LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH0___S                                              17
#define   LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH0___M                                              0x00010000
#define   LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH0___S                                              16
#define   LPAIF_IRQ_CLEAR1__PER_WRDMA_CH0___M                                              0x00008000
#define   LPAIF_IRQ_CLEAR1__PER_WRDMA_CH0___S                                              15
#define   LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH4___M                                              0x00004000
#define   LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH4___S                                              14
#define   LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH4___M                                             0x00002000
#define   LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH4___S                                             13
#define   LPAIF_IRQ_CLEAR1__PER_RDDMA_CH4___M                                              0x00001000
#define   LPAIF_IRQ_CLEAR1__PER_RDDMA_CH4___S                                              12
#define   LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH3___M                                              0x00000800
#define   LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH3___S                                              11
#define   LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH3___M                                             0x00000400
#define   LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH3___S                                             10
#define   LPAIF_IRQ_CLEAR1__PER_RDDMA_CH3___M                                              0x00000200
#define   LPAIF_IRQ_CLEAR1__PER_RDDMA_CH3___S                                              9
#define   LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH2___M                                              0x00000100
#define   LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH2___S                                              8
#define   LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH2___M                                             0x00000080
#define   LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH2___S                                             7
#define   LPAIF_IRQ_CLEAR1__PER_RDDMA_CH2___M                                              0x00000040
#define   LPAIF_IRQ_CLEAR1__PER_RDDMA_CH2___S                                              6
#define   LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH1___M                                              0x00000020
#define   LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH1___S                                              5
#define   LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH1___M                                             0x00000010
#define   LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH1___S                                             4
#define   LPAIF_IRQ_CLEAR1__PER_RDDMA_CH1___M                                              0x00000008
#define   LPAIF_IRQ_CLEAR1__PER_RDDMA_CH1___S                                              3
#define   LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH0___M                                              0x00000004
#define   LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH0___S                                              2
#define   LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH0___M                                             0x00000002
#define   LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH0___S                                             1
#define   LPAIF_IRQ_CLEAR1__PER_RDDMA_CH0___M                                              0x00000001
#define   LPAIF_IRQ_CLEAR1__PER_RDDMA_CH0___S                                              0
#define LPASS_LPAIF_IRQ_CLEAR2                                                           (0x0771000C)
#define   LPAIF_IRQ_CLEAR2___RWC                                                           QCSR_REG_WO
#define   LPAIF_IRQ_CLEAR2__SEC_RD_NO_RATE___M                                             0x80000000
#define   LPAIF_IRQ_CLEAR2__SEC_RD_NO_RATE___S                                             31
#define   LPAIF_IRQ_CLEAR2__SEC_RD_DIFF_RATE___M                                           0x40000000
#define   LPAIF_IRQ_CLEAR2__SEC_RD_DIFF_RATE___S                                           30
#define   LPAIF_IRQ_CLEAR2__PRI_RD_NO_RATE___M                                             0x20000000
#define   LPAIF_IRQ_CLEAR2__PRI_RD_NO_RATE___S                                             29
#define   LPAIF_IRQ_CLEAR2__PRI_RD_DIFF_RATE___M                                           0x10000000
#define   LPAIF_IRQ_CLEAR2__PRI_RD_DIFF_RATE___S                                           28
#define   LPAIF_IRQ_CLEAR2__FRM_REF___M                                                    0x08000000
#define   LPAIF_IRQ_CLEAR2__FRM_REF___S                                                    27
#define   LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH3___M                                              0x04000000
#define   LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH3___S                                              26
#define   LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH3___M                                              0x02000000
#define   LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH3___S                                              25
#define   LPAIF_IRQ_CLEAR2__PER_WRDMA_CH3___M                                              0x01000000
#define   LPAIF_IRQ_CLEAR2__PER_WRDMA_CH3___S                                              24
#define   LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH2___M                                              0x00800000
#define   LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH2___S                                              23
#define   LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH2___M                                              0x00400000
#define   LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH2___S                                              22
#define   LPAIF_IRQ_CLEAR2__PER_WRDMA_CH2___M                                              0x00200000
#define   LPAIF_IRQ_CLEAR2__PER_WRDMA_CH2___S                                              21
#define   LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH1___M                                              0x00100000
#define   LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH1___S                                              20
#define   LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH1___M                                              0x00080000
#define   LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH1___S                                              19
#define   LPAIF_IRQ_CLEAR2__PER_WRDMA_CH1___M                                              0x00040000
#define   LPAIF_IRQ_CLEAR2__PER_WRDMA_CH1___S                                              18
#define   LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH0___M                                              0x00020000
#define   LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH0___S                                              17
#define   LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH0___M                                              0x00010000
#define   LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH0___S                                              16
#define   LPAIF_IRQ_CLEAR2__PER_WRDMA_CH0___M                                              0x00008000
#define   LPAIF_IRQ_CLEAR2__PER_WRDMA_CH0___S                                              15
#define   LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH4___M                                              0x00004000
#define   LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH4___S                                              14
#define   LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH4___M                                             0x00002000
#define   LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH4___S                                             13
#define   LPAIF_IRQ_CLEAR2__PER_RDDMA_CH4___M                                              0x00001000
#define   LPAIF_IRQ_CLEAR2__PER_RDDMA_CH4___S                                              12
#define   LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH3___M                                              0x00000800
#define   LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH3___S                                              11
#define   LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH3___M                                             0x00000400
#define   LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH3___S                                             10
#define   LPAIF_IRQ_CLEAR2__PER_RDDMA_CH3___M                                              0x00000200
#define   LPAIF_IRQ_CLEAR2__PER_RDDMA_CH3___S                                              9
#define   LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH2___M                                              0x00000100
#define   LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH2___S                                              8
#define   LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH2___M                                             0x00000080
#define   LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH2___S                                             7
#define   LPAIF_IRQ_CLEAR2__PER_RDDMA_CH2___M                                              0x00000040
#define   LPAIF_IRQ_CLEAR2__PER_RDDMA_CH2___S                                              6
#define   LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH1___M                                              0x00000020
#define   LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH1___S                                              5
#define   LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH1___M                                             0x00000010
#define   LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH1___S                                             4
#define   LPAIF_IRQ_CLEAR2__PER_RDDMA_CH1___M                                              0x00000008
#define   LPAIF_IRQ_CLEAR2__PER_RDDMA_CH1___S                                              3
#define   LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH0___M                                              0x00000004
#define   LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH0___S                                              2
#define   LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH0___M                                             0x00000002
#define   LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH0___S                                             1
#define   LPAIF_IRQ_CLEAR2__PER_RDDMA_CH0___M                                              0x00000001
#define   LPAIF_IRQ_CLEAR2__PER_RDDMA_CH0___S                                              0

#define LPASS_LPAIF_IRQ_FORCEa(a)                                             (0x0770E010+0x1000*(a))
#define   LPAIF_IRQ_FORCEa_aMIN                                0
#define   LPAIF_IRQ_FORCEa_aMAX                                2
#define   LPAIF_IRQ_FORCEa_ELEM                                3
#define   LPAIF_IRQ_FORCEa___RWC                                                           QCSR_REG_WO
#define   LPAIF_IRQ_FORCEa___POR                                                           0x00000000
#define   LPAIF_IRQ_FORCEa__SEC_RD_NO_RATE___M                                             0x80000000
#define   LPAIF_IRQ_FORCEa__SEC_RD_NO_RATE___S                                             31
#define   LPAIF_IRQ_FORCEa__SEC_RD_DIFF_RATE___M                                           0x40000000
#define   LPAIF_IRQ_FORCEa__SEC_RD_DIFF_RATE___S                                           30
#define   LPAIF_IRQ_FORCEa__PRI_RD_NO_RATE___M                                             0x20000000
#define   LPAIF_IRQ_FORCEa__PRI_RD_NO_RATE___S                                             29
#define   LPAIF_IRQ_FORCEa__PRI_RD_DIFF_RATE___M                                           0x10000000
#define   LPAIF_IRQ_FORCEa__PRI_RD_DIFF_RATE___S                                           28
#define   LPAIF_IRQ_FORCEa__FRM_REF___M                                                    0x08000000
#define   LPAIF_IRQ_FORCEa__FRM_REF___S                                                    27
#define   LPAIF_IRQ_FORCEa__ERR_WRDMA_CH3___M                                              0x04000000
#define   LPAIF_IRQ_FORCEa__ERR_WRDMA_CH3___S                                              26
#define   LPAIF_IRQ_FORCEa__OVR_WRDMA_CH3___M                                              0x02000000
#define   LPAIF_IRQ_FORCEa__OVR_WRDMA_CH3___S                                              25
#define   LPAIF_IRQ_FORCEa__PER_WRDMA_CH3___M                                              0x01000000
#define   LPAIF_IRQ_FORCEa__PER_WRDMA_CH3___S                                              24
#define   LPAIF_IRQ_FORCEa__ERR_WRDMA_CH2___M                                              0x00800000
#define   LPAIF_IRQ_FORCEa__ERR_WRDMA_CH2___S                                              23
#define   LPAIF_IRQ_FORCEa__OVR_WRDMA_CH2___M                                              0x00400000
#define   LPAIF_IRQ_FORCEa__OVR_WRDMA_CH2___S                                              22
#define   LPAIF_IRQ_FORCEa__PER_WRDMA_CH2___M                                              0x00200000
#define   LPAIF_IRQ_FORCEa__PER_WRDMA_CH2___S                                              21
#define   LPAIF_IRQ_FORCEa__ERR_WRDMA_CH1___M                                              0x00100000
#define   LPAIF_IRQ_FORCEa__ERR_WRDMA_CH1___S                                              20
#define   LPAIF_IRQ_FORCEa__OVR_WRDMA_CH1___M                                              0x00080000
#define   LPAIF_IRQ_FORCEa__OVR_WRDMA_CH1___S                                              19
#define   LPAIF_IRQ_FORCEa__PER_WRDMA_CH1___M                                              0x00040000
#define   LPAIF_IRQ_FORCEa__PER_WRDMA_CH1___S                                              18
#define   LPAIF_IRQ_FORCEa__ERR_WRDMA_CH0___M                                              0x00020000
#define   LPAIF_IRQ_FORCEa__ERR_WRDMA_CH0___S                                              17
#define   LPAIF_IRQ_FORCEa__OVR_WRDMA_CH0___M                                              0x00010000
#define   LPAIF_IRQ_FORCEa__OVR_WRDMA_CH0___S                                              16
#define   LPAIF_IRQ_FORCEa__PER_WRDMA_CH0___M                                              0x00008000
#define   LPAIF_IRQ_FORCEa__PER_WRDMA_CH0___S                                              15
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH4___M                                              0x00004000
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH4___S                                              14
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH4___M                                             0x00002000
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH4___S                                             13
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH4___M                                              0x00001000
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH4___S                                              12
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH3___M                                              0x00000800
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH3___S                                              11
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH3___M                                             0x00000400
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH3___S                                             10
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH3___M                                              0x00000200
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH3___S                                              9
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH2___M                                              0x00000100
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH2___S                                              8
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH2___M                                             0x00000080
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH2___S                                             7
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH2___M                                              0x00000040
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH2___S                                              6
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH1___M                                              0x00000020
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH1___S                                              5
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH1___M                                             0x00000010
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH1___S                                             4
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH1___M                                              0x00000008
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH1___S                                              3
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH0___M                                              0x00000004
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH0___S                                              2
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH0___M                                             0x00000002
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH0___S                                             1
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH0___M                                              0x00000001
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH0___S                                              0
#define   LPAIF_IRQ_FORCEa___M                                                             0xFFFFFFFF
#define   LPAIF_IRQ_FORCEa___S                                                             0
#define LPASS_LPAIF_IRQ_FORCE0                                                           (0x0770E010)
#define   LPAIF_IRQ_FORCE0___RWC                                                           QCSR_REG_WO
#define   LPAIF_IRQ_FORCE0__SEC_RD_NO_RATE___M                                             0x80000000
#define   LPAIF_IRQ_FORCE0__SEC_RD_NO_RATE___S                                             31
#define   LPAIF_IRQ_FORCE0__SEC_RD_DIFF_RATE___M                                           0x40000000
#define   LPAIF_IRQ_FORCE0__SEC_RD_DIFF_RATE___S                                           30
#define   LPAIF_IRQ_FORCE0__PRI_RD_NO_RATE___M                                             0x20000000
#define   LPAIF_IRQ_FORCE0__PRI_RD_NO_RATE___S                                             29
#define   LPAIF_IRQ_FORCE0__PRI_RD_DIFF_RATE___M                                           0x10000000
#define   LPAIF_IRQ_FORCE0__PRI_RD_DIFF_RATE___S                                           28
#define   LPAIF_IRQ_FORCE0__FRM_REF___M                                                    0x08000000
#define   LPAIF_IRQ_FORCE0__FRM_REF___S                                                    27
#define   LPAIF_IRQ_FORCE0__ERR_WRDMA_CH3___M                                              0x04000000
#define   LPAIF_IRQ_FORCE0__ERR_WRDMA_CH3___S                                              26
#define   LPAIF_IRQ_FORCE0__OVR_WRDMA_CH3___M                                              0x02000000
#define   LPAIF_IRQ_FORCE0__OVR_WRDMA_CH3___S                                              25
#define   LPAIF_IRQ_FORCE0__PER_WRDMA_CH3___M                                              0x01000000
#define   LPAIF_IRQ_FORCE0__PER_WRDMA_CH3___S                                              24
#define   LPAIF_IRQ_FORCE0__ERR_WRDMA_CH2___M                                              0x00800000
#define   LPAIF_IRQ_FORCE0__ERR_WRDMA_CH2___S                                              23
#define   LPAIF_IRQ_FORCE0__OVR_WRDMA_CH2___M                                              0x00400000
#define   LPAIF_IRQ_FORCE0__OVR_WRDMA_CH2___S                                              22
#define   LPAIF_IRQ_FORCE0__PER_WRDMA_CH2___M                                              0x00200000
#define   LPAIF_IRQ_FORCE0__PER_WRDMA_CH2___S                                              21
#define   LPAIF_IRQ_FORCE0__ERR_WRDMA_CH1___M                                              0x00100000
#define   LPAIF_IRQ_FORCE0__ERR_WRDMA_CH1___S                                              20
#define   LPAIF_IRQ_FORCE0__OVR_WRDMA_CH1___M                                              0x00080000
#define   LPAIF_IRQ_FORCE0__OVR_WRDMA_CH1___S                                              19
#define   LPAIF_IRQ_FORCE0__PER_WRDMA_CH1___M                                              0x00040000
#define   LPAIF_IRQ_FORCE0__PER_WRDMA_CH1___S                                              18
#define   LPAIF_IRQ_FORCE0__ERR_WRDMA_CH0___M                                              0x00020000
#define   LPAIF_IRQ_FORCE0__ERR_WRDMA_CH0___S                                              17
#define   LPAIF_IRQ_FORCE0__OVR_WRDMA_CH0___M                                              0x00010000
#define   LPAIF_IRQ_FORCE0__OVR_WRDMA_CH0___S                                              16
#define   LPAIF_IRQ_FORCE0__PER_WRDMA_CH0___M                                              0x00008000
#define   LPAIF_IRQ_FORCE0__PER_WRDMA_CH0___S                                              15
#define   LPAIF_IRQ_FORCE0__ERR_RDDMA_CH4___M                                              0x00004000
#define   LPAIF_IRQ_FORCE0__ERR_RDDMA_CH4___S                                              14
#define   LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH4___M                                             0x00002000
#define   LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH4___S                                             13
#define   LPAIF_IRQ_FORCE0__PER_RDDMA_CH4___M                                              0x00001000
#define   LPAIF_IRQ_FORCE0__PER_RDDMA_CH4___S                                              12
#define   LPAIF_IRQ_FORCE0__ERR_RDDMA_CH3___M                                              0x00000800
#define   LPAIF_IRQ_FORCE0__ERR_RDDMA_CH3___S                                              11
#define   LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH3___M                                             0x00000400
#define   LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH3___S                                             10
#define   LPAIF_IRQ_FORCE0__PER_RDDMA_CH3___M                                              0x00000200
#define   LPAIF_IRQ_FORCE0__PER_RDDMA_CH3___S                                              9
#define   LPAIF_IRQ_FORCE0__ERR_RDDMA_CH2___M                                              0x00000100
#define   LPAIF_IRQ_FORCE0__ERR_RDDMA_CH2___S                                              8
#define   LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH2___M                                             0x00000080
#define   LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH2___S                                             7
#define   LPAIF_IRQ_FORCE0__PER_RDDMA_CH2___M                                              0x00000040
#define   LPAIF_IRQ_FORCE0__PER_RDDMA_CH2___S                                              6
#define   LPAIF_IRQ_FORCE0__ERR_RDDMA_CH1___M                                              0x00000020
#define   LPAIF_IRQ_FORCE0__ERR_RDDMA_CH1___S                                              5
#define   LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH1___M                                             0x00000010
#define   LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH1___S                                             4
#define   LPAIF_IRQ_FORCE0__PER_RDDMA_CH1___M                                              0x00000008
#define   LPAIF_IRQ_FORCE0__PER_RDDMA_CH1___S                                              3
#define   LPAIF_IRQ_FORCE0__ERR_RDDMA_CH0___M                                              0x00000004
#define   LPAIF_IRQ_FORCE0__ERR_RDDMA_CH0___S                                              2
#define   LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH0___M                                             0x00000002
#define   LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH0___S                                             1
#define   LPAIF_IRQ_FORCE0__PER_RDDMA_CH0___M                                              0x00000001
#define   LPAIF_IRQ_FORCE0__PER_RDDMA_CH0___S                                              0
#define LPASS_LPAIF_IRQ_FORCE1                                                           (0x0770F010)
#define   LPAIF_IRQ_FORCE1___RWC                                                           QCSR_REG_WO
#define   LPAIF_IRQ_FORCE1__SEC_RD_NO_RATE___M                                             0x80000000
#define   LPAIF_IRQ_FORCE1__SEC_RD_NO_RATE___S                                             31
#define   LPAIF_IRQ_FORCE1__SEC_RD_DIFF_RATE___M                                           0x40000000
#define   LPAIF_IRQ_FORCE1__SEC_RD_DIFF_RATE___S                                           30
#define   LPAIF_IRQ_FORCE1__PRI_RD_NO_RATE___M                                             0x20000000
#define   LPAIF_IRQ_FORCE1__PRI_RD_NO_RATE___S                                             29
#define   LPAIF_IRQ_FORCE1__PRI_RD_DIFF_RATE___M                                           0x10000000
#define   LPAIF_IRQ_FORCE1__PRI_RD_DIFF_RATE___S                                           28
#define   LPAIF_IRQ_FORCE1__FRM_REF___M                                                    0x08000000
#define   LPAIF_IRQ_FORCE1__FRM_REF___S                                                    27
#define   LPAIF_IRQ_FORCE1__ERR_WRDMA_CH3___M                                              0x04000000
#define   LPAIF_IRQ_FORCE1__ERR_WRDMA_CH3___S                                              26
#define   LPAIF_IRQ_FORCE1__OVR_WRDMA_CH3___M                                              0x02000000
#define   LPAIF_IRQ_FORCE1__OVR_WRDMA_CH3___S                                              25
#define   LPAIF_IRQ_FORCE1__PER_WRDMA_CH3___M                                              0x01000000
#define   LPAIF_IRQ_FORCE1__PER_WRDMA_CH3___S                                              24
#define   LPAIF_IRQ_FORCE1__ERR_WRDMA_CH2___M                                              0x00800000
#define   LPAIF_IRQ_FORCE1__ERR_WRDMA_CH2___S                                              23
#define   LPAIF_IRQ_FORCE1__OVR_WRDMA_CH2___M                                              0x00400000
#define   LPAIF_IRQ_FORCE1__OVR_WRDMA_CH2___S                                              22
#define   LPAIF_IRQ_FORCE1__PER_WRDMA_CH2___M                                              0x00200000
#define   LPAIF_IRQ_FORCE1__PER_WRDMA_CH2___S                                              21
#define   LPAIF_IRQ_FORCE1__ERR_WRDMA_CH1___M                                              0x00100000
#define   LPAIF_IRQ_FORCE1__ERR_WRDMA_CH1___S                                              20
#define   LPAIF_IRQ_FORCE1__OVR_WRDMA_CH1___M                                              0x00080000
#define   LPAIF_IRQ_FORCE1__OVR_WRDMA_CH1___S                                              19
#define   LPAIF_IRQ_FORCE1__PER_WRDMA_CH1___M                                              0x00040000
#define   LPAIF_IRQ_FORCE1__PER_WRDMA_CH1___S                                              18
#define   LPAIF_IRQ_FORCE1__ERR_WRDMA_CH0___M                                              0x00020000
#define   LPAIF_IRQ_FORCE1__ERR_WRDMA_CH0___S                                              17
#define   LPAIF_IRQ_FORCE1__OVR_WRDMA_CH0___M                                              0x00010000
#define   LPAIF_IRQ_FORCE1__OVR_WRDMA_CH0___S                                              16
#define   LPAIF_IRQ_FORCE1__PER_WRDMA_CH0___M                                              0x00008000
#define   LPAIF_IRQ_FORCE1__PER_WRDMA_CH0___S                                              15
#define   LPAIF_IRQ_FORCE1__ERR_RDDMA_CH4___M                                              0x00004000
#define   LPAIF_IRQ_FORCE1__ERR_RDDMA_CH4___S                                              14
#define   LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH4___M                                             0x00002000
#define   LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH4___S                                             13
#define   LPAIF_IRQ_FORCE1__PER_RDDMA_CH4___M                                              0x00001000
#define   LPAIF_IRQ_FORCE1__PER_RDDMA_CH4___S                                              12
#define   LPAIF_IRQ_FORCE1__ERR_RDDMA_CH3___M                                              0x00000800
#define   LPAIF_IRQ_FORCE1__ERR_RDDMA_CH3___S                                              11
#define   LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH3___M                                             0x00000400
#define   LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH3___S                                             10
#define   LPAIF_IRQ_FORCE1__PER_RDDMA_CH3___M                                              0x00000200
#define   LPAIF_IRQ_FORCE1__PER_RDDMA_CH3___S                                              9
#define   LPAIF_IRQ_FORCE1__ERR_RDDMA_CH2___M                                              0x00000100
#define   LPAIF_IRQ_FORCE1__ERR_RDDMA_CH2___S                                              8
#define   LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH2___M                                             0x00000080
#define   LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH2___S                                             7
#define   LPAIF_IRQ_FORCE1__PER_RDDMA_CH2___M                                              0x00000040
#define   LPAIF_IRQ_FORCE1__PER_RDDMA_CH2___S                                              6
#define   LPAIF_IRQ_FORCE1__ERR_RDDMA_CH1___M                                              0x00000020
#define   LPAIF_IRQ_FORCE1__ERR_RDDMA_CH1___S                                              5
#define   LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH1___M                                             0x00000010
#define   LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH1___S                                             4
#define   LPAIF_IRQ_FORCE1__PER_RDDMA_CH1___M                                              0x00000008
#define   LPAIF_IRQ_FORCE1__PER_RDDMA_CH1___S                                              3
#define   LPAIF_IRQ_FORCE1__ERR_RDDMA_CH0___M                                              0x00000004
#define   LPAIF_IRQ_FORCE1__ERR_RDDMA_CH0___S                                              2
#define   LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH0___M                                             0x00000002
#define   LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH0___S                                             1
#define   LPAIF_IRQ_FORCE1__PER_RDDMA_CH0___M                                              0x00000001
#define   LPAIF_IRQ_FORCE1__PER_RDDMA_CH0___S                                              0
#define LPASS_LPAIF_IRQ_FORCE2                                                           (0x07710010)
#define   LPAIF_IRQ_FORCE2___RWC                                                           QCSR_REG_WO
#define   LPAIF_IRQ_FORCE2__SEC_RD_NO_RATE___M                                             0x80000000
#define   LPAIF_IRQ_FORCE2__SEC_RD_NO_RATE___S                                             31
#define   LPAIF_IRQ_FORCE2__SEC_RD_DIFF_RATE___M                                           0x40000000
#define   LPAIF_IRQ_FORCE2__SEC_RD_DIFF_RATE___S                                           30
#define   LPAIF_IRQ_FORCE2__PRI_RD_NO_RATE___M                                             0x20000000
#define   LPAIF_IRQ_FORCE2__PRI_RD_NO_RATE___S                                             29
#define   LPAIF_IRQ_FORCE2__PRI_RD_DIFF_RATE___M                                           0x10000000
#define   LPAIF_IRQ_FORCE2__PRI_RD_DIFF_RATE___S                                           28
#define   LPAIF_IRQ_FORCE2__FRM_REF___M                                                    0x08000000
#define   LPAIF_IRQ_FORCE2__FRM_REF___S                                                    27
#define   LPAIF_IRQ_FORCE2__ERR_WRDMA_CH3___M                                              0x04000000
#define   LPAIF_IRQ_FORCE2__ERR_WRDMA_CH3___S                                              26
#define   LPAIF_IRQ_FORCE2__OVR_WRDMA_CH3___M                                              0x02000000
#define   LPAIF_IRQ_FORCE2__OVR_WRDMA_CH3___S                                              25
#define   LPAIF_IRQ_FORCE2__PER_WRDMA_CH3___M                                              0x01000000
#define   LPAIF_IRQ_FORCE2__PER_WRDMA_CH3___S                                              24
#define   LPAIF_IRQ_FORCE2__ERR_WRDMA_CH2___M                                              0x00800000
#define   LPAIF_IRQ_FORCE2__ERR_WRDMA_CH2___S                                              23
#define   LPAIF_IRQ_FORCE2__OVR_WRDMA_CH2___M                                              0x00400000
#define   LPAIF_IRQ_FORCE2__OVR_WRDMA_CH2___S                                              22
#define   LPAIF_IRQ_FORCE2__PER_WRDMA_CH2___M                                              0x00200000
#define   LPAIF_IRQ_FORCE2__PER_WRDMA_CH2___S                                              21
#define   LPAIF_IRQ_FORCE2__ERR_WRDMA_CH1___M                                              0x00100000
#define   LPAIF_IRQ_FORCE2__ERR_WRDMA_CH1___S                                              20
#define   LPAIF_IRQ_FORCE2__OVR_WRDMA_CH1___M                                              0x00080000
#define   LPAIF_IRQ_FORCE2__OVR_WRDMA_CH1___S                                              19
#define   LPAIF_IRQ_FORCE2__PER_WRDMA_CH1___M                                              0x00040000
#define   LPAIF_IRQ_FORCE2__PER_WRDMA_CH1___S                                              18
#define   LPAIF_IRQ_FORCE2__ERR_WRDMA_CH0___M                                              0x00020000
#define   LPAIF_IRQ_FORCE2__ERR_WRDMA_CH0___S                                              17
#define   LPAIF_IRQ_FORCE2__OVR_WRDMA_CH0___M                                              0x00010000
#define   LPAIF_IRQ_FORCE2__OVR_WRDMA_CH0___S                                              16
#define   LPAIF_IRQ_FORCE2__PER_WRDMA_CH0___M                                              0x00008000
#define   LPAIF_IRQ_FORCE2__PER_WRDMA_CH0___S                                              15
#define   LPAIF_IRQ_FORCE2__ERR_RDDMA_CH4___M                                              0x00004000
#define   LPAIF_IRQ_FORCE2__ERR_RDDMA_CH4___S                                              14
#define   LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH4___M                                             0x00002000
#define   LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH4___S                                             13
#define   LPAIF_IRQ_FORCE2__PER_RDDMA_CH4___M                                              0x00001000
#define   LPAIF_IRQ_FORCE2__PER_RDDMA_CH4___S                                              12
#define   LPAIF_IRQ_FORCE2__ERR_RDDMA_CH3___M                                              0x00000800
#define   LPAIF_IRQ_FORCE2__ERR_RDDMA_CH3___S                                              11
#define   LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH3___M                                             0x00000400
#define   LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH3___S                                             10
#define   LPAIF_IRQ_FORCE2__PER_RDDMA_CH3___M                                              0x00000200
#define   LPAIF_IRQ_FORCE2__PER_RDDMA_CH3___S                                              9
#define   LPAIF_IRQ_FORCE2__ERR_RDDMA_CH2___M                                              0x00000100
#define   LPAIF_IRQ_FORCE2__ERR_RDDMA_CH2___S                                              8
#define   LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH2___M                                             0x00000080
#define   LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH2___S                                             7
#define   LPAIF_IRQ_FORCE2__PER_RDDMA_CH2___M                                              0x00000040
#define   LPAIF_IRQ_FORCE2__PER_RDDMA_CH2___S                                              6
#define   LPAIF_IRQ_FORCE2__ERR_RDDMA_CH1___M                                              0x00000020
#define   LPAIF_IRQ_FORCE2__ERR_RDDMA_CH1___S                                              5
#define   LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH1___M                                             0x00000010
#define   LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH1___S                                             4
#define   LPAIF_IRQ_FORCE2__PER_RDDMA_CH1___M                                              0x00000008
#define   LPAIF_IRQ_FORCE2__PER_RDDMA_CH1___S                                              3
#define   LPAIF_IRQ_FORCE2__ERR_RDDMA_CH0___M                                              0x00000004
#define   LPAIF_IRQ_FORCE2__ERR_RDDMA_CH0___S                                              2
#define   LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH0___M                                             0x00000002
#define   LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH0___S                                             1
#define   LPAIF_IRQ_FORCE2__PER_RDDMA_CH0___M                                              0x00000001
#define   LPAIF_IRQ_FORCE2__PER_RDDMA_CH0___S                                              0

#define LPASS_LPAIF_RDDMA_CTLa(a)                                             (0x07710400+0x1000*(a))
#define   LPAIF_RDDMA_CTLa_aMIN                                0
#define   LPAIF_RDDMA_CTLa_aMAX                                1
#define   LPAIF_RDDMA_CTLa_ELEM                                2
#define   LPAIF_RDDMA_CTLa___RWC                                                           QCSR_REG_RW
#define   LPAIF_RDDMA_CTLa___POR                                                           0x00000000
#define   LPAIF_RDDMA_CTLa__RESET___M                                                      0x80000000
#define   LPAIF_RDDMA_CTLa__RESET___S                                                      31
#define   LPAIF_RDDMA_CTLa__RESET__DISABLE                                                 0x0
#define   LPAIF_RDDMA_CTLa__RESET__ENABLE                                                  0x1
#define   LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK___M                                              0x00001000
#define   LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK___S                                              12
#define   LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK__OFF                                             0x0
#define   LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK__ON                                              0x1
#define   LPAIF_RDDMA_CTLa__BURST_EN___M                                                   0x00000800
#define   LPAIF_RDDMA_CTLa__BURST_EN___S                                                   11
#define   LPAIF_RDDMA_CTLa__BURST_EN__SINGLE                                               0x0
#define   LPAIF_RDDMA_CTLa__BURST_EN__INCR4                                                0x1
#define   LPAIF_RDDMA_CTLa__WPSCNT___M                                                     0x00000700
#define   LPAIF_RDDMA_CTLa__WPSCNT___S                                                     8
#define   LPAIF_RDDMA_CTLa__WPSCNT__ONE                                                    0x0
#define   LPAIF_RDDMA_CTLa__WPSCNT__TWO                                                    0x1
#define   LPAIF_RDDMA_CTLa__WPSCNT__THREE                                                  0x2
#define   LPAIF_RDDMA_CTLa__WPSCNT__FOUR                                                   0x3
#define   LPAIF_RDDMA_CTLa__WPSCNT__SIX                                                    0x5
#define   LPAIF_RDDMA_CTLa__WPSCNT__EIGHT                                                  0x7
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF___M                                                 0x000000F0
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF___S                                                 4
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF__NONE                                               0x0
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF__PRI_MI2S                                           0x1
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF__SEC_MI2S                                           0x2
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF__TER_MI2S                                           0x3
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF__QUA_MI2S                                           0x4
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF__SPKR_I2S                                           0x5
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF__HDMI                                               0x6
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF__PCM                                                0x7
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF__SEC_PCM                                            0x8
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK___M                                              0x0000000E
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK___S                                              1
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_1                                          0x0
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_2                                          0x1
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_3                                          0x2
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_4                                          0x3
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_5                                          0x4
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_6                                          0x5
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_7                                          0x6
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_8                                          0x7
#define   LPAIF_RDDMA_CTLa__ENABLE___M                                                     0x00000001
#define   LPAIF_RDDMA_CTLa__ENABLE___S                                                     0
#define   LPAIF_RDDMA_CTLa__ENABLE__OFF                                                    0x0
#define   LPAIF_RDDMA_CTLa__ENABLE__ON                                                     0x1
#define   LPAIF_RDDMA_CTLa___M                                                             0xFFFFFFFF
#define   LPAIF_RDDMA_CTLa___S                                                             0
#define LPASS_LPAIF_RDDMA_CTL0                                                           (0x07710400)
#define   LPAIF_RDDMA_CTL0___RWC                                                           QCSR_REG_RW
#define   LPAIF_RDDMA_CTL0__RESET___M                                                      0x80000000
#define   LPAIF_RDDMA_CTL0__RESET___S                                                      31
#define   LPAIF_RDDMA_CTL0__DYNAMIC_CLOCK___M                                              0x00001000
#define   LPAIF_RDDMA_CTL0__DYNAMIC_CLOCK___S                                              12
#define   LPAIF_RDDMA_CTL0__BURST_EN___M                                                   0x00000800
#define   LPAIF_RDDMA_CTL0__BURST_EN___S                                                   11
#define   LPAIF_RDDMA_CTL0__WPSCNT___M                                                     0x00000700
#define   LPAIF_RDDMA_CTL0__WPSCNT___S                                                     8
#define   LPAIF_RDDMA_CTL0__AUDIO_INTF___M                                                 0x000000F0
#define   LPAIF_RDDMA_CTL0__AUDIO_INTF___S                                                 4
#define   LPAIF_RDDMA_CTL0__FIFO_WATERMRK___M                                              0x0000000E
#define   LPAIF_RDDMA_CTL0__FIFO_WATERMRK___S                                              1
#define   LPAIF_RDDMA_CTL0__ENABLE___M                                                     0x00000001
#define   LPAIF_RDDMA_CTL0__ENABLE___S                                                     0
#define LPASS_LPAIF_RDDMA_CTL1                                                           (0x07711400)
#define   LPAIF_RDDMA_CTL1___RWC                                                           QCSR_REG_RW
#define   LPAIF_RDDMA_CTL1__RESET___M                                                      0x80000000
#define   LPAIF_RDDMA_CTL1__RESET___S                                                      31
#define   LPAIF_RDDMA_CTL1__DYNAMIC_CLOCK___M                                              0x00001000
#define   LPAIF_RDDMA_CTL1__DYNAMIC_CLOCK___S                                              12
#define   LPAIF_RDDMA_CTL1__BURST_EN___M                                                   0x00000800
#define   LPAIF_RDDMA_CTL1__BURST_EN___S                                                   11
#define   LPAIF_RDDMA_CTL1__WPSCNT___M                                                     0x00000700
#define   LPAIF_RDDMA_CTL1__WPSCNT___S                                                     8
#define   LPAIF_RDDMA_CTL1__AUDIO_INTF___M                                                 0x000000F0
#define   LPAIF_RDDMA_CTL1__AUDIO_INTF___S                                                 4
#define   LPAIF_RDDMA_CTL1__FIFO_WATERMRK___M                                              0x0000000E
#define   LPAIF_RDDMA_CTL1__FIFO_WATERMRK___S                                              1
#define   LPAIF_RDDMA_CTL1__ENABLE___M                                                     0x00000001
#define   LPAIF_RDDMA_CTL1__ENABLE___S                                                     0

#define LPASS_LPAIF_RDDMA_BASEa(a)                                            (0x07710404+0x1000*(a))
#define   LPAIF_RDDMA_BASEa_aMIN                               0
#define   LPAIF_RDDMA_BASEa_aMAX                               1
#define   LPAIF_RDDMA_BASEa_ELEM                               2
#define   LPAIF_RDDMA_BASEa___RWC                                                          QCSR_REG_RW
#define   LPAIF_RDDMA_BASEa___POR                                                          0x00000000
#define   LPAIF_RDDMA_BASEa__BASE_ADDR___M                                                 0xFFFFFFF0
#define   LPAIF_RDDMA_BASEa__BASE_ADDR___S                                                 4
#define   LPAIF_RDDMA_BASEa___M                                                            0xFFFFFFF0
#define   LPAIF_RDDMA_BASEa___S                                                            4
#define LPASS_LPAIF_RDDMA_BASE0                                                          (0x07710404)
#define   LPAIF_RDDMA_BASE0___RWC                                                          QCSR_REG_RW
#define   LPAIF_RDDMA_BASE0__BASE_ADDR___M                                                 0xFFFFFFF0
#define   LPAIF_RDDMA_BASE0__BASE_ADDR___S                                                 4
#define LPASS_LPAIF_RDDMA_BASE1                                                          (0x07711404)
#define   LPAIF_RDDMA_BASE1___RWC                                                          QCSR_REG_RW
#define   LPAIF_RDDMA_BASE1__BASE_ADDR___M                                                 0xFFFFFFF0
#define   LPAIF_RDDMA_BASE1__BASE_ADDR___S                                                 4

#define LPASS_LPAIF_RDDMA_BUFF_LENa(a)                                        (0x07710408+0x1000*(a))
#define   LPAIF_RDDMA_BUFF_LENa_aMIN                           0
#define   LPAIF_RDDMA_BUFF_LENa_aMAX                           1
#define   LPAIF_RDDMA_BUFF_LENa_ELEM                           2
#define   LPAIF_RDDMA_BUFF_LENa___RWC                                                      QCSR_REG_RW
#define   LPAIF_RDDMA_BUFF_LENa___POR                                                      0x00000000
#define   LPAIF_RDDMA_BUFF_LENa__LENGTH___M                                                0x000FFFFC
#define   LPAIF_RDDMA_BUFF_LENa__LENGTH___S                                                2
#define   LPAIF_RDDMA_BUFF_LENa___M                                                        0x000FFFFC
#define   LPAIF_RDDMA_BUFF_LENa___S                                                        2
#define LPASS_LPAIF_RDDMA_BUFF_LEN0                                                      (0x07710408)
#define   LPAIF_RDDMA_BUFF_LEN0___RWC                                                      QCSR_REG_RW
#define   LPAIF_RDDMA_BUFF_LEN0__LENGTH___M                                                0x000FFFFC
#define   LPAIF_RDDMA_BUFF_LEN0__LENGTH___S                                                2
#define LPASS_LPAIF_RDDMA_BUFF_LEN1                                                      (0x07711408)
#define   LPAIF_RDDMA_BUFF_LEN1___RWC                                                      QCSR_REG_RW
#define   LPAIF_RDDMA_BUFF_LEN1__LENGTH___M                                                0x000FFFFC
#define   LPAIF_RDDMA_BUFF_LEN1__LENGTH___S                                                2

#define LPASS_LPAIF_RDDMA_CURR_ADDRa(a)                                       (0x0771040C+0x1000*(a))
#define   LPAIF_RDDMA_CURR_ADDRa_aMIN                          0
#define   LPAIF_RDDMA_CURR_ADDRa_aMAX                          1
#define   LPAIF_RDDMA_CURR_ADDRa_ELEM                          2
#define   LPAIF_RDDMA_CURR_ADDRa___RWC                                                     QCSR_REG_RO
#define   LPAIF_RDDMA_CURR_ADDRa___POR                                                     0x00000000
#define   LPAIF_RDDMA_CURR_ADDRa__ADDR___M                                                 0xFFFFFFFF
#define   LPAIF_RDDMA_CURR_ADDRa__ADDR___S                                                 0
#define   LPAIF_RDDMA_CURR_ADDRa___M                                                       0xFFFFFFFF
#define   LPAIF_RDDMA_CURR_ADDRa___S                                                       0
#define LPASS_LPAIF_RDDMA_CURR_ADDR0                                                     (0x0771040C)
#define   LPAIF_RDDMA_CURR_ADDR0___RWC                                                     QCSR_REG_RO
#define   LPAIF_RDDMA_CURR_ADDR0__ADDR___M                                                 0xFFFFFFFF
#define   LPAIF_RDDMA_CURR_ADDR0__ADDR___S                                                 0
#define LPASS_LPAIF_RDDMA_CURR_ADDR1                                                     (0x0771140C)
#define   LPAIF_RDDMA_CURR_ADDR1___RWC                                                     QCSR_REG_RO
#define   LPAIF_RDDMA_CURR_ADDR1__ADDR___M                                                 0xFFFFFFFF
#define   LPAIF_RDDMA_CURR_ADDR1__ADDR___S                                                 0

#define LPASS_LPAIF_RDDMA_PER_LENa(a)                                         (0x07710410+0x1000*(a))
#define   LPAIF_RDDMA_PER_LENa_aMIN                            0
#define   LPAIF_RDDMA_PER_LENa_aMAX                            1
#define   LPAIF_RDDMA_PER_LENa_ELEM                            2
#define   LPAIF_RDDMA_PER_LENa___RWC                                                       QCSR_REG_RW
#define   LPAIF_RDDMA_PER_LENa___POR                                                       0x00000000
#define   LPAIF_RDDMA_PER_LENa__LENGTH___M                                                 0x000FFFFF
#define   LPAIF_RDDMA_PER_LENa__LENGTH___S                                                 0
#define   LPAIF_RDDMA_PER_LENa___M                                                         0x000FFFFF
#define   LPAIF_RDDMA_PER_LENa___S                                                         0
#define LPASS_LPAIF_RDDMA_PER_LEN0                                                       (0x07710410)
#define   LPAIF_RDDMA_PER_LEN0___RWC                                                       QCSR_REG_RW
#define   LPAIF_RDDMA_PER_LEN0__LENGTH___M                                                 0x000FFFFF
#define   LPAIF_RDDMA_PER_LEN0__LENGTH___S                                                 0
#define LPASS_LPAIF_RDDMA_PER_LEN1                                                       (0x07711410)
#define   LPAIF_RDDMA_PER_LEN1___RWC                                                       QCSR_REG_RW
#define   LPAIF_RDDMA_PER_LEN1__LENGTH___M                                                 0x000FFFFF
#define   LPAIF_RDDMA_PER_LEN1__LENGTH___S                                                 0

#define LPASS_LPAIF_RDDMA_PER_CNTa(a)                                         (0x07710414+0x1000*(a))
#define   LPAIF_RDDMA_PER_CNTa_aMIN                            0
#define   LPAIF_RDDMA_PER_CNTa_aMAX                            1
#define   LPAIF_RDDMA_PER_CNTa_ELEM                            2
#define   LPAIF_RDDMA_PER_CNTa___RWC                                                       QCSR_REG_RO
#define   LPAIF_RDDMA_PER_CNTa___POR                                                       0x00000000
#define   LPAIF_RDDMA_PER_CNTa__FORMAT_ERR___M                                             0x01000000
#define   LPAIF_RDDMA_PER_CNTa__FORMAT_ERR___S                                             24
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT___M                                           0x00F00000
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT___S                                           20
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_0                                       0x0
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_1                                       0x1
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_2                                       0x2
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_3                                       0x3
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_4                                       0x4
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_5                                       0x5
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_6                                       0x6
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_7                                       0x7
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_8                                       0x8
#define   LPAIF_RDDMA_PER_CNTa__PER_CNT___M                                                0x000FFFFF
#define   LPAIF_RDDMA_PER_CNTa__PER_CNT___S                                                0
#define   LPAIF_RDDMA_PER_CNTa___M                                                         0x01FFFFFF
#define   LPAIF_RDDMA_PER_CNTa___S                                                         0
#define LPASS_LPAIF_RDDMA_PER_CNT0                                                       (0x07710414)
#define   LPAIF_RDDMA_PER_CNT0___RWC                                                       QCSR_REG_RO
#define   LPAIF_RDDMA_PER_CNT0__FORMAT_ERR___M                                             0x01000000
#define   LPAIF_RDDMA_PER_CNT0__FORMAT_ERR___S                                             24
#define   LPAIF_RDDMA_PER_CNT0__FIFO_WORDCNT___M                                           0x00F00000
#define   LPAIF_RDDMA_PER_CNT0__FIFO_WORDCNT___S                                           20
#define   LPAIF_RDDMA_PER_CNT0__PER_CNT___M                                                0x000FFFFF
#define   LPAIF_RDDMA_PER_CNT0__PER_CNT___S                                                0
#define LPASS_LPAIF_RDDMA_PER_CNT1                                                       (0x07711414)
#define   LPAIF_RDDMA_PER_CNT1___RWC                                                       QCSR_REG_RO
#define   LPAIF_RDDMA_PER_CNT1__FORMAT_ERR___M                                             0x01000000
#define   LPAIF_RDDMA_PER_CNT1__FORMAT_ERR___S                                             24
#define   LPAIF_RDDMA_PER_CNT1__FIFO_WORDCNT___M                                           0x00F00000
#define   LPAIF_RDDMA_PER_CNT1__FIFO_WORDCNT___S                                           20
#define   LPAIF_RDDMA_PER_CNT1__PER_CNT___M                                                0x000FFFFF
#define   LPAIF_RDDMA_PER_CNT1__PER_CNT___S                                                0

#define LPASS_LPAIF_RDDMA_FRMa(a)                                             (0x07710418+0x1000*(a))
#define   LPAIF_RDDMA_FRMa_aMIN                                0
#define   LPAIF_RDDMA_FRMa_aMAX                                1
#define   LPAIF_RDDMA_FRMa_ELEM                                2
#define   LPAIF_RDDMA_FRMa___RWC                                                           QCSR_REG_RO
#define   LPAIF_RDDMA_FRMa___POR                                                           0x00000000
#define   LPAIF_RDDMA_FRMa__FRAME_EXP_CNT___M                                              0x1E000000
#define   LPAIF_RDDMA_FRMa__FRAME_EXP_CNT___S                                              25
#define   LPAIF_RDDMA_FRMa__FRAME_UPDATE___M                                               0x01000000
#define   LPAIF_RDDMA_FRMa__FRAME_UPDATE___S                                               24
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO___M                                                 0x00F00000
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO___S                                                 20
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_0                                             0x0
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_1                                             0x1
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_2                                             0x2
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_3                                             0x3
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_4                                             0x4
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_5                                             0x5
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_6                                             0x6
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_7                                             0x7
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_8                                             0x8
#define   LPAIF_RDDMA_FRMa__FRAME_CNT___M                                                  0x000FFFFF
#define   LPAIF_RDDMA_FRMa__FRAME_CNT___S                                                  0
#define   LPAIF_RDDMA_FRMa___M                                                             0x1FFFFFFF
#define   LPAIF_RDDMA_FRMa___S                                                             0
#define LPASS_LPAIF_RDDMA_FRM0                                                           (0x07710418)
#define   LPAIF_RDDMA_FRM0___RWC                                                           QCSR_REG_RO
#define   LPAIF_RDDMA_FRM0__FRAME_EXP_CNT___M                                              0x1E000000
#define   LPAIF_RDDMA_FRM0__FRAME_EXP_CNT___S                                              25
#define   LPAIF_RDDMA_FRM0__FRAME_UPDATE___M                                               0x01000000
#define   LPAIF_RDDMA_FRM0__FRAME_UPDATE___S                                               24
#define   LPAIF_RDDMA_FRM0__FRAME_FIFO___M                                                 0x00F00000
#define   LPAIF_RDDMA_FRM0__FRAME_FIFO___S                                                 20
#define   LPAIF_RDDMA_FRM0__FRAME_CNT___M                                                  0x000FFFFF
#define   LPAIF_RDDMA_FRM0__FRAME_CNT___S                                                  0
#define LPASS_LPAIF_RDDMA_FRM1                                                           (0x07711418)
#define   LPAIF_RDDMA_FRM1___RWC                                                           QCSR_REG_RO
#define   LPAIF_RDDMA_FRM1__FRAME_EXP_CNT___M                                              0x1E000000
#define   LPAIF_RDDMA_FRM1__FRAME_EXP_CNT___S                                              25
#define   LPAIF_RDDMA_FRM1__FRAME_UPDATE___M                                               0x01000000
#define   LPAIF_RDDMA_FRM1__FRAME_UPDATE___S                                               24
#define   LPAIF_RDDMA_FRM1__FRAME_FIFO___M                                                 0x00F00000
#define   LPAIF_RDDMA_FRM1__FRAME_FIFO___S                                                 20
#define   LPAIF_RDDMA_FRM1__FRAME_CNT___M                                                  0x000FFFFF
#define   LPAIF_RDDMA_FRM1__FRAME_CNT___S                                                  0

#define LPASS_LPAIF_RDDMA_FRMCLRa(a)                                          (0x0771041C+0x1000*(a))
#define   LPAIF_RDDMA_FRMCLRa_aMIN                             0
#define   LPAIF_RDDMA_FRMCLRa_aMAX                             1
#define   LPAIF_RDDMA_FRMCLRa_ELEM                             2
#define   LPAIF_RDDMA_FRMCLRa___RWC                                                        QCSR_REG_WO
#define   LPAIF_RDDMA_FRMCLRa___POR                                                        0x00000000
#define   LPAIF_RDDMA_FRMCLRa__FRAME_CLR___M                                               0x00000001
#define   LPAIF_RDDMA_FRMCLRa__FRAME_CLR___S                                               0
#define   LPAIF_RDDMA_FRMCLRa___M                                                          0x00000001
#define   LPAIF_RDDMA_FRMCLRa___S                                                          0
#define LPASS_LPAIF_RDDMA_FRMCLR0                                                        (0x0771041C)
#define   LPAIF_RDDMA_FRMCLR0___RWC                                                        QCSR_REG_WO
#define   LPAIF_RDDMA_FRMCLR0__FRAME_CLR___M                                               0x00000001
#define   LPAIF_RDDMA_FRMCLR0__FRAME_CLR___S                                               0
#define LPASS_LPAIF_RDDMA_FRMCLR1                                                        (0x0771141C)
#define   LPAIF_RDDMA_FRMCLR1___RWC                                                        QCSR_REG_WO
#define   LPAIF_RDDMA_FRMCLR1__FRAME_CLR___M                                               0x00000001
#define   LPAIF_RDDMA_FRMCLR1__FRAME_CLR___S                                               0

#define LPASS_LPAIF_RDDMA_SET_BUFF_CNTa(a)                                    (0x07710420+0x1000*(a))
#define   LPAIF_RDDMA_SET_BUFF_CNTa_aMIN                       0
#define   LPAIF_RDDMA_SET_BUFF_CNTa_aMAX                       1
#define   LPAIF_RDDMA_SET_BUFF_CNTa_ELEM                       2
#define   LPAIF_RDDMA_SET_BUFF_CNTa___RWC                                                  QCSR_REG_WO
#define   LPAIF_RDDMA_SET_BUFF_CNTa___POR                                                  0x00000000
#define   LPAIF_RDDMA_SET_BUFF_CNTa__CNT___M                                               0x000FFFFF
#define   LPAIF_RDDMA_SET_BUFF_CNTa__CNT___S                                               0
#define   LPAIF_RDDMA_SET_BUFF_CNTa___M                                                    0x000FFFFF
#define   LPAIF_RDDMA_SET_BUFF_CNTa___S                                                    0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT0                                                  (0x07710420)
#define   LPAIF_RDDMA_SET_BUFF_CNT0___RWC                                                  QCSR_REG_WO
#define   LPAIF_RDDMA_SET_BUFF_CNT0__CNT___M                                               0x000FFFFF
#define   LPAIF_RDDMA_SET_BUFF_CNT0__CNT___S                                               0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT1                                                  (0x07711420)
#define   LPAIF_RDDMA_SET_BUFF_CNT1___RWC                                                  QCSR_REG_WO
#define   LPAIF_RDDMA_SET_BUFF_CNT1__CNT___M                                               0x000FFFFF
#define   LPAIF_RDDMA_SET_BUFF_CNT1__CNT___S                                               0

#define LPASS_LPAIF_RDDMA_SET_PER_CNTa(a)                                     (0x07710424+0x1000*(a))
#define   LPAIF_RDDMA_SET_PER_CNTa_aMIN                        0
#define   LPAIF_RDDMA_SET_PER_CNTa_aMAX                        1
#define   LPAIF_RDDMA_SET_PER_CNTa_ELEM                        2
#define   LPAIF_RDDMA_SET_PER_CNTa___RWC                                                   QCSR_REG_WO
#define   LPAIF_RDDMA_SET_PER_CNTa___POR                                                   0x00000000
#define   LPAIF_RDDMA_SET_PER_CNTa__CNT___M                                                0x000FFFFF
#define   LPAIF_RDDMA_SET_PER_CNTa__CNT___S                                                0
#define   LPAIF_RDDMA_SET_PER_CNTa___M                                                     0x000FFFFF
#define   LPAIF_RDDMA_SET_PER_CNTa___S                                                     0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT0                                                   (0x07710424)
#define   LPAIF_RDDMA_SET_PER_CNT0___RWC                                                   QCSR_REG_WO
#define   LPAIF_RDDMA_SET_PER_CNT0__CNT___M                                                0x000FFFFF
#define   LPAIF_RDDMA_SET_PER_CNT0__CNT___S                                                0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT1                                                   (0x07711424)
#define   LPAIF_RDDMA_SET_PER_CNT1___RWC                                                   QCSR_REG_WO
#define   LPAIF_RDDMA_SET_PER_CNT1__CNT___M                                                0x000FFFFF
#define   LPAIF_RDDMA_SET_PER_CNT1__CNT___S                                                0

#define LPASS_LPAIF_RDDMA_STC_LSBa(a)                                         (0x07710428+0x1000*(a))
#define   LPAIF_RDDMA_STC_LSBa_aMIN                            0
#define   LPAIF_RDDMA_STC_LSBa_aMAX                            1
#define   LPAIF_RDDMA_STC_LSBa_ELEM                            2
#define   LPAIF_RDDMA_STC_LSBa___RWC                                                       QCSR_REG_RO
#define   LPAIF_RDDMA_STC_LSBa___POR                                                       0x00000000
#define   LPAIF_RDDMA_STC_LSBa__STC_LSB___M                                                0xFFFFFFFF
#define   LPAIF_RDDMA_STC_LSBa__STC_LSB___S                                                0
#define   LPAIF_RDDMA_STC_LSBa___M                                                         0xFFFFFFFF
#define   LPAIF_RDDMA_STC_LSBa___S                                                         0
#define LPASS_LPAIF_RDDMA_STC_LSB0                                                       (0x07710428)
#define   LPAIF_RDDMA_STC_LSB0___RWC                                                       QCSR_REG_RO
#define   LPAIF_RDDMA_STC_LSB0__STC_LSB___M                                                0xFFFFFFFF
#define   LPAIF_RDDMA_STC_LSB0__STC_LSB___S                                                0
#define LPASS_LPAIF_RDDMA_STC_LSB1                                                       (0x07711428)
#define   LPAIF_RDDMA_STC_LSB1___RWC                                                       QCSR_REG_RO
#define   LPAIF_RDDMA_STC_LSB1__STC_LSB___M                                                0xFFFFFFFF
#define   LPAIF_RDDMA_STC_LSB1__STC_LSB___S                                                0

#define LPASS_LPAIF_RDDMA_STC_MSBa(a)                                         (0x0771042C+0x1000*(a))
#define   LPAIF_RDDMA_STC_MSBa_aMIN                            0
#define   LPAIF_RDDMA_STC_MSBa_aMAX                            1
#define   LPAIF_RDDMA_STC_MSBa_ELEM                            2
#define   LPAIF_RDDMA_STC_MSBa___RWC                                                       QCSR_REG_RO
#define   LPAIF_RDDMA_STC_MSBa___POR                                                       0x00000000
#define   LPAIF_RDDMA_STC_MSBa__STC_MSB___M                                                0x00FFFFFF
#define   LPAIF_RDDMA_STC_MSBa__STC_MSB___S                                                0
#define   LPAIF_RDDMA_STC_MSBa___M                                                         0x00FFFFFF
#define   LPAIF_RDDMA_STC_MSBa___S                                                         0
#define LPASS_LPAIF_RDDMA_STC_MSB0                                                       (0x0771042C)
#define   LPAIF_RDDMA_STC_MSB0___RWC                                                       QCSR_REG_RO
#define   LPAIF_RDDMA_STC_MSB0__STC_MSB___M                                                0x00FFFFFF
#define   LPAIF_RDDMA_STC_MSB0__STC_MSB___S                                                0
#define LPASS_LPAIF_RDDMA_STC_MSB1                                                       (0x0771142C)
#define   LPAIF_RDDMA_STC_MSB1___RWC                                                       QCSR_REG_RO
#define   LPAIF_RDDMA_STC_MSB1__STC_MSB___M                                                0x00FFFFFF
#define   LPAIF_RDDMA_STC_MSB1__STC_MSB___S                                                0

#define LPASS_LPAIF_RDDMA_PERa(a)                                             (0x07710430+0x1000*(a))
#define   LPAIF_RDDMA_PERa_aMIN                                0
#define   LPAIF_RDDMA_PERa_aMAX                                1
#define   LPAIF_RDDMA_PERa_ELEM                                2
#define   LPAIF_RDDMA_PERa___RWC                                                           QCSR_REG_RO
#define   LPAIF_RDDMA_PERa___POR                                                           0x00000000
#define   LPAIF_RDDMA_PERa__PERIOD_UPDATE___M                                              0x00000010
#define   LPAIF_RDDMA_PERa__PERIOD_UPDATE___S                                              4
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO___M                                                0x0000000F
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO___S                                                0
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_0                                            0x0
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_1                                            0x1
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_2                                            0x2
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_3                                            0x3
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_4                                            0x4
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_5                                            0x5
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_6                                            0x6
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_7                                            0x7
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_8                                            0x8
#define   LPAIF_RDDMA_PERa___M                                                             0x0000001F
#define   LPAIF_RDDMA_PERa___S                                                             0
#define LPASS_LPAIF_RDDMA_PER0                                                           (0x07710430)
#define   LPAIF_RDDMA_PER0___RWC                                                           QCSR_REG_RO
#define   LPAIF_RDDMA_PER0__PERIOD_UPDATE___M                                              0x00000010
#define   LPAIF_RDDMA_PER0__PERIOD_UPDATE___S                                              4
#define   LPAIF_RDDMA_PER0__PERIOD_FIFO___M                                                0x0000000F
#define   LPAIF_RDDMA_PER0__PERIOD_FIFO___S                                                0
#define LPASS_LPAIF_RDDMA_PER1                                                           (0x07711430)
#define   LPAIF_RDDMA_PER1___RWC                                                           QCSR_REG_RO
#define   LPAIF_RDDMA_PER1__PERIOD_UPDATE___M                                              0x00000010
#define   LPAIF_RDDMA_PER1__PERIOD_UPDATE___S                                              4
#define   LPAIF_RDDMA_PER1__PERIOD_FIFO___M                                                0x0000000F
#define   LPAIF_RDDMA_PER1__PERIOD_FIFO___S                                                0

#define LPASS_LPAIF_RDDMA_PERCLRa(a)                                          (0x07710434+0x1000*(a))
#define   LPAIF_RDDMA_PERCLRa_aMIN                             0
#define   LPAIF_RDDMA_PERCLRa_aMAX                             1
#define   LPAIF_RDDMA_PERCLRa_ELEM                             2
#define   LPAIF_RDDMA_PERCLRa___RWC                                                        QCSR_REG_WO
#define   LPAIF_RDDMA_PERCLRa___POR                                                        0x00000000
#define   LPAIF_RDDMA_PERCLRa__PERIOD_CLR___M                                              0x00000001
#define   LPAIF_RDDMA_PERCLRa__PERIOD_CLR___S                                              0
#define   LPAIF_RDDMA_PERCLRa___M                                                          0x00000001
#define   LPAIF_RDDMA_PERCLRa___S                                                          0
#define LPASS_LPAIF_RDDMA_PERCLR0                                                        (0x07710434)
#define   LPAIF_RDDMA_PERCLR0___RWC                                                        QCSR_REG_WO
#define   LPAIF_RDDMA_PERCLR0__PERIOD_CLR___M                                              0x00000001
#define   LPAIF_RDDMA_PERCLR0__PERIOD_CLR___S                                              0
#define LPASS_LPAIF_RDDMA_PERCLR1                                                        (0x07711434)
#define   LPAIF_RDDMA_PERCLR1___RWC                                                        QCSR_REG_WO
#define   LPAIF_RDDMA_PERCLR1__PERIOD_CLR___M                                              0x00000001
#define   LPAIF_RDDMA_PERCLR1__PERIOD_CLR___S                                              0

#define LPASS_LPAIF_WRDMA_CTLa(a)                                             (0x07713000+0x1000*(a))
#define   LPAIF_WRDMA_CTLa_aMIN                                0
#define   LPAIF_WRDMA_CTLa_aMAX                                1
#define   LPAIF_WRDMA_CTLa_ELEM                                2
#define   LPAIF_WRDMA_CTLa___RWC                                                           QCSR_REG_RW
#define   LPAIF_WRDMA_CTLa___POR                                                           0x00000000
#define   LPAIF_WRDMA_CTLa__RESET___M                                                      0x80000000
#define   LPAIF_WRDMA_CTLa__RESET___S                                                      31
#define   LPAIF_WRDMA_CTLa__RESET__DISABLE                                                 0x0
#define   LPAIF_WRDMA_CTLa__RESET__ENABLE                                                  0x1
#define   LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK___M                                              0x00001000
#define   LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK___S                                              12
#define   LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK__OFF                                             0x0
#define   LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK__ON                                              0x1
#define   LPAIF_WRDMA_CTLa__BURST_EN___M                                                   0x00000800
#define   LPAIF_WRDMA_CTLa__BURST_EN___S                                                   11
#define   LPAIF_WRDMA_CTLa__BURST_EN__SINGLE                                               0x0
#define   LPAIF_WRDMA_CTLa__BURST_EN__INCR4                                                0x1
#define   LPAIF_WRDMA_CTLa__WPSCNT___M                                                     0x00000700
#define   LPAIF_WRDMA_CTLa__WPSCNT___S                                                     8
#define   LPAIF_WRDMA_CTLa__WPSCNT__ONE                                                    0x0
#define   LPAIF_WRDMA_CTLa__WPSCNT__TWO                                                    0x1
#define   LPAIF_WRDMA_CTLa__WPSCNT__THREE                                                  0x2
#define   LPAIF_WRDMA_CTLa__WPSCNT__FOUR                                                   0x3
#define   LPAIF_WRDMA_CTLa__WPSCNT__SIX                                                    0x5
#define   LPAIF_WRDMA_CTLa__WPSCNT__EIGHT                                                  0x7
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF___M                                                 0x000000F0
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF___S                                                 4
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__NONE                                               0x0
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__PRI_MI2S                                           0x1
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__SEC_MI2S                                           0x2
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__TER_MI2S                                           0x3
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__QUA_MI2S                                           0x4
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__MIXOUT                                             0x6
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__PCM                                                0x7
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__SEC_PCM                                            0x8
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH0                                       0x9
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH1                                       0xA
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH2                                       0xB
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH3                                       0xC
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH4                                       0xD
#define   LPAIF_WRDMA_CTLa__FIFO_WATERMRK___M                                              0x0000000E
#define   LPAIF_WRDMA_CTLa__FIFO_WATERMRK___S                                              1
#define   LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_1                                          0x0
#define   LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_2                                          0x1
#define   LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_3                                          0x2
#define   LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_4                                          0x3
#define   LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_5                                          0x4
#define   LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_6                                          0x5
#define   LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_7                                          0x6
#define   LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_8                                          0x7
#define   LPAIF_WRDMA_CTLa__ENABLE___M                                                     0x00000001
#define   LPAIF_WRDMA_CTLa__ENABLE___S                                                     0
#define   LPAIF_WRDMA_CTLa__ENABLE__OFF                                                    0x0
#define   LPAIF_WRDMA_CTLa__ENABLE__ON                                                     0x1
#define   LPAIF_WRDMA_CTLa___M                                                             0xFFFFFFFF
#define   LPAIF_WRDMA_CTLa___S                                                             0
#define LPASS_LPAIF_WRDMA_CTL0                                                           (0x07713000)
#define   LPAIF_WRDMA_CTL0___RWC                                                           QCSR_REG_RW
#define   LPAIF_WRDMA_CTL0__RESET___M                                                      0x80000000
#define   LPAIF_WRDMA_CTL0__RESET___S                                                      31
#define   LPAIF_WRDMA_CTL0__DYNAMIC_CLOCK___M                                              0x00001000
#define   LPAIF_WRDMA_CTL0__DYNAMIC_CLOCK___S                                              12
#define   LPAIF_WRDMA_CTL0__BURST_EN___M                                                   0x00000800
#define   LPAIF_WRDMA_CTL0__BURST_EN___S                                                   11
#define   LPAIF_WRDMA_CTL0__WPSCNT___M                                                     0x00000700
#define   LPAIF_WRDMA_CTL0__WPSCNT___S                                                     8
#define   LPAIF_WRDMA_CTL0__AUDIO_INTF___M                                                 0x000000F0
#define   LPAIF_WRDMA_CTL0__AUDIO_INTF___S                                                 4
#define   LPAIF_WRDMA_CTL0__FIFO_WATERMRK___M                                              0x0000000E
#define   LPAIF_WRDMA_CTL0__FIFO_WATERMRK___S                                              1
#define   LPAIF_WRDMA_CTL0__ENABLE___M                                                     0x00000001
#define   LPAIF_WRDMA_CTL0__ENABLE___S                                                     0
#define LPASS_LPAIF_WRDMA_CTL1                                                           (0x07714000)
#define   LPAIF_WRDMA_CTL1___RWC                                                           QCSR_REG_RW
#define   LPAIF_WRDMA_CTL1__RESET___M                                                      0x80000000
#define   LPAIF_WRDMA_CTL1__RESET___S                                                      31
#define   LPAIF_WRDMA_CTL1__DYNAMIC_CLOCK___M                                              0x00001000
#define   LPAIF_WRDMA_CTL1__DYNAMIC_CLOCK___S                                              12
#define   LPAIF_WRDMA_CTL1__BURST_EN___M                                                   0x00000800
#define   LPAIF_WRDMA_CTL1__BURST_EN___S                                                   11
#define   LPAIF_WRDMA_CTL1__WPSCNT___M                                                     0x00000700
#define   LPAIF_WRDMA_CTL1__WPSCNT___S                                                     8
#define   LPAIF_WRDMA_CTL1__AUDIO_INTF___M                                                 0x000000F0
#define   LPAIF_WRDMA_CTL1__AUDIO_INTF___S                                                 4
#define   LPAIF_WRDMA_CTL1__FIFO_WATERMRK___M                                              0x0000000E
#define   LPAIF_WRDMA_CTL1__FIFO_WATERMRK___S                                              1
#define   LPAIF_WRDMA_CTL1__ENABLE___M                                                     0x00000001
#define   LPAIF_WRDMA_CTL1__ENABLE___S                                                     0

#define LPASS_LPAIF_WRDMA_BASEa(a)                                            (0x07713004+0x1000*(a))
#define   LPAIF_WRDMA_BASEa_aMIN                               0
#define   LPAIF_WRDMA_BASEa_aMAX                               1
#define   LPAIF_WRDMA_BASEa_ELEM                               2
#define   LPAIF_WRDMA_BASEa___RWC                                                          QCSR_REG_RW
#define   LPAIF_WRDMA_BASEa___POR                                                          0x00000000
#define   LPAIF_WRDMA_BASEa__BASE_ADDR___M                                                 0xFFFFFFF0
#define   LPAIF_WRDMA_BASEa__BASE_ADDR___S                                                 4
#define   LPAIF_WRDMA_BASEa___M                                                            0xFFFFFFF0
#define   LPAIF_WRDMA_BASEa___S                                                            4
#define LPASS_LPAIF_WRDMA_BASE0                                                          (0x07713004)
#define   LPAIF_WRDMA_BASE0___RWC                                                          QCSR_REG_RW
#define   LPAIF_WRDMA_BASE0__BASE_ADDR___M                                                 0xFFFFFFF0
#define   LPAIF_WRDMA_BASE0__BASE_ADDR___S                                                 4
#define LPASS_LPAIF_WRDMA_BASE1                                                          (0x07714004)
#define   LPAIF_WRDMA_BASE1___RWC                                                          QCSR_REG_RW
#define   LPAIF_WRDMA_BASE1__BASE_ADDR___M                                                 0xFFFFFFF0
#define   LPAIF_WRDMA_BASE1__BASE_ADDR___S                                                 4

#define LPASS_LPAIF_WRDMA_BUFF_LENa(a)                                        (0x07713008+0x1000*(a))
#define   LPAIF_WRDMA_BUFF_LENa_aMIN                           0
#define   LPAIF_WRDMA_BUFF_LENa_aMAX                           1
#define   LPAIF_WRDMA_BUFF_LENa_ELEM                           2
#define   LPAIF_WRDMA_BUFF_LENa___RWC                                                      QCSR_REG_RW
#define   LPAIF_WRDMA_BUFF_LENa___POR                                                      0x00000000
#define   LPAIF_WRDMA_BUFF_LENa__LENGTH___M                                                0x000FFFFC
#define   LPAIF_WRDMA_BUFF_LENa__LENGTH___S                                                2
#define   LPAIF_WRDMA_BUFF_LENa___M                                                        0x000FFFFC
#define   LPAIF_WRDMA_BUFF_LENa___S                                                        2
#define LPASS_LPAIF_WRDMA_BUFF_LEN0                                                      (0x07713008)
#define   LPAIF_WRDMA_BUFF_LEN0___RWC                                                      QCSR_REG_RW
#define   LPAIF_WRDMA_BUFF_LEN0__LENGTH___M                                                0x000FFFFC
#define   LPAIF_WRDMA_BUFF_LEN0__LENGTH___S                                                2
#define LPASS_LPAIF_WRDMA_BUFF_LEN1                                                      (0x07714008)
#define   LPAIF_WRDMA_BUFF_LEN1___RWC                                                      QCSR_REG_RW
#define   LPAIF_WRDMA_BUFF_LEN1__LENGTH___M                                                0x000FFFFC
#define   LPAIF_WRDMA_BUFF_LEN1__LENGTH___S                                                2

#define LPASS_LPAIF_WRDMA_CURR_ADDRa(a)                                       (0x0771300C+0x1000*(a))
#define   LPAIF_WRDMA_CURR_ADDRa_aMIN                          0
#define   LPAIF_WRDMA_CURR_ADDRa_aMAX                          1
#define   LPAIF_WRDMA_CURR_ADDRa_ELEM                          2
#define   LPAIF_WRDMA_CURR_ADDRa___RWC                                                     QCSR_REG_RO
#define   LPAIF_WRDMA_CURR_ADDRa___POR                                                     0x00000000
#define   LPAIF_WRDMA_CURR_ADDRa__ADDR___M                                                 0xFFFFFFFF
#define   LPAIF_WRDMA_CURR_ADDRa__ADDR___S                                                 0
#define   LPAIF_WRDMA_CURR_ADDRa___M                                                       0xFFFFFFFF
#define   LPAIF_WRDMA_CURR_ADDRa___S                                                       0
#define LPASS_LPAIF_WRDMA_CURR_ADDR0                                                     (0x0771300C)
#define   LPAIF_WRDMA_CURR_ADDR0___RWC                                                     QCSR_REG_RO
#define   LPAIF_WRDMA_CURR_ADDR0__ADDR___M                                                 0xFFFFFFFF
#define   LPAIF_WRDMA_CURR_ADDR0__ADDR___S                                                 0
#define LPASS_LPAIF_WRDMA_CURR_ADDR1                                                     (0x0771400C)
#define   LPAIF_WRDMA_CURR_ADDR1___RWC                                                     QCSR_REG_RO
#define   LPAIF_WRDMA_CURR_ADDR1__ADDR___M                                                 0xFFFFFFFF
#define   LPAIF_WRDMA_CURR_ADDR1__ADDR___S                                                 0

#define LPASS_LPAIF_WRDMA_PER_LENa(a)                                         (0x07713010+0x1000*(a))
#define   LPAIF_WRDMA_PER_LENa_aMIN                            0
#define   LPAIF_WRDMA_PER_LENa_aMAX                            1
#define   LPAIF_WRDMA_PER_LENa_ELEM                            2
#define   LPAIF_WRDMA_PER_LENa___RWC                                                       QCSR_REG_RW
#define   LPAIF_WRDMA_PER_LENa___POR                                                       0x00000000
#define   LPAIF_WRDMA_PER_LENa__LENGTH___M                                                 0x000FFFFF
#define   LPAIF_WRDMA_PER_LENa__LENGTH___S                                                 0
#define   LPAIF_WRDMA_PER_LENa___M                                                         0x000FFFFF
#define   LPAIF_WRDMA_PER_LENa___S                                                         0
#define LPASS_LPAIF_WRDMA_PER_LEN0                                                       (0x07713010)
#define   LPAIF_WRDMA_PER_LEN0___RWC                                                       QCSR_REG_RW
#define   LPAIF_WRDMA_PER_LEN0__LENGTH___M                                                 0x000FFFFF
#define   LPAIF_WRDMA_PER_LEN0__LENGTH___S                                                 0
#define LPASS_LPAIF_WRDMA_PER_LEN1                                                       (0x07714010)
#define   LPAIF_WRDMA_PER_LEN1___RWC                                                       QCSR_REG_RW
#define   LPAIF_WRDMA_PER_LEN1__LENGTH___M                                                 0x000FFFFF
#define   LPAIF_WRDMA_PER_LEN1__LENGTH___S                                                 0

#define LPASS_LPAIF_WRDMA_PER_CNTa(a)                                         (0x07713014+0x1000*(a))
#define   LPAIF_WRDMA_PER_CNTa_aMIN                            0
#define   LPAIF_WRDMA_PER_CNTa_aMAX                            1
#define   LPAIF_WRDMA_PER_CNTa_ELEM                            2
#define   LPAIF_WRDMA_PER_CNTa___RWC                                                       QCSR_REG_RO
#define   LPAIF_WRDMA_PER_CNTa___POR                                                       0x00000000
#define   LPAIF_WRDMA_PER_CNTa__FORMAT_ERR___M                                             0x01000000
#define   LPAIF_WRDMA_PER_CNTa__FORMAT_ERR___S                                             24
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT___M                                           0x00F00000
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT___S                                           20
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_0                                       0x0
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_1                                       0x1
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_2                                       0x2
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_3                                       0x3
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_4                                       0x4
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_5                                       0x5
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_6                                       0x6
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_7                                       0x7
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_8                                       0x8
#define   LPAIF_WRDMA_PER_CNTa__PER_CNT___M                                                0x000FFFFF
#define   LPAIF_WRDMA_PER_CNTa__PER_CNT___S                                                0
#define   LPAIF_WRDMA_PER_CNTa___M                                                         0x01FFFFFF
#define   LPAIF_WRDMA_PER_CNTa___S                                                         0
#define LPASS_LPAIF_WRDMA_PER_CNT0                                                       (0x07713014)
#define   LPAIF_WRDMA_PER_CNT0___RWC                                                       QCSR_REG_RO
#define   LPAIF_WRDMA_PER_CNT0__FORMAT_ERR___M                                             0x01000000
#define   LPAIF_WRDMA_PER_CNT0__FORMAT_ERR___S                                             24
#define   LPAIF_WRDMA_PER_CNT0__FIFO_WORDCNT___M                                           0x00F00000
#define   LPAIF_WRDMA_PER_CNT0__FIFO_WORDCNT___S                                           20
#define   LPAIF_WRDMA_PER_CNT0__PER_CNT___M                                                0x000FFFFF
#define   LPAIF_WRDMA_PER_CNT0__PER_CNT___S                                                0
#define LPASS_LPAIF_WRDMA_PER_CNT1                                                       (0x07714014)
#define   LPAIF_WRDMA_PER_CNT1___RWC                                                       QCSR_REG_RO
#define   LPAIF_WRDMA_PER_CNT1__FORMAT_ERR___M                                             0x01000000
#define   LPAIF_WRDMA_PER_CNT1__FORMAT_ERR___S                                             24
#define   LPAIF_WRDMA_PER_CNT1__FIFO_WORDCNT___M                                           0x00F00000
#define   LPAIF_WRDMA_PER_CNT1__FIFO_WORDCNT___S                                           20
#define   LPAIF_WRDMA_PER_CNT1__PER_CNT___M                                                0x000FFFFF
#define   LPAIF_WRDMA_PER_CNT1__PER_CNT___S                                                0

#define LPASS_LPAIF_WRDMA_FRMa(a)                                             (0x07713018+0x1000*(a))
#define   LPAIF_WRDMA_FRMa_aMIN                                0
#define   LPAIF_WRDMA_FRMa_aMAX                                1
#define   LPAIF_WRDMA_FRMa_ELEM                                2
#define   LPAIF_WRDMA_FRMa___RWC                                                           QCSR_REG_RO
#define   LPAIF_WRDMA_FRMa___POR                                                           0x00000000
#define   LPAIF_WRDMA_FRMa__FRAME_EXP_CNT___M                                              0x1E000000
#define   LPAIF_WRDMA_FRMa__FRAME_EXP_CNT___S                                              25
#define   LPAIF_WRDMA_FRMa__FRAME_UPDATE___M                                               0x01000000
#define   LPAIF_WRDMA_FRMa__FRAME_UPDATE___S                                               24
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO___M                                                 0x00F00000
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO___S                                                 20
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_0                                             0x0
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_1                                             0x1
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_2                                             0x2
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_3                                             0x3
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_4                                             0x4
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_5                                             0x5
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_6                                             0x6
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_7                                             0x7
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_8                                             0x8
#define   LPAIF_WRDMA_FRMa__FRAME_CNT___M                                                  0x000FFFFF
#define   LPAIF_WRDMA_FRMa__FRAME_CNT___S                                                  0
#define   LPAIF_WRDMA_FRMa___M                                                             0x1FFFFFFF
#define   LPAIF_WRDMA_FRMa___S                                                             0
#define LPASS_LPAIF_WRDMA_FRM0                                                           (0x07713018)
#define   LPAIF_WRDMA_FRM0___RWC                                                           QCSR_REG_RO
#define   LPAIF_WRDMA_FRM0__FRAME_EXP_CNT___M                                              0x1E000000
#define   LPAIF_WRDMA_FRM0__FRAME_EXP_CNT___S                                              25
#define   LPAIF_WRDMA_FRM0__FRAME_UPDATE___M                                               0x01000000
#define   LPAIF_WRDMA_FRM0__FRAME_UPDATE___S                                               24
#define   LPAIF_WRDMA_FRM0__FRAME_FIFO___M                                                 0x00F00000
#define   LPAIF_WRDMA_FRM0__FRAME_FIFO___S                                                 20
#define   LPAIF_WRDMA_FRM0__FRAME_CNT___M                                                  0x000FFFFF
#define   LPAIF_WRDMA_FRM0__FRAME_CNT___S                                                  0
#define LPASS_LPAIF_WRDMA_FRM1                                                           (0x07714018)
#define   LPAIF_WRDMA_FRM1___RWC                                                           QCSR_REG_RO
#define   LPAIF_WRDMA_FRM1__FRAME_EXP_CNT___M                                              0x1E000000
#define   LPAIF_WRDMA_FRM1__FRAME_EXP_CNT___S                                              25
#define   LPAIF_WRDMA_FRM1__FRAME_UPDATE___M                                               0x01000000
#define   LPAIF_WRDMA_FRM1__FRAME_UPDATE___S                                               24
#define   LPAIF_WRDMA_FRM1__FRAME_FIFO___M                                                 0x00F00000
#define   LPAIF_WRDMA_FRM1__FRAME_FIFO___S                                                 20
#define   LPAIF_WRDMA_FRM1__FRAME_CNT___M                                                  0x000FFFFF
#define   LPAIF_WRDMA_FRM1__FRAME_CNT___S                                                  0

#define LPASS_LPAIF_WRDMA_FRMCLRa(a)                                          (0x0771301C+0x1000*(a))
#define   LPAIF_WRDMA_FRMCLRa_aMIN                             0
#define   LPAIF_WRDMA_FRMCLRa_aMAX                             1
#define   LPAIF_WRDMA_FRMCLRa_ELEM                             2
#define   LPAIF_WRDMA_FRMCLRa___RWC                                                        QCSR_REG_WO
#define   LPAIF_WRDMA_FRMCLRa___POR                                                        0x00000000
#define   LPAIF_WRDMA_FRMCLRa__FRAME_CLR___M                                               0x00000001
#define   LPAIF_WRDMA_FRMCLRa__FRAME_CLR___S                                               0
#define   LPAIF_WRDMA_FRMCLRa___M                                                          0x00000001
#define   LPAIF_WRDMA_FRMCLRa___S                                                          0
#define LPASS_LPAIF_WRDMA_FRMCLR0                                                        (0x0771301C)
#define   LPAIF_WRDMA_FRMCLR0___RWC                                                        QCSR_REG_WO
#define   LPAIF_WRDMA_FRMCLR0__FRAME_CLR___M                                               0x00000001
#define   LPAIF_WRDMA_FRMCLR0__FRAME_CLR___S                                               0
#define LPASS_LPAIF_WRDMA_FRMCLR1                                                        (0x0771401C)
#define   LPAIF_WRDMA_FRMCLR1___RWC                                                        QCSR_REG_WO
#define   LPAIF_WRDMA_FRMCLR1__FRAME_CLR___M                                               0x00000001
#define   LPAIF_WRDMA_FRMCLR1__FRAME_CLR___S                                               0

#define LPASS_LPAIF_WRDMA_SET_BUFF_CNTa(a)                                    (0x07713020+0x1000*(a))
#define   LPAIF_WRDMA_SET_BUFF_CNTa_aMIN                       0
#define   LPAIF_WRDMA_SET_BUFF_CNTa_aMAX                       1
#define   LPAIF_WRDMA_SET_BUFF_CNTa_ELEM                       2
#define   LPAIF_WRDMA_SET_BUFF_CNTa___RWC                                                  QCSR_REG_WO
#define   LPAIF_WRDMA_SET_BUFF_CNTa___POR                                                  0x00000000
#define   LPAIF_WRDMA_SET_BUFF_CNTa__CNT___M                                               0x000FFFFF
#define   LPAIF_WRDMA_SET_BUFF_CNTa__CNT___S                                               0
#define   LPAIF_WRDMA_SET_BUFF_CNTa___M                                                    0x000FFFFF
#define   LPAIF_WRDMA_SET_BUFF_CNTa___S                                                    0
#define LPASS_LPAIF_WRDMA_SET_BUFF_CNT0                                                  (0x07713020)
#define   LPAIF_WRDMA_SET_BUFF_CNT0___RWC                                                  QCSR_REG_WO
#define   LPAIF_WRDMA_SET_BUFF_CNT0__CNT___M                                               0x000FFFFF
#define   LPAIF_WRDMA_SET_BUFF_CNT0__CNT___S                                               0
#define LPASS_LPAIF_WRDMA_SET_BUFF_CNT1                                                  (0x07714020)
#define   LPAIF_WRDMA_SET_BUFF_CNT1___RWC                                                  QCSR_REG_WO
#define   LPAIF_WRDMA_SET_BUFF_CNT1__CNT___M                                               0x000FFFFF
#define   LPAIF_WRDMA_SET_BUFF_CNT1__CNT___S                                               0

#define LPASS_LPAIF_WRDMA_SET_PER_CNTa(a)                                     (0x07713024+0x1000*(a))
#define   LPAIF_WRDMA_SET_PER_CNTa_aMIN                        0
#define   LPAIF_WRDMA_SET_PER_CNTa_aMAX                        1
#define   LPAIF_WRDMA_SET_PER_CNTa_ELEM                        2
#define   LPAIF_WRDMA_SET_PER_CNTa___RWC                                                   QCSR_REG_WO
#define   LPAIF_WRDMA_SET_PER_CNTa___POR                                                   0x00000000
#define   LPAIF_WRDMA_SET_PER_CNTa__CNT___M                                                0x000FFFFF
#define   LPAIF_WRDMA_SET_PER_CNTa__CNT___S                                                0
#define   LPAIF_WRDMA_SET_PER_CNTa___M                                                     0x000FFFFF
#define   LPAIF_WRDMA_SET_PER_CNTa___S                                                     0
#define LPASS_LPAIF_WRDMA_SET_PER_CNT0                                                   (0x07713024)
#define   LPAIF_WRDMA_SET_PER_CNT0___RWC                                                   QCSR_REG_WO
#define   LPAIF_WRDMA_SET_PER_CNT0__CNT___M                                                0x000FFFFF
#define   LPAIF_WRDMA_SET_PER_CNT0__CNT___S                                                0
#define LPASS_LPAIF_WRDMA_SET_PER_CNT1                                                   (0x07714024)
#define   LPAIF_WRDMA_SET_PER_CNT1___RWC                                                   QCSR_REG_WO
#define   LPAIF_WRDMA_SET_PER_CNT1__CNT___M                                                0x000FFFFF
#define   LPAIF_WRDMA_SET_PER_CNT1__CNT___S                                                0

#define LPASS_LPAIF_WRDMA_STC_LSBa(a)                                         (0x07713028+0x1000*(a))
#define   LPAIF_WRDMA_STC_LSBa_aMIN                            0
#define   LPAIF_WRDMA_STC_LSBa_aMAX                            1
#define   LPAIF_WRDMA_STC_LSBa_ELEM                            2
#define   LPAIF_WRDMA_STC_LSBa___RWC                                                       QCSR_REG_RO
#define   LPAIF_WRDMA_STC_LSBa___POR                                                       0x00000000
#define   LPAIF_WRDMA_STC_LSBa__STC_LSB___M                                                0xFFFFFFFF
#define   LPAIF_WRDMA_STC_LSBa__STC_LSB___S                                                0
#define   LPAIF_WRDMA_STC_LSBa___M                                                         0xFFFFFFFF
#define   LPAIF_WRDMA_STC_LSBa___S                                                         0
#define LPASS_LPAIF_WRDMA_STC_LSB0                                                       (0x07713028)
#define   LPAIF_WRDMA_STC_LSB0___RWC                                                       QCSR_REG_RO
#define   LPAIF_WRDMA_STC_LSB0__STC_LSB___M                                                0xFFFFFFFF
#define   LPAIF_WRDMA_STC_LSB0__STC_LSB___S                                                0
#define LPASS_LPAIF_WRDMA_STC_LSB1                                                       (0x07714028)
#define   LPAIF_WRDMA_STC_LSB1___RWC                                                       QCSR_REG_RO
#define   LPAIF_WRDMA_STC_LSB1__STC_LSB___M                                                0xFFFFFFFF
#define   LPAIF_WRDMA_STC_LSB1__STC_LSB___S                                                0

#define LPASS_LPAIF_WRDMA_STC_MSBa(a)                                         (0x0771302C+0x1000*(a))
#define   LPAIF_WRDMA_STC_MSBa_aMIN                            0
#define   LPAIF_WRDMA_STC_MSBa_aMAX                            1
#define   LPAIF_WRDMA_STC_MSBa_ELEM                            2
#define   LPAIF_WRDMA_STC_MSBa___RWC                                                       QCSR_REG_RO
#define   LPAIF_WRDMA_STC_MSBa___POR                                                       0x00000000
#define   LPAIF_WRDMA_STC_MSBa__STC_MSB___M                                                0x00FFFFFF
#define   LPAIF_WRDMA_STC_MSBa__STC_MSB___S                                                0
#define   LPAIF_WRDMA_STC_MSBa___M                                                         0x00FFFFFF
#define   LPAIF_WRDMA_STC_MSBa___S                                                         0
#define LPASS_LPAIF_WRDMA_STC_MSB0                                                       (0x0771302C)
#define   LPAIF_WRDMA_STC_MSB0___RWC                                                       QCSR_REG_RO
#define   LPAIF_WRDMA_STC_MSB0__STC_MSB___M                                                0x00FFFFFF
#define   LPAIF_WRDMA_STC_MSB0__STC_MSB___S                                                0
#define LPASS_LPAIF_WRDMA_STC_MSB1                                                       (0x0771402C)
#define   LPAIF_WRDMA_STC_MSB1___RWC                                                       QCSR_REG_RO
#define   LPAIF_WRDMA_STC_MSB1__STC_MSB___M                                                0x00FFFFFF
#define   LPAIF_WRDMA_STC_MSB1__STC_MSB___S                                                0

#define LPASS_LPAIF_WRDMA_PERa(a)                                             (0x07713030+0x1000*(a))
#define   LPAIF_WRDMA_PERa_aMIN                                0
#define   LPAIF_WRDMA_PERa_aMAX                                1
#define   LPAIF_WRDMA_PERa_ELEM                                2
#define   LPAIF_WRDMA_PERa___RWC                                                           QCSR_REG_RO
#define   LPAIF_WRDMA_PERa___POR                                                           0x00000000
#define   LPAIF_WRDMA_PERa__PERIOD_UPDATE___M                                              0x00000010
#define   LPAIF_WRDMA_PERa__PERIOD_UPDATE___S                                              4
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO___M                                                0x0000000F
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO___S                                                0
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_0                                            0x0
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_1                                            0x1
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_2                                            0x2
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_3                                            0x3
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_4                                            0x4
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_5                                            0x5
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_6                                            0x6
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_7                                            0x7
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_8                                            0x8
#define   LPAIF_WRDMA_PERa___M                                                             0x0000001F
#define   LPAIF_WRDMA_PERa___S                                                             0
#define LPASS_LPAIF_WRDMA_PER0                                                           (0x07713030)
#define   LPAIF_WRDMA_PER0___RWC                                                           QCSR_REG_RO
#define   LPAIF_WRDMA_PER0__PERIOD_UPDATE___M                                              0x00000010
#define   LPAIF_WRDMA_PER0__PERIOD_UPDATE___S                                              4
#define   LPAIF_WRDMA_PER0__PERIOD_FIFO___M                                                0x0000000F
#define   LPAIF_WRDMA_PER0__PERIOD_FIFO___S                                                0
#define LPASS_LPAIF_WRDMA_PER1                                                           (0x07714030)
#define   LPAIF_WRDMA_PER1___RWC                                                           QCSR_REG_RO
#define   LPAIF_WRDMA_PER1__PERIOD_UPDATE___M                                              0x00000010
#define   LPAIF_WRDMA_PER1__PERIOD_UPDATE___S                                              4
#define   LPAIF_WRDMA_PER1__PERIOD_FIFO___M                                                0x0000000F
#define   LPAIF_WRDMA_PER1__PERIOD_FIFO___S                                                0

#define LPASS_LPAIF_WRDMA_PERCLRa(a)                                          (0x07713034+0x1000*(a))
#define   LPAIF_WRDMA_PERCLRa_aMIN                             0
#define   LPAIF_WRDMA_PERCLRa_aMAX                             1
#define   LPAIF_WRDMA_PERCLRa_ELEM                             2
#define   LPAIF_WRDMA_PERCLRa___RWC                                                        QCSR_REG_WO
#define   LPAIF_WRDMA_PERCLRa___POR                                                        0x00000000
#define   LPAIF_WRDMA_PERCLRa__PERIOD_CLR___M                                              0x00000001
#define   LPAIF_WRDMA_PERCLRa__PERIOD_CLR___S                                              0
#define   LPAIF_WRDMA_PERCLRa___M                                                          0x00000001
#define   LPAIF_WRDMA_PERCLRa___S                                                          0
#define LPASS_LPAIF_WRDMA_PERCLR0                                                        (0x07713034)
#define   LPAIF_WRDMA_PERCLR0___RWC                                                        QCSR_REG_WO
#define   LPAIF_WRDMA_PERCLR0__PERIOD_CLR___M                                              0x00000001
#define   LPAIF_WRDMA_PERCLR0__PERIOD_CLR___S                                              0
#define LPASS_LPAIF_WRDMA_PERCLR1                                                        (0x07714034)
#define   LPAIF_WRDMA_PERCLR1___RWC                                                        QCSR_REG_WO
#define   LPAIF_WRDMA_PERCLR1__PERIOD_CLR___M                                              0x00000001
#define   LPAIF_WRDMA_PERCLR1__PERIOD_CLR___S                                              0


#define LPASS_LPASS_LPM_BASE                                                                (0x07718000)


#define LPASS_CODEC_CORE_BASE                                                               (0x0771C000)

#define LPASS_CDC_CLK_RX_RESET_CTL                                                       (0x0771C000)
#define   LPASS_CDC_CLK_RX_RESET_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_CLK_RX_RESET_CTL___POR                                                 0x00000000
#define   LPASS_CDC_CLK_RX_RESET_CTL__RX3_RESET___M                                        0x00000004
#define   LPASS_CDC_CLK_RX_RESET_CTL__RX3_RESET___S                                        2
#define   LPASS_CDC_CLK_RX_RESET_CTL__RX3_RESET__DISABLE                                   0x0
#define   LPASS_CDC_CLK_RX_RESET_CTL__RX3_RESET__ENABLE                                    0x1
#define   LPASS_CDC_CLK_RX_RESET_CTL__RX2_RESET___M                                        0x00000002
#define   LPASS_CDC_CLK_RX_RESET_CTL__RX2_RESET___S                                        1
#define   LPASS_CDC_CLK_RX_RESET_CTL__RX2_RESET__DISABLE                                   0x0
#define   LPASS_CDC_CLK_RX_RESET_CTL__RX2_RESET__ENABLE                                    0x1
#define   LPASS_CDC_CLK_RX_RESET_CTL__RX1_RESET___M                                        0x00000001
#define   LPASS_CDC_CLK_RX_RESET_CTL__RX1_RESET___S                                        0
#define   LPASS_CDC_CLK_RX_RESET_CTL__RX1_RESET__DISABLE                                   0x0
#define   LPASS_CDC_CLK_RX_RESET_CTL__RX1_RESET__ENABLE                                    0x1
#define   LPASS_CDC_CLK_RX_RESET_CTL___M                                                   0x00000007
#define   LPASS_CDC_CLK_RX_RESET_CTL___S                                                   0

#define LPASS_CDC_CLK_TX_RESET_B1_CTL                                                    (0x0771C004)
#define   LPASS_CDC_CLK_TX_RESET_B1_CTL___RWC                                              QCSR_REG_RW
#define   LPASS_CDC_CLK_TX_RESET_B1_CTL___POR                                              0x00000000
#define   LPASS_CDC_CLK_TX_RESET_B1_CTL__TX4_RESET___M                                     0x00000008
#define   LPASS_CDC_CLK_TX_RESET_B1_CTL__TX4_RESET___S                                     3
#define   LPASS_CDC_CLK_TX_RESET_B1_CTL__TX4_RESET__DISABLE                                0x0
#define   LPASS_CDC_CLK_TX_RESET_B1_CTL__TX4_RESET__ENABLE                                 0x1
#define   LPASS_CDC_CLK_TX_RESET_B1_CTL__TX3_RESET___M                                     0x00000004
#define   LPASS_CDC_CLK_TX_RESET_B1_CTL__TX3_RESET___S                                     2
#define   LPASS_CDC_CLK_TX_RESET_B1_CTL__TX3_RESET__DISABLE                                0x0
#define   LPASS_CDC_CLK_TX_RESET_B1_CTL__TX3_RESET__ENABLE                                 0x1
#define   LPASS_CDC_CLK_TX_RESET_B1_CTL__TX2_RESET___M                                     0x00000002
#define   LPASS_CDC_CLK_TX_RESET_B1_CTL__TX2_RESET___S                                     1
#define   LPASS_CDC_CLK_TX_RESET_B1_CTL__TX2_RESET__DISABLE                                0x0
#define   LPASS_CDC_CLK_TX_RESET_B1_CTL__TX2_RESET__ENABLE                                 0x1
#define   LPASS_CDC_CLK_TX_RESET_B1_CTL__TX1_RESET___M                                     0x00000001
#define   LPASS_CDC_CLK_TX_RESET_B1_CTL__TX1_RESET___S                                     0
#define   LPASS_CDC_CLK_TX_RESET_B1_CTL__TX1_RESET__DISABLE                                0x0
#define   LPASS_CDC_CLK_TX_RESET_B1_CTL__TX1_RESET__ENABLE                                 0x1
#define   LPASS_CDC_CLK_TX_RESET_B1_CTL___M                                                0x0000000F
#define   LPASS_CDC_CLK_TX_RESET_B1_CTL___S                                                0

#define LPASS_CDC_CLK_DMIC_B1_CTL                                                        (0x0771C008)
#define   LPASS_CDC_CLK_DMIC_B1_CTL___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_CLK_DMIC_B1_CTL___POR                                                  0x00000000
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC2_CLK_SEL___M                                     0x000000E0
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC2_CLK_SEL___S                                     5
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC2_CLK_SEL__DIV2                                   0x0
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC2_CLK_SEL__DIV3                                   0x1
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC2_CLK_SEL__DIV4                                   0x2
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC2_CLK_SEL__DIV6                                   0x3
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC2_CLK_SEL__DIV16                                  0x4
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC2_CLK_EN___M                                      0x00000010
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC2_CLK_EN___S                                      4
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC2_CLK_EN__DISABLE                                 0x0
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC2_CLK_EN__ENABLE                                  0x1
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC1_CLK_SEL___M                                     0x0000000E
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC1_CLK_SEL___S                                     1
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC1_CLK_SEL__DIV2                                   0x0
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC1_CLK_SEL__DIV3                                   0x1
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC1_CLK_SEL__DIV4                                   0x2
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC1_CLK_SEL__DIV6                                   0x3
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC1_CLK_SEL__DIV16                                  0x4
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC1_CLK_EN___M                                      0x00000001
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC1_CLK_EN___S                                      0
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC1_CLK_EN__DISABLE                                 0x0
#define   LPASS_CDC_CLK_DMIC_B1_CTL__DMIC1_CLK_EN__ENABLE                                  0x1
#define   LPASS_CDC_CLK_DMIC_B1_CTL___M                                                    0x000000FF
#define   LPASS_CDC_CLK_DMIC_B1_CTL___S                                                    0

#define LPASS_CDC_CLK_RX_I2S_CTL                                                         (0x0771C00C)
#define   LPASS_CDC_CLK_RX_I2S_CTL___RWC                                                   QCSR_REG_RW
#define   LPASS_CDC_CLK_RX_I2S_CTL___POR                                                   0x00000003
#define   LPASS_CDC_CLK_RX_I2S_CTL__RX_I2S_MODE___M                                        0x00000020
#define   LPASS_CDC_CLK_RX_I2S_CTL__RX_I2S_MODE___S                                        5
#define   LPASS_CDC_CLK_RX_I2S_CTL__RX_I2S_MODE__MODE_32                                   0x0
#define   LPASS_CDC_CLK_RX_I2S_CTL__RX_I2S_MODE__MODE_16                                   0x1
#define   LPASS_CDC_CLK_RX_I2S_CTL__RX_I2S_CLK_EN___M                                      0x00000010
#define   LPASS_CDC_CLK_RX_I2S_CTL__RX_I2S_CLK_EN___S                                      4
#define   LPASS_CDC_CLK_RX_I2S_CTL__RX_I2S_CLK_EN__RX_I2S_CLK_DIS                          0x0
#define   LPASS_CDC_CLK_RX_I2S_CTL__RX_I2S_CLK_EN__RX_I2S_CLK_EN                           0x1
#define   LPASS_CDC_CLK_RX_I2S_CTL__RX_I2S_FS_RATE___M                                     0x00000007
#define   LPASS_CDC_CLK_RX_I2S_CTL__RX_I2S_FS_RATE___S                                     0
#define   LPASS_CDC_CLK_RX_I2S_CTL__RX_I2S_FS_RATE__F_8_KHZ                                0x0
#define   LPASS_CDC_CLK_RX_I2S_CTL__RX_I2S_FS_RATE__F_16_KHZ                               0x1
#define   LPASS_CDC_CLK_RX_I2S_CTL__RX_I2S_FS_RATE__F_32_KHZ                               0x2
#define   LPASS_CDC_CLK_RX_I2S_CTL__RX_I2S_FS_RATE__F_48_KHZ                               0x3
#define   LPASS_CDC_CLK_RX_I2S_CTL__RX_I2S_FS_RATE__F_96_KHZ                               0x4
#define   LPASS_CDC_CLK_RX_I2S_CTL__RX_I2S_FS_RATE__F_192_KHZ                              0x5
#define   LPASS_CDC_CLK_RX_I2S_CTL___M                                                     0x0000003F
#define   LPASS_CDC_CLK_RX_I2S_CTL___S                                                     0

#define LPASS_CDC_CLK_TX_I2S_CTL                                                         (0x0771C010)
#define   LPASS_CDC_CLK_TX_I2S_CTL___RWC                                                   QCSR_REG_RW
#define   LPASS_CDC_CLK_TX_I2S_CTL___POR                                                   0x00000003
#define   LPASS_CDC_CLK_TX_I2S_CTL__TX_I2S_MODE___M                                        0x00000020
#define   LPASS_CDC_CLK_TX_I2S_CTL__TX_I2S_MODE___S                                        5
#define   LPASS_CDC_CLK_TX_I2S_CTL__TX_I2S_MODE__MODE_32                                   0x0
#define   LPASS_CDC_CLK_TX_I2S_CTL__TX_I2S_MODE__MODE_16                                   0x1
#define   LPASS_CDC_CLK_TX_I2S_CTL__TX_I2S_CLK_EN___M                                      0x00000010
#define   LPASS_CDC_CLK_TX_I2S_CTL__TX_I2S_CLK_EN___S                                      4
#define   LPASS_CDC_CLK_TX_I2S_CTL__TX_I2S_CLK_EN__TX_I2S_CLK_DIS                          0x0
#define   LPASS_CDC_CLK_TX_I2S_CTL__TX_I2S_CLK_EN__TX_I2S_CLK_EN                           0x1
#define   LPASS_CDC_CLK_TX_I2S_CTL__TX_I2S_FS_RATE___M                                     0x00000007
#define   LPASS_CDC_CLK_TX_I2S_CTL__TX_I2S_FS_RATE___S                                     0
#define   LPASS_CDC_CLK_TX_I2S_CTL__TX_I2S_FS_RATE__F_8_KHZ                                0x0
#define   LPASS_CDC_CLK_TX_I2S_CTL__TX_I2S_FS_RATE__F_16_KHZ                               0x1
#define   LPASS_CDC_CLK_TX_I2S_CTL__TX_I2S_FS_RATE__F_32_KHZ                               0x2
#define   LPASS_CDC_CLK_TX_I2S_CTL__TX_I2S_FS_RATE__F_48_KHZ                               0x3
#define   LPASS_CDC_CLK_TX_I2S_CTL__TX_I2S_FS_RATE__F_96_KHZ                               0x4
#define   LPASS_CDC_CLK_TX_I2S_CTL__TX_I2S_FS_RATE__F_192_KHZ                              0x5
#define   LPASS_CDC_CLK_TX_I2S_CTL___M                                                     0x0000003F
#define   LPASS_CDC_CLK_TX_I2S_CTL___S                                                     0

#define LPASS_CDC_CLK_OTHR_RESET_B1_CTL                                                  (0x0771C014)
#define   LPASS_CDC_CLK_OTHR_RESET_B1_CTL___RWC                                            QCSR_REG_RW
#define   LPASS_CDC_CLK_OTHR_RESET_B1_CTL___POR                                            0x00000000
#define   LPASS_CDC_CLK_OTHR_RESET_B1_CTL__CONN_RESET___M                                  0x00000002
#define   LPASS_CDC_CLK_OTHR_RESET_B1_CTL__CONN_RESET___S                                  1
#define   LPASS_CDC_CLK_OTHR_RESET_B1_CTL__CONN_RESET__DISABLE                             0x0
#define   LPASS_CDC_CLK_OTHR_RESET_B1_CTL__CONN_RESET__ENABLE                              0x1
#define   LPASS_CDC_CLK_OTHR_RESET_B1_CTL___M                                              0x00000002
#define   LPASS_CDC_CLK_OTHR_RESET_B1_CTL___S                                              1

#define LPASS_CDC_CLK_TX_CLK_EN_B1_CTL                                                   (0x0771C018)
#define   LPASS_CDC_CLK_TX_CLK_EN_B1_CTL___RWC                                             QCSR_REG_RW
#define   LPASS_CDC_CLK_TX_CLK_EN_B1_CTL___POR                                             0x00000000
#define   LPASS_CDC_CLK_TX_CLK_EN_B1_CTL__TX4_CLK_EN___M                                   0x00000008
#define   LPASS_CDC_CLK_TX_CLK_EN_B1_CTL__TX4_CLK_EN___S                                   3
#define   LPASS_CDC_CLK_TX_CLK_EN_B1_CTL__TX4_CLK_EN__DISABLE                              0x0
#define   LPASS_CDC_CLK_TX_CLK_EN_B1_CTL__TX4_CLK_EN__ENABLE                               0x1
#define   LPASS_CDC_CLK_TX_CLK_EN_B1_CTL__TX3_CLK_EN___M                                   0x00000004
#define   LPASS_CDC_CLK_TX_CLK_EN_B1_CTL__TX3_CLK_EN___S                                   2
#define   LPASS_CDC_CLK_TX_CLK_EN_B1_CTL__TX3_CLK_EN__DISABLE                              0x0
#define   LPASS_CDC_CLK_TX_CLK_EN_B1_CTL__TX3_CLK_EN__ENABLE                               0x1
#define   LPASS_CDC_CLK_TX_CLK_EN_B1_CTL__TX2_CLK_EN___M                                   0x00000002
#define   LPASS_CDC_CLK_TX_CLK_EN_B1_CTL__TX2_CLK_EN___S                                   1
#define   LPASS_CDC_CLK_TX_CLK_EN_B1_CTL__TX2_CLK_EN__DISABLE                              0x0
#define   LPASS_CDC_CLK_TX_CLK_EN_B1_CTL__TX2_CLK_EN__ENABLE                               0x1
#define   LPASS_CDC_CLK_TX_CLK_EN_B1_CTL__TX1_CLK_EN___M                                   0x00000001
#define   LPASS_CDC_CLK_TX_CLK_EN_B1_CTL__TX1_CLK_EN___S                                   0
#define   LPASS_CDC_CLK_TX_CLK_EN_B1_CTL__TX1_CLK_EN__DISABLE                              0x0
#define   LPASS_CDC_CLK_TX_CLK_EN_B1_CTL__TX1_CLK_EN__ENABLE                               0x1
#define   LPASS_CDC_CLK_TX_CLK_EN_B1_CTL___M                                               0x0000000F
#define   LPASS_CDC_CLK_TX_CLK_EN_B1_CTL___S                                               0

#define LPASS_CDC_CLK_OTHR_CTL                                                           (0x0771C01C)
#define   LPASS_CDC_CLK_OTHR_CTL___RWC                                                     QCSR_REG_RW
#define   LPASS_CDC_CLK_OTHR_CTL___POR                                                     0x00000004
#define   LPASS_CDC_CLK_OTHR_CTL__CONN_CLK_EN___M                                          0x00000004
#define   LPASS_CDC_CLK_OTHR_CTL__CONN_CLK_EN___S                                          2
#define   LPASS_CDC_CLK_OTHR_CTL__CONN_CLK_EN__DISABLE                                     0x0
#define   LPASS_CDC_CLK_OTHR_CTL__CONN_CLK_EN__ENABLE                                      0x1
#define   LPASS_CDC_CLK_OTHR_CTL___M                                                       0x00000004
#define   LPASS_CDC_CLK_OTHR_CTL___S                                                       2

#define LPASS_CDC_CLK_RX_B1_CTL                                                          (0x0771C020)
#define   LPASS_CDC_CLK_RX_B1_CTL___RWC                                                    QCSR_REG_RW
#define   LPASS_CDC_CLK_RX_B1_CTL___POR                                                    0x00000000
#define   LPASS_CDC_CLK_RX_B1_CTL__RX3_CLK_EN___M                                          0x00000004
#define   LPASS_CDC_CLK_RX_B1_CTL__RX3_CLK_EN___S                                          2
#define   LPASS_CDC_CLK_RX_B1_CTL__RX3_CLK_EN__DISABLE                                     0x0
#define   LPASS_CDC_CLK_RX_B1_CTL__RX3_CLK_EN__ENABLE                                      0x1
#define   LPASS_CDC_CLK_RX_B1_CTL__RX2_CLK_EN___M                                          0x00000002
#define   LPASS_CDC_CLK_RX_B1_CTL__RX2_CLK_EN___S                                          1
#define   LPASS_CDC_CLK_RX_B1_CTL__RX2_CLK_EN__DISABLE                                     0x0
#define   LPASS_CDC_CLK_RX_B1_CTL__RX2_CLK_EN__ENABLE                                      0x1
#define   LPASS_CDC_CLK_RX_B1_CTL__RX1_CLK_EN___M                                          0x00000001
#define   LPASS_CDC_CLK_RX_B1_CTL__RX1_CLK_EN___S                                          0
#define   LPASS_CDC_CLK_RX_B1_CTL__RX1_CLK_EN__DISABLE                                     0x0
#define   LPASS_CDC_CLK_RX_B1_CTL__RX1_CLK_EN__ENABLE                                      0x1
#define   LPASS_CDC_CLK_RX_B1_CTL___M                                                      0x00000007
#define   LPASS_CDC_CLK_RX_B1_CTL___S                                                      0

#define LPASS_CDC_CLK_MCLK_CTL                                                           (0x0771C024)
#define   LPASS_CDC_CLK_MCLK_CTL___RWC                                                     QCSR_REG_RW
#define   LPASS_CDC_CLK_MCLK_CTL___POR                                                     0x00000000
#define   LPASS_CDC_CLK_MCLK_CTL__MCLK_EN___M                                              0x00000001
#define   LPASS_CDC_CLK_MCLK_CTL__MCLK_EN___S                                              0
#define   LPASS_CDC_CLK_MCLK_CTL__MCLK_EN__DISABLE                                         0x0
#define   LPASS_CDC_CLK_MCLK_CTL__MCLK_EN__ENABLE                                          0x1
#define   LPASS_CDC_CLK_MCLK_CTL___M                                                       0x00000001
#define   LPASS_CDC_CLK_MCLK_CTL___S                                                       0

#define LPASS_CDC_CLK_PDM_CTL                                                            (0x0771C028)
#define   LPASS_CDC_CLK_PDM_CTL___RWC                                                      QCSR_REG_RW
#define   LPASS_CDC_CLK_PDM_CTL___POR                                                      0x00000000
#define   LPASS_CDC_CLK_PDM_CTL__PDM_CLK_SEL___M                                           0x00000002
#define   LPASS_CDC_CLK_PDM_CTL__PDM_CLK_SEL___S                                           1
#define   LPASS_CDC_CLK_PDM_CTL__PDM_CLK_SEL__PDM_CLK                                      0x0
#define   LPASS_CDC_CLK_PDM_CTL__PDM_CLK_SEL__PDM_CLK_FB                                   0x1
#define   LPASS_CDC_CLK_PDM_CTL__PDM_EN___M                                                0x00000001
#define   LPASS_CDC_CLK_PDM_CTL__PDM_EN___S                                                0
#define   LPASS_CDC_CLK_PDM_CTL__PDM_EN__DISABLE                                           0x0
#define   LPASS_CDC_CLK_PDM_CTL__PDM_EN__ENABLE                                            0x1
#define   LPASS_CDC_CLK_PDM_CTL___M                                                        0x00000003
#define   LPASS_CDC_CLK_PDM_CTL___S                                                        0

#define LPASS_CDC_CLK_SD_CTL                                                             (0x0771C02C)
#define   LPASS_CDC_CLK_SD_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_CLK_SD_CTL___POR                                                       0x00000000
#define   LPASS_CDC_CLK_SD_CTL__IIR2_RESET___M                                             0x00000020
#define   LPASS_CDC_CLK_SD_CTL__IIR2_RESET___S                                             5
#define   LPASS_CDC_CLK_SD_CTL__IIR2_RESET__DISABLE                                        0x0
#define   LPASS_CDC_CLK_SD_CTL__IIR2_RESET__ENABLE                                         0x1
#define   LPASS_CDC_CLK_SD_CTL__IIR1_RESET___M                                             0x00000010
#define   LPASS_CDC_CLK_SD_CTL__IIR1_RESET___S                                             4
#define   LPASS_CDC_CLK_SD_CTL__IIR1_RESET__DISABLE                                        0x0
#define   LPASS_CDC_CLK_SD_CTL__IIR1_RESET__ENABLE                                         0x1
#define   LPASS_CDC_CLK_SD_CTL__IIR2_CLK_EN___M                                            0x00000002
#define   LPASS_CDC_CLK_SD_CTL__IIR2_CLK_EN___S                                            1
#define   LPASS_CDC_CLK_SD_CTL__IIR2_CLK_EN__DISABLE                                       0x0
#define   LPASS_CDC_CLK_SD_CTL__IIR2_CLK_EN__ENABLE                                        0x1
#define   LPASS_CDC_CLK_SD_CTL__IIR1_CLK_EN___M                                            0x00000001
#define   LPASS_CDC_CLK_SD_CTL__IIR1_CLK_EN___S                                            0
#define   LPASS_CDC_CLK_SD_CTL__IIR1_CLK_EN__DISABLE                                       0x0
#define   LPASS_CDC_CLK_SD_CTL__IIR1_CLK_EN__ENABLE                                        0x1
#define   LPASS_CDC_CLK_SD_CTL___M                                                         0x0000003F
#define   LPASS_CDC_CLK_SD_CTL___S                                                         0

#define LPASS_CDC_RXn_B1_CTL(n)                                               (0x0771C020+0x20*(n))
#define   LPASS_CDC_RXn_B1_CTL_nMIN                            1
#define   LPASS_CDC_RXn_B1_CTL_nMAX                            3
#define   LPASS_CDC_RXn_B1_CTL_ELEM                            3
#define   LPASS_CDC_RXn_B1_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RXn_B1_CTL___POR                                                       0x00000000
#define   LPASS_CDC_RXn_B1_CTL__STATIC_DATA___M                                            0x000000FF
#define   LPASS_CDC_RXn_B1_CTL__STATIC_DATA___S                                            0
#define   LPASS_CDC_RXn_B1_CTL___M                                                         0x000000FF
#define   LPASS_CDC_RXn_B1_CTL___S                                                         0
#define LPASS_CDC_RX1_B1_CTL                                                             (0x0771C040)
#define   LPASS_CDC_RX1_B1_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RX1_B1_CTL__STATIC_DATA___M                                            0x000000FF
#define   LPASS_CDC_RX1_B1_CTL__STATIC_DATA___S                                            0
#define LPASS_CDC_RX2_B1_CTL                                                             (0x0771C060)
#define   LPASS_CDC_RX2_B1_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RX2_B1_CTL__STATIC_DATA___M                                            0x000000FF
#define   LPASS_CDC_RX2_B1_CTL__STATIC_DATA___S                                            0
#define LPASS_CDC_RX3_B1_CTL                                                             (0x0771C080)
#define   LPASS_CDC_RX3_B1_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RX3_B1_CTL__STATIC_DATA___M                                            0x000000FF
#define   LPASS_CDC_RX3_B1_CTL__STATIC_DATA___S                                            0

#define LPASS_CDC_RXn_B2_CTL(n)                                               (0x0771C024+0x20*(n))
#define   LPASS_CDC_RXn_B2_CTL_nMIN                            1
#define   LPASS_CDC_RXn_B2_CTL_nMAX                            3
#define   LPASS_CDC_RXn_B2_CTL_ELEM                            3
#define   LPASS_CDC_RXn_B2_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RXn_B2_CTL___POR                                                       0x00000000
#define   LPASS_CDC_RXn_B2_CTL__RX_SPARE___M                                               0x000000FC
#define   LPASS_CDC_RXn_B2_CTL__RX_SPARE___S                                               2
#define   LPASS_CDC_RXn_B2_CTL__STATIC_DATA_PTR___M                                        0x00000003
#define   LPASS_CDC_RXn_B2_CTL__STATIC_DATA_PTR___S                                        0
#define   LPASS_CDC_RXn_B2_CTL__STATIC_DATA_PTR__STATIC_DATA_20_16                         0x0
#define   LPASS_CDC_RXn_B2_CTL__STATIC_DATA_PTR__STATIC_DATA_15_8                          0x1
#define   LPASS_CDC_RXn_B2_CTL__STATIC_DATA_PTR__STATIC_DATA_7_0                           0x2
#define   LPASS_CDC_RXn_B2_CTL___M                                                         0x000000FF
#define   LPASS_CDC_RXn_B2_CTL___S                                                         0
#define LPASS_CDC_RX1_B2_CTL                                                             (0x0771C044)
#define   LPASS_CDC_RX1_B2_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RX1_B2_CTL__RX_SPARE___M                                               0x000000FC
#define   LPASS_CDC_RX1_B2_CTL__RX_SPARE___S                                               2
#define   LPASS_CDC_RX1_B2_CTL__STATIC_DATA_PTR___M                                        0x00000003
#define   LPASS_CDC_RX1_B2_CTL__STATIC_DATA_PTR___S                                        0
#define LPASS_CDC_RX2_B2_CTL                                                             (0x0771C064)
#define   LPASS_CDC_RX2_B2_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RX2_B2_CTL__RX_SPARE___M                                               0x000000FC
#define   LPASS_CDC_RX2_B2_CTL__RX_SPARE___S                                               2
#define   LPASS_CDC_RX2_B2_CTL__STATIC_DATA_PTR___M                                        0x00000003
#define   LPASS_CDC_RX2_B2_CTL__STATIC_DATA_PTR___S                                        0
#define LPASS_CDC_RX3_B2_CTL                                                             (0x0771C084)
#define   LPASS_CDC_RX3_B2_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RX3_B2_CTL__RX_SPARE___M                                               0x000000FC
#define   LPASS_CDC_RX3_B2_CTL__RX_SPARE___S                                               2
#define   LPASS_CDC_RX3_B2_CTL__STATIC_DATA_PTR___M                                        0x00000003
#define   LPASS_CDC_RX3_B2_CTL__STATIC_DATA_PTR___S                                        0

#define LPASS_CDC_RXn_B3_CTL(n)                                               (0x0771C028+0x20*(n))
#define   LPASS_CDC_RXn_B3_CTL_nMIN                            1
#define   LPASS_CDC_RXn_B3_CTL_nMAX                            3
#define   LPASS_CDC_RXn_B3_CTL_ELEM                            3
#define   LPASS_CDC_RXn_B3_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RXn_B3_CTL___POR                                                       0x00000000
#define   LPASS_CDC_RXn_B3_CTL__STATIC_DSM_INP___M                                         0x00000002
#define   LPASS_CDC_RXn_B3_CTL__STATIC_DSM_INP___S                                         1
#define   LPASS_CDC_RXn_B3_CTL__STATIC_DSM_INP__CIC_OUTPUT                                 0x0
#define   LPASS_CDC_RXn_B3_CTL__STATIC_DSM_INP__STATIC_DATA_INPUT                          0x1
#define   LPASS_CDC_RXn_B3_CTL___M                                                         0x00000002
#define   LPASS_CDC_RXn_B3_CTL___S                                                         1
#define LPASS_CDC_RX1_B3_CTL                                                             (0x0771C048)
#define   LPASS_CDC_RX1_B3_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RX1_B3_CTL__STATIC_DSM_INP___M                                         0x00000002
#define   LPASS_CDC_RX1_B3_CTL__STATIC_DSM_INP___S                                         1
#define LPASS_CDC_RX2_B3_CTL                                                             (0x0771C068)
#define   LPASS_CDC_RX2_B3_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RX2_B3_CTL__STATIC_DSM_INP___M                                         0x00000002
#define   LPASS_CDC_RX2_B3_CTL__STATIC_DSM_INP___S                                         1
#define LPASS_CDC_RX3_B3_CTL                                                             (0x0771C088)
#define   LPASS_CDC_RX3_B3_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RX3_B3_CTL__STATIC_DSM_INP___M                                         0x00000002
#define   LPASS_CDC_RX3_B3_CTL__STATIC_DSM_INP___S                                         1

#define LPASS_CDC_RXn_B4_CTL(n)                                               (0x0771C02C+0x20*(n))
#define   LPASS_CDC_RXn_B4_CTL_nMIN                            1
#define   LPASS_CDC_RXn_B4_CTL_nMAX                            3
#define   LPASS_CDC_RXn_B4_CTL_ELEM                            3
#define   LPASS_CDC_RXn_B4_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RXn_B4_CTL___POR                                                       0x00000000
#define   LPASS_CDC_RXn_B4_CTL__LFSR_RESET___M                                             0x00000004
#define   LPASS_CDC_RXn_B4_CTL__LFSR_RESET___S                                             2
#define   LPASS_CDC_RXn_B4_CTL__CUT_OFF_FREQ___M                                           0x00000003
#define   LPASS_CDC_RXn_B4_CTL__CUT_OFF_FREQ___S                                           0
#define   LPASS_CDC_RXn_B4_CTL__CUT_OFF_FREQ__CF_NEG_3DB_4HZ                               0x0
#define   LPASS_CDC_RXn_B4_CTL__CUT_OFF_FREQ__CF_NEG_3DB_75HZ                              0x1
#define   LPASS_CDC_RXn_B4_CTL__CUT_OFF_FREQ__CF_NEG_3DB_150HZ                             0x2
#define   LPASS_CDC_RXn_B4_CTL___M                                                         0x00000007
#define   LPASS_CDC_RXn_B4_CTL___S                                                         0
#define LPASS_CDC_RX1_B4_CTL                                                             (0x0771C04C)
#define   LPASS_CDC_RX1_B4_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RX1_B4_CTL__LFSR_RESET___M                                             0x00000004
#define   LPASS_CDC_RX1_B4_CTL__LFSR_RESET___S                                             2
#define   LPASS_CDC_RX1_B4_CTL__CUT_OFF_FREQ___M                                           0x00000003
#define   LPASS_CDC_RX1_B4_CTL__CUT_OFF_FREQ___S                                           0
#define LPASS_CDC_RX2_B4_CTL                                                             (0x0771C06C)
#define   LPASS_CDC_RX2_B4_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RX2_B4_CTL__LFSR_RESET___M                                             0x00000004
#define   LPASS_CDC_RX2_B4_CTL__LFSR_RESET___S                                             2
#define   LPASS_CDC_RX2_B4_CTL__CUT_OFF_FREQ___M                                           0x00000003
#define   LPASS_CDC_RX2_B4_CTL__CUT_OFF_FREQ___S                                           0
#define LPASS_CDC_RX3_B4_CTL                                                             (0x0771C08C)
#define   LPASS_CDC_RX3_B4_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RX3_B4_CTL__LFSR_RESET___M                                             0x00000004
#define   LPASS_CDC_RX3_B4_CTL__LFSR_RESET___S                                             2
#define   LPASS_CDC_RX3_B4_CTL__CUT_OFF_FREQ___M                                           0x00000003
#define   LPASS_CDC_RX3_B4_CTL__CUT_OFF_FREQ___S                                           0

#define LPASS_CDC_RXn_B5_CTL(n)                                               (0x0771C030+0x20*(n))
#define   LPASS_CDC_RXn_B5_CTL_nMIN                            1
#define   LPASS_CDC_RXn_B5_CTL_nMAX                            3
#define   LPASS_CDC_RXn_B5_CTL_ELEM                            3
#define   LPASS_CDC_RXn_B5_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RXn_B5_CTL___POR                                                       0x00000068
#define   LPASS_CDC_RXn_B5_CTL__FS_RATE___M                                                0x000000E0
#define   LPASS_CDC_RXn_B5_CTL__FS_RATE___S                                                5
#define   LPASS_CDC_RXn_B5_CTL__FS_RATE__F_8_KHZ                                           0x0
#define   LPASS_CDC_RXn_B5_CTL__FS_RATE__F_16_KHZ                                          0x1
#define   LPASS_CDC_RXn_B5_CTL__FS_RATE__F_32_KHZ                                          0x2
#define   LPASS_CDC_RXn_B5_CTL__FS_RATE__F_48_KHZ                                          0x3
#define   LPASS_CDC_RXn_B5_CTL__FS_RATE__F_96_KHZ                                          0x4
#define   LPASS_CDC_RXn_B5_CTL__FS_RATE__F_192_KHZ                                         0x5
#define   LPASS_CDC_RXn_B5_CTL__EN_MOD_DITHER___M                                          0x00000008
#define   LPASS_CDC_RXn_B5_CTL__EN_MOD_DITHER___S                                          3
#define   LPASS_CDC_RXn_B5_CTL__EN_MOD_DITHER__DISABLE                                     0x0
#define   LPASS_CDC_RXn_B5_CTL__EN_MOD_DITHER__ENABLE                                      0x1
#define   LPASS_CDC_RXn_B5_CTL__HPF_BP_SEL___M                                             0x00000004
#define   LPASS_CDC_RXn_B5_CTL__HPF_BP_SEL___S                                             2
#define   LPASS_CDC_RXn_B5_CTL__HPF_BP_SEL__NO_BYPASS                                      0x0
#define   LPASS_CDC_RXn_B5_CTL__HPF_BP_SEL__BYPASS                                         0x1
#define   LPASS_CDC_RXn_B5_CTL__TYPE_A_B_SEL___M                                           0x00000002
#define   LPASS_CDC_RXn_B5_CTL__TYPE_A_B_SEL___S                                           1
#define   LPASS_CDC_RXn_B5_CTL__TYPE_A_B_SEL__A_TYPE                                       0x0
#define   LPASS_CDC_RXn_B5_CTL__TYPE_A_B_SEL__B_TYPE                                       0x1
#define   LPASS_CDC_RXn_B5_CTL__FIR_SEL___M                                                0x00000001
#define   LPASS_CDC_RXn_B5_CTL__FIR_SEL___S                                                0
#define   LPASS_CDC_RXn_B5_CTL__FIR_SEL__LINEAR                                            0x0
#define   LPASS_CDC_RXn_B5_CTL__FIR_SEL__MINIMUM                                           0x1
#define   LPASS_CDC_RXn_B5_CTL___M                                                         0x000000FF
#define   LPASS_CDC_RXn_B5_CTL___S                                                         0
#define LPASS_CDC_RX1_B5_CTL                                                             (0x0771C050)
#define   LPASS_CDC_RX1_B5_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RX1_B5_CTL__FS_RATE___M                                                0x000000E0
#define   LPASS_CDC_RX1_B5_CTL__FS_RATE___S                                                5
#define   LPASS_CDC_RX1_B5_CTL__EN_MOD_DITHER___M                                          0x00000008
#define   LPASS_CDC_RX1_B5_CTL__EN_MOD_DITHER___S                                          3
#define   LPASS_CDC_RX1_B5_CTL__HPF_BP_SEL___M                                             0x00000004
#define   LPASS_CDC_RX1_B5_CTL__HPF_BP_SEL___S                                             2
#define   LPASS_CDC_RX1_B5_CTL__TYPE_A_B_SEL___M                                           0x00000002
#define   LPASS_CDC_RX1_B5_CTL__TYPE_A_B_SEL___S                                           1
#define   LPASS_CDC_RX1_B5_CTL__FIR_SEL___M                                                0x00000001
#define   LPASS_CDC_RX1_B5_CTL__FIR_SEL___S                                                0
#define LPASS_CDC_RX2_B5_CTL                                                             (0x0771C070)
#define   LPASS_CDC_RX2_B5_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RX2_B5_CTL__FS_RATE___M                                                0x000000E0
#define   LPASS_CDC_RX2_B5_CTL__FS_RATE___S                                                5
#define   LPASS_CDC_RX2_B5_CTL__EN_MOD_DITHER___M                                          0x00000008
#define   LPASS_CDC_RX2_B5_CTL__EN_MOD_DITHER___S                                          3
#define   LPASS_CDC_RX2_B5_CTL__HPF_BP_SEL___M                                             0x00000004
#define   LPASS_CDC_RX2_B5_CTL__HPF_BP_SEL___S                                             2
#define   LPASS_CDC_RX2_B5_CTL__TYPE_A_B_SEL___M                                           0x00000002
#define   LPASS_CDC_RX2_B5_CTL__TYPE_A_B_SEL___S                                           1
#define   LPASS_CDC_RX2_B5_CTL__FIR_SEL___M                                                0x00000001
#define   LPASS_CDC_RX2_B5_CTL__FIR_SEL___S                                                0
#define LPASS_CDC_RX3_B5_CTL                                                             (0x0771C090)
#define   LPASS_CDC_RX3_B5_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RX3_B5_CTL__FS_RATE___M                                                0x000000E0
#define   LPASS_CDC_RX3_B5_CTL__FS_RATE___S                                                5
#define   LPASS_CDC_RX3_B5_CTL__EN_MOD_DITHER___M                                          0x00000008
#define   LPASS_CDC_RX3_B5_CTL__EN_MOD_DITHER___S                                          3
#define   LPASS_CDC_RX3_B5_CTL__HPF_BP_SEL___M                                             0x00000004
#define   LPASS_CDC_RX3_B5_CTL__HPF_BP_SEL___S                                             2
#define   LPASS_CDC_RX3_B5_CTL__TYPE_A_B_SEL___M                                           0x00000002
#define   LPASS_CDC_RX3_B5_CTL__TYPE_A_B_SEL___S                                           1
#define   LPASS_CDC_RX3_B5_CTL__FIR_SEL___M                                                0x00000001
#define   LPASS_CDC_RX3_B5_CTL__FIR_SEL___S                                                0

#define LPASS_CDC_RXn_B6_CTL(n)                                               (0x0771C034+0x20*(n))
#define   LPASS_CDC_RXn_B6_CTL_nMIN                            1
#define   LPASS_CDC_RXn_B6_CTL_nMAX                            3
#define   LPASS_CDC_RXn_B6_CTL_ELEM                            3
#define   LPASS_CDC_RXn_B6_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RXn_B6_CTL___POR                                                       0x00000000
#define   LPASS_CDC_RXn_B6_CTL__SER_INP_SEL___M                                            0x00000040
#define   LPASS_CDC_RXn_B6_CTL__SER_INP_SEL___S                                            6
#define   LPASS_CDC_RXn_B6_CTL__SER_INP_SEL__NZ_SHAPER                                     0x0
#define   LPASS_CDC_RXn_B6_CTL__SER_INP_SEL__ADC_IN                                        0x1
#define   LPASS_CDC_RXn_B6_CTL__GAIN_UPD_STATUS___M                                        0x00000008
#define   LPASS_CDC_RXn_B6_CTL__GAIN_UPD_STATUS___S                                        3
#define   LPASS_CDC_RXn_B6_CTL__GAIN_UPD_STATUS__IN_PROCESS                                0x0
#define   LPASS_CDC_RXn_B6_CTL__GAIN_UPD_STATUS__COMPLETE                                  0x1
#define   LPASS_CDC_RXn_B6_CTL__MODE___M                                                   0x00000004
#define   LPASS_CDC_RXn_B6_CTL__MODE___S                                                   2
#define   LPASS_CDC_RXn_B6_CTL__MODE__AUTOMATIC                                            0x0
#define   LPASS_CDC_RXn_B6_CTL__MODE__MANUAL                                               0x1
#define   LPASS_CDC_RXn_B6_CTL__HALF_DB___M                                                0x00000002
#define   LPASS_CDC_RXn_B6_CTL__HALF_DB___S                                                1
#define   LPASS_CDC_RXn_B6_CTL__HALF_DB__DISABLE                                           0x0
#define   LPASS_CDC_RXn_B6_CTL__HALF_DB__ENABLE                                            0x1
#define   LPASS_CDC_RXn_B6_CTL__MUTE_EN___M                                                0x00000001
#define   LPASS_CDC_RXn_B6_CTL__MUTE_EN___S                                                0
#define   LPASS_CDC_RXn_B6_CTL__MUTE_EN__DISABLE                                           0x0
#define   LPASS_CDC_RXn_B6_CTL__MUTE_EN__ENABLE                                            0x1
#define   LPASS_CDC_RXn_B6_CTL___M                                                         0x0000007F
#define   LPASS_CDC_RXn_B6_CTL___S                                                         0
#define LPASS_CDC_RX1_B6_CTL                                                             (0x0771C054)
#define   LPASS_CDC_RX1_B6_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RX1_B6_CTL__SER_INP_SEL___M                                            0x00000040
#define   LPASS_CDC_RX1_B6_CTL__SER_INP_SEL___S                                            6
#define   LPASS_CDC_RX1_B6_CTL__GAIN_UPD_STATUS___M                                        0x00000008
#define   LPASS_CDC_RX1_B6_CTL__GAIN_UPD_STATUS___S                                        3
#define   LPASS_CDC_RX1_B6_CTL__MODE___M                                                   0x00000004
#define   LPASS_CDC_RX1_B6_CTL__MODE___S                                                   2
#define   LPASS_CDC_RX1_B6_CTL__HALF_DB___M                                                0x00000002
#define   LPASS_CDC_RX1_B6_CTL__HALF_DB___S                                                1
#define   LPASS_CDC_RX1_B6_CTL__MUTE_EN___M                                                0x00000001
#define   LPASS_CDC_RX1_B6_CTL__MUTE_EN___S                                                0
#define LPASS_CDC_RX2_B6_CTL                                                             (0x0771C074)
#define   LPASS_CDC_RX2_B6_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RX2_B6_CTL__SER_INP_SEL___M                                            0x00000040
#define   LPASS_CDC_RX2_B6_CTL__SER_INP_SEL___S                                            6
#define   LPASS_CDC_RX2_B6_CTL__GAIN_UPD_STATUS___M                                        0x00000008
#define   LPASS_CDC_RX2_B6_CTL__GAIN_UPD_STATUS___S                                        3
#define   LPASS_CDC_RX2_B6_CTL__MODE___M                                                   0x00000004
#define   LPASS_CDC_RX2_B6_CTL__MODE___S                                                   2
#define   LPASS_CDC_RX2_B6_CTL__HALF_DB___M                                                0x00000002
#define   LPASS_CDC_RX2_B6_CTL__HALF_DB___S                                                1
#define   LPASS_CDC_RX2_B6_CTL__MUTE_EN___M                                                0x00000001
#define   LPASS_CDC_RX2_B6_CTL__MUTE_EN___S                                                0
#define LPASS_CDC_RX3_B6_CTL                                                             (0x0771C094)
#define   LPASS_CDC_RX3_B6_CTL___RWC                                                       QCSR_REG_RW
#define   LPASS_CDC_RX3_B6_CTL__SER_INP_SEL___M                                            0x00000040
#define   LPASS_CDC_RX3_B6_CTL__SER_INP_SEL___S                                            6
#define   LPASS_CDC_RX3_B6_CTL__GAIN_UPD_STATUS___M                                        0x00000008
#define   LPASS_CDC_RX3_B6_CTL__GAIN_UPD_STATUS___S                                        3
#define   LPASS_CDC_RX3_B6_CTL__MODE___M                                                   0x00000004
#define   LPASS_CDC_RX3_B6_CTL__MODE___S                                                   2
#define   LPASS_CDC_RX3_B6_CTL__HALF_DB___M                                                0x00000002
#define   LPASS_CDC_RX3_B6_CTL__HALF_DB___S                                                1
#define   LPASS_CDC_RX3_B6_CTL__MUTE_EN___M                                                0x00000001
#define   LPASS_CDC_RX3_B6_CTL__MUTE_EN___S                                                0

#define LPASS_CDC_RXn_VOL_CTL_B1_CTL(n)                                       (0x0771C038+0x20*(n))
#define   LPASS_CDC_RXn_VOL_CTL_B1_CTL_nMIN                    1
#define   LPASS_CDC_RXn_VOL_CTL_B1_CTL_nMAX                    3
#define   LPASS_CDC_RXn_VOL_CTL_B1_CTL_ELEM                    3
#define   LPASS_CDC_RXn_VOL_CTL_B1_CTL___RWC                                               QCSR_REG_RW
#define   LPASS_CDC_RXn_VOL_CTL_B1_CTL___POR                                               0x00000000
#define   LPASS_CDC_RXn_VOL_CTL_B1_CTL__TIMER___M                                          0x000000FF
#define   LPASS_CDC_RXn_VOL_CTL_B1_CTL__TIMER___S                                          0
#define   LPASS_CDC_RXn_VOL_CTL_B1_CTL___M                                                 0x000000FF
#define   LPASS_CDC_RXn_VOL_CTL_B1_CTL___S                                                 0
#define LPASS_CDC_RX1_VOL_CTL_B1_CTL                                                     (0x0771C058)
#define   LPASS_CDC_RX1_VOL_CTL_B1_CTL___RWC                                               QCSR_REG_RW
#define   LPASS_CDC_RX1_VOL_CTL_B1_CTL__TIMER___M                                          0x000000FF
#define   LPASS_CDC_RX1_VOL_CTL_B1_CTL__TIMER___S                                          0
#define LPASS_CDC_RX2_VOL_CTL_B1_CTL                                                     (0x0771C078)
#define   LPASS_CDC_RX2_VOL_CTL_B1_CTL___RWC                                               QCSR_REG_RW
#define   LPASS_CDC_RX2_VOL_CTL_B1_CTL__TIMER___M                                          0x000000FF
#define   LPASS_CDC_RX2_VOL_CTL_B1_CTL__TIMER___S                                          0
#define LPASS_CDC_RX3_VOL_CTL_B1_CTL                                                     (0x0771C098)
#define   LPASS_CDC_RX3_VOL_CTL_B1_CTL___RWC                                               QCSR_REG_RW
#define   LPASS_CDC_RX3_VOL_CTL_B1_CTL__TIMER___M                                          0x000000FF
#define   LPASS_CDC_RX3_VOL_CTL_B1_CTL__TIMER___S                                          0

#define LPASS_CDC_RXn_VOL_CTL_B2_CTL(n)                                       (0x0771C03C+0x20*(n))
#define   LPASS_CDC_RXn_VOL_CTL_B2_CTL_nMIN                    1
#define   LPASS_CDC_RXn_VOL_CTL_B2_CTL_nMAX                    3
#define   LPASS_CDC_RXn_VOL_CTL_B2_CTL_ELEM                    3
#define   LPASS_CDC_RXn_VOL_CTL_B2_CTL___RWC                                               QCSR_REG_RW
#define   LPASS_CDC_RXn_VOL_CTL_B2_CTL___POR                                               0x00000000
#define   LPASS_CDC_RXn_VOL_CTL_B2_CTL__GAIN___M                                           0x000000FF
#define   LPASS_CDC_RXn_VOL_CTL_B2_CTL__GAIN___S                                           0
#define   LPASS_CDC_RXn_VOL_CTL_B2_CTL___M                                                 0x000000FF
#define   LPASS_CDC_RXn_VOL_CTL_B2_CTL___S                                                 0
#define LPASS_CDC_RX1_VOL_CTL_B2_CTL                                                     (0x0771C05C)
#define   LPASS_CDC_RX1_VOL_CTL_B2_CTL___RWC                                               QCSR_REG_RW
#define   LPASS_CDC_RX1_VOL_CTL_B2_CTL__GAIN___M                                           0x000000FF
#define   LPASS_CDC_RX1_VOL_CTL_B2_CTL__GAIN___S                                           0
#define LPASS_CDC_RX2_VOL_CTL_B2_CTL                                                     (0x0771C07C)
#define   LPASS_CDC_RX2_VOL_CTL_B2_CTL___RWC                                               QCSR_REG_RW
#define   LPASS_CDC_RX2_VOL_CTL_B2_CTL__GAIN___M                                           0x000000FF
#define   LPASS_CDC_RX2_VOL_CTL_B2_CTL__GAIN___S                                           0
#define LPASS_CDC_RX3_VOL_CTL_B2_CTL                                                     (0x0771C09C)
#define   LPASS_CDC_RX3_VOL_CTL_B2_CTL___RWC                                               QCSR_REG_RW
#define   LPASS_CDC_RX3_VOL_CTL_B2_CTL__GAIN___M                                           0x000000FF
#define   LPASS_CDC_RX3_VOL_CTL_B2_CTL__GAIN___S                                           0

#define LPASS_CDC_TOP_GAIN_UPDATE                                                        (0x0771C0A0)
#define   LPASS_CDC_TOP_GAIN_UPDATE___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_TOP_GAIN_UPDATE___POR                                                  0x00000000
#define   LPASS_CDC_TOP_GAIN_UPDATE__TOP_SPARE___M                                         0x000000FE
#define   LPASS_CDC_TOP_GAIN_UPDATE__TOP_SPARE___S                                         1
#define   LPASS_CDC_TOP_GAIN_UPDATE__UPDATE___M                                            0x00000001
#define   LPASS_CDC_TOP_GAIN_UPDATE__UPDATE___S                                            0
#define   LPASS_CDC_TOP_GAIN_UPDATE__UPDATE__DISABLE                                       0x0
#define   LPASS_CDC_TOP_GAIN_UPDATE__UPDATE__UPDATE                                        0x1
#define   LPASS_CDC_TOP_GAIN_UPDATE___M                                                    0x000000FF
#define   LPASS_CDC_TOP_GAIN_UPDATE___S                                                    0

#define LPASS_CDC_TOP_CTL                                                                (0x0771C0A4)
#define   LPASS_CDC_TOP_CTL___RWC                                                          QCSR_REG_RW
#define   LPASS_CDC_TOP_CTL___POR                                                          0x00000001
#define   LPASS_CDC_TOP_CTL__DIG_MCLK_FREQ___M                                             0x00000001
#define   LPASS_CDC_TOP_CTL__DIG_MCLK_FREQ___S                                             0
#define   LPASS_CDC_TOP_CTL__DIG_MCLK_FREQ__F_12_288MHZ                                    0x0
#define   LPASS_CDC_TOP_CTL__DIG_MCLK_FREQ__F_9_6MHZ                                       0x1
#define   LPASS_CDC_TOP_CTL___M                                                            0x00000001
#define   LPASS_CDC_TOP_CTL___S                                                            0

#define LPASS_CDC_DEBUG_DESER1_CTL                                                       (0x0771C0E0)
#define   LPASS_CDC_DEBUG_DESER1_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_DEBUG_DESER1_CTL___POR                                                 0x00000000
#define   LPASS_CDC_DEBUG_DESER1_CTL__DESER1_MUX_SEL___M                                   0x00000003
#define   LPASS_CDC_DEBUG_DESER1_CTL__DESER1_MUX_SEL___S                                   0
#define   LPASS_CDC_DEBUG_DESER1_CTL__DESER1_MUX_SEL__SER1                                 0x0
#define   LPASS_CDC_DEBUG_DESER1_CTL__DESER1_MUX_SEL__RX1_SPDM                             0x1
#define   LPASS_CDC_DEBUG_DESER1_CTL__DESER1_MUX_SEL__RX2_SPDM                             0x2
#define   LPASS_CDC_DEBUG_DESER1_CTL__DESER1_MUX_SEL__RX3_SPDM                             0x3
#define   LPASS_CDC_DEBUG_DESER1_CTL___M                                                   0x00000003
#define   LPASS_CDC_DEBUG_DESER1_CTL___S                                                   0

#define LPASS_CDC_DEBUG_DESER2_CTL                                                       (0x0771C0E4)
#define   LPASS_CDC_DEBUG_DESER2_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_DEBUG_DESER2_CTL___POR                                                 0x00000000
#define   LPASS_CDC_DEBUG_DESER2_CTL__DESER2_MUX_SEL___M                                   0x00000001
#define   LPASS_CDC_DEBUG_DESER2_CTL__DESER2_MUX_SEL___S                                   0
#define   LPASS_CDC_DEBUG_DESER2_CTL__DESER2_MUX_SEL__SER_OUT                              0x0
#define   LPASS_CDC_DEBUG_DESER2_CTL__DESER2_MUX_SEL__DSDM_OUT                             0x1
#define   LPASS_CDC_DEBUG_DESER2_CTL___M                                                   0x00000001
#define   LPASS_CDC_DEBUG_DESER2_CTL___S                                                   0

#define LPASS_CDC_DEBUG_B1_CTL                                                           (0x0771C0E8)
#define   LPASS_CDC_DEBUG_B1_CTL___RWC                                                     QCSR_REG_RW
#define   LPASS_CDC_DEBUG_B1_CTL___POR                                                     0x00000000
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_DEBUG_EN___M                                         0x00000010
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_DEBUG_EN___S                                         4
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_DEBUG_EN__DISABLE                                    0x0
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_DEBUG_EN__ENABLE                                     0x1
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_BLOCK_SEL___M                                        0x0000000F
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_BLOCK_SEL___S                                        0
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_BLOCK_SEL__DEBUG_DATA0                               0x0
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_BLOCK_SEL__DEBUG_DATA1                               0x1
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_BLOCK_SEL__DEBUG_DATA2                               0x2
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_BLOCK_SEL__DEBUG_DATA3                               0x3
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_BLOCK_SEL__DEBUG_DATA4                               0x4
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_BLOCK_SEL__DEBUG_DATA5                               0x5
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_BLOCK_SEL__DEBUG_DATA6                               0x6
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_BLOCK_SEL__DEBUG_DATA7                               0x7
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_BLOCK_SEL__DEBUG_DATA8                               0x8
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_BLOCK_SEL__DEBUG_DATA9                               0x9
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_BLOCK_SEL__DEBUG_DATA10                              0xA
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_BLOCK_SEL__DEBUG_DATA11                              0xB
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_BLOCK_SEL__DEBUG_DATA12                              0xC
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_BLOCK_SEL__DEBUG_DATA13                              0xD
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_BLOCK_SEL__DEBUG_DATA14                              0xE
#define   LPASS_CDC_DEBUG_B1_CTL__DIG_BLOCK_SEL__DEBUG_DATA15                              0xF
#define   LPASS_CDC_DEBUG_B1_CTL___M                                                       0x0000001F
#define   LPASS_CDC_DEBUG_B1_CTL___S                                                       0

#define LPASS_CDC_DEBUG_B2_CTL                                                           (0x0771C0EC)
#define   LPASS_CDC_DEBUG_B2_CTL___RWC                                                     QCSR_REG_RW
#define   LPASS_CDC_DEBUG_B2_CTL___POR                                                     0x00000000
#define   LPASS_CDC_DEBUG_B2_CTL__TX4_EN___M                                               0x00000040
#define   LPASS_CDC_DEBUG_B2_CTL__TX4_EN___S                                               6
#define   LPASS_CDC_DEBUG_B2_CTL__TX4_EN__DISABLE                                          0x0
#define   LPASS_CDC_DEBUG_B2_CTL__TX4_EN__ENABLE                                           0x1
#define   LPASS_CDC_DEBUG_B2_CTL__TX3_EN___M                                               0x00000020
#define   LPASS_CDC_DEBUG_B2_CTL__TX3_EN___S                                               5
#define   LPASS_CDC_DEBUG_B2_CTL__TX3_EN__DISABLE                                          0x0
#define   LPASS_CDC_DEBUG_B2_CTL__TX3_EN__ENABLE                                           0x1
#define   LPASS_CDC_DEBUG_B2_CTL__TX2_EN___M                                               0x00000010
#define   LPASS_CDC_DEBUG_B2_CTL__TX2_EN___S                                               4
#define   LPASS_CDC_DEBUG_B2_CTL__TX2_EN__DISABLE                                          0x0
#define   LPASS_CDC_DEBUG_B2_CTL__TX2_EN__ENABLE                                           0x1
#define   LPASS_CDC_DEBUG_B2_CTL__TX1_EN___M                                               0x00000008
#define   LPASS_CDC_DEBUG_B2_CTL__TX1_EN___S                                               3
#define   LPASS_CDC_DEBUG_B2_CTL__TX1_EN__DISABLE                                          0x0
#define   LPASS_CDC_DEBUG_B2_CTL__TX1_EN__ENABLE                                           0x1
#define   LPASS_CDC_DEBUG_B2_CTL__RX3_EN___M                                               0x00000004
#define   LPASS_CDC_DEBUG_B2_CTL__RX3_EN___S                                               2
#define   LPASS_CDC_DEBUG_B2_CTL__RX3_EN__DISABLE                                          0x0
#define   LPASS_CDC_DEBUG_B2_CTL__RX3_EN__ENABLE                                           0x1
#define   LPASS_CDC_DEBUG_B2_CTL__RX2_EN___M                                               0x00000002
#define   LPASS_CDC_DEBUG_B2_CTL__RX2_EN___S                                               1
#define   LPASS_CDC_DEBUG_B2_CTL__RX2_EN__DISABLE                                          0x0
#define   LPASS_CDC_DEBUG_B2_CTL__RX2_EN__ENABLE                                           0x1
#define   LPASS_CDC_DEBUG_B2_CTL__RX1_EN___M                                               0x00000001
#define   LPASS_CDC_DEBUG_B2_CTL__RX1_EN___S                                               0
#define   LPASS_CDC_DEBUG_B2_CTL__RX1_EN__DISABLE                                          0x0
#define   LPASS_CDC_DEBUG_B2_CTL__RX1_EN__ENABLE                                           0x1
#define   LPASS_CDC_DEBUG_B2_CTL___M                                                       0x0000007F
#define   LPASS_CDC_DEBUG_B2_CTL___S                                                       0

#define LPASS_CDC_DEBUG_B3_CTL                                                           (0x0771C0F0)
#define   LPASS_CDC_DEBUG_B3_CTL___RWC                                                     QCSR_REG_RW
#define   LPASS_CDC_DEBUG_B3_CTL___POR                                                     0x00000000
#define   LPASS_CDC_DEBUG_B3_CTL__IIR2_EN___M                                              0x00000010
#define   LPASS_CDC_DEBUG_B3_CTL__IIR2_EN___S                                              4
#define   LPASS_CDC_DEBUG_B3_CTL__IIR2_EN__DISABLE                                         0x0
#define   LPASS_CDC_DEBUG_B3_CTL__IIR2_EN__ENABLE                                          0x1
#define   LPASS_CDC_DEBUG_B3_CTL__IIR1_EN___M                                              0x00000008
#define   LPASS_CDC_DEBUG_B3_CTL__IIR1_EN___S                                              3
#define   LPASS_CDC_DEBUG_B3_CTL__IIR1_EN__DISABLE                                         0x0
#define   LPASS_CDC_DEBUG_B3_CTL__IIR1_EN__ENABLE                                          0x1
#define   LPASS_CDC_DEBUG_B3_CTL__CLOCK_EN___M                                             0x00000004
#define   LPASS_CDC_DEBUG_B3_CTL__CLOCK_EN___S                                             2
#define   LPASS_CDC_DEBUG_B3_CTL__CLOCK_EN__DISABLE                                        0x0
#define   LPASS_CDC_DEBUG_B3_CTL__CLOCK_EN__ENABLE                                         0x1
#define   LPASS_CDC_DEBUG_B3_CTL__TOP_EN___M                                               0x00000001
#define   LPASS_CDC_DEBUG_B3_CTL__TOP_EN___S                                               0
#define   LPASS_CDC_DEBUG_B3_CTL__TOP_EN__DISABLE                                          0x0
#define   LPASS_CDC_DEBUG_B3_CTL__TOP_EN__ENABLE                                           0x1
#define   LPASS_CDC_DEBUG_B3_CTL___M                                                       0x0000001F
#define   LPASS_CDC_DEBUG_B3_CTL___S                                                       0

#define LPASS_CDC_IIRn_GAIN_B1_CTL(n)                                         (0x0771C0C0+0x40*(n))
#define   LPASS_CDC_IIRn_GAIN_B1_CTL_nMIN                      1
#define   LPASS_CDC_IIRn_GAIN_B1_CTL_nMAX                      2
#define   LPASS_CDC_IIRn_GAIN_B1_CTL_ELEM                      2
#define   LPASS_CDC_IIRn_GAIN_B1_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIRn_GAIN_B1_CTL___POR                                                 0x00000000
#define   LPASS_CDC_IIRn_GAIN_B1_CTL__GAIN1___M                                            0x000000FF
#define   LPASS_CDC_IIRn_GAIN_B1_CTL__GAIN1___S                                            0
#define   LPASS_CDC_IIRn_GAIN_B1_CTL___M                                                   0x000000FF
#define   LPASS_CDC_IIRn_GAIN_B1_CTL___S                                                   0
#define LPASS_CDC_IIR1_GAIN_B1_CTL                                                       (0x0771C100)
#define   LPASS_CDC_IIR1_GAIN_B1_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIR1_GAIN_B1_CTL__GAIN1___M                                            0x000000FF
#define   LPASS_CDC_IIR1_GAIN_B1_CTL__GAIN1___S                                            0
#define LPASS_CDC_IIR2_GAIN_B1_CTL                                                       (0x0771C140)
#define   LPASS_CDC_IIR2_GAIN_B1_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIR2_GAIN_B1_CTL__GAIN1___M                                            0x000000FF
#define   LPASS_CDC_IIR2_GAIN_B1_CTL__GAIN1___S                                            0

#define LPASS_CDC_IIRn_GAIN_B2_CTL(n)                                         (0x0771C0C4+0x40*(n))
#define   LPASS_CDC_IIRn_GAIN_B2_CTL_nMIN                      1
#define   LPASS_CDC_IIRn_GAIN_B2_CTL_nMAX                      2
#define   LPASS_CDC_IIRn_GAIN_B2_CTL_ELEM                      2
#define   LPASS_CDC_IIRn_GAIN_B2_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIRn_GAIN_B2_CTL___POR                                                 0x00000000
#define   LPASS_CDC_IIRn_GAIN_B2_CTL__GAIN2___M                                            0x000000FF
#define   LPASS_CDC_IIRn_GAIN_B2_CTL__GAIN2___S                                            0
#define   LPASS_CDC_IIRn_GAIN_B2_CTL___M                                                   0x000000FF
#define   LPASS_CDC_IIRn_GAIN_B2_CTL___S                                                   0
#define LPASS_CDC_IIR1_GAIN_B2_CTL                                                       (0x0771C104)
#define   LPASS_CDC_IIR1_GAIN_B2_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIR1_GAIN_B2_CTL__GAIN2___M                                            0x000000FF
#define   LPASS_CDC_IIR1_GAIN_B2_CTL__GAIN2___S                                            0
#define LPASS_CDC_IIR2_GAIN_B2_CTL                                                       (0x0771C144)
#define   LPASS_CDC_IIR2_GAIN_B2_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIR2_GAIN_B2_CTL__GAIN2___M                                            0x000000FF
#define   LPASS_CDC_IIR2_GAIN_B2_CTL__GAIN2___S                                            0

#define LPASS_CDC_IIRn_GAIN_B3_CTL(n)                                         (0x0771C0C8+0x40*(n))
#define   LPASS_CDC_IIRn_GAIN_B3_CTL_nMIN                      1
#define   LPASS_CDC_IIRn_GAIN_B3_CTL_nMAX                      2
#define   LPASS_CDC_IIRn_GAIN_B3_CTL_ELEM                      2
#define   LPASS_CDC_IIRn_GAIN_B3_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIRn_GAIN_B3_CTL___POR                                                 0x00000000
#define   LPASS_CDC_IIRn_GAIN_B3_CTL__GAIN3___M                                            0x000000FF
#define   LPASS_CDC_IIRn_GAIN_B3_CTL__GAIN3___S                                            0
#define   LPASS_CDC_IIRn_GAIN_B3_CTL___M                                                   0x000000FF
#define   LPASS_CDC_IIRn_GAIN_B3_CTL___S                                                   0
#define LPASS_CDC_IIR1_GAIN_B3_CTL                                                       (0x0771C108)
#define   LPASS_CDC_IIR1_GAIN_B3_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIR1_GAIN_B3_CTL__GAIN3___M                                            0x000000FF
#define   LPASS_CDC_IIR1_GAIN_B3_CTL__GAIN3___S                                            0
#define LPASS_CDC_IIR2_GAIN_B3_CTL                                                       (0x0771C148)
#define   LPASS_CDC_IIR2_GAIN_B3_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIR2_GAIN_B3_CTL__GAIN3___M                                            0x000000FF
#define   LPASS_CDC_IIR2_GAIN_B3_CTL__GAIN3___S                                            0

#define LPASS_CDC_IIRn_GAIN_B4_CTL(n)                                         (0x0771C0CC+0x40*(n))
#define   LPASS_CDC_IIRn_GAIN_B4_CTL_nMIN                      1
#define   LPASS_CDC_IIRn_GAIN_B4_CTL_nMAX                      2
#define   LPASS_CDC_IIRn_GAIN_B4_CTL_ELEM                      2
#define   LPASS_CDC_IIRn_GAIN_B4_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIRn_GAIN_B4_CTL___POR                                                 0x00000000
#define   LPASS_CDC_IIRn_GAIN_B4_CTL__GAIN4___M                                            0x000000FF
#define   LPASS_CDC_IIRn_GAIN_B4_CTL__GAIN4___S                                            0
#define   LPASS_CDC_IIRn_GAIN_B4_CTL___M                                                   0x000000FF
#define   LPASS_CDC_IIRn_GAIN_B4_CTL___S                                                   0
#define LPASS_CDC_IIR1_GAIN_B4_CTL                                                       (0x0771C10C)
#define   LPASS_CDC_IIR1_GAIN_B4_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIR1_GAIN_B4_CTL__GAIN4___M                                            0x000000FF
#define   LPASS_CDC_IIR1_GAIN_B4_CTL__GAIN4___S                                            0
#define LPASS_CDC_IIR2_GAIN_B4_CTL                                                       (0x0771C14C)
#define   LPASS_CDC_IIR2_GAIN_B4_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIR2_GAIN_B4_CTL__GAIN4___M                                            0x000000FF
#define   LPASS_CDC_IIR2_GAIN_B4_CTL__GAIN4___S                                            0

#define LPASS_CDC_IIRn_GAIN_B5_CTL(n)                                         (0x0771C0D0+0x40*(n))
#define   LPASS_CDC_IIRn_GAIN_B5_CTL_nMIN                      1
#define   LPASS_CDC_IIRn_GAIN_B5_CTL_nMAX                      2
#define   LPASS_CDC_IIRn_GAIN_B5_CTL_ELEM                      2
#define   LPASS_CDC_IIRn_GAIN_B5_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIRn_GAIN_B5_CTL___POR                                                 0x00000000
#define   LPASS_CDC_IIRn_GAIN_B5_CTL__GAIN1_UPD_STATUS___M                                 0x00000008
#define   LPASS_CDC_IIRn_GAIN_B5_CTL__GAIN1_UPD_STATUS___S                                 3
#define   LPASS_CDC_IIRn_GAIN_B5_CTL__GAIN1_UPD_STATUS__IN_PROCESS                         0x0
#define   LPASS_CDC_IIRn_GAIN_B5_CTL__GAIN1_UPD_STATUS__COMPLETE                           0x1
#define   LPASS_CDC_IIRn_GAIN_B5_CTL__MODE1___M                                            0x00000004
#define   LPASS_CDC_IIRn_GAIN_B5_CTL__MODE1___S                                            2
#define   LPASS_CDC_IIRn_GAIN_B5_CTL__MODE1__AUTOMATIC                                     0x0
#define   LPASS_CDC_IIRn_GAIN_B5_CTL__MODE1__MANUAL                                        0x1
#define   LPASS_CDC_IIRn_GAIN_B5_CTL__HALF_DB1_EN___M                                      0x00000002
#define   LPASS_CDC_IIRn_GAIN_B5_CTL__HALF_DB1_EN___S                                      1
#define   LPASS_CDC_IIRn_GAIN_B5_CTL__HALF_DB1_EN__DISABLE                                 0x0
#define   LPASS_CDC_IIRn_GAIN_B5_CTL__HALF_DB1_EN__ENABLE                                  0x1
#define   LPASS_CDC_IIRn_GAIN_B5_CTL__MUTE1_EN___M                                         0x00000001
#define   LPASS_CDC_IIRn_GAIN_B5_CTL__MUTE1_EN___S                                         0
#define   LPASS_CDC_IIRn_GAIN_B5_CTL__MUTE1_EN__DISABLE                                    0x0
#define   LPASS_CDC_IIRn_GAIN_B5_CTL__MUTE1_EN__ENABLE                                     0x1
#define   LPASS_CDC_IIRn_GAIN_B5_CTL___M                                                   0x0000000F
#define   LPASS_CDC_IIRn_GAIN_B5_CTL___S                                                   0
#define LPASS_CDC_IIR1_GAIN_B5_CTL                                                       (0x0771C110)
#define   LPASS_CDC_IIR1_GAIN_B5_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIR1_GAIN_B5_CTL__GAIN1_UPD_STATUS___M                                 0x00000008
#define   LPASS_CDC_IIR1_GAIN_B5_CTL__GAIN1_UPD_STATUS___S                                 3
#define   LPASS_CDC_IIR1_GAIN_B5_CTL__MODE1___M                                            0x00000004
#define   LPASS_CDC_IIR1_GAIN_B5_CTL__MODE1___S                                            2
#define   LPASS_CDC_IIR1_GAIN_B5_CTL__HALF_DB1_EN___M                                      0x00000002
#define   LPASS_CDC_IIR1_GAIN_B5_CTL__HALF_DB1_EN___S                                      1
#define   LPASS_CDC_IIR1_GAIN_B5_CTL__MUTE1_EN___M                                         0x00000001
#define   LPASS_CDC_IIR1_GAIN_B5_CTL__MUTE1_EN___S                                         0
#define LPASS_CDC_IIR2_GAIN_B5_CTL                                                       (0x0771C150)
#define   LPASS_CDC_IIR2_GAIN_B5_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIR2_GAIN_B5_CTL__GAIN1_UPD_STATUS___M                                 0x00000008
#define   LPASS_CDC_IIR2_GAIN_B5_CTL__GAIN1_UPD_STATUS___S                                 3
#define   LPASS_CDC_IIR2_GAIN_B5_CTL__MODE1___M                                            0x00000004
#define   LPASS_CDC_IIR2_GAIN_B5_CTL__MODE1___S                                            2
#define   LPASS_CDC_IIR2_GAIN_B5_CTL__HALF_DB1_EN___M                                      0x00000002
#define   LPASS_CDC_IIR2_GAIN_B5_CTL__HALF_DB1_EN___S                                      1
#define   LPASS_CDC_IIR2_GAIN_B5_CTL__MUTE1_EN___M                                         0x00000001
#define   LPASS_CDC_IIR2_GAIN_B5_CTL__MUTE1_EN___S                                         0

#define LPASS_CDC_IIRn_GAIN_B6_CTL(n)                                         (0x0771C0D4+0x40*(n))
#define   LPASS_CDC_IIRn_GAIN_B6_CTL_nMIN                      1
#define   LPASS_CDC_IIRn_GAIN_B6_CTL_nMAX                      2
#define   LPASS_CDC_IIRn_GAIN_B6_CTL_ELEM                      2
#define   LPASS_CDC_IIRn_GAIN_B6_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIRn_GAIN_B6_CTL___POR                                                 0x00000000
#define   LPASS_CDC_IIRn_GAIN_B6_CTL__GAIN2_UPD_STATUS___M                                 0x00000008
#define   LPASS_CDC_IIRn_GAIN_B6_CTL__GAIN2_UPD_STATUS___S                                 3
#define   LPASS_CDC_IIRn_GAIN_B6_CTL__GAIN2_UPD_STATUS__IN_PROCESS                         0x0
#define   LPASS_CDC_IIRn_GAIN_B6_CTL__GAIN2_UPD_STATUS__COMPLETE                           0x1
#define   LPASS_CDC_IIRn_GAIN_B6_CTL__MODE2___M                                            0x00000004
#define   LPASS_CDC_IIRn_GAIN_B6_CTL__MODE2___S                                            2
#define   LPASS_CDC_IIRn_GAIN_B6_CTL__MODE2__AUTOMATIC                                     0x0
#define   LPASS_CDC_IIRn_GAIN_B6_CTL__MODE2__MANUAL                                        0x1
#define   LPASS_CDC_IIRn_GAIN_B6_CTL__HALF_DB2_EN___M                                      0x00000002
#define   LPASS_CDC_IIRn_GAIN_B6_CTL__HALF_DB2_EN___S                                      1
#define   LPASS_CDC_IIRn_GAIN_B6_CTL__HALF_DB2_EN__DISABLE                                 0x0
#define   LPASS_CDC_IIRn_GAIN_B6_CTL__HALF_DB2_EN__ENABLE                                  0x1
#define   LPASS_CDC_IIRn_GAIN_B6_CTL__MUTE2_EN___M                                         0x00000001
#define   LPASS_CDC_IIRn_GAIN_B6_CTL__MUTE2_EN___S                                         0
#define   LPASS_CDC_IIRn_GAIN_B6_CTL__MUTE2_EN__DISABLE                                    0x0
#define   LPASS_CDC_IIRn_GAIN_B6_CTL__MUTE2_EN__ENABLE                                     0x1
#define   LPASS_CDC_IIRn_GAIN_B6_CTL___M                                                   0x0000000F
#define   LPASS_CDC_IIRn_GAIN_B6_CTL___S                                                   0
#define LPASS_CDC_IIR1_GAIN_B6_CTL                                                       (0x0771C114)
#define   LPASS_CDC_IIR1_GAIN_B6_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIR1_GAIN_B6_CTL__GAIN2_UPD_STATUS___M                                 0x00000008
#define   LPASS_CDC_IIR1_GAIN_B6_CTL__GAIN2_UPD_STATUS___S                                 3
#define   LPASS_CDC_IIR1_GAIN_B6_CTL__MODE2___M                                            0x00000004
#define   LPASS_CDC_IIR1_GAIN_B6_CTL__MODE2___S                                            2
#define   LPASS_CDC_IIR1_GAIN_B6_CTL__HALF_DB2_EN___M                                      0x00000002
#define   LPASS_CDC_IIR1_GAIN_B6_CTL__HALF_DB2_EN___S                                      1
#define   LPASS_CDC_IIR1_GAIN_B6_CTL__MUTE2_EN___M                                         0x00000001
#define   LPASS_CDC_IIR1_GAIN_B6_CTL__MUTE2_EN___S                                         0
#define LPASS_CDC_IIR2_GAIN_B6_CTL                                                       (0x0771C154)
#define   LPASS_CDC_IIR2_GAIN_B6_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIR2_GAIN_B6_CTL__GAIN2_UPD_STATUS___M                                 0x00000008
#define   LPASS_CDC_IIR2_GAIN_B6_CTL__GAIN2_UPD_STATUS___S                                 3
#define   LPASS_CDC_IIR2_GAIN_B6_CTL__MODE2___M                                            0x00000004
#define   LPASS_CDC_IIR2_GAIN_B6_CTL__MODE2___S                                            2
#define   LPASS_CDC_IIR2_GAIN_B6_CTL__HALF_DB2_EN___M                                      0x00000002
#define   LPASS_CDC_IIR2_GAIN_B6_CTL__HALF_DB2_EN___S                                      1
#define   LPASS_CDC_IIR2_GAIN_B6_CTL__MUTE2_EN___M                                         0x00000001
#define   LPASS_CDC_IIR2_GAIN_B6_CTL__MUTE2_EN___S                                         0

#define LPASS_CDC_IIRn_GAIN_B7_CTL(n)                                         (0x0771C0D8+0x40*(n))
#define   LPASS_CDC_IIRn_GAIN_B7_CTL_nMIN                      1
#define   LPASS_CDC_IIRn_GAIN_B7_CTL_nMAX                      2
#define   LPASS_CDC_IIRn_GAIN_B7_CTL_ELEM                      2
#define   LPASS_CDC_IIRn_GAIN_B7_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIRn_GAIN_B7_CTL___POR                                                 0x00000000
#define   LPASS_CDC_IIRn_GAIN_B7_CTL__GAIN3_UPD_STATUS___M                                 0x00000008
#define   LPASS_CDC_IIRn_GAIN_B7_CTL__GAIN3_UPD_STATUS___S                                 3
#define   LPASS_CDC_IIRn_GAIN_B7_CTL__GAIN3_UPD_STATUS__IN_PROCESS                         0x0
#define   LPASS_CDC_IIRn_GAIN_B7_CTL__GAIN3_UPD_STATUS__COMPLETE                           0x1
#define   LPASS_CDC_IIRn_GAIN_B7_CTL__MODE3___M                                            0x00000004
#define   LPASS_CDC_IIRn_GAIN_B7_CTL__MODE3___S                                            2
#define   LPASS_CDC_IIRn_GAIN_B7_CTL__MODE3__AUTOMATIC                                     0x0
#define   LPASS_CDC_IIRn_GAIN_B7_CTL__MODE3__MANUAL                                        0x1
#define   LPASS_CDC_IIRn_GAIN_B7_CTL__HALF_DB3_EN___M                                      0x00000002
#define   LPASS_CDC_IIRn_GAIN_B7_CTL__HALF_DB3_EN___S                                      1
#define   LPASS_CDC_IIRn_GAIN_B7_CTL__HALF_DB3_EN__DISABLE                                 0x0
#define   LPASS_CDC_IIRn_GAIN_B7_CTL__HALF_DB3_EN__ENABLE                                  0x1
#define   LPASS_CDC_IIRn_GAIN_B7_CTL__MUTE3_EN___M                                         0x00000001
#define   LPASS_CDC_IIRn_GAIN_B7_CTL__MUTE3_EN___S                                         0
#define   LPASS_CDC_IIRn_GAIN_B7_CTL__MUTE3_EN__DISABLE                                    0x0
#define   LPASS_CDC_IIRn_GAIN_B7_CTL__MUTE3_EN__ENABLE                                     0x1
#define   LPASS_CDC_IIRn_GAIN_B7_CTL___M                                                   0x0000000F
#define   LPASS_CDC_IIRn_GAIN_B7_CTL___S                                                   0
#define LPASS_CDC_IIR1_GAIN_B7_CTL                                                       (0x0771C118)
#define   LPASS_CDC_IIR1_GAIN_B7_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIR1_GAIN_B7_CTL__GAIN3_UPD_STATUS___M                                 0x00000008
#define   LPASS_CDC_IIR1_GAIN_B7_CTL__GAIN3_UPD_STATUS___S                                 3
#define   LPASS_CDC_IIR1_GAIN_B7_CTL__MODE3___M                                            0x00000004
#define   LPASS_CDC_IIR1_GAIN_B7_CTL__MODE3___S                                            2
#define   LPASS_CDC_IIR1_GAIN_B7_CTL__HALF_DB3_EN___M                                      0x00000002
#define   LPASS_CDC_IIR1_GAIN_B7_CTL__HALF_DB3_EN___S                                      1
#define   LPASS_CDC_IIR1_GAIN_B7_CTL__MUTE3_EN___M                                         0x00000001
#define   LPASS_CDC_IIR1_GAIN_B7_CTL__MUTE3_EN___S                                         0
#define LPASS_CDC_IIR2_GAIN_B7_CTL                                                       (0x0771C158)
#define   LPASS_CDC_IIR2_GAIN_B7_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIR2_GAIN_B7_CTL__GAIN3_UPD_STATUS___M                                 0x00000008
#define   LPASS_CDC_IIR2_GAIN_B7_CTL__GAIN3_UPD_STATUS___S                                 3
#define   LPASS_CDC_IIR2_GAIN_B7_CTL__MODE3___M                                            0x00000004
#define   LPASS_CDC_IIR2_GAIN_B7_CTL__MODE3___S                                            2
#define   LPASS_CDC_IIR2_GAIN_B7_CTL__HALF_DB3_EN___M                                      0x00000002
#define   LPASS_CDC_IIR2_GAIN_B7_CTL__HALF_DB3_EN___S                                      1
#define   LPASS_CDC_IIR2_GAIN_B7_CTL__MUTE3_EN___M                                         0x00000001
#define   LPASS_CDC_IIR2_GAIN_B7_CTL__MUTE3_EN___S                                         0

#define LPASS_CDC_IIRn_GAIN_B8_CTL(n)                                         (0x0771C0DC+0x40*(n))
#define   LPASS_CDC_IIRn_GAIN_B8_CTL_nMIN                      1
#define   LPASS_CDC_IIRn_GAIN_B8_CTL_nMAX                      2
#define   LPASS_CDC_IIRn_GAIN_B8_CTL_ELEM                      2
#define   LPASS_CDC_IIRn_GAIN_B8_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIRn_GAIN_B8_CTL___POR                                                 0x00000000
#define   LPASS_CDC_IIRn_GAIN_B8_CTL__GAIN4_UPD_STATUS___M                                 0x00000008
#define   LPASS_CDC_IIRn_GAIN_B8_CTL__GAIN4_UPD_STATUS___S                                 3
#define   LPASS_CDC_IIRn_GAIN_B8_CTL__GAIN4_UPD_STATUS__IN_PROCESS                         0x0
#define   LPASS_CDC_IIRn_GAIN_B8_CTL__GAIN4_UPD_STATUS__COMPLETE                           0x1
#define   LPASS_CDC_IIRn_GAIN_B8_CTL__MODE4___M                                            0x00000004
#define   LPASS_CDC_IIRn_GAIN_B8_CTL__MODE4___S                                            2
#define   LPASS_CDC_IIRn_GAIN_B8_CTL__MODE4__AUTOMATIC                                     0x0
#define   LPASS_CDC_IIRn_GAIN_B8_CTL__MODE4__MANUAL                                        0x1
#define   LPASS_CDC_IIRn_GAIN_B8_CTL__HALF_DB4_EN___M                                      0x00000002
#define   LPASS_CDC_IIRn_GAIN_B8_CTL__HALF_DB4_EN___S                                      1
#define   LPASS_CDC_IIRn_GAIN_B8_CTL__HALF_DB4_EN__DISABLE                                 0x0
#define   LPASS_CDC_IIRn_GAIN_B8_CTL__HALF_DB4_EN__ENABLE                                  0x1
#define   LPASS_CDC_IIRn_GAIN_B8_CTL__MUTE4_EN___M                                         0x00000001
#define   LPASS_CDC_IIRn_GAIN_B8_CTL__MUTE4_EN___S                                         0
#define   LPASS_CDC_IIRn_GAIN_B8_CTL__MUTE4_EN__DISABLE                                    0x0
#define   LPASS_CDC_IIRn_GAIN_B8_CTL__MUTE4_EN__ENABLE                                     0x1
#define   LPASS_CDC_IIRn_GAIN_B8_CTL___M                                                   0x0000000F
#define   LPASS_CDC_IIRn_GAIN_B8_CTL___S                                                   0
#define LPASS_CDC_IIR1_GAIN_B8_CTL                                                       (0x0771C11C)
#define   LPASS_CDC_IIR1_GAIN_B8_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIR1_GAIN_B8_CTL__GAIN4_UPD_STATUS___M                                 0x00000008
#define   LPASS_CDC_IIR1_GAIN_B8_CTL__GAIN4_UPD_STATUS___S                                 3
#define   LPASS_CDC_IIR1_GAIN_B8_CTL__MODE4___M                                            0x00000004
#define   LPASS_CDC_IIR1_GAIN_B8_CTL__MODE4___S                                            2
#define   LPASS_CDC_IIR1_GAIN_B8_CTL__HALF_DB4_EN___M                                      0x00000002
#define   LPASS_CDC_IIR1_GAIN_B8_CTL__HALF_DB4_EN___S                                      1
#define   LPASS_CDC_IIR1_GAIN_B8_CTL__MUTE4_EN___M                                         0x00000001
#define   LPASS_CDC_IIR1_GAIN_B8_CTL__MUTE4_EN___S                                         0
#define LPASS_CDC_IIR2_GAIN_B8_CTL                                                       (0x0771C15C)
#define   LPASS_CDC_IIR2_GAIN_B8_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIR2_GAIN_B8_CTL__GAIN4_UPD_STATUS___M                                 0x00000008
#define   LPASS_CDC_IIR2_GAIN_B8_CTL__GAIN4_UPD_STATUS___S                                 3
#define   LPASS_CDC_IIR2_GAIN_B8_CTL__MODE4___M                                            0x00000004
#define   LPASS_CDC_IIR2_GAIN_B8_CTL__MODE4___S                                            2
#define   LPASS_CDC_IIR2_GAIN_B8_CTL__HALF_DB4_EN___M                                      0x00000002
#define   LPASS_CDC_IIR2_GAIN_B8_CTL__HALF_DB4_EN___S                                      1
#define   LPASS_CDC_IIR2_GAIN_B8_CTL__MUTE4_EN___M                                         0x00000001
#define   LPASS_CDC_IIR2_GAIN_B8_CTL__MUTE4_EN___S                                         0

#define LPASS_CDC_IIRn_CTL(n)                                                 (0x0771C0E0+0x40*(n))
#define   LPASS_CDC_IIRn_CTL_nMIN                              1
#define   LPASS_CDC_IIRn_CTL_nMAX                              2
#define   LPASS_CDC_IIRn_CTL_ELEM                              2
#define   LPASS_CDC_IIRn_CTL___RWC                                                         QCSR_REG_RW
#define   LPASS_CDC_IIRn_CTL___POR                                                         0x00000040
#define   LPASS_CDC_IIRn_CTL__POSTGAIN___M                                                 0x000000E0
#define   LPASS_CDC_IIRn_CTL__POSTGAIN___S                                                 5
#define   LPASS_CDC_IIRn_CTL__POSTGAIN__POS_12P0_DB                                        0x0
#define   LPASS_CDC_IIRn_CTL__POSTGAIN__POS_6P0_DB                                         0x1
#define   LPASS_CDC_IIRn_CTL__POSTGAIN__POS_0P0_DB                                         0x2
#define   LPASS_CDC_IIRn_CTL__POSTGAIN__NEG_6P0_DB                                         0x3
#define   LPASS_CDC_IIRn_CTL__POSTGAIN__NEG_12P0_DB                                        0x4
#define   LPASS_CDC_IIRn_CTL__POSTGAIN__NEG_18P1_DB                                        0x5
#define   LPASS_CDC_IIRn_CTL__POSTGAIN__NEG_24P1_DB                                        0x6
#define   LPASS_CDC_IIRn_CTL__POSTGAIN__NEG_30P1_DB                                        0x7
#define   LPASS_CDC_IIRn_CTL__FLT_STG5_EN___M                                              0x00000010
#define   LPASS_CDC_IIRn_CTL__FLT_STG5_EN___S                                              4
#define   LPASS_CDC_IIRn_CTL__FLT_STG5_EN__DISABLE                                         0x0
#define   LPASS_CDC_IIRn_CTL__FLT_STG5_EN__ENABLE                                          0x1
#define   LPASS_CDC_IIRn_CTL__FLT_STG4_EN___M                                              0x00000008
#define   LPASS_CDC_IIRn_CTL__FLT_STG4_EN___S                                              3
#define   LPASS_CDC_IIRn_CTL__FLT_STG4_EN__DISABLE                                         0x0
#define   LPASS_CDC_IIRn_CTL__FLT_STG4_EN__ENABLE                                          0x1
#define   LPASS_CDC_IIRn_CTL__FLT_STG3_EN___M                                              0x00000004
#define   LPASS_CDC_IIRn_CTL__FLT_STG3_EN___S                                              2
#define   LPASS_CDC_IIRn_CTL__FLT_STG3_EN__DISABLE                                         0x0
#define   LPASS_CDC_IIRn_CTL__FLT_STG3_EN__ENABLE                                          0x1
#define   LPASS_CDC_IIRn_CTL__FLT_STG2_EN___M                                              0x00000002
#define   LPASS_CDC_IIRn_CTL__FLT_STG2_EN___S                                              1
#define   LPASS_CDC_IIRn_CTL__FLT_STG2_EN__DISABLE                                         0x0
#define   LPASS_CDC_IIRn_CTL__FLT_STG2_EN__ENABLE                                          0x1
#define   LPASS_CDC_IIRn_CTL__FLT_STG1_EN___M                                              0x00000001
#define   LPASS_CDC_IIRn_CTL__FLT_STG1_EN___S                                              0
#define   LPASS_CDC_IIRn_CTL__FLT_STG1_EN__DISABLE                                         0x0
#define   LPASS_CDC_IIRn_CTL__FLT_STG1_EN__ENABLE                                          0x1
#define   LPASS_CDC_IIRn_CTL___M                                                           0x000000FF
#define   LPASS_CDC_IIRn_CTL___S                                                           0
#define LPASS_CDC_IIR1_CTL                                                               (0x0771C120)
#define   LPASS_CDC_IIR1_CTL___RWC                                                         QCSR_REG_RW
#define   LPASS_CDC_IIR1_CTL__POSTGAIN___M                                                 0x000000E0
#define   LPASS_CDC_IIR1_CTL__POSTGAIN___S                                                 5
#define   LPASS_CDC_IIR1_CTL__FLT_STG5_EN___M                                              0x00000010
#define   LPASS_CDC_IIR1_CTL__FLT_STG5_EN___S                                              4
#define   LPASS_CDC_IIR1_CTL__FLT_STG4_EN___M                                              0x00000008
#define   LPASS_CDC_IIR1_CTL__FLT_STG4_EN___S                                              3
#define   LPASS_CDC_IIR1_CTL__FLT_STG3_EN___M                                              0x00000004
#define   LPASS_CDC_IIR1_CTL__FLT_STG3_EN___S                                              2
#define   LPASS_CDC_IIR1_CTL__FLT_STG2_EN___M                                              0x00000002
#define   LPASS_CDC_IIR1_CTL__FLT_STG2_EN___S                                              1
#define   LPASS_CDC_IIR1_CTL__FLT_STG1_EN___M                                              0x00000001
#define   LPASS_CDC_IIR1_CTL__FLT_STG1_EN___S                                              0
#define LPASS_CDC_IIR2_CTL                                                               (0x0771C160)
#define   LPASS_CDC_IIR2_CTL___RWC                                                         QCSR_REG_RW
#define   LPASS_CDC_IIR2_CTL__POSTGAIN___M                                                 0x000000E0
#define   LPASS_CDC_IIR2_CTL__POSTGAIN___S                                                 5
#define   LPASS_CDC_IIR2_CTL__FLT_STG5_EN___M                                              0x00000010
#define   LPASS_CDC_IIR2_CTL__FLT_STG5_EN___S                                              4
#define   LPASS_CDC_IIR2_CTL__FLT_STG4_EN___M                                              0x00000008
#define   LPASS_CDC_IIR2_CTL__FLT_STG4_EN___S                                              3
#define   LPASS_CDC_IIR2_CTL__FLT_STG3_EN___M                                              0x00000004
#define   LPASS_CDC_IIR2_CTL__FLT_STG3_EN___S                                              2
#define   LPASS_CDC_IIR2_CTL__FLT_STG2_EN___M                                              0x00000002
#define   LPASS_CDC_IIR2_CTL__FLT_STG2_EN___S                                              1
#define   LPASS_CDC_IIR2_CTL__FLT_STG1_EN___M                                              0x00000001
#define   LPASS_CDC_IIR2_CTL__FLT_STG1_EN___S                                              0

#define LPASS_CDC_IIRn_GAIN_TIMER_CTL(n)                                      (0x0771C0E4+0x40*(n))
#define   LPASS_CDC_IIRn_GAIN_TIMER_CTL_nMIN                   1
#define   LPASS_CDC_IIRn_GAIN_TIMER_CTL_nMAX                   2
#define   LPASS_CDC_IIRn_GAIN_TIMER_CTL_ELEM                   2
#define   LPASS_CDC_IIRn_GAIN_TIMER_CTL___RWC                                              QCSR_REG_RW
#define   LPASS_CDC_IIRn_GAIN_TIMER_CTL___POR                                              0x00000000
#define   LPASS_CDC_IIRn_GAIN_TIMER_CTL__TIMER___M                                         0x000000FF
#define   LPASS_CDC_IIRn_GAIN_TIMER_CTL__TIMER___S                                         0
#define   LPASS_CDC_IIRn_GAIN_TIMER_CTL___M                                                0x000000FF
#define   LPASS_CDC_IIRn_GAIN_TIMER_CTL___S                                                0
#define LPASS_CDC_IIR1_GAIN_TIMER_CTL                                                    (0x0771C124)
#define   LPASS_CDC_IIR1_GAIN_TIMER_CTL___RWC                                              QCSR_REG_RW
#define   LPASS_CDC_IIR1_GAIN_TIMER_CTL__TIMER___M                                         0x000000FF
#define   LPASS_CDC_IIR1_GAIN_TIMER_CTL__TIMER___S                                         0
#define LPASS_CDC_IIR2_GAIN_TIMER_CTL                                                    (0x0771C164)
#define   LPASS_CDC_IIR2_GAIN_TIMER_CTL___RWC                                              QCSR_REG_RW
#define   LPASS_CDC_IIR2_GAIN_TIMER_CTL__TIMER___M                                         0x000000FF
#define   LPASS_CDC_IIR2_GAIN_TIMER_CTL__TIMER___S                                         0

#define LPASS_CDC_IIRn_COEF_B1_CTL(n)                                         (0x0771C0E8+0x40*(n))
#define   LPASS_CDC_IIRn_COEF_B1_CTL_nMIN                      1
#define   LPASS_CDC_IIRn_COEF_B1_CTL_nMAX                      2
#define   LPASS_CDC_IIRn_COEF_B1_CTL_ELEM                      2
#define   LPASS_CDC_IIRn_COEF_B1_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIRn_COEF_B1_CTL___POR                                                 0x00000000
#define   LPASS_CDC_IIRn_COEF_B1_CTL__BYPASS___M                                           0x00000080
#define   LPASS_CDC_IIRn_COEF_B1_CTL__BYPASS___S                                           7
#define   LPASS_CDC_IIRn_COEF_B1_CTL__BYPASS__AUTOINC                                      0x0
#define   LPASS_CDC_IIRn_COEF_B1_CTL__BYPASS__BYPASS                                       0x1
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR___M                                             0x0000007F
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR___S                                             0
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG0_COEFF_B0                              0x00
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG0_COEFF_B1                              0x04
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG0_COEFF_B2                              0x08
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG0_COEFF_A1                              0x0C
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG0_COEFF_A2                              0x10
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG1_COEFF_B0                              0x14
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG1_COEFF_B1                              0x18
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG1_COEFF_B2                              0x1C
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG1_COEFF_A1                              0x20
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG1_COEFF_A2                              0x24
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG2_COEFF_B0                              0x28
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG2_COEFF_B1                              0x2C
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG2_COEFF_B2                              0x30
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG2_COEFF_A1                              0x34
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG2_COEFF_A2                              0x38
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG3_COEFF_B0                              0x3C
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG3_COEFF_B1                              0x40
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG3_COEFF_B2                              0x44
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG3_COEFF_A1                              0x48
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG3_COEFF_A2                              0x4C
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG4_COEFF_B0                              0x50
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG4_COEFF_B1                              0x54
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG4_COEFF_B2                              0x58
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG4_COEFF_A1                              0x5C
#define   LPASS_CDC_IIRn_COEF_B1_CTL__ADDR__BIQ_STG4_COEFF_A2                              0x60
#define   LPASS_CDC_IIRn_COEF_B1_CTL___M                                                   0x000000FF
#define   LPASS_CDC_IIRn_COEF_B1_CTL___S                                                   0
#define LPASS_CDC_IIR1_COEF_B1_CTL                                                       (0x0771C128)
#define   LPASS_CDC_IIR1_COEF_B1_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIR1_COEF_B1_CTL__BYPASS___M                                           0x00000080
#define   LPASS_CDC_IIR1_COEF_B1_CTL__BYPASS___S                                           7
#define   LPASS_CDC_IIR1_COEF_B1_CTL__ADDR___M                                             0x0000007F
#define   LPASS_CDC_IIR1_COEF_B1_CTL__ADDR___S                                             0
#define LPASS_CDC_IIR2_COEF_B1_CTL                                                       (0x0771C168)
#define   LPASS_CDC_IIR2_COEF_B1_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIR2_COEF_B1_CTL__BYPASS___M                                           0x00000080
#define   LPASS_CDC_IIR2_COEF_B1_CTL__BYPASS___S                                           7
#define   LPASS_CDC_IIR2_COEF_B1_CTL__ADDR___M                                             0x0000007F
#define   LPASS_CDC_IIR2_COEF_B1_CTL__ADDR___S                                             0

#define LPASS_CDC_IIRn_COEF_B2_CTL(n)                                         (0x0771C0EC+0x40*(n))
#define   LPASS_CDC_IIRn_COEF_B2_CTL_nMIN                      1
#define   LPASS_CDC_IIRn_COEF_B2_CTL_nMAX                      2
#define   LPASS_CDC_IIRn_COEF_B2_CTL_ELEM                      2
#define   LPASS_CDC_IIRn_COEF_B2_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIRn_COEF_B2_CTL___POR                                                 0x00000000
#define   LPASS_CDC_IIRn_COEF_B2_CTL__VAL___M                                              0x000000FF
#define   LPASS_CDC_IIRn_COEF_B2_CTL__VAL___S                                              0
#define   LPASS_CDC_IIRn_COEF_B2_CTL___M                                                   0x000000FF
#define   LPASS_CDC_IIRn_COEF_B2_CTL___S                                                   0
#define LPASS_CDC_IIR1_COEF_B2_CTL                                                       (0x0771C12C)
#define   LPASS_CDC_IIR1_COEF_B2_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIR1_COEF_B2_CTL__VAL___M                                              0x000000FF
#define   LPASS_CDC_IIR1_COEF_B2_CTL__VAL___S                                              0
#define LPASS_CDC_IIR2_COEF_B2_CTL                                                       (0x0771C16C)
#define   LPASS_CDC_IIR2_COEF_B2_CTL___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_IIR2_COEF_B2_CTL__VAL___M                                              0x000000FF
#define   LPASS_CDC_IIR2_COEF_B2_CTL__VAL___S                                              0

#define LPASS_CDC_CONN_RX1_B1_CTL                                                        (0x0771C180)
#define   LPASS_CDC_CONN_RX1_B1_CTL___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_CONN_RX1_B1_CTL___POR                                                  0x00000000
#define   LPASS_CDC_CONN_RX1_B1_CTL__MIX1_INP2_SEL___M                                     0x00000038
#define   LPASS_CDC_CONN_RX1_B1_CTL__MIX1_INP2_SEL___S                                     3
#define   LPASS_CDC_CONN_RX1_B1_CTL__MIX1_INP2_SEL__ZERO                                   0x0
#define   LPASS_CDC_CONN_RX1_B1_CTL__MIX1_INP2_SEL__IIR1                                   0x1
#define   LPASS_CDC_CONN_RX1_B1_CTL__MIX1_INP2_SEL__IIR2                                   0x2
#define   LPASS_CDC_CONN_RX1_B1_CTL__MIX1_INP2_SEL__RX1                                    0x3
#define   LPASS_CDC_CONN_RX1_B1_CTL__MIX1_INP2_SEL__RX2                                    0x4
#define   LPASS_CDC_CONN_RX1_B1_CTL__MIX1_INP2_SEL__RX3                                    0x5
#define   LPASS_CDC_CONN_RX1_B1_CTL__MIX1_INP1_SEL___M                                     0x00000007
#define   LPASS_CDC_CONN_RX1_B1_CTL__MIX1_INP1_SEL___S                                     0
#define   LPASS_CDC_CONN_RX1_B1_CTL__MIX1_INP1_SEL__ZERO                                   0x0
#define   LPASS_CDC_CONN_RX1_B1_CTL__MIX1_INP1_SEL__IIR1                                   0x1
#define   LPASS_CDC_CONN_RX1_B1_CTL__MIX1_INP1_SEL__IIR2                                   0x2
#define   LPASS_CDC_CONN_RX1_B1_CTL__MIX1_INP1_SEL__RX1                                    0x3
#define   LPASS_CDC_CONN_RX1_B1_CTL__MIX1_INP1_SEL__RX2                                    0x4
#define   LPASS_CDC_CONN_RX1_B1_CTL__MIX1_INP1_SEL__RX3                                    0x5
#define   LPASS_CDC_CONN_RX1_B1_CTL___M                                                    0x0000003F
#define   LPASS_CDC_CONN_RX1_B1_CTL___S                                                    0

#define LPASS_CDC_CONN_RX1_B2_CTL                                                        (0x0771C184)
#define   LPASS_CDC_CONN_RX1_B2_CTL___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_CONN_RX1_B2_CTL___POR                                                  0x00000000
#define   LPASS_CDC_CONN_RX1_B2_CTL__MIX1_INP3_SEL___M                                     0x00000007
#define   LPASS_CDC_CONN_RX1_B2_CTL__MIX1_INP3_SEL___S                                     0
#define   LPASS_CDC_CONN_RX1_B2_CTL__MIX1_INP3_SEL__ZERO                                   0x0
#define   LPASS_CDC_CONN_RX1_B2_CTL__MIX1_INP3_SEL__IIR1                                   0x1
#define   LPASS_CDC_CONN_RX1_B2_CTL__MIX1_INP3_SEL__IIR2                                   0x2
#define   LPASS_CDC_CONN_RX1_B2_CTL__MIX1_INP3_SEL__RX1                                    0x3
#define   LPASS_CDC_CONN_RX1_B2_CTL__MIX1_INP3_SEL__RX2                                    0x4
#define   LPASS_CDC_CONN_RX1_B2_CTL__MIX1_INP3_SEL__RX3                                    0x5
#define   LPASS_CDC_CONN_RX1_B2_CTL___M                                                    0x00000007
#define   LPASS_CDC_CONN_RX1_B2_CTL___S                                                    0

#define LPASS_CDC_CONN_RX1_B3_CTL                                                        (0x0771C188)
#define   LPASS_CDC_CONN_RX1_B3_CTL___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_CONN_RX1_B3_CTL___POR                                                  0x00000000
#define   LPASS_CDC_CONN_RX1_B3_CTL__MIX2_INP1_SEL___M                                     0x00000003
#define   LPASS_CDC_CONN_RX1_B3_CTL__MIX2_INP1_SEL___S                                     0
#define   LPASS_CDC_CONN_RX1_B3_CTL__MIX2_INP1_SEL__ZERO                                   0x0
#define   LPASS_CDC_CONN_RX1_B3_CTL__MIX2_INP1_SEL__IIR1                                   0x1
#define   LPASS_CDC_CONN_RX1_B3_CTL__MIX2_INP1_SEL__IIR2                                   0x2
#define   LPASS_CDC_CONN_RX1_B3_CTL___M                                                    0x00000003
#define   LPASS_CDC_CONN_RX1_B3_CTL___S                                                    0

#define LPASS_CDC_CONN_RX2_B1_CTL                                                        (0x0771C18C)
#define   LPASS_CDC_CONN_RX2_B1_CTL___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_CONN_RX2_B1_CTL___POR                                                  0x00000000
#define   LPASS_CDC_CONN_RX2_B1_CTL__MIX1_INP2_SEL___M                                     0x00000038
#define   LPASS_CDC_CONN_RX2_B1_CTL__MIX1_INP2_SEL___S                                     3
#define   LPASS_CDC_CONN_RX2_B1_CTL__MIX1_INP2_SEL__ZERO                                   0x0
#define   LPASS_CDC_CONN_RX2_B1_CTL__MIX1_INP2_SEL__IIR1                                   0x1
#define   LPASS_CDC_CONN_RX2_B1_CTL__MIX1_INP2_SEL__IIR2                                   0x2
#define   LPASS_CDC_CONN_RX2_B1_CTL__MIX1_INP2_SEL__RX1                                    0x3
#define   LPASS_CDC_CONN_RX2_B1_CTL__MIX1_INP2_SEL__RX2                                    0x4
#define   LPASS_CDC_CONN_RX2_B1_CTL__MIX1_INP2_SEL__RX3                                    0x5
#define   LPASS_CDC_CONN_RX2_B1_CTL__MIX1_INP1_SEL___M                                     0x00000007
#define   LPASS_CDC_CONN_RX2_B1_CTL__MIX1_INP1_SEL___S                                     0
#define   LPASS_CDC_CONN_RX2_B1_CTL__MIX1_INP1_SEL__ZERO                                   0x0
#define   LPASS_CDC_CONN_RX2_B1_CTL__MIX1_INP1_SEL__IIR1                                   0x1
#define   LPASS_CDC_CONN_RX2_B1_CTL__MIX1_INP1_SEL__IIR2                                   0x2
#define   LPASS_CDC_CONN_RX2_B1_CTL__MIX1_INP1_SEL__RX1                                    0x3
#define   LPASS_CDC_CONN_RX2_B1_CTL__MIX1_INP1_SEL__RX2                                    0x4
#define   LPASS_CDC_CONN_RX2_B1_CTL__MIX1_INP1_SEL__RX3                                    0x5
#define   LPASS_CDC_CONN_RX2_B1_CTL___M                                                    0x0000003F
#define   LPASS_CDC_CONN_RX2_B1_CTL___S                                                    0

#define LPASS_CDC_CONN_RX2_B2_CTL                                                        (0x0771C190)
#define   LPASS_CDC_CONN_RX2_B2_CTL___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_CONN_RX2_B2_CTL___POR                                                  0x00000000
#define   LPASS_CDC_CONN_RX2_B2_CTL__MIX1_INP3_SEL___M                                     0x00000007
#define   LPASS_CDC_CONN_RX2_B2_CTL__MIX1_INP3_SEL___S                                     0
#define   LPASS_CDC_CONN_RX2_B2_CTL__MIX1_INP3_SEL__ZERO                                   0x0
#define   LPASS_CDC_CONN_RX2_B2_CTL__MIX1_INP3_SEL__IIR1                                   0x1
#define   LPASS_CDC_CONN_RX2_B2_CTL__MIX1_INP3_SEL__IIR2                                   0x2
#define   LPASS_CDC_CONN_RX2_B2_CTL__MIX1_INP3_SEL__RX1                                    0x3
#define   LPASS_CDC_CONN_RX2_B2_CTL__MIX1_INP3_SEL__RX2                                    0x4
#define   LPASS_CDC_CONN_RX2_B2_CTL__MIX1_INP3_SEL__RX3                                    0x5
#define   LPASS_CDC_CONN_RX2_B2_CTL___M                                                    0x00000007
#define   LPASS_CDC_CONN_RX2_B2_CTL___S                                                    0

#define LPASS_CDC_CONN_RX2_B3_CTL                                                        (0x0771C194)
#define   LPASS_CDC_CONN_RX2_B3_CTL___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_CONN_RX2_B3_CTL___POR                                                  0x00000000
#define   LPASS_CDC_CONN_RX2_B3_CTL__MIX2_INP1_SEL___M                                     0x00000003
#define   LPASS_CDC_CONN_RX2_B3_CTL__MIX2_INP1_SEL___S                                     0
#define   LPASS_CDC_CONN_RX2_B3_CTL__MIX2_INP1_SEL__ZERO                                   0x0
#define   LPASS_CDC_CONN_RX2_B3_CTL__MIX2_INP1_SEL__IIR1                                   0x1
#define   LPASS_CDC_CONN_RX2_B3_CTL__MIX2_INP1_SEL__IIR2                                   0x2
#define   LPASS_CDC_CONN_RX2_B3_CTL___M                                                    0x00000003
#define   LPASS_CDC_CONN_RX2_B3_CTL___S                                                    0

#define LPASS_CDC_CONN_RX3_B1_CTL                                                        (0x0771C198)
#define   LPASS_CDC_CONN_RX3_B1_CTL___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_CONN_RX3_B1_CTL___POR                                                  0x00000000
#define   LPASS_CDC_CONN_RX3_B1_CTL__MIX1_INP2_SEL___M                                     0x00000038
#define   LPASS_CDC_CONN_RX3_B1_CTL__MIX1_INP2_SEL___S                                     3
#define   LPASS_CDC_CONN_RX3_B1_CTL__MIX1_INP2_SEL__ZERO                                   0x0
#define   LPASS_CDC_CONN_RX3_B1_CTL__MIX1_INP2_SEL__IIR1                                   0x1
#define   LPASS_CDC_CONN_RX3_B1_CTL__MIX1_INP2_SEL__IIR2                                   0x2
#define   LPASS_CDC_CONN_RX3_B1_CTL__MIX1_INP2_SEL__RX1                                    0x3
#define   LPASS_CDC_CONN_RX3_B1_CTL__MIX1_INP2_SEL__RX2                                    0x4
#define   LPASS_CDC_CONN_RX3_B1_CTL__MIX1_INP2_SEL__RX3                                    0x5
#define   LPASS_CDC_CONN_RX3_B1_CTL__MIX1_INP1_SEL___M                                     0x00000007
#define   LPASS_CDC_CONN_RX3_B1_CTL__MIX1_INP1_SEL___S                                     0
#define   LPASS_CDC_CONN_RX3_B1_CTL__MIX1_INP1_SEL__ZERO                                   0x0
#define   LPASS_CDC_CONN_RX3_B1_CTL__MIX1_INP1_SEL__IIR1                                   0x1
#define   LPASS_CDC_CONN_RX3_B1_CTL__MIX1_INP1_SEL__IIR2                                   0x2
#define   LPASS_CDC_CONN_RX3_B1_CTL__MIX1_INP1_SEL__RX1                                    0x3
#define   LPASS_CDC_CONN_RX3_B1_CTL__MIX1_INP1_SEL__RX2                                    0x4
#define   LPASS_CDC_CONN_RX3_B1_CTL__MIX1_INP1_SEL__RX3                                    0x5
#define   LPASS_CDC_CONN_RX3_B1_CTL___M                                                    0x0000003F
#define   LPASS_CDC_CONN_RX3_B1_CTL___S                                                    0

#define LPASS_CDC_CONN_RX3_B2_CTL                                                        (0x0771C19C)
#define   LPASS_CDC_CONN_RX3_B2_CTL___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_CONN_RX3_B2_CTL___POR                                                  0x00000000
#define   LPASS_CDC_CONN_RX3_B2_CTL__MIX1_INP3_SEL___M                                     0x00000007
#define   LPASS_CDC_CONN_RX3_B2_CTL__MIX1_INP3_SEL___S                                     0
#define   LPASS_CDC_CONN_RX3_B2_CTL__MIX1_INP3_SEL__ZERO                                   0x0
#define   LPASS_CDC_CONN_RX3_B2_CTL__MIX1_INP3_SEL__IIR1                                   0x1
#define   LPASS_CDC_CONN_RX3_B2_CTL__MIX1_INP3_SEL__IIR2                                   0x2
#define   LPASS_CDC_CONN_RX3_B2_CTL__MIX1_INP3_SEL__RX1                                    0x3
#define   LPASS_CDC_CONN_RX3_B2_CTL__MIX1_INP3_SEL__RX2                                    0x4
#define   LPASS_CDC_CONN_RX3_B2_CTL__MIX1_INP3_SEL__RX3                                    0x5
#define   LPASS_CDC_CONN_RX3_B2_CTL___M                                                    0x00000007
#define   LPASS_CDC_CONN_RX3_B2_CTL___S                                                    0

#define LPASS_CDC_CONN_TX_B1_CTL                                                         (0x0771C1A0)
#define   LPASS_CDC_CONN_TX_B1_CTL___RWC                                                   QCSR_REG_RW
#define   LPASS_CDC_CONN_TX_B1_CTL___POR                                                   0x00000000
#define   LPASS_CDC_CONN_TX_B1_CTL__TX2_INP_SEL___M                                        0x00000038
#define   LPASS_CDC_CONN_TX_B1_CTL__TX2_INP_SEL___S                                        3
#define   LPASS_CDC_CONN_TX_B1_CTL__TX2_INP_SEL__ZERO                                      0x0
#define   LPASS_CDC_CONN_TX_B1_CTL__TX2_INP_SEL__ADC1                                      0x1
#define   LPASS_CDC_CONN_TX_B1_CTL__TX2_INP_SEL__ADC2                                      0x2
#define   LPASS_CDC_CONN_TX_B1_CTL__TX2_INP_SEL__ADC3                                      0x3
#define   LPASS_CDC_CONN_TX_B1_CTL__TX2_INP_SEL__DMIC1                                     0x4
#define   LPASS_CDC_CONN_TX_B1_CTL__TX2_INP_SEL__DMIC2                                     0x5
#define   LPASS_CDC_CONN_TX_B1_CTL__TX2_INP_SEL__DMIC3                                     0x6
#define   LPASS_CDC_CONN_TX_B1_CTL__TX2_INP_SEL__DMIC4                                     0x7
#define   LPASS_CDC_CONN_TX_B1_CTL__TX1_INP_SEL___M                                        0x00000007
#define   LPASS_CDC_CONN_TX_B1_CTL__TX1_INP_SEL___S                                        0
#define   LPASS_CDC_CONN_TX_B1_CTL__TX1_INP_SEL__ZERO                                      0x0
#define   LPASS_CDC_CONN_TX_B1_CTL__TX1_INP_SEL__ADC1                                      0x1
#define   LPASS_CDC_CONN_TX_B1_CTL__TX1_INP_SEL__ADC2                                      0x2
#define   LPASS_CDC_CONN_TX_B1_CTL__TX1_INP_SEL__ADC3                                      0x3
#define   LPASS_CDC_CONN_TX_B1_CTL__TX1_INP_SEL__DMIC1                                     0x4
#define   LPASS_CDC_CONN_TX_B1_CTL__TX1_INP_SEL__DMIC2                                     0x5
#define   LPASS_CDC_CONN_TX_B1_CTL__TX1_INP_SEL__DMIC3                                     0x6
#define   LPASS_CDC_CONN_TX_B1_CTL__TX1_INP_SEL__DMIC4                                     0x7
#define   LPASS_CDC_CONN_TX_B1_CTL___M                                                     0x0000003F
#define   LPASS_CDC_CONN_TX_B1_CTL___S                                                     0

#define LPASS_CDC_CONN_TX_B2_CTL                                                         (0x0771C1A4)
#define   LPASS_CDC_CONN_TX_B2_CTL___RWC                                                   QCSR_REG_RW
#define   LPASS_CDC_CONN_TX_B2_CTL___POR                                                   0x00000000
#define   LPASS_CDC_CONN_TX_B2_CTL__TX4_INP_SEL___M                                        0x00000038
#define   LPASS_CDC_CONN_TX_B2_CTL__TX4_INP_SEL___S                                        3
#define   LPASS_CDC_CONN_TX_B2_CTL__TX4_INP_SEL__ZERO                                      0x0
#define   LPASS_CDC_CONN_TX_B2_CTL__TX4_INP_SEL__ADC1                                      0x1
#define   LPASS_CDC_CONN_TX_B2_CTL__TX4_INP_SEL__ADC2                                      0x2
#define   LPASS_CDC_CONN_TX_B2_CTL__TX4_INP_SEL__ADC3                                      0x3
#define   LPASS_CDC_CONN_TX_B2_CTL__TX4_INP_SEL__DMIC1                                     0x4
#define   LPASS_CDC_CONN_TX_B2_CTL__TX4_INP_SEL__DMIC2                                     0x5
#define   LPASS_CDC_CONN_TX_B2_CTL__TX4_INP_SEL__DMIC3                                     0x6
#define   LPASS_CDC_CONN_TX_B2_CTL__TX4_INP_SEL__DMIC4                                     0x7
#define   LPASS_CDC_CONN_TX_B2_CTL__TX3_INP_SEL___M                                        0x00000007
#define   LPASS_CDC_CONN_TX_B2_CTL__TX3_INP_SEL___S                                        0
#define   LPASS_CDC_CONN_TX_B2_CTL__TX3_INP_SEL__ZERO                                      0x0
#define   LPASS_CDC_CONN_TX_B2_CTL__TX3_INP_SEL__ADC1                                      0x1
#define   LPASS_CDC_CONN_TX_B2_CTL__TX3_INP_SEL__ADC2                                      0x2
#define   LPASS_CDC_CONN_TX_B2_CTL__TX3_INP_SEL__ADC3                                      0x3
#define   LPASS_CDC_CONN_TX_B2_CTL__TX3_INP_SEL__DMIC1                                     0x4
#define   LPASS_CDC_CONN_TX_B2_CTL__TX3_INP_SEL__DMIC2                                     0x5
#define   LPASS_CDC_CONN_TX_B2_CTL__TX3_INP_SEL__DMIC3                                     0x6
#define   LPASS_CDC_CONN_TX_B2_CTL__TX3_INP_SEL__DMIC4                                     0x7
#define   LPASS_CDC_CONN_TX_B2_CTL___M                                                     0x0000003F
#define   LPASS_CDC_CONN_TX_B2_CTL___S                                                     0

#define LPASS_CDC_CONN_EQ1_B1_CTL                                                        (0x0771C1A8)
#define   LPASS_CDC_CONN_EQ1_B1_CTL___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_CONN_EQ1_B1_CTL___POR                                                  0x00000000
#define   LPASS_CDC_CONN_EQ1_B1_CTL__MIX_INP1_SEL___M                                      0x00000007
#define   LPASS_CDC_CONN_EQ1_B1_CTL__MIX_INP1_SEL___S                                      0
#define   LPASS_CDC_CONN_EQ1_B1_CTL__MIX_INP1_SEL__ZERO                                    0x0
#define   LPASS_CDC_CONN_EQ1_B1_CTL__MIX_INP1_SEL__DEC1                                    0x1
#define   LPASS_CDC_CONN_EQ1_B1_CTL__MIX_INP1_SEL__DEC2                                    0x2
#define   LPASS_CDC_CONN_EQ1_B1_CTL__MIX_INP1_SEL__DEC3                                    0x3
#define   LPASS_CDC_CONN_EQ1_B1_CTL__MIX_INP1_SEL__DEC4                                    0x4
#define   LPASS_CDC_CONN_EQ1_B1_CTL__MIX_INP1_SEL__RX1                                     0x5
#define   LPASS_CDC_CONN_EQ1_B1_CTL__MIX_INP1_SEL__RX2                                     0x6
#define   LPASS_CDC_CONN_EQ1_B1_CTL__MIX_INP1_SEL__RX3                                     0x7
#define   LPASS_CDC_CONN_EQ1_B1_CTL___M                                                    0x00000007
#define   LPASS_CDC_CONN_EQ1_B1_CTL___S                                                    0

#define LPASS_CDC_CONN_EQ1_B2_CTL                                                        (0x0771C1AC)
#define   LPASS_CDC_CONN_EQ1_B2_CTL___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_CONN_EQ1_B2_CTL___POR                                                  0x00000000
#define   LPASS_CDC_CONN_EQ1_B2_CTL__MIX_INP2_SEL___M                                      0x00000007
#define   LPASS_CDC_CONN_EQ1_B2_CTL__MIX_INP2_SEL___S                                      0
#define   LPASS_CDC_CONN_EQ1_B2_CTL__MIX_INP2_SEL__ZERO                                    0x0
#define   LPASS_CDC_CONN_EQ1_B2_CTL__MIX_INP2_SEL__DEC1                                    0x1
#define   LPASS_CDC_CONN_EQ1_B2_CTL__MIX_INP2_SEL__DEC2                                    0x2
#define   LPASS_CDC_CONN_EQ1_B2_CTL__MIX_INP2_SEL__DEC3                                    0x3
#define   LPASS_CDC_CONN_EQ1_B2_CTL__MIX_INP2_SEL__DEC4                                    0x4
#define   LPASS_CDC_CONN_EQ1_B2_CTL__MIX_INP2_SEL__RX1                                     0x5
#define   LPASS_CDC_CONN_EQ1_B2_CTL__MIX_INP2_SEL__RX2                                     0x6
#define   LPASS_CDC_CONN_EQ1_B2_CTL__MIX_INP2_SEL__RX3                                     0x7
#define   LPASS_CDC_CONN_EQ1_B2_CTL___M                                                    0x00000007
#define   LPASS_CDC_CONN_EQ1_B2_CTL___S                                                    0

#define LPASS_CDC_CONN_EQ1_B3_CTL                                                        (0x0771C1B0)
#define   LPASS_CDC_CONN_EQ1_B3_CTL___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_CONN_EQ1_B3_CTL___POR                                                  0x00000000
#define   LPASS_CDC_CONN_EQ1_B3_CTL__MIX_INP3_SEL___M                                      0x00000007
#define   LPASS_CDC_CONN_EQ1_B3_CTL__MIX_INP3_SEL___S                                      0
#define   LPASS_CDC_CONN_EQ1_B3_CTL__MIX_INP3_SEL__ZERO                                    0x0
#define   LPASS_CDC_CONN_EQ1_B3_CTL__MIX_INP3_SEL__DEC1                                    0x1
#define   LPASS_CDC_CONN_EQ1_B3_CTL__MIX_INP3_SEL__DEC2                                    0x2
#define   LPASS_CDC_CONN_EQ1_B3_CTL__MIX_INP3_SEL__DEC3                                    0x3
#define   LPASS_CDC_CONN_EQ1_B3_CTL__MIX_INP3_SEL__DEC4                                    0x4
#define   LPASS_CDC_CONN_EQ1_B3_CTL__MIX_INP3_SEL__RX1                                     0x5
#define   LPASS_CDC_CONN_EQ1_B3_CTL__MIX_INP3_SEL__RX2                                     0x6
#define   LPASS_CDC_CONN_EQ1_B3_CTL__MIX_INP3_SEL__RX3                                     0x7
#define   LPASS_CDC_CONN_EQ1_B3_CTL___M                                                    0x00000007
#define   LPASS_CDC_CONN_EQ1_B3_CTL___S                                                    0

#define LPASS_CDC_CONN_EQ1_B4_CTL                                                        (0x0771C1B4)
#define   LPASS_CDC_CONN_EQ1_B4_CTL___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_CONN_EQ1_B4_CTL___POR                                                  0x00000000
#define   LPASS_CDC_CONN_EQ1_B4_CTL__MIX_INP4_SEL___M                                      0x00000007
#define   LPASS_CDC_CONN_EQ1_B4_CTL__MIX_INP4_SEL___S                                      0
#define   LPASS_CDC_CONN_EQ1_B4_CTL__MIX_INP4_SEL__ZERO                                    0x0
#define   LPASS_CDC_CONN_EQ1_B4_CTL__MIX_INP4_SEL__DEC1                                    0x1
#define   LPASS_CDC_CONN_EQ1_B4_CTL__MIX_INP4_SEL__DEC2                                    0x2
#define   LPASS_CDC_CONN_EQ1_B4_CTL__MIX_INP4_SEL__DEC3                                    0x3
#define   LPASS_CDC_CONN_EQ1_B4_CTL__MIX_INP4_SEL__DEC4                                    0x4
#define   LPASS_CDC_CONN_EQ1_B4_CTL__MIX_INP4_SEL__RX1                                     0x5
#define   LPASS_CDC_CONN_EQ1_B4_CTL__MIX_INP4_SEL__RX2                                     0x6
#define   LPASS_CDC_CONN_EQ1_B4_CTL__MIX_INP4_SEL__RX3                                     0x7
#define   LPASS_CDC_CONN_EQ1_B4_CTL___M                                                    0x00000007
#define   LPASS_CDC_CONN_EQ1_B4_CTL___S                                                    0

#define LPASS_CDC_CONN_EQ2_B1_CTL                                                        (0x0771C1B8)
#define   LPASS_CDC_CONN_EQ2_B1_CTL___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_CONN_EQ2_B1_CTL___POR                                                  0x00000000
#define   LPASS_CDC_CONN_EQ2_B1_CTL__MIX_INP1_SEL___M                                      0x00000007
#define   LPASS_CDC_CONN_EQ2_B1_CTL__MIX_INP1_SEL___S                                      0
#define   LPASS_CDC_CONN_EQ2_B1_CTL__MIX_INP1_SEL__ZERO                                    0x0
#define   LPASS_CDC_CONN_EQ2_B1_CTL__MIX_INP1_SEL__DEC1                                    0x1
#define   LPASS_CDC_CONN_EQ2_B1_CTL__MIX_INP1_SEL__DEC2                                    0x2
#define   LPASS_CDC_CONN_EQ2_B1_CTL__MIX_INP1_SEL__DEC3                                    0x3
#define   LPASS_CDC_CONN_EQ2_B1_CTL__MIX_INP1_SEL__DEC4                                    0x4
#define   LPASS_CDC_CONN_EQ2_B1_CTL__MIX_INP1_SEL__RX1                                     0x5
#define   LPASS_CDC_CONN_EQ2_B1_CTL__MIX_INP1_SEL__RX2                                     0x6
#define   LPASS_CDC_CONN_EQ2_B1_CTL__MIX_INP1_SEL__RX3                                     0x7
#define   LPASS_CDC_CONN_EQ2_B1_CTL___M                                                    0x00000007
#define   LPASS_CDC_CONN_EQ2_B1_CTL___S                                                    0

#define LPASS_CDC_CONN_EQ2_B2_CTL                                                        (0x0771C1BC)
#define   LPASS_CDC_CONN_EQ2_B2_CTL___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_CONN_EQ2_B2_CTL___POR                                                  0x00000000
#define   LPASS_CDC_CONN_EQ2_B2_CTL__MIX_INP2_SEL___M                                      0x00000007
#define   LPASS_CDC_CONN_EQ2_B2_CTL__MIX_INP2_SEL___S                                      0
#define   LPASS_CDC_CONN_EQ2_B2_CTL__MIX_INP2_SEL__ZERO                                    0x0
#define   LPASS_CDC_CONN_EQ2_B2_CTL__MIX_INP2_SEL__DEC1                                    0x1
#define   LPASS_CDC_CONN_EQ2_B2_CTL__MIX_INP2_SEL__DEC2                                    0x2
#define   LPASS_CDC_CONN_EQ2_B2_CTL__MIX_INP2_SEL__DEC3                                    0x3
#define   LPASS_CDC_CONN_EQ2_B2_CTL__MIX_INP2_SEL__DEC4                                    0x4
#define   LPASS_CDC_CONN_EQ2_B2_CTL__MIX_INP2_SEL__RX1                                     0x5
#define   LPASS_CDC_CONN_EQ2_B2_CTL__MIX_INP2_SEL__RX2                                     0x6
#define   LPASS_CDC_CONN_EQ2_B2_CTL__MIX_INP2_SEL__RX3                                     0x7
#define   LPASS_CDC_CONN_EQ2_B2_CTL___M                                                    0x00000007
#define   LPASS_CDC_CONN_EQ2_B2_CTL___S                                                    0

#define LPASS_CDC_CONN_EQ2_B3_CTL                                                        (0x0771C1C0)
#define   LPASS_CDC_CONN_EQ2_B3_CTL___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_CONN_EQ2_B3_CTL___POR                                                  0x00000000
#define   LPASS_CDC_CONN_EQ2_B3_CTL__MIX_INP3_SEL___M                                      0x00000007
#define   LPASS_CDC_CONN_EQ2_B3_CTL__MIX_INP3_SEL___S                                      0
#define   LPASS_CDC_CONN_EQ2_B3_CTL__MIX_INP3_SEL__ZERO                                    0x0
#define   LPASS_CDC_CONN_EQ2_B3_CTL__MIX_INP3_SEL__DEC1                                    0x1
#define   LPASS_CDC_CONN_EQ2_B3_CTL__MIX_INP3_SEL__DEC2                                    0x2
#define   LPASS_CDC_CONN_EQ2_B3_CTL__MIX_INP3_SEL__DEC3                                    0x3
#define   LPASS_CDC_CONN_EQ2_B3_CTL__MIX_INP3_SEL__DEC4                                    0x4
#define   LPASS_CDC_CONN_EQ2_B3_CTL__MIX_INP3_SEL__RX1                                     0x5
#define   LPASS_CDC_CONN_EQ2_B3_CTL__MIX_INP3_SEL__RX2                                     0x6
#define   LPASS_CDC_CONN_EQ2_B3_CTL__MIX_INP3_SEL__RX3                                     0x7
#define   LPASS_CDC_CONN_EQ2_B3_CTL___M                                                    0x00000007
#define   LPASS_CDC_CONN_EQ2_B3_CTL___S                                                    0

#define LPASS_CDC_CONN_EQ2_B4_CTL                                                        (0x0771C1C4)
#define   LPASS_CDC_CONN_EQ2_B4_CTL___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_CONN_EQ2_B4_CTL___POR                                                  0x00000000
#define   LPASS_CDC_CONN_EQ2_B4_CTL__MIX_INP4_SEL___M                                      0x00000007
#define   LPASS_CDC_CONN_EQ2_B4_CTL__MIX_INP4_SEL___S                                      0
#define   LPASS_CDC_CONN_EQ2_B4_CTL__MIX_INP4_SEL__ZERO                                    0x0
#define   LPASS_CDC_CONN_EQ2_B4_CTL__MIX_INP4_SEL__DEC1                                    0x1
#define   LPASS_CDC_CONN_EQ2_B4_CTL__MIX_INP4_SEL__DEC2                                    0x2
#define   LPASS_CDC_CONN_EQ2_B4_CTL__MIX_INP4_SEL__DEC3                                    0x3
#define   LPASS_CDC_CONN_EQ2_B4_CTL__MIX_INP4_SEL__DEC4                                    0x4
#define   LPASS_CDC_CONN_EQ2_B4_CTL__MIX_INP4_SEL__RX1                                     0x5
#define   LPASS_CDC_CONN_EQ2_B4_CTL__MIX_INP4_SEL__RX2                                     0x6
#define   LPASS_CDC_CONN_EQ2_B4_CTL__MIX_INP4_SEL__RX3                                     0x7
#define   LPASS_CDC_CONN_EQ2_B4_CTL___M                                                    0x00000007
#define   LPASS_CDC_CONN_EQ2_B4_CTL___S                                                    0

#define LPASS_CDC_CONN_TX_I2S_SD1_CTL                                                    (0x0771C1C8)
#define   LPASS_CDC_CONN_TX_I2S_SD1_CTL___RWC                                              QCSR_REG_RW
#define   LPASS_CDC_CONN_TX_I2S_SD1_CTL___POR                                              0x00000000
#define   LPASS_CDC_CONN_TX_I2S_SD1_CTL__I2S_SD1_INP_SEL___M                               0x00000007
#define   LPASS_CDC_CONN_TX_I2S_SD1_CTL__I2S_SD1_INP_SEL___S                               0
#define   LPASS_CDC_CONN_TX_I2S_SD1_CTL__I2S_SD1_INP_SEL__DEC1                             0x0
#define   LPASS_CDC_CONN_TX_I2S_SD1_CTL__I2S_SD1_INP_SEL__DEC2                             0x1
#define   LPASS_CDC_CONN_TX_I2S_SD1_CTL__I2S_SD1_INP_SEL__DEC3                             0x2
#define   LPASS_CDC_CONN_TX_I2S_SD1_CTL__I2S_SD1_INP_SEL__DEC4                             0x3
#define   LPASS_CDC_CONN_TX_I2S_SD1_CTL__I2S_SD1_INP_SEL__RX_MIX1                          0x4
#define   LPASS_CDC_CONN_TX_I2S_SD1_CTL__I2S_SD1_INP_SEL__RX_MIX2                          0x5
#define   LPASS_CDC_CONN_TX_I2S_SD1_CTL__I2S_SD1_INP_SEL__RX_MIX3                          0x6
#define   LPASS_CDC_CONN_TX_I2S_SD1_CTL___M                                                0x00000007
#define   LPASS_CDC_CONN_TX_I2S_SD1_CTL___S                                                0

#define LPASS_CDC_CONN_TX_I2S_SD2_CTL                                                    (0x0771C1CC)
#define   LPASS_CDC_CONN_TX_I2S_SD2_CTL___RWC                                              QCSR_REG_RW
#define   LPASS_CDC_CONN_TX_I2S_SD2_CTL___POR                                              0x00000000
#define   LPASS_CDC_CONN_TX_I2S_SD2_CTL__I2S_SD2_INP_SEL___M                               0x00000007
#define   LPASS_CDC_CONN_TX_I2S_SD2_CTL__I2S_SD2_INP_SEL___S                               0
#define   LPASS_CDC_CONN_TX_I2S_SD2_CTL__I2S_SD2_INP_SEL__DEC1                             0x0
#define   LPASS_CDC_CONN_TX_I2S_SD2_CTL__I2S_SD2_INP_SEL__DEC2                             0x1
#define   LPASS_CDC_CONN_TX_I2S_SD2_CTL__I2S_SD2_INP_SEL__DEC3                             0x2
#define   LPASS_CDC_CONN_TX_I2S_SD2_CTL__I2S_SD2_INP_SEL__DEC4                             0x3
#define   LPASS_CDC_CONN_TX_I2S_SD2_CTL__I2S_SD2_INP_SEL__RX_MIX1                          0x4
#define   LPASS_CDC_CONN_TX_I2S_SD2_CTL__I2S_SD2_INP_SEL__RX_MIX2                          0x5
#define   LPASS_CDC_CONN_TX_I2S_SD2_CTL__I2S_SD2_INP_SEL__RX_MIX3                          0x6
#define   LPASS_CDC_CONN_TX_I2S_SD2_CTL___M                                                0x00000007
#define   LPASS_CDC_CONN_TX_I2S_SD2_CTL___S                                                0

#define LPASS_CDC_CONN_TX_I2S_SD3_CTL                                                    (0x0771C1D0)
#define   LPASS_CDC_CONN_TX_I2S_SD3_CTL___RWC                                              QCSR_REG_RW
#define   LPASS_CDC_CONN_TX_I2S_SD3_CTL___POR                                              0x00000000
#define   LPASS_CDC_CONN_TX_I2S_SD3_CTL__I2S_SD3_INP_SEL___M                               0x00000007
#define   LPASS_CDC_CONN_TX_I2S_SD3_CTL__I2S_SD3_INP_SEL___S                               0
#define   LPASS_CDC_CONN_TX_I2S_SD3_CTL__I2S_SD3_INP_SEL__DEC1                             0x0
#define   LPASS_CDC_CONN_TX_I2S_SD3_CTL__I2S_SD3_INP_SEL__DEC2                             0x1
#define   LPASS_CDC_CONN_TX_I2S_SD3_CTL__I2S_SD3_INP_SEL__DEC3                             0x2
#define   LPASS_CDC_CONN_TX_I2S_SD3_CTL__I2S_SD3_INP_SEL__DEC4                             0x3
#define   LPASS_CDC_CONN_TX_I2S_SD3_CTL__I2S_SD3_INP_SEL__RX_MIX1                          0x4
#define   LPASS_CDC_CONN_TX_I2S_SD3_CTL__I2S_SD3_INP_SEL__RX_MIX2                          0x5
#define   LPASS_CDC_CONN_TX_I2S_SD3_CTL__I2S_SD3_INP_SEL__RX_MIX3                          0x6
#define   LPASS_CDC_CONN_TX_I2S_SD3_CTL___M                                                0x00000007
#define   LPASS_CDC_CONN_TX_I2S_SD3_CTL___S                                                0

#define LPASS_CDC_CONN_TX_I2S_SD4_CTL                                                    (0x0771C1D4)
#define   LPASS_CDC_CONN_TX_I2S_SD4_CTL___RWC                                              QCSR_REG_RW
#define   LPASS_CDC_CONN_TX_I2S_SD4_CTL___POR                                              0x00000000
#define   LPASS_CDC_CONN_TX_I2S_SD4_CTL__I2S_SD4_INP_SEL___M                               0x00000007
#define   LPASS_CDC_CONN_TX_I2S_SD4_CTL__I2S_SD4_INP_SEL___S                               0
#define   LPASS_CDC_CONN_TX_I2S_SD4_CTL__I2S_SD4_INP_SEL__DEC1                             0x0
#define   LPASS_CDC_CONN_TX_I2S_SD4_CTL__I2S_SD4_INP_SEL__DEC2                             0x1
#define   LPASS_CDC_CONN_TX_I2S_SD4_CTL__I2S_SD4_INP_SEL__DEC3                             0x2
#define   LPASS_CDC_CONN_TX_I2S_SD4_CTL__I2S_SD4_INP_SEL__DEC4                             0x3
#define   LPASS_CDC_CONN_TX_I2S_SD4_CTL__I2S_SD4_INP_SEL__RX_MIX1                          0x4
#define   LPASS_CDC_CONN_TX_I2S_SD4_CTL__I2S_SD4_INP_SEL__RX_MIX2                          0x5
#define   LPASS_CDC_CONN_TX_I2S_SD4_CTL__I2S_SD4_INP_SEL__RX_MIX3                          0x6
#define   LPASS_CDC_CONN_TX_I2S_SD4_CTL___M                                                0x00000007
#define   LPASS_CDC_CONN_TX_I2S_SD4_CTL___S                                                0

#define LPASS_CDC_TXn_VOL_CTL_TIMER(n)                                        (0x0771C260+0x20*(n))
#define   LPASS_CDC_TXn_VOL_CTL_TIMER_nMIN                     1
#define   LPASS_CDC_TXn_VOL_CTL_TIMER_nMAX                     4
#define   LPASS_CDC_TXn_VOL_CTL_TIMER_ELEM                     4
#define   LPASS_CDC_TXn_VOL_CTL_TIMER___RWC                                                QCSR_REG_RW
#define   LPASS_CDC_TXn_VOL_CTL_TIMER___POR                                                0x00000000
#define   LPASS_CDC_TXn_VOL_CTL_TIMER__PGA_TIMER___M                                       0x000000FF
#define   LPASS_CDC_TXn_VOL_CTL_TIMER__PGA_TIMER___S                                       0
#define   LPASS_CDC_TXn_VOL_CTL_TIMER___M                                                  0x000000FF
#define   LPASS_CDC_TXn_VOL_CTL_TIMER___S                                                  0
#define LPASS_CDC_TX1_VOL_CTL_TIMER                                                      (0x0771C280)
#define   LPASS_CDC_TX1_VOL_CTL_TIMER___RWC                                                QCSR_REG_RW
#define   LPASS_CDC_TX1_VOL_CTL_TIMER__PGA_TIMER___M                                       0x000000FF
#define   LPASS_CDC_TX1_VOL_CTL_TIMER__PGA_TIMER___S                                       0
#define LPASS_CDC_TX2_VOL_CTL_TIMER                                                      (0x0771C2A0)
#define   LPASS_CDC_TX2_VOL_CTL_TIMER___RWC                                                QCSR_REG_RW
#define   LPASS_CDC_TX2_VOL_CTL_TIMER__PGA_TIMER___M                                       0x000000FF
#define   LPASS_CDC_TX2_VOL_CTL_TIMER__PGA_TIMER___S                                       0
#define LPASS_CDC_TX3_VOL_CTL_TIMER                                                      (0x0771C2C0)
#define   LPASS_CDC_TX3_VOL_CTL_TIMER___RWC                                                QCSR_REG_RW
#define   LPASS_CDC_TX3_VOL_CTL_TIMER__PGA_TIMER___M                                       0x000000FF
#define   LPASS_CDC_TX3_VOL_CTL_TIMER__PGA_TIMER___S                                       0
#define LPASS_CDC_TX4_VOL_CTL_TIMER                                                      (0x0771C2E0)
#define   LPASS_CDC_TX4_VOL_CTL_TIMER___RWC                                                QCSR_REG_RW
#define   LPASS_CDC_TX4_VOL_CTL_TIMER__PGA_TIMER___M                                       0x000000FF
#define   LPASS_CDC_TX4_VOL_CTL_TIMER__PGA_TIMER___S                                       0

#define LPASS_CDC_TXn_VOL_CTL_GAIN(n)                                         (0x0771C264+0x20*(n))
#define   LPASS_CDC_TXn_VOL_CTL_GAIN_nMIN                      1
#define   LPASS_CDC_TXn_VOL_CTL_GAIN_nMAX                      4
#define   LPASS_CDC_TXn_VOL_CTL_GAIN_ELEM                      4
#define   LPASS_CDC_TXn_VOL_CTL_GAIN___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_TXn_VOL_CTL_GAIN___POR                                                 0x00000000
#define   LPASS_CDC_TXn_VOL_CTL_GAIN__PGA_GAIN___M                                         0x000000FF
#define   LPASS_CDC_TXn_VOL_CTL_GAIN__PGA_GAIN___S                                         0
#define   LPASS_CDC_TXn_VOL_CTL_GAIN___M                                                   0x000000FF
#define   LPASS_CDC_TXn_VOL_CTL_GAIN___S                                                   0
#define LPASS_CDC_TX1_VOL_CTL_GAIN                                                       (0x0771C284)
#define   LPASS_CDC_TX1_VOL_CTL_GAIN___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_TX1_VOL_CTL_GAIN__PGA_GAIN___M                                         0x000000FF
#define   LPASS_CDC_TX1_VOL_CTL_GAIN__PGA_GAIN___S                                         0
#define LPASS_CDC_TX2_VOL_CTL_GAIN                                                       (0x0771C2A4)
#define   LPASS_CDC_TX2_VOL_CTL_GAIN___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_TX2_VOL_CTL_GAIN__PGA_GAIN___M                                         0x000000FF
#define   LPASS_CDC_TX2_VOL_CTL_GAIN__PGA_GAIN___S                                         0
#define LPASS_CDC_TX3_VOL_CTL_GAIN                                                       (0x0771C2C4)
#define   LPASS_CDC_TX3_VOL_CTL_GAIN___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_TX3_VOL_CTL_GAIN__PGA_GAIN___M                                         0x000000FF
#define   LPASS_CDC_TX3_VOL_CTL_GAIN__PGA_GAIN___S                                         0
#define LPASS_CDC_TX4_VOL_CTL_GAIN                                                       (0x0771C2E4)
#define   LPASS_CDC_TX4_VOL_CTL_GAIN___RWC                                                 QCSR_REG_RW
#define   LPASS_CDC_TX4_VOL_CTL_GAIN__PGA_GAIN___M                                         0x000000FF
#define   LPASS_CDC_TX4_VOL_CTL_GAIN__PGA_GAIN___S                                         0

#define LPASS_CDC_TXn_VOL_CTL_CFG(n)                                          (0x0771C268+0x20*(n))
#define   LPASS_CDC_TXn_VOL_CTL_CFG_nMIN                       1
#define   LPASS_CDC_TXn_VOL_CTL_CFG_nMAX                       4
#define   LPASS_CDC_TXn_VOL_CTL_CFG_ELEM                       4
#define   LPASS_CDC_TXn_VOL_CTL_CFG___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_TXn_VOL_CTL_CFG___POR                                                  0x00000000
#define   LPASS_CDC_TXn_VOL_CTL_CFG__GAIN_UPD_STATUS___M                                   0x00000008
#define   LPASS_CDC_TXn_VOL_CTL_CFG__GAIN_UPD_STATUS___S                                   3
#define   LPASS_CDC_TXn_VOL_CTL_CFG__GAIN_UPD_STATUS__IN_PROCESS                           0x0
#define   LPASS_CDC_TXn_VOL_CTL_CFG__GAIN_UPD_STATUS__COMPLETE                             0x1
#define   LPASS_CDC_TXn_VOL_CTL_CFG__MODE___M                                              0x00000004
#define   LPASS_CDC_TXn_VOL_CTL_CFG__MODE___S                                              2
#define   LPASS_CDC_TXn_VOL_CTL_CFG__MODE__AUTOMATIC                                       0x0
#define   LPASS_CDC_TXn_VOL_CTL_CFG__MODE__MANUAL                                          0x1
#define   LPASS_CDC_TXn_VOL_CTL_CFG__HALF_DB___M                                           0x00000002
#define   LPASS_CDC_TXn_VOL_CTL_CFG__HALF_DB___S                                           1
#define   LPASS_CDC_TXn_VOL_CTL_CFG__HALF_DB__DISABLE                                      0x0
#define   LPASS_CDC_TXn_VOL_CTL_CFG__HALF_DB__ENABLE                                       0x1
#define   LPASS_CDC_TXn_VOL_CTL_CFG__MUTE_EN___M                                           0x00000001
#define   LPASS_CDC_TXn_VOL_CTL_CFG__MUTE_EN___S                                           0
#define   LPASS_CDC_TXn_VOL_CTL_CFG__MUTE_EN__DISABLE                                      0x0
#define   LPASS_CDC_TXn_VOL_CTL_CFG__MUTE_EN__ENABLE                                       0x1
#define   LPASS_CDC_TXn_VOL_CTL_CFG___M                                                    0x0000000F
#define   LPASS_CDC_TXn_VOL_CTL_CFG___S                                                    0
#define LPASS_CDC_TX1_VOL_CTL_CFG                                                        (0x0771C288)
#define   LPASS_CDC_TX1_VOL_CTL_CFG___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_TX1_VOL_CTL_CFG__GAIN_UPD_STATUS___M                                   0x00000008
#define   LPASS_CDC_TX1_VOL_CTL_CFG__GAIN_UPD_STATUS___S                                   3
#define   LPASS_CDC_TX1_VOL_CTL_CFG__MODE___M                                              0x00000004
#define   LPASS_CDC_TX1_VOL_CTL_CFG__MODE___S                                              2
#define   LPASS_CDC_TX1_VOL_CTL_CFG__HALF_DB___M                                           0x00000002
#define   LPASS_CDC_TX1_VOL_CTL_CFG__HALF_DB___S                                           1
#define   LPASS_CDC_TX1_VOL_CTL_CFG__MUTE_EN___M                                           0x00000001
#define   LPASS_CDC_TX1_VOL_CTL_CFG__MUTE_EN___S                                           0
#define LPASS_CDC_TX2_VOL_CTL_CFG                                                        (0x0771C2A8)
#define   LPASS_CDC_TX2_VOL_CTL_CFG___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_TX2_VOL_CTL_CFG__GAIN_UPD_STATUS___M                                   0x00000008
#define   LPASS_CDC_TX2_VOL_CTL_CFG__GAIN_UPD_STATUS___S                                   3
#define   LPASS_CDC_TX2_VOL_CTL_CFG__MODE___M                                              0x00000004
#define   LPASS_CDC_TX2_VOL_CTL_CFG__MODE___S                                              2
#define   LPASS_CDC_TX2_VOL_CTL_CFG__HALF_DB___M                                           0x00000002
#define   LPASS_CDC_TX2_VOL_CTL_CFG__HALF_DB___S                                           1
#define   LPASS_CDC_TX2_VOL_CTL_CFG__MUTE_EN___M                                           0x00000001
#define   LPASS_CDC_TX2_VOL_CTL_CFG__MUTE_EN___S                                           0
#define LPASS_CDC_TX3_VOL_CTL_CFG                                                        (0x0771C2C8)
#define   LPASS_CDC_TX3_VOL_CTL_CFG___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_TX3_VOL_CTL_CFG__GAIN_UPD_STATUS___M                                   0x00000008
#define   LPASS_CDC_TX3_VOL_CTL_CFG__GAIN_UPD_STATUS___S                                   3
#define   LPASS_CDC_TX3_VOL_CTL_CFG__MODE___M                                              0x00000004
#define   LPASS_CDC_TX3_VOL_CTL_CFG__MODE___S                                              2
#define   LPASS_CDC_TX3_VOL_CTL_CFG__HALF_DB___M                                           0x00000002
#define   LPASS_CDC_TX3_VOL_CTL_CFG__HALF_DB___S                                           1
#define   LPASS_CDC_TX3_VOL_CTL_CFG__MUTE_EN___M                                           0x00000001
#define   LPASS_CDC_TX3_VOL_CTL_CFG__MUTE_EN___S                                           0
#define LPASS_CDC_TX4_VOL_CTL_CFG                                                        (0x0771C2E8)
#define   LPASS_CDC_TX4_VOL_CTL_CFG___RWC                                                  QCSR_REG_RW
#define   LPASS_CDC_TX4_VOL_CTL_CFG__GAIN_UPD_STATUS___M                                   0x00000008
#define   LPASS_CDC_TX4_VOL_CTL_CFG__GAIN_UPD_STATUS___S                                   3
#define   LPASS_CDC_TX4_VOL_CTL_CFG__MODE___M                                              0x00000004
#define   LPASS_CDC_TX4_VOL_CTL_CFG__MODE___S                                              2
#define   LPASS_CDC_TX4_VOL_CTL_CFG__HALF_DB___M                                           0x00000002
#define   LPASS_CDC_TX4_VOL_CTL_CFG__HALF_DB___S                                           1
#define   LPASS_CDC_TX4_VOL_CTL_CFG__MUTE_EN___M                                           0x00000001
#define   LPASS_CDC_TX4_VOL_CTL_CFG__MUTE_EN___S                                           0

#define LPASS_CDC_TXn_MUX_CTL(n)                                              (0x0771C26C+0x20*(n))
#define   LPASS_CDC_TXn_MUX_CTL_nMIN                           1
#define   LPASS_CDC_TXn_MUX_CTL_nMAX                           4
#define   LPASS_CDC_TXn_MUX_CTL_ELEM                           4
#define   LPASS_CDC_TXn_MUX_CTL___RWC                                                      QCSR_REG_RW
#define   LPASS_CDC_TXn_MUX_CTL___POR                                                      0x00000000
#define   LPASS_CDC_TXn_MUX_CTL__CUT_OFF_FREQ___M                                          0x00000030
#define   LPASS_CDC_TXn_MUX_CTL__CUT_OFF_FREQ___S                                          4
#define   LPASS_CDC_TXn_MUX_CTL__CUT_OFF_FREQ__CF_NEG_3DB_4HZ                              0x0
#define   LPASS_CDC_TXn_MUX_CTL__CUT_OFF_FREQ__CF_NEG_3DB_75HZ                             0x1
#define   LPASS_CDC_TXn_MUX_CTL__CUT_OFF_FREQ__CF_NEG_3DB_150HZ                            0x2
#define   LPASS_CDC_TXn_MUX_CTL__HPF_BP_SEL___M                                            0x00000008
#define   LPASS_CDC_TXn_MUX_CTL__HPF_BP_SEL___S                                            3
#define   LPASS_CDC_TXn_MUX_CTL__HPF_BP_SEL__NO_BYPASS                                     0x0
#define   LPASS_CDC_TXn_MUX_CTL__HPF_BP_SEL__BYPASS                                        0x1
#define   LPASS_CDC_TXn_MUX_CTL__TYPE_A_B_SEL___M                                          0x00000004
#define   LPASS_CDC_TXn_MUX_CTL__TYPE_A_B_SEL___S                                          2
#define   LPASS_CDC_TXn_MUX_CTL__TYPE_A_B_SEL__A_TYPE                                      0x0
#define   LPASS_CDC_TXn_MUX_CTL__TYPE_A_B_SEL__B_TYPE                                      0x1
#define   LPASS_CDC_TXn_MUX_CTL__FIR_SEL___M                                               0x00000002
#define   LPASS_CDC_TXn_MUX_CTL__FIR_SEL___S                                               1
#define   LPASS_CDC_TXn_MUX_CTL__FIR_SEL__LINEAR                                           0x0
#define   LPASS_CDC_TXn_MUX_CTL__FIR_SEL__MINIMUM                                          0x1
#define   LPASS_CDC_TXn_MUX_CTL__ADC_DMIC_SEL___M                                          0x00000001
#define   LPASS_CDC_TXn_MUX_CTL__ADC_DMIC_SEL___S                                          0
#define   LPASS_CDC_TXn_MUX_CTL__ADC_DMIC_SEL__ADC                                         0x0
#define   LPASS_CDC_TXn_MUX_CTL__ADC_DMIC_SEL__DMIC                                        0x1
#define   LPASS_CDC_TXn_MUX_CTL___M                                                        0x0000003F
#define   LPASS_CDC_TXn_MUX_CTL___S                                                        0
#define LPASS_CDC_TX1_MUX_CTL                                                            (0x0771C28C)
#define   LPASS_CDC_TX1_MUX_CTL___RWC                                                      QCSR_REG_RW
#define   LPASS_CDC_TX1_MUX_CTL__CUT_OFF_FREQ___M                                          0x00000030
#define   LPASS_CDC_TX1_MUX_CTL__CUT_OFF_FREQ___S                                          4
#define   LPASS_CDC_TX1_MUX_CTL__HPF_BP_SEL___M                                            0x00000008
#define   LPASS_CDC_TX1_MUX_CTL__HPF_BP_SEL___S                                            3
#define   LPASS_CDC_TX1_MUX_CTL__TYPE_A_B_SEL___M                                          0x00000004
#define   LPASS_CDC_TX1_MUX_CTL__TYPE_A_B_SEL___S                                          2
#define   LPASS_CDC_TX1_MUX_CTL__FIR_SEL___M                                               0x00000002
#define   LPASS_CDC_TX1_MUX_CTL__FIR_SEL___S                                               1
#define   LPASS_CDC_TX1_MUX_CTL__ADC_DMIC_SEL___M                                          0x00000001
#define   LPASS_CDC_TX1_MUX_CTL__ADC_DMIC_SEL___S                                          0
#define LPASS_CDC_TX2_MUX_CTL                                                            (0x0771C2AC)
#define   LPASS_CDC_TX2_MUX_CTL___RWC                                                      QCSR_REG_RW
#define   LPASS_CDC_TX2_MUX_CTL__CUT_OFF_FREQ___M                                          0x00000030
#define   LPASS_CDC_TX2_MUX_CTL__CUT_OFF_FREQ___S                                          4
#define   LPASS_CDC_TX2_MUX_CTL__HPF_BP_SEL___M                                            0x00000008
#define   LPASS_CDC_TX2_MUX_CTL__HPF_BP_SEL___S                                            3
#define   LPASS_CDC_TX2_MUX_CTL__TYPE_A_B_SEL___M                                          0x00000004
#define   LPASS_CDC_TX2_MUX_CTL__TYPE_A_B_SEL___S                                          2
#define   LPASS_CDC_TX2_MUX_CTL__FIR_SEL___M                                               0x00000002
#define   LPASS_CDC_TX2_MUX_CTL__FIR_SEL___S                                               1
#define   LPASS_CDC_TX2_MUX_CTL__ADC_DMIC_SEL___M                                          0x00000001
#define   LPASS_CDC_TX2_MUX_CTL__ADC_DMIC_SEL___S                                          0
#define LPASS_CDC_TX3_MUX_CTL                                                            (0x0771C2CC)
#define   LPASS_CDC_TX3_MUX_CTL___RWC                                                      QCSR_REG_RW
#define   LPASS_CDC_TX3_MUX_CTL__CUT_OFF_FREQ___M                                          0x00000030
#define   LPASS_CDC_TX3_MUX_CTL__CUT_OFF_FREQ___S                                          4
#define   LPASS_CDC_TX3_MUX_CTL__HPF_BP_SEL___M                                            0x00000008
#define   LPASS_CDC_TX3_MUX_CTL__HPF_BP_SEL___S                                            3
#define   LPASS_CDC_TX3_MUX_CTL__TYPE_A_B_SEL___M                                          0x00000004
#define   LPASS_CDC_TX3_MUX_CTL__TYPE_A_B_SEL___S                                          2
#define   LPASS_CDC_TX3_MUX_CTL__FIR_SEL___M                                               0x00000002
#define   LPASS_CDC_TX3_MUX_CTL__FIR_SEL___S                                               1
#define   LPASS_CDC_TX3_MUX_CTL__ADC_DMIC_SEL___M                                          0x00000001
#define   LPASS_CDC_TX3_MUX_CTL__ADC_DMIC_SEL___S                                          0
#define LPASS_CDC_TX4_MUX_CTL                                                            (0x0771C2EC)
#define   LPASS_CDC_TX4_MUX_CTL___RWC                                                      QCSR_REG_RW
#define   LPASS_CDC_TX4_MUX_CTL__CUT_OFF_FREQ___M                                          0x00000030
#define   LPASS_CDC_TX4_MUX_CTL__CUT_OFF_FREQ___S                                          4
#define   LPASS_CDC_TX4_MUX_CTL__HPF_BP_SEL___M                                            0x00000008
#define   LPASS_CDC_TX4_MUX_CTL__HPF_BP_SEL___S                                            3
#define   LPASS_CDC_TX4_MUX_CTL__TYPE_A_B_SEL___M                                          0x00000004
#define   LPASS_CDC_TX4_MUX_CTL__TYPE_A_B_SEL___S                                          2
#define   LPASS_CDC_TX4_MUX_CTL__FIR_SEL___M                                               0x00000002
#define   LPASS_CDC_TX4_MUX_CTL__FIR_SEL___S                                               1
#define   LPASS_CDC_TX4_MUX_CTL__ADC_DMIC_SEL___M                                          0x00000001
#define   LPASS_CDC_TX4_MUX_CTL__ADC_DMIC_SEL___S                                          0

#define LPASS_CDC_TXn_CLK_FS_CTL(n)                                           (0x0771C270+0x20*(n))
#define   LPASS_CDC_TXn_CLK_FS_CTL_nMIN                        1
#define   LPASS_CDC_TXn_CLK_FS_CTL_nMAX                        4
#define   LPASS_CDC_TXn_CLK_FS_CTL_ELEM                        4
#define   LPASS_CDC_TXn_CLK_FS_CTL___RWC                                                   QCSR_REG_RW
#define   LPASS_CDC_TXn_CLK_FS_CTL___POR                                                   0x00000003
#define   LPASS_CDC_TXn_CLK_FS_CTL__FS_RATE___M                                            0x00000007
#define   LPASS_CDC_TXn_CLK_FS_CTL__FS_RATE___S                                            0
#define   LPASS_CDC_TXn_CLK_FS_CTL__FS_RATE__F_8_KHZ                                       0x0
#define   LPASS_CDC_TXn_CLK_FS_CTL__FS_RATE__F_16_KHZ                                      0x1
#define   LPASS_CDC_TXn_CLK_FS_CTL__FS_RATE__F_32_KHZ                                      0x2
#define   LPASS_CDC_TXn_CLK_FS_CTL__FS_RATE__F_48_KHZ                                      0x3
#define   LPASS_CDC_TXn_CLK_FS_CTL__FS_RATE__F_96_KHZ                                      0x4
#define   LPASS_CDC_TXn_CLK_FS_CTL__FS_RATE__F_192_KHZ                                     0x5
#define   LPASS_CDC_TXn_CLK_FS_CTL___M                                                     0x00000007
#define   LPASS_CDC_TXn_CLK_FS_CTL___S                                                     0
#define LPASS_CDC_TX1_CLK_FS_CTL                                                         (0x0771C290)
#define   LPASS_CDC_TX1_CLK_FS_CTL___RWC                                                   QCSR_REG_RW
#define   LPASS_CDC_TX1_CLK_FS_CTL__FS_RATE___M                                            0x00000007
#define   LPASS_CDC_TX1_CLK_FS_CTL__FS_RATE___S                                            0
#define LPASS_CDC_TX2_CLK_FS_CTL                                                         (0x0771C2B0)
#define   LPASS_CDC_TX2_CLK_FS_CTL___RWC                                                   QCSR_REG_RW
#define   LPASS_CDC_TX2_CLK_FS_CTL__FS_RATE___M                                            0x00000007
#define   LPASS_CDC_TX2_CLK_FS_CTL__FS_RATE___S                                            0
#define LPASS_CDC_TX3_CLK_FS_CTL                                                         (0x0771C2D0)
#define   LPASS_CDC_TX3_CLK_FS_CTL___RWC                                                   QCSR_REG_RW
#define   LPASS_CDC_TX3_CLK_FS_CTL__FS_RATE___M                                            0x00000007
#define   LPASS_CDC_TX3_CLK_FS_CTL__FS_RATE___S                                            0
#define LPASS_CDC_TX4_CLK_FS_CTL                                                         (0x0771C2F0)
#define   LPASS_CDC_TX4_CLK_FS_CTL___RWC                                                   QCSR_REG_RW
#define   LPASS_CDC_TX4_CLK_FS_CTL__FS_RATE___M                                            0x00000007
#define   LPASS_CDC_TX4_CLK_FS_CTL__FS_RATE___S                                            0

#define LPASS_CDC_TXn_DMIC_CTL(n)                                             (0x0771C274+0x20*(n))
#define   LPASS_CDC_TXn_DMIC_CTL_nMIN                          1
#define   LPASS_CDC_TXn_DMIC_CTL_nMAX                          4
#define   LPASS_CDC_TXn_DMIC_CTL_ELEM                          4
#define   LPASS_CDC_TXn_DMIC_CTL___RWC                                                     QCSR_REG_RW
#define   LPASS_CDC_TXn_DMIC_CTL___POR                                                     0x00000000
#define   LPASS_CDC_TXn_DMIC_CTL__TX_SPARE___M                                             0x000000F8
#define   LPASS_CDC_TXn_DMIC_CTL__TX_SPARE___S                                             3
#define   LPASS_CDC_TXn_DMIC_CTL__CLK_SEL___M                                              0x00000007
#define   LPASS_CDC_TXn_DMIC_CTL__CLK_SEL___S                                              0
#define   LPASS_CDC_TXn_DMIC_CTL__CLK_SEL__DIV2                                            0x0
#define   LPASS_CDC_TXn_DMIC_CTL__CLK_SEL__DIV3                                            0x1
#define   LPASS_CDC_TXn_DMIC_CTL__CLK_SEL__DIV4                                            0x2
#define   LPASS_CDC_TXn_DMIC_CTL__CLK_SEL__DIV6                                            0x3
#define   LPASS_CDC_TXn_DMIC_CTL__CLK_SEL__DIV16                                           0x4
#define   LPASS_CDC_TXn_DMIC_CTL___M                                                       0x000000FF
#define   LPASS_CDC_TXn_DMIC_CTL___S                                                       0
#define LPASS_CDC_TX1_DMIC_CTL                                                           (0x0771C294)
#define   LPASS_CDC_TX1_DMIC_CTL___RWC                                                     QCSR_REG_RW
#define   LPASS_CDC_TX1_DMIC_CTL__TX_SPARE___M                                             0x000000F8
#define   LPASS_CDC_TX1_DMIC_CTL__TX_SPARE___S                                             3
#define   LPASS_CDC_TX1_DMIC_CTL__CLK_SEL___M                                              0x00000007
#define   LPASS_CDC_TX1_DMIC_CTL__CLK_SEL___S                                              0
#define LPASS_CDC_TX2_DMIC_CTL                                                           (0x0771C2B4)
#define   LPASS_CDC_TX2_DMIC_CTL___RWC                                                     QCSR_REG_RW
#define   LPASS_CDC_TX2_DMIC_CTL__TX_SPARE___M                                             0x000000F8
#define   LPASS_CDC_TX2_DMIC_CTL__TX_SPARE___S                                             3
#define   LPASS_CDC_TX2_DMIC_CTL__CLK_SEL___M                                              0x00000007
#define   LPASS_CDC_TX2_DMIC_CTL__CLK_SEL___S                                              0
#define LPASS_CDC_TX3_DMIC_CTL                                                           (0x0771C2D4)
#define   LPASS_CDC_TX3_DMIC_CTL___RWC                                                     QCSR_REG_RW
#define   LPASS_CDC_TX3_DMIC_CTL__TX_SPARE___M                                             0x000000F8
#define   LPASS_CDC_TX3_DMIC_CTL__TX_SPARE___S                                             3
#define   LPASS_CDC_TX3_DMIC_CTL__CLK_SEL___M                                              0x00000007
#define   LPASS_CDC_TX3_DMIC_CTL__CLK_SEL___S                                              0
#define LPASS_CDC_TX4_DMIC_CTL                                                           (0x0771C2F4)
#define   LPASS_CDC_TX4_DMIC_CTL___RWC                                                     QCSR_REG_RW
#define   LPASS_CDC_TX4_DMIC_CTL__TX_SPARE___M                                             0x000000F8
#define   LPASS_CDC_TX4_DMIC_CTL__TX_SPARE___S                                             3
#define   LPASS_CDC_TX4_DMIC_CTL__CLK_SEL___M                                              0x00000007
#define   LPASS_CDC_TX4_DMIC_CTL__CLK_SEL___S                                              0


#define LPASS_QDSP6SS_IPC																 (0x04105000)

////////////////////////////////////////////////////////////////////////// END
#endif
