Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat May 27 15:10:38 2017
| Host         : sburkhar-MOBL2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file n4fpga_control_sets_placed.rpt
| Design       : n4fpga
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   262 |
| Unused register locations in slices containing registers |   555 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             676 |          217 |
| No           | No                    | Yes                    |             161 |           49 |
| No           | Yes                   | No                     |             851 |          322 |
| Yes          | No                    | No                     |             460 |          131 |
| Yes          | No                    | Yes                    |             123 |           31 |
| Yes          | Yes                   | No                     |            1782 |          588 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|           Clock Signal           |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                                   Set/Reset Signal                                                                                                                  | Slice Load Count | Bel Load Count |
+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodHB3_0/inst/motor_speed_detector/prev_a_i_1_n_0                                                                                                                                                                                                      | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                1 |              1 |
|  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                          |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                          |                1 |              1 |
| ~EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                                                                | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0                                                                                                                                                                                                       |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/p_34_out                                                                                                                                                                                                |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/p_33_out                                                                                                                                                                                                |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/fit_timer_0/U0/Using_SRL16s.SRL16s[3].Divide_I/CE                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/p_32_out                                                                                                                                                                                                |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                |                                                                                                                                                                                                                                                     |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                               |                                                                                                                                                                                                                                                     |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodENC_0/inst/PMODENC_DEBOUNCER/btnOutReg_1                                                                                                                                                                                                            | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/p_31_out                                                                                                                                                                                                |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0                                                                                                    |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/SS_O_reg[0]                                                                                                                        |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/p_30_out                                                                                                                                                                                                |                1 |              1 |
|  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0                                                                                                                          |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0                                                                                                                          |                1 |              1 |
| ~EMBSYS/mdm_1/U0/Ext_JTAG_DRCK   | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                                                                  | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                                                                                                        |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/fit_timer_0/U0/Using_SRL16s.SRL16s[2].Divide_I/CE                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/fit_timer_0/U0/Using_SRL16s.SRL16s[4].Divide_I/CE                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodENC_0/inst/PMODENC_DEBOUNCER/swtOutReg_0                                                                                                                                                                                                            | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/fit_timer_0/U0/Using_SRL16s.SRL16s[5].Divide_I/CE                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                                        |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                        |                1 |              1 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/reset_TxFIFO_ptr_int                                                                                                                             |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0    |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                          |                2 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0_n_0 |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                          |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                          |                1 |              2 |
|  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                  |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                 | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                1 |              3 |
|  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                     |                2 |              3 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                2 |              3 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                         |                1 |              3 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                       |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                       |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                            | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                       |                2 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                                                                                                            | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                       |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                                                                                                                   |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                    |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                 | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/icount_out_reg[3]                                                                                                                                            |                                                                                                                                                                                                                                                     |                2 |              4 |
| ~EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                                                                | EMBSYS/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                                             |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                       |                3 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                             | EMBSYS/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                     |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/icount_out_reg[3]_0                                                                                                                                         |                                                                                                                                                                                                                                                     |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                       |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                    |                2 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/rst_clk_wiz_1_100M/U0/peripheral_reset[0]                                                                                                                                                                                                    |                2 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                  | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                2 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                    | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                         |                1 |              4 |
|  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE | EMBSYS/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                            | EMBSYS/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                                             |                1 |              4 |
|  EMBSYS/mdm_1/U0/Ext_JTAG_DRCK   | EMBSYS/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                       | EMBSYS/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                                             |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/axi_arready_i_1_n_0                                                                                                                                                                                          | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                               |                                                                                                                                                                                                                                                     |                2 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                          |                2 |              5 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                        |                2 |              5 |
|  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                |                                                                                                                                                                                                                                                     |                1 |              5 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              5 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                     | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                          |                1 |              5 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/reset_TxFIFO_ptr_int                                                                                                                             |                1 |              5 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                    | EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/SS[0]                                                                                                                                                                                                   |                1 |              5 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              5 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                   | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                3 |              5 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/bus2ip_reset                                                                                                                                                         |                1 |              5 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/Q[5]                                                                                                                                                                                                           | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                2 |              5 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                    |                2 |              6 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                    |                2 |              6 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                       |                2 |              6 |
|  EMBSYS/mdm_1/U0/Ext_JTAG_DRCK   | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |                1 |              6 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                |                3 |              6 |
|  EMBSYS/mdm_1/U0/Ext_JTAG_DRCK   | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                     |                2 |              6 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | EMBSYS/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                  |                1 |              6 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                             |                2 |              6 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                  |                2 |              6 |
|  EMBSYS/mdm_1/U0/Ext_JTAG_DRCK   | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1                                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |                4 |              6 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                4 |              7 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                              |                4 |              7 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                    | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                            |                2 |              7 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                          | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                5 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                          | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                3 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                 | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                3 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                 |                                                                                                                                                                                                                                                     |                3 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_28_out                                                                                                                                  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_30_out                                                                                                                                  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                           | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                3 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                4 |              8 |
|  EMBSYS/mdm_1/U0/Ext_JTAG_DRCK   | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                     |                2 |              8 |
|  EMBSYS/mdm_1/U0/Ext_JTAG_DRCK   | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/SRL16_En                                                                               |                                                                                                                                                                                                                                                     |                7 |              8 |
|  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                                                                                                                                                                          |                                                                                                                                                                                                                                                     |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                           | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                           | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                4 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                           | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                4 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                            | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                           | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                4 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                           | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                3 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                            | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                4 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                           | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                           | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                           | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                            | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                           | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                           | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                           | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                            | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                      | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                3 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/p_1_in[11]                                                                                                                                                                                                     | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                     | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                     | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i_reg[0][0]  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                               | EMBSYS/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                  | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                         |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                      | EMBSYS/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                4 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                        |                                                                                                                                                                                                                                                     |                1 |              8 |
| ~EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                3 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                          | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                3 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                          | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                          | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                4 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                          | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                          | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                    | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                   | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                4 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                   | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                   | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                    | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                        | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                3 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                        | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                        | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                3 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                        | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                        | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                3 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                        | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                        | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                        | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                5 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                        | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                        | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                        | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                4 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                        | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                3 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                        | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                        | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                4 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                        | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                        | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                        | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                        | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                          | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                         | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                |                2 |              9 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                  | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                         |                3 |              9 |
|  EMBSYS/mdm_1/U0/Ext_JTAG_DRCK   | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                     |                4 |             10 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                       |                4 |             10 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                               | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                        |                3 |             10 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodHB3_0/inst/motor_speed_detector/counter_out_a[9]_i_1_n_0                                                                                                                                                                                            | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                2 |             10 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodHB3_0/inst/motor_speed_detector/counter_a[9]_i_1_n_0                                                                                                                                                                                                | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |                4 |             10 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                |                4 |             11 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/PmodHB3_0/inst/motor_speed_controller/counter[0]_i_1_n_0                                                                                                                                                                                     |                3 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_d1_reg[3][0] | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                2 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                       |                5 |             15 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][0]                     |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][0]                        |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gic0.gc1.count_d3_reg[0][0]                                                                                                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][1]                        |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gic0.gc1.count_d3_reg[0][0]                                                                                                               |                                                                                                                                                                                                                                                     |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                                     |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][1]                     |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/E[0]                                                                                                                           | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                5 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodENC_0/inst/PMODENC_ENCODER/eventReg                                                                                                                                                                                                                 | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/countReg_reg[0][0]                                                                                                                                                                                  |                4 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                      | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                4 |             17 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                 | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                                                                                                                                   |                5 |             17 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                           |                7 |             18 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                           | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                5 |             20 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                        | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                8 |             21 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |               11 |             22 |
|  EMBSYS/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                                                                | EMBSYS/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                                                                                                                                           |                7 |             23 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                 | EMBSYS/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                           |                4 |             23 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                        |                9 |             25 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                |               11 |             26 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/SS[0]                                                                                                                                                                                                   |               11 |             30 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/db_count[31]_i_1_n_0                                                                                                                                                                           |                8 |             31 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | counter[31]_i_1_n_0                                                                                                                                                                                                                                 |                8 |             31 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | DB/db_count[31]_i_1_n_0                                                                                                                                                                                                                             |                8 |             31 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                                                        | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                         |                4 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                             | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |               32 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                        | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                       |               13 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[0]_0                                                                                                                                     |               12 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                              | EMBSYS/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                   |                7 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                         | EMBSYS/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                   |                7 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                            | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               12 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                        | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                9 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                       | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                               |               12 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timebase_Reg_Reset                                                                                                                                                   |                8 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |               15 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                   |               11 |             32 |
|  EMBSYS/mdm_1/U0/Ext_JTAG_DRCK   | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                             |                                                                                                                                                                                                                                                     |                7 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                  | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                6 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                        | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                            |               10 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                |                                                                                                                                                                                                                                                     |                9 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                |                9 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                             | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                8 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                              | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |               32 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                               | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                              |               12 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                             | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                         |               11 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |               15 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                     |                6 |             33 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                        |                                                                                                                                                                                                                                                     |                9 |             33 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                        |                                                                                                                                                                                                                                                     |                8 |             34 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/PmodHB3_0/inst/PmodHB3_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |               11 |             37 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                               |               17 |             43 |
|  EMBSYS/mdm_1/U0/Ext_JTAG_DRCK   | EMBSYS/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                     |               13 |             47 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/clk_cnt_reg[0]_0                                                                                                                                                                              |               24 |             58 |
|  EMBSYS/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                     |               19 |             60 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                |               18 |             63 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                     |                8 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Mux_Select_LUT6/Using_FPGA.Native_0                                                                                                               |                                                                                                                                                                                                                                                     |               10 |             75 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/db_count[31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                     |               24 |             84 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               34 |             84 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                   |               24 |             84 |
|  EMBSYS/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                     |               28 |             87 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | DB/db_count[31]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                     |               28 |             88 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Out_reg[0][27]                                                                                                                                                                     |                                                                                                                                                                                                                                                     |               16 |            128 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               73 |            144 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               87 |            221 |
|  EMBSYS/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                     |              176 |            550 |
+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


