{"primaryContentSections":[{"declarations":[{"tokens":[{"text":"init","kind":"keyword"},{"text":"?<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"targetStatesDecoderFor","kind":"externalParam"},{"text":" ","kind":"text"},{"text":"representation","kind":"internalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":") ","kind":"text"},{"text":"where","kind":"keyword"},{"text":" ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":" : ","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP","text":"MachineVHDLRepresentable","kind":"typeIdentifier"}],"platforms":["Linux"],"languages":["swift"]}],"kind":"declarations"}],"schemaVersion":{"minor":3,"patch":0,"major":0},"variants":[{"paths":["\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile\/init(targetstatesdecoderfor:)"],"traits":[{"interfaceLanguage":"swift"}]}],"metadata":{"extendedModule":"VHDLParsing","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"targetStatesDecoderFor"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":")"}],"externalID":"s:11VHDLParsing8VHDLFileV20VHDLMemoryStructuresE22targetStatesDecoderForACSgx_tc12VHDLMachines24MachineVHDLRepresentableRzlufc","symbolKind":"init","roleHeading":"Initializer","role":"symbol","title":"init(targetStatesDecoderFor:)","modules":[{"name":"VHDLMemoryStructures","relatedModules":["VHDLParsing"]}]},"kind":"symbol","hierarchy":{"paths":[["doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile"]]},"identifier":{"url":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(targetStatesDecoderFor:)","interfaceLanguage":"swift"},"sections":[],"references":{"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile/init(targetStatesDecoderFor:)":{"abstract":[],"fragments":[{"text":"init","kind":"identifier"},{"text":"?<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"targetStatesDecoderFor","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":")","kind":"text"}],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile\/init(targetstatesdecoderfor:)","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(targetStatesDecoderFor:)","title":"init(targetStatesDecoderFor:)","kind":"symbol"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile":{"abstract":[{"text":"Create a generic decoder.","type":"text"}],"fragments":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLFile","preciseIdentifier":"s:11VHDLParsing8VHDLFileV"}],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile","navigatorTitle":[{"kind":"identifier","text":"VHDLFile"}],"role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile","title":"VHDLFile","kind":"symbol"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing":{"abstract":[],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing","title":"VHDLParsing","kind":"symbol"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures":{"abstract":[],"url":"\/documentation\/vhdlmemorystructures","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures","title":"VHDLMemoryStructures","kind":"symbol"}}}