 
set ::env(PROJECT_NAME) aes_128_192_256
set ::env(DESIGN_TOP) aes_dec
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/Cores/crypto_core/aes_128_192_256/trunk/dec
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/crypto_core/aes_128_192_256/trunk/dec/aes_dec.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
