
*** Running vivado
    with args -log Top_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Module.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Module.tcl -notrace
Command: synth_design -top Top_Module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6848 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 451.602 ; gain = 98.121
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_Module' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Top_Module.vhd:18]
INFO: [Synth 8-3491] module 'Wave_Summation' declared at 'C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Summation.vhd:5' bound to instance 'uut1' of component 'Wave_Summation' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Top_Module.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Wave_Summation' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Summation.vhd:14]
INFO: [Synth 8-3491] module 'Wave_Generator' declared at 'C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Generator.vhd:5' bound to instance 'NoteC' of component 'Wave_Generator' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Summation.vhd:38]
INFO: [Synth 8-638] synthesizing module 'Wave_Generator' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Generator.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Wave_Generator' (1#1) [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Generator.vhd:13]
INFO: [Synth 8-3491] module 'Wave_Generator' declared at 'C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Generator.vhd:5' bound to instance 'NoteCs' of component 'Wave_Generator' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Summation.vhd:39]
INFO: [Synth 8-3491] module 'Wave_Generator' declared at 'C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Generator.vhd:5' bound to instance 'NoteD' of component 'Wave_Generator' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Summation.vhd:40]
INFO: [Synth 8-3491] module 'Wave_Generator' declared at 'C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Generator.vhd:5' bound to instance 'NoteDs' of component 'Wave_Generator' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Summation.vhd:41]
INFO: [Synth 8-3491] module 'Wave_Generator' declared at 'C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Generator.vhd:5' bound to instance 'NoteE' of component 'Wave_Generator' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Summation.vhd:42]
INFO: [Synth 8-3491] module 'Wave_Generator' declared at 'C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Generator.vhd:5' bound to instance 'NoteF' of component 'Wave_Generator' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Summation.vhd:43]
INFO: [Synth 8-3491] module 'Wave_Generator' declared at 'C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Generator.vhd:5' bound to instance 'NoteFs' of component 'Wave_Generator' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Summation.vhd:44]
INFO: [Synth 8-3491] module 'Wave_Generator' declared at 'C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Generator.vhd:5' bound to instance 'NoteG' of component 'Wave_Generator' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Summation.vhd:45]
INFO: [Synth 8-3491] module 'Wave_Generator' declared at 'C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Generator.vhd:5' bound to instance 'NoteGs' of component 'Wave_Generator' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Summation.vhd:46]
INFO: [Synth 8-3491] module 'Wave_Generator' declared at 'C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Generator.vhd:5' bound to instance 'NoteA' of component 'Wave_Generator' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Summation.vhd:47]
INFO: [Synth 8-3491] module 'Wave_Generator' declared at 'C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Generator.vhd:5' bound to instance 'NoteAs' of component 'Wave_Generator' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Summation.vhd:48]
INFO: [Synth 8-3491] module 'Wave_Generator' declared at 'C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Generator.vhd:5' bound to instance 'NoteB' of component 'Wave_Generator' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Summation.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Wave_Summation' (2#1) [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Wave_Summation.vhd:14]
INFO: [Synth 8-3491] module 'Segment_Driver' declared at 'C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Segment_Driver.vhd:6' bound to instance 'uut2' of component 'Segment_Driver' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Top_Module.vhd:80]
INFO: [Synth 8-638] synthesizing module 'Segment_Driver' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Segment_Driver.vhd:25]
INFO: [Synth 8-3491] module 'Segment_Decoder' declared at 'C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Segment_Decoder.vhd:4' bound to instance 'uut' of component 'Segment_Decoder' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Segment_Driver.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Segment_Decoder' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Segment_Decoder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Segment_Decoder' (3#1) [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Segment_Decoder.vhd:15]
INFO: [Synth 8-3491] module 'Clock_Divider' declared at 'C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Clock_Divider.vhd:6' bound to instance 'uut1' of component 'Clock_Divider' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Segment_Driver.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Clock_Divider.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider' (4#1) [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Clock_Divider.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Segment_Driver' (5#1) [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Segment_Driver.vhd:25]
INFO: [Synth 8-3491] module 'vga_controller' declared at 'C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/vga_controller.vhd:4' bound to instance 'uut3' of component 'vga_controller' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Top_Module.vhd:99]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/vga_controller.vhd:15]
INFO: [Synth 8-3491] module 'vga_synch' declared at 'C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/vga_synch.vhd:6' bound to instance 'uut1' of component 'vga_synch' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/vga_controller.vhd:45]
INFO: [Synth 8-638] synthesizing module 'vga_synch' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/vga_synch.vhd:16]
WARNING: [Synth 8-614] signal 'vsenable' is read in the process but is not in the sensitivity list [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/vga_synch.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'vga_synch' (6#1) [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/vga_synch.vhd:16]
INFO: [Synth 8-3491] module 'vga_draw' declared at 'C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/vga_draw.vhd:6' bound to instance 'uut2' of component 'vga_draw' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/vga_controller.vhd:46]
INFO: [Synth 8-638] synthesizing module 'vga_draw' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/vga_draw.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'vga_draw' (7#1) [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/vga_draw.vhd:18]
WARNING: [Synth 8-3848] Net clr in module/entity vga_controller does not have driver. [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/vga_controller.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (8#1) [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/vga_controller.vhd:15]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.runs/synth_1/.Xil/Vivado-1728-DESKTOP-RLRGNKR/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'uut4' of component 'clk_wiz_0' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Top_Module.vhd:110]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.runs/synth_1/.Xil/Vivado-1728-DESKTOP-RLRGNKR/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-226] default block is never used [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Top_Module.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'Top_Module' (9#1) [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/Top_Module.vhd:18]
WARNING: [Synth 8-3331] design vga_draw has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 550.656 ; gain = 197.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uut1:clear to constant 0 [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/new/vga_controller.vhd:45]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 550.656 ; gain = 197.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 550.656 ; gain = 197.176
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'uut4'
Finished Parsing XDC File [c:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'uut4'
Parsing XDC File [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 861.914 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 861.914 ; gain = 508.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 861.914 ; gain = 508.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  {c:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  {c:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for uut4. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 861.914 ; gain = 508.434
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "Mode" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 861.914 ; gain = 508.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 12    
	   2 Input     11 Bit       Adders := 4     
	  12 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 12    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 14    
	                7 Bit    Registers := 12    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 132   
	   2 Input      4 Bit        Muxes := 37    
	  17 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Module 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
Module Wave_Generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Wave_Summation 
Detailed RTL Component Info : 
+---Adders : 
	  12 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module Segment_Driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module vga_synch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module vga_draw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	  29 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 132   
	   2 Input      4 Bit        Muxes := 37    
	  17 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design vga_draw has unconnected port clk
INFO: [Synth 8-3886] merging instance 'uut1/NoteA/Wave_reg[7]' (FDRE) to 'uut1/NoteA/Wave_reg[8]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteG/Wave_reg[7]' (FDRE) to 'uut1/NoteG/Wave_reg[8]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteGs/Wave_reg[7]' (FDRE) to 'uut1/NoteGs/Wave_reg[8]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteA/Wave_reg[8]' (FDRE) to 'uut1/NoteA/Wave_reg[9]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteG/Wave_reg[8]' (FDRE) to 'uut1/NoteG/Wave_reg[9]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteGs/Wave_reg[8]' (FDRE) to 'uut1/NoteGs/Wave_reg[9]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteFs/Wave_reg[7]' (FDRE) to 'uut1/NoteFs/Wave_reg[8]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteE/Wave_reg[7]' (FDRE) to 'uut1/NoteE/Wave_reg[8]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteF/Wave_reg[7]' (FDRE) to 'uut1/NoteF/Wave_reg[8]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteFs/Wave_reg[8]' (FDRE) to 'uut1/NoteFs/Wave_reg[9]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteE/Wave_reg[8]' (FDRE) to 'uut1/NoteE/Wave_reg[9]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteF/Wave_reg[8]' (FDRE) to 'uut1/NoteF/Wave_reg[9]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteDs/Wave_reg[7]' (FDRE) to 'uut1/NoteDs/Wave_reg[8]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteCs/Wave_reg[7]' (FDRE) to 'uut1/NoteCs/Wave_reg[8]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteD/Wave_reg[7]' (FDRE) to 'uut1/NoteD/Wave_reg[8]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteDs/Wave_reg[8]' (FDRE) to 'uut1/NoteDs/Wave_reg[9]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteCs/Wave_reg[8]' (FDRE) to 'uut1/NoteCs/Wave_reg[9]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteD/Wave_reg[8]' (FDRE) to 'uut1/NoteD/Wave_reg[9]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteC/Wave_reg[7]' (FDRE) to 'uut1/NoteC/Wave_reg[8]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteAs/Wave_reg[7]' (FDRE) to 'uut1/NoteAs/Wave_reg[8]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteB/Wave_reg[7]' (FDRE) to 'uut1/NoteB/Wave_reg[8]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteC/Wave_reg[8]' (FDRE) to 'uut1/NoteC/Wave_reg[9]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteAs/Wave_reg[8]' (FDRE) to 'uut1/NoteAs/Wave_reg[9]'
INFO: [Synth 8-3886] merging instance 'uut1/NoteB/Wave_reg[8]' (FDRE) to 'uut1/NoteB/Wave_reg[9]'
WARNING: [Synth 8-3332] Sequential element (uut1/NoteC/index_reg[6]) is unused and will be removed from module Top_Module.
WARNING: [Synth 8-3332] Sequential element (uut1/NoteCs/index_reg[6]) is unused and will be removed from module Top_Module.
WARNING: [Synth 8-3332] Sequential element (uut1/NoteD/index_reg[6]) is unused and will be removed from module Top_Module.
WARNING: [Synth 8-3332] Sequential element (uut1/NoteDs/index_reg[6]) is unused and will be removed from module Top_Module.
WARNING: [Synth 8-3332] Sequential element (uut1/NoteE/index_reg[6]) is unused and will be removed from module Top_Module.
WARNING: [Synth 8-3332] Sequential element (uut1/NoteF/index_reg[6]) is unused and will be removed from module Top_Module.
WARNING: [Synth 8-3332] Sequential element (uut1/NoteFs/index_reg[6]) is unused and will be removed from module Top_Module.
WARNING: [Synth 8-3332] Sequential element (uut1/NoteG/index_reg[6]) is unused and will be removed from module Top_Module.
WARNING: [Synth 8-3332] Sequential element (uut1/NoteGs/index_reg[6]) is unused and will be removed from module Top_Module.
WARNING: [Synth 8-3332] Sequential element (uut1/NoteA/index_reg[6]) is unused and will be removed from module Top_Module.
WARNING: [Synth 8-3332] Sequential element (uut1/NoteAs/index_reg[6]) is unused and will be removed from module Top_Module.
WARNING: [Synth 8-3332] Sequential element (uut1/NoteB/index_reg[6]) is unused and will be removed from module Top_Module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 861.914 ; gain = 508.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+----------------------+---------------+----------------+
|Module Name     | RTL Object           | Depth x Width | Implemented As | 
+----------------+----------------------+---------------+----------------+
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Segment_Decoder | decodedData          | 32x7          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Wave_Generator  | p_0_out              | 64x8          | LUT            | 
|Top_Module      | uut2/uut/decodedData | 32x7          | LUT            | 
+----------------+----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'uut4/clk_out1' to pin 'uut4/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 861.914 ; gain = 508.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 876.680 ; gain = 523.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 876.680 ; gain = 523.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 876.680 ; gain = 523.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 876.680 ; gain = 523.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 876.680 ; gain = 523.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 876.680 ; gain = 523.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 876.680 ; gain = 523.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 876.680 ; gain = 523.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |CARRY4           |   141|
|3     |LUT1             |    47|
|4     |LUT2             |    50|
|5     |LUT3             |    76|
|6     |LUT4             |   128|
|7     |LUT5             |   344|
|8     |LUT6             |   761|
|9     |MUXF7            |    59|
|10    |MUXF8            |     2|
|11    |FDRE             |   431|
|12    |IBUF             |    20|
|13    |OBUF             |    26|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------+------------------+------+
|      |Instance   |Module            |Cells |
+------+-----------+------------------+------+
|1     |top        |                  |  2087|
|2     |  uut1     |Wave_Summation    |  1495|
|3     |    NoteA  |Wave_Generator    |   111|
|4     |    NoteAs |Wave_Generator_0  |   129|
|5     |    NoteB  |Wave_Generator_1  |   111|
|6     |    NoteC  |Wave_Generator_2  |   115|
|7     |    NoteCs |Wave_Generator_3  |   129|
|8     |    NoteD  |Wave_Generator_4  |   111|
|9     |    NoteDs |Wave_Generator_5  |   111|
|10    |    NoteE  |Wave_Generator_6  |   129|
|11    |    NoteF  |Wave_Generator_7  |   111|
|12    |    NoteFs |Wave_Generator_8  |   111|
|13    |    NoteG  |Wave_Generator_9  |   129|
|14    |    NoteGs |Wave_Generator_10 |   111|
|15    |  uut2     |Segment_Driver    |    70|
|16    |    uut1   |Clock_Divider     |    21|
|17    |  uut3     |vga_controller    |   474|
|18    |    uut1   |vga_synch         |    63|
|19    |    uut2   |vga_draw          |   411|
+------+-----------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 876.680 ; gain = 523.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 876.680 ; gain = 211.941
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 876.680 ; gain = 523.199
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 222 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 876.680 ; gain = 534.672
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tolga YILDIZ/Desktop/Git/Polyphonic_Synthesizer/Polyphonic_Synthesizer.runs/synth_1/Top_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Module_utilization_synth.rpt -pb Top_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 876.680 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan 10 22:37:42 2019...
