[
  {
    "path": ".github",
    "mode": "040000",
    "type": "tree",
    "sha": "66e328157a371cc576d8ed235ff2f9a82be4be26",
    "url": "https://api.github.com/repos/FPGAwars/icestudio/git/trees/66e328157a371cc576d8ed235ff2f9a82be4be26"
  },
  {
    "path": ".gitignore",
    "mode": "100644",
    "type": "blob",
    "sha": "76c3cc83a6017abe4ef26d8fa2e6f74693ab8bd8",
    "size": 360,
    "url": "https://api.github.com/repos/FPGAwars/icestudio/git/blobs/76c3cc83a6017abe4ef26d8fa2e6f74693ab8bd8"
  },
  {
    "path": ".jshintrc",
    "mode": "100644",
    "type": "blob",
    "sha": "6bcc5b63fc83666b143fa48514a03526ce32bf70",
    "size": 1260,
    "url": "https://api.github.com/repos/FPGAwars/icestudio/git/blobs/6bcc5b63fc83666b143fa48514a03526ce32bf70"
  },
  {
    "path": ".npmrc",
    "mode": "100644",
    "type": "blob",
    "sha": "0d8ce8c5bfed9993e080591ed8499e972e5feaab",
    "size": 16,
    "url": "https://api.github.com/repos/FPGAwars/icestudio/git/blobs/0d8ce8c5bfed9993e080591ed8499e972e5feaab"
  },
  {
    "path": ".prettierignore",
    "mode": "100644",
    "type": "blob",
    "sha": "9502a494e3043b3a3d8d3eae7dec4095d06eb6f5",
    "size": 274,
    "url": "https://api.github.com/repos/FPGAwars/icestudio/git/blobs/9502a494e3043b3a3d8d3eae7dec4095d06eb6f5"
  },
  {
    "path": ".prettierrc",
    "mode": "100644",
    "type": "blob",
    "sha": "0958d22311782a9312cf0f8e918ee40c9be116dc",
    "size": 82,
    "url": "https://api.github.com/repos/FPGAwars/icestudio/git/blobs/0958d22311782a9312cf0f8e918ee40c9be116dc"
  },
  {
    "path": "Gruntfile.js",
    "mode": "100644",
    "type": "blob",
    "sha": "7a2ede994cfc4aa4776facf7cd3e1906148ff12b",
    "size": 45087,
    "url": "https://api.github.com/repos/FPGAwars/icestudio/git/blobs/7a2ede994cfc4aa4776facf7cd3e1906148ff12b"
  },
  {
    "path": "LICENSE",
    "mode": "100644",
    "type": "blob",
    "sha": "8cdb8451d9b90c1d4000c6f22eb86471a4568be6",
    "size": 18047,
    "url": "https://api.github.com/repos/FPGAwars/icestudio/git/blobs/8cdb8451d9b90c1d4000c6f22eb86471a4568be6"
  },
  {
    "path": "README.md",
    "mode": "100644",
    "type": "blob",
    "sha": "d9392d3a036418305d868d4caae7d3adf8d6fe40",
    "size": 10771,
    "url": "https://api.github.com/repos/FPGAwars/icestudio/git/blobs/d9392d3a036418305d868d4caae7d3adf8d6fe40"
  },
  {
    "path": "app",
    "mode": "040000",
    "type": "tree",
    "sha": "0ee80b8587acf955e36a9662ebe1b090f9c1b738",
    "url": "https://api.github.com/repos/FPGAwars/icestudio/git/trees/0ee80b8587acf955e36a9662ebe1b090f9c1b738"
  },
  {
    "path": "build.info",
    "mode": "100644",
    "type": "blob",
    "sha": "f35d5b3ef257d18fa0bd8d37c71af5b9f749e7d1",
    "size": 4596,
    "url": "https://api.github.com/repos/FPGAwars/icestudio/git/blobs/f35d5b3ef257d18fa0bd8d37c71af5b9f749e7d1"
  },
  {
    "path": "docs",
    "mode": "040000",
    "type": "tree",
    "sha": "c0566caa50873c54d87deb48eb64f7e81aff7f2a",
    "url": "https://api.github.com/repos/FPGAwars/icestudio/git/trees/c0566caa50873c54d87deb48eb64f7e81aff7f2a"
  },
  {
    "path": "package-lock.json",
    "mode": "100644",
    "type": "blob",
    "sha": "6336ae9eba792ad95854000ee9caa604b9544fdd",
    "size": 387689,
    "url": "https://api.github.com/repos/FPGAwars/icestudio/git/blobs/6336ae9eba792ad95854000ee9caa604b9544fdd"
  },
  {
    "path": "package.json",
    "mode": "100644",
    "type": "blob",
    "sha": "7207f1a1147631f9c624b1148a89d4a2170a7ca5",
    "size": 2104,
    "url": "https://api.github.com/repos/FPGAwars/icestudio/git/blobs/7207f1a1147631f9c624b1148a89d4a2170a7ca5"
  },
  {
    "path": "res",
    "mode": "040000",
    "type": "tree",
    "sha": "5d64a4f4b921115d228df4fa11afcead74210d8d",
    "url": "https://api.github.com/repos/FPGAwars/icestudio/git/trees/5d64a4f4b921115d228df4fa11afcead74210d8d"
  },
  {
    "path": "scripts",
    "mode": "040000",
    "type": "tree",
    "sha": "d4facb4f7ea8b0064343b2e5d4be27dba8dc908e",
    "url": "https://api.github.com/repos/FPGAwars/icestudio/git/trees/d4facb4f7ea8b0064343b2e5d4be27dba8dc908e"
  }
]