/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/xilinx_vip
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap xilinx_vip /home/feilong/Storages/fpga/000_vivado_sim_linux32/xilinx_vip
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog -sv -32 +incdir+/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include -work xilinx_vip -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/xilinx_vip/.cxl.systemverilog.xilinx_vip.xilinx_vip.lin64.cmf
