# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../computer_org_lab09.srcs/sources_1/ip/cpuclk" \
"../../../../computer_org_lab09.srcs/sources_1/ip/RAM/sim/RAM.v" \
"../../../../computer_org_lab09.srcs/sources_1/ip/program/sim/program.v" \
"../../../../computer_org_lab09.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" \
"../../../../computer_org_lab09.srcs/sources_1/ip/cpuclk/cpuclk.v" \
"../../../../computer_org_lab09.srcs/sources_1/imports/lab12/control32.v" \
"../../../../computer_org_lab09.srcs/sources_1/new/cpu_top.v" \
"../../../../computer_org_lab09.srcs/sources_1/imports/lab13/dmemory32.v" \
"../../../../computer_org_lab09.srcs/sources_1/imports/lab11/executs32.v" \
"../../../../computer_org_lab09.srcs/sources_1/imports/lab10/idecode32-1.v" \
"../../../../computer_org_lab09.srcs/sources_1/imports/lab12/ifetc32.v" \
"../../../../computer_org_lab09.srcs/sources_1/imports/lab13/ioread.v" \
"../../../../computer_org_lab09.srcs/sources_1/imports/lab13/leds.v" \
"../../../../computer_org_lab09.srcs/sources_1/imports/lab13/memorio.v" \
"../../../../computer_org_lab09.srcs/sources_1/imports/lab13/switchs.v" \
"../../../../computer_org_lab09.srcs/sim_1/new/sim_cpu.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
