

================================================================
== Vivado HLS Report for 'aes_invRound'
================================================================
* Date:           Thu Nov 14 13:05:35 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        just_decrypt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.634 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      261|      261| 2.610 us | 2.610 us |  261|  261|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                          |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_invMixColumns_fu_161  |invMixColumns  |      141|      141| 1.410 us | 1.410 us |  141|  141|   none  |
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       36|       36|         9|          -|          -|     4|    no    |
        | + Loop 1.1  |        6|        6|         2|          -|          -|     3|    no    |
        |- Loop 2     |       48|       48|         3|          -|          -|    16|    no    |
        |- Loop 3     |       32|       32|         2|          -|          -|    16|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    102|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     834|   2327|    -|
|Memory           |        1|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    199|    -|
|Register         |        -|      -|      64|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     898|   2628|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------+---------+-------+-----+------+-----+
    |         Instance         |     Module    | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------+---------------+---------+-------+-----+------+-----+
    |grp_invMixColumns_fu_161  |invMixColumns  |        0|      0|  834|  2327|    0|
    +--------------------------+---------------+---------+-------+-----+------+-----+
    |Total                     |               |        0|      0|  834|  2327|    0|
    +--------------------------+---------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |rsbox_U  |aes_invRound_rsbox  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +---------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                    |        1|  0|   0|    0|   256|    8|     1|         2048|
    +---------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_6_fu_236_p2         |     +    |      0|  0|  15|           5|           1|
    |i_fu_214_p2           |     +    |      0|  0|  15|           5|           1|
    |j_fu_189_p2           |     +    |      0|  0|  12|           3|           2|
    |k_fu_173_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln172_fu_230_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln213_fu_208_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln229_fu_167_p2  |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln232_fu_183_p2  |   icmp   |      0|  0|   9|           3|           4|
    |xor_ln173_fu_248_p2   |    xor   |      0|  0|   8|           8|           8|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 102|          40|          33|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  53|         12|    1|         12|
    |i_0_i4_reg_150  |   9|          2|    5|         10|
    |i_0_i_reg_139   |   9|          2|    5|         10|
    |j_0_i_reg_128   |   9|          2|    3|          6|
    |k_0_i_reg_117   |   9|          2|    3|          6|
    |state_address0  |  47|         10|    4|         40|
    |state_ce0       |  15|          3|    1|          3|
    |state_d0        |  33|          6|    8|         48|
    |state_we0       |  15|          3|    1|          3|
    +----------------+----+-----------+-----+-----------+
    |Total           | 199|         42|   31|        138|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  11|   0|   11|          0|
    |grp_invMixColumns_fu_161_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i4_reg_150                         |   5|   0|    5|          0|
    |i_0_i_reg_139                          |   5|   0|    5|          0|
    |i_6_reg_317                            |   5|   0|    5|          0|
    |i_reg_299                              |   5|   0|    5|          0|
    |j_0_i_reg_128                          |   3|   0|    3|          0|
    |j_reg_286                              |   3|   0|    3|          0|
    |k_0_i_reg_117                          |   3|   0|    3|          0|
    |k_reg_268                              |   3|   0|    3|          0|
    |sext_ln232_reg_278                     |   4|   0|    4|          0|
    |state_addr_3_reg_304                   |   4|   0|    4|          0|
    |state_addr_6_reg_322                   |   4|   0|    4|          0|
    |tmp_reg_273                            |   8|   0|    8|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |  64|   0|   64|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | aes_invRound | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | aes_invRound | return value |
|ap_start           |  in |    1| ap_ctrl_hs | aes_invRound | return value |
|ap_done            | out |    1| ap_ctrl_hs | aes_invRound | return value |
|ap_idle            | out |    1| ap_ctrl_hs | aes_invRound | return value |
|ap_ready           | out |    1| ap_ctrl_hs | aes_invRound | return value |
|state_address0     | out |    4|  ap_memory |     state    |     array    |
|state_ce0          | out |    1|  ap_memory |     state    |     array    |
|state_we0          | out |    1|  ap_memory |     state    |     array    |
|state_d0           | out |    8|  ap_memory |     state    |     array    |
|state_q0           |  in |    8|  ap_memory |     state    |     array    |
|roundKey_address0  | out |    4|  ap_memory |   roundKey   |     array    |
|roundKey_ce0       | out |    1|  ap_memory |   roundKey   |     array    |
|roundKey_q0        |  in |    8|  ap_memory |   roundKey   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 2 
5 --> 4 
6 --> 7 9 
7 --> 8 
8 --> 6 
9 --> 10 11 
10 --> 9 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 15" [just_decrypt.cpp:231->just_decrypt.cpp:309]   --->   Operation 12 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%state_addr_2 = getelementptr [16 x i8]* %state, i64 0, i64 12" [just_decrypt.cpp:234->just_decrypt.cpp:309]   --->   Operation 13 'getelementptr' 'state_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %.preheader.i" [just_decrypt.cpp:229->just_decrypt.cpp:309]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%k_0_i = phi i3 [ %k, %4 ], [ 0, %0 ]"   --->   Operation 15 'phi' 'k_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.13ns)   --->   "%icmp_ln229 = icmp eq i3 %k_0_i, -4" [just_decrypt.cpp:229->just_decrypt.cpp:309]   --->   Operation 16 'icmp' 'icmp_ln229' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.65ns)   --->   "%k = add i3 %k_0_i, 1" [just_decrypt.cpp:229->just_decrypt.cpp:309]   --->   Operation 18 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln229, label %invShiftRows.exit.preheader, label %1" [just_decrypt.cpp:229->just_decrypt.cpp:309]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (2.32ns)   --->   "%tmp = load i8* %state_addr, align 1" [just_decrypt.cpp:231->just_decrypt.cpp:309]   --->   Operation 20 'load' 'tmp' <Predicate = (!icmp_ln229)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 21 [1/1] (1.76ns)   --->   "br label %invShiftRows.exit" [just_decrypt.cpp:213->just_decrypt.cpp:310]   --->   Operation 21 'br' <Predicate = (icmp_ln229)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 22 [1/2] (2.32ns)   --->   "%tmp = load i8* %state_addr, align 1" [just_decrypt.cpp:231->just_decrypt.cpp:309]   --->   Operation 22 'load' 'tmp' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 23 [1/1] (1.76ns)   --->   "br label %2" [just_decrypt.cpp:232->just_decrypt.cpp:309]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.97>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%j_0_i = phi i3 [ -1, %1 ], [ %j, %3 ]"   --->   Operation 24 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i3 %j_0_i to i4" [just_decrypt.cpp:232->just_decrypt.cpp:309]   --->   Operation 25 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (1.13ns)   --->   "%icmp_ln232 = icmp ugt i3 %j_0_i, -4" [just_decrypt.cpp:232->just_decrypt.cpp:309]   --->   Operation 26 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 27 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln232, label %3, label %4" [just_decrypt.cpp:232->just_decrypt.cpp:309]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.65ns)   --->   "%j = add i3 %j_0_i, -1" [just_decrypt.cpp:233->just_decrypt.cpp:309]   --->   Operation 29 'add' 'j' <Predicate = (icmp_ln232)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln233 = sext i3 %j to i4" [just_decrypt.cpp:233->just_decrypt.cpp:309]   --->   Operation 30 'sext' 'sext_ln233' <Predicate = (icmp_ln232)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i4 %sext_ln233 to i64" [just_decrypt.cpp:233->just_decrypt.cpp:309]   --->   Operation 31 'zext' 'zext_ln233' <Predicate = (icmp_ln232)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%state_addr_4 = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln233" [just_decrypt.cpp:233->just_decrypt.cpp:309]   --->   Operation 32 'getelementptr' 'state_addr_4' <Predicate = (icmp_ln232)> <Delay = 0.00>
ST_4 : Operation 33 [2/2] (2.32ns)   --->   "%state_load = load i8* %state_addr_4, align 1" [just_decrypt.cpp:233->just_decrypt.cpp:309]   --->   Operation 33 'load' 'state_load' <Predicate = (icmp_ln232)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 34 [1/1] (2.32ns)   --->   "store i8 %tmp, i8* %state_addr_2, align 1" [just_decrypt.cpp:234->just_decrypt.cpp:309]   --->   Operation 34 'store' <Predicate = (!icmp_ln232)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br label %.preheader.i" [just_decrypt.cpp:229->just_decrypt.cpp:309]   --->   Operation 35 'br' <Predicate = (!icmp_ln232)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 36 [1/2] (2.32ns)   --->   "%state_load = load i8* %state_addr_4, align 1" [just_decrypt.cpp:233->just_decrypt.cpp:309]   --->   Operation 36 'load' 'state_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln233_1 = zext i4 %sext_ln232 to i64" [just_decrypt.cpp:233->just_decrypt.cpp:309]   --->   Operation 37 'zext' 'zext_ln233_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%state_addr_5 = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln233_1" [just_decrypt.cpp:233->just_decrypt.cpp:309]   --->   Operation 38 'getelementptr' 'state_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (2.32ns)   --->   "store i8 %state_load, i8* %state_addr_5, align 1" [just_decrypt.cpp:233->just_decrypt.cpp:309]   --->   Operation 39 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "br label %2" [just_decrypt.cpp:232->just_decrypt.cpp:309]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.32>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ %i, %5 ], [ 0, %invShiftRows.exit.preheader ]"   --->   Operation 41 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (1.36ns)   --->   "%icmp_ln213 = icmp eq i5 %i_0_i, -16" [just_decrypt.cpp:213->just_decrypt.cpp:310]   --->   Operation 42 'icmp' 'icmp_ln213' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 43 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.78ns)   --->   "%i = add i5 %i_0_i, 1" [just_decrypt.cpp:213->just_decrypt.cpp:310]   --->   Operation 44 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln213, label %invSubBytes.exit.preheader, label %5" [just_decrypt.cpp:213->just_decrypt.cpp:310]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i5 %i_0_i to i64" [just_decrypt.cpp:214->just_decrypt.cpp:310]   --->   Operation 46 'zext' 'zext_ln214' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%state_addr_3 = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln214" [just_decrypt.cpp:214->just_decrypt.cpp:310]   --->   Operation 47 'getelementptr' 'state_addr_3' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_6 : Operation 48 [2/2] (2.32ns)   --->   "%state_load_3 = load i8* %state_addr_3, align 1" [just_decrypt.cpp:214->just_decrypt.cpp:310]   --->   Operation 48 'load' 'state_load_3' <Predicate = (!icmp_ln213)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 49 [1/1] (1.76ns)   --->   "br label %invSubBytes.exit" [just_decrypt.cpp:172->just_decrypt.cpp:311]   --->   Operation 49 'br' <Predicate = (icmp_ln213)> <Delay = 1.76>

State 7 <SV = 3> <Delay = 5.57>
ST_7 : Operation 50 [1/2] (2.32ns)   --->   "%state_load_3 = load i8* %state_addr_3, align 1" [just_decrypt.cpp:214->just_decrypt.cpp:310]   --->   Operation 50 'load' 'state_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i8 %state_load_3 to i64" [just_decrypt.cpp:69->just_decrypt.cpp:214->just_decrypt.cpp:310]   --->   Operation 51 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%rsbox_addr = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln69" [just_decrypt.cpp:69->just_decrypt.cpp:214->just_decrypt.cpp:310]   --->   Operation 52 'getelementptr' 'rsbox_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [2/2] (3.25ns)   --->   "%rsbox_load = load i8* %rsbox_addr, align 1" [just_decrypt.cpp:69->just_decrypt.cpp:214->just_decrypt.cpp:310]   --->   Operation 53 'load' 'rsbox_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 8 <SV = 4> <Delay = 5.57>
ST_8 : Operation 54 [1/2] (3.25ns)   --->   "%rsbox_load = load i8* %rsbox_addr, align 1" [just_decrypt.cpp:69->just_decrypt.cpp:214->just_decrypt.cpp:310]   --->   Operation 54 'load' 'rsbox_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 55 [1/1] (2.32ns)   --->   "store i8 %rsbox_load, i8* %state_addr_3, align 1" [just_decrypt.cpp:214->just_decrypt.cpp:310]   --->   Operation 55 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "br label %invShiftRows.exit" [just_decrypt.cpp:213->just_decrypt.cpp:310]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 2.32>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%i_0_i4 = phi i5 [ %i_6, %6 ], [ 0, %invSubBytes.exit.preheader ]"   --->   Operation 57 'phi' 'i_0_i4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (1.36ns)   --->   "%icmp_ln172 = icmp eq i5 %i_0_i4, -16" [just_decrypt.cpp:172->just_decrypt.cpp:311]   --->   Operation 58 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 59 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (1.78ns)   --->   "%i_6 = add i5 %i_0_i4, 1" [just_decrypt.cpp:172->just_decrypt.cpp:311]   --->   Operation 60 'add' 'i_6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln172, label %addRoundKey.exit, label %6" [just_decrypt.cpp:172->just_decrypt.cpp:311]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i5 %i_0_i4 to i64" [just_decrypt.cpp:173->just_decrypt.cpp:311]   --->   Operation 62 'zext' 'zext_ln173' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%state_addr_6 = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln173" [just_decrypt.cpp:173->just_decrypt.cpp:311]   --->   Operation 63 'getelementptr' 'state_addr_6' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_9 : Operation 64 [2/2] (2.32ns)   --->   "%state_load_1 = load i8* %state_addr_6, align 1" [just_decrypt.cpp:173->just_decrypt.cpp:311]   --->   Operation 64 'load' 'state_load_1' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%roundKey_addr = getelementptr [16 x i8]* %roundKey, i64 0, i64 %zext_ln173" [just_decrypt.cpp:173->just_decrypt.cpp:311]   --->   Operation 65 'getelementptr' 'roundKey_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_9 : Operation 66 [2/2] (2.32ns)   --->   "%roundKey_load = load i8* %roundKey_addr, align 1" [just_decrypt.cpp:173->just_decrypt.cpp:311]   --->   Operation 66 'load' 'roundKey_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 67 [2/2] (0.00ns)   --->   "call fastcc void @invMixColumns([16 x i8]* %state)" [just_decrypt.cpp:312]   --->   Operation 67 'call' <Predicate = (icmp_ln172)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 5.63>
ST_10 : Operation 68 [1/2] (2.32ns)   --->   "%state_load_1 = load i8* %state_addr_6, align 1" [just_decrypt.cpp:173->just_decrypt.cpp:311]   --->   Operation 68 'load' 'state_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 69 [1/2] (2.32ns)   --->   "%roundKey_load = load i8* %roundKey_addr, align 1" [just_decrypt.cpp:173->just_decrypt.cpp:311]   --->   Operation 69 'load' 'roundKey_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 70 [1/1] (0.99ns)   --->   "%xor_ln173 = xor i8 %roundKey_load, %state_load_1" [just_decrypt.cpp:173->just_decrypt.cpp:311]   --->   Operation 70 'xor' 'xor_ln173' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 71 [1/1] (2.32ns)   --->   "store i8 %xor_ln173, i8* %state_addr_6, align 1" [just_decrypt.cpp:173->just_decrypt.cpp:311]   --->   Operation 71 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "br label %invSubBytes.exit" [just_decrypt.cpp:172->just_decrypt.cpp:311]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.00>
ST_11 : Operation 73 [1/2] (0.00ns)   --->   "call fastcc void @invMixColumns([16 x i8]* %state)" [just_decrypt.cpp:312]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "ret void" [just_decrypt.cpp:313]   --->   Operation 74 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ roundKey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rsbox]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_addr    (getelementptr    ) [ 001111000000]
state_addr_2  (getelementptr    ) [ 001111000000]
br_ln229      (br               ) [ 011111000000]
k_0_i         (phi              ) [ 001000000000]
icmp_ln229    (icmp             ) [ 001111000000]
empty         (speclooptripcount) [ 000000000000]
k             (add              ) [ 011111000000]
br_ln229      (br               ) [ 000000000000]
br_ln213      (br               ) [ 001111111000]
tmp           (load             ) [ 000011000000]
br_ln232      (br               ) [ 001111000000]
j_0_i         (phi              ) [ 000010000000]
sext_ln232    (sext             ) [ 000001000000]
icmp_ln232    (icmp             ) [ 001111000000]
empty_19      (speclooptripcount) [ 000000000000]
br_ln232      (br               ) [ 000000000000]
j             (add              ) [ 001111000000]
sext_ln233    (sext             ) [ 000000000000]
zext_ln233    (zext             ) [ 000000000000]
state_addr_4  (getelementptr    ) [ 000001000000]
store_ln234   (store            ) [ 000000000000]
br_ln229      (br               ) [ 011111000000]
state_load    (load             ) [ 000000000000]
zext_ln233_1  (zext             ) [ 000000000000]
state_addr_5  (getelementptr    ) [ 000000000000]
store_ln233   (store            ) [ 000000000000]
br_ln232      (br               ) [ 001111000000]
i_0_i         (phi              ) [ 000000100000]
icmp_ln213    (icmp             ) [ 000000111000]
empty_20      (speclooptripcount) [ 000000000000]
i             (add              ) [ 001000111000]
br_ln213      (br               ) [ 000000000000]
zext_ln214    (zext             ) [ 000000000000]
state_addr_3  (getelementptr    ) [ 000000011000]
br_ln172      (br               ) [ 000000111110]
state_load_3  (load             ) [ 000000000000]
zext_ln69     (zext             ) [ 000000000000]
rsbox_addr    (getelementptr    ) [ 000000001000]
rsbox_load    (load             ) [ 000000000000]
store_ln214   (store            ) [ 000000000000]
br_ln213      (br               ) [ 001000111000]
i_0_i4        (phi              ) [ 000000000100]
icmp_ln172    (icmp             ) [ 000000000110]
empty_21      (speclooptripcount) [ 000000000000]
i_6           (add              ) [ 000000100110]
br_ln172      (br               ) [ 000000000000]
zext_ln173    (zext             ) [ 000000000000]
state_addr_6  (getelementptr    ) [ 000000000010]
roundKey_addr (getelementptr    ) [ 000000000010]
state_load_1  (load             ) [ 000000000000]
roundKey_load (load             ) [ 000000000000]
xor_ln173     (xor              ) [ 000000000000]
store_ln173   (store            ) [ 000000000000]
br_ln172      (br               ) [ 000000100110]
call_ln312    (call             ) [ 000000000000]
ret_ln313     (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="roundKey">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="roundKey"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rsbox">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rsbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invMixColumns"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="state_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="5" slack="0"/>
<pin id="40" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="state_addr_2_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="5" slack="0"/>
<pin id="48" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_2/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_access_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="4" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp/2 state_load/4 store_ln234/4 store_ln233/5 state_load_3/6 store_ln214/8 state_load_1/9 store_ln173/10 "/>
</bind>
</comp>

<comp id="57" class="1004" name="state_addr_4_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="8" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="4" slack="0"/>
<pin id="61" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_4/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="state_addr_5_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="4" slack="0"/>
<pin id="69" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_5/5 "/>
</bind>
</comp>

<comp id="74" class="1004" name="state_addr_3_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="5" slack="0"/>
<pin id="78" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_3/6 "/>
</bind>
</comp>

<comp id="82" class="1004" name="rsbox_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rsbox_addr/7 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rsbox_load/7 "/>
</bind>
</comp>

<comp id="96" class="1004" name="state_addr_6_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="5" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_6/9 "/>
</bind>
</comp>

<comp id="104" class="1004" name="roundKey_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="roundKey_addr/9 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="roundKey_load/9 "/>
</bind>
</comp>

<comp id="117" class="1005" name="k_0_i_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="1"/>
<pin id="119" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0_i (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="k_0_i_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="0"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="1" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_i/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="j_0_i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="1"/>
<pin id="130" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="j_0_i_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/4 "/>
</bind>
</comp>

<comp id="139" class="1005" name="i_0_i_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="1"/>
<pin id="141" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_0_i_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/6 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_0_i4_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="1"/>
<pin id="152" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i4 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_0_i4_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i4/9 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_invMixColumns_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln312/9 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln229_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="3" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln229/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="k_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="sext_ln232_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln232/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln232_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="3" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln232/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="j_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sext_ln233_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln233/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln233_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln233_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="1"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233_1/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln213_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="5" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln213/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln214_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln214/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln69_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/7 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln172_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="0" index="1" bw="5" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/9 "/>
</bind>
</comp>

<comp id="236" class="1004" name="i_6_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/9 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln173_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/9 "/>
</bind>
</comp>

<comp id="248" class="1004" name="xor_ln173_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln173/10 "/>
</bind>
</comp>

<comp id="255" class="1005" name="state_addr_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="1"/>
<pin id="257" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="260" class="1005" name="state_addr_2_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="3"/>
<pin id="262" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="state_addr_2 "/>
</bind>
</comp>

<comp id="268" class="1005" name="k_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="1"/>
<pin id="275" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="278" class="1005" name="sext_ln232_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="1"/>
<pin id="280" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln232 "/>
</bind>
</comp>

<comp id="286" class="1005" name="j_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="291" class="1005" name="state_addr_4_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="1"/>
<pin id="293" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_4 "/>
</bind>
</comp>

<comp id="299" class="1005" name="i_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="304" class="1005" name="state_addr_3_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="1"/>
<pin id="306" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_3 "/>
</bind>
</comp>

<comp id="309" class="1005" name="rsbox_addr_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="1"/>
<pin id="311" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rsbox_addr "/>
</bind>
</comp>

<comp id="317" class="1005" name="i_6_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="322" class="1005" name="state_addr_6_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="1"/>
<pin id="324" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_6 "/>
</bind>
</comp>

<comp id="327" class="1005" name="roundKey_addr_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="1"/>
<pin id="329" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="roundKey_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="6" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="36" pin=2"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="64"><net_src comp="57" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="72"><net_src comp="52" pin="3"/><net_sink comp="52" pin=1"/></net>

<net id="73"><net_src comp="65" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="74" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="89" pin="3"/><net_sink comp="52" pin=1"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="96" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="121" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="121" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="132" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="132" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="132" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="212"><net_src comp="143" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="143" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="143" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="228"><net_src comp="52" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="234"><net_src comp="154" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="154" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="154" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="252"><net_src comp="111" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="52" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="248" pin="2"/><net_sink comp="52" pin=1"/></net>

<net id="258"><net_src comp="36" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="263"><net_src comp="44" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="271"><net_src comp="173" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="276"><net_src comp="52" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="281"><net_src comp="179" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="289"><net_src comp="189" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="294"><net_src comp="57" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="302"><net_src comp="214" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="307"><net_src comp="74" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="312"><net_src comp="82" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="320"><net_src comp="236" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="325"><net_src comp="96" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="330"><net_src comp="104" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="111" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {4 5 8 9 10 11 }
	Port: rsbox | {}
 - Input state : 
	Port: aes_invRound : state | {2 3 4 5 6 7 9 10 11 }
	Port: aes_invRound : roundKey | {9 10 }
	Port: aes_invRound : rsbox | {7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln229 : 1
		k : 1
		br_ln229 : 2
	State 3
	State 4
		sext_ln232 : 1
		icmp_ln232 : 1
		br_ln232 : 2
		j : 1
		sext_ln233 : 2
		zext_ln233 : 3
		state_addr_4 : 4
		state_load : 5
	State 5
		state_addr_5 : 1
		store_ln233 : 2
	State 6
		icmp_ln213 : 1
		i : 1
		br_ln213 : 2
		zext_ln214 : 1
		state_addr_3 : 2
		state_load_3 : 3
	State 7
		zext_ln69 : 1
		rsbox_addr : 2
		rsbox_load : 3
	State 8
		store_ln214 : 1
	State 9
		icmp_ln172 : 1
		i_6 : 1
		br_ln172 : 2
		zext_ln173 : 1
		state_addr_6 : 2
		state_load_1 : 3
		roundKey_addr : 2
		roundKey_load : 3
	State 10
		xor_ln173 : 1
		store_ln173 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   call   | grp_invMixColumns_fu_161 | 37.1947 |   1274  |   1307  |
|----------|--------------------------|---------|---------|---------|
|          |         k_fu_173         |    0    |    0    |    12   |
|    add   |         j_fu_189         |    0    |    0    |    12   |
|          |         i_fu_214         |    0    |    0    |    15   |
|          |        i_6_fu_236        |    0    |    0    |    15   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln229_fu_167    |    0    |    0    |    9    |
|   icmp   |     icmp_ln232_fu_183    |    0    |    0    |    9    |
|          |     icmp_ln213_fu_208    |    0    |    0    |    11   |
|          |     icmp_ln172_fu_230    |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|    xor   |     xor_ln173_fu_248     |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|   sext   |     sext_ln232_fu_179    |    0    |    0    |    0    |
|          |     sext_ln233_fu_195    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln233_fu_199    |    0    |    0    |    0    |
|          |    zext_ln233_1_fu_204   |    0    |    0    |    0    |
|   zext   |     zext_ln214_fu_220    |    0    |    0    |    0    |
|          |     zext_ln69_fu_225     |    0    |    0    |    0    |
|          |     zext_ln173_fu_242    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          | 37.1947 |   1274  |   1409  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    i_0_i4_reg_150   |    5   |
|    i_0_i_reg_139    |    5   |
|     i_6_reg_317     |    5   |
|      i_reg_299      |    5   |
|    j_0_i_reg_128    |    3   |
|      j_reg_286      |    3   |
|    k_0_i_reg_117    |    3   |
|      k_reg_268      |    3   |
|roundKey_addr_reg_327|    4   |
|  rsbox_addr_reg_309 |    8   |
|  sext_ln232_reg_278 |    4   |
| state_addr_2_reg_260|    4   |
| state_addr_3_reg_304|    4   |
| state_addr_4_reg_291|    4   |
| state_addr_6_reg_322|    4   |
|  state_addr_reg_255 |    4   |
|     tmp_reg_273     |    8   |
+---------------------+--------+
|        Total        |   76   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_52 |  p0  |   9  |   4  |   36   ||    44   |
|  grp_access_fu_52 |  p1  |   4  |   8  |   32   ||    21   |
|  grp_access_fu_89 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_111 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   92   ||  7.4246 ||    83   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   37   |  1274  |  1409  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   83   |
|  Register |    -   |   76   |    -   |
+-----------+--------+--------+--------+
|   Total   |   44   |  1350  |  1492  |
+-----------+--------+--------+--------+
