-- generated by newgenasym Fri Mar 12 12:21:22 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity C_EL is
    port (    
	\1\:       IN     STD_LOGIC;    
	\2\:       OUT    STD_LOGIC);
end C_EL;
