
DIO_Driver.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000006cc  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .stab         00000708  00000000  00000000  00000720  2**2
                  CONTENTS, READONLY, DEBUGGING
  2 .stabstr      000003ff  00000000  00000000  00000e28  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   8:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  10:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  14:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  18:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  1c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  20:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  24:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  28:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  2c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  30:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  34:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  38:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  3c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  40:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  44:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  48:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  4c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  50:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61
  60:	0e 94 57 03 	call	0x6ae	; 0x6ae <main>
  64:	0c 94 64 03 	jmp	0x6c8	; 0x6c8 <_exit>

00000068 <__bad_interrupt>:
  68:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000006c <DIO_set_pin_direction>:
#include "DIO_config.h"
#include "DIO_private.h"
#include "DIO_interface.h"

U8 DIO_set_pin_direction(U8 port_NB,U8 pin_NB,U8 pin_direction)
{
  6c:	df 93       	push	r29
  6e:	cf 93       	push	r28
  70:	00 d0       	rcall	.+0      	; 0x72 <DIO_set_pin_direction+0x6>
  72:	00 d0       	rcall	.+0      	; 0x74 <DIO_set_pin_direction+0x8>
  74:	00 d0       	rcall	.+0      	; 0x76 <DIO_set_pin_direction+0xa>
  76:	cd b7       	in	r28, 0x3d	; 61
  78:	de b7       	in	r29, 0x3e	; 62
  7a:	8a 83       	std	Y+2, r24	; 0x02
  7c:	6b 83       	std	Y+3, r22	; 0x03
  7e:	4c 83       	std	Y+4, r20	; 0x04
U8 error_state = 0;
  80:	19 82       	std	Y+1, r1	; 0x01
if(port_NB>= DIO_Max_port_NB)
  82:	8a 81       	ldd	r24, Y+2	; 0x02
  84:	84 30       	cpi	r24, 0x04	; 4
  86:	18 f0       	brcs	.+6      	; 0x8e <DIO_set_pin_direction+0x22>
{
	error_state = 1;
  88:	81 e0       	ldi	r24, 0x01	; 1
  8a:	89 83       	std	Y+1, r24	; 0x01
  8c:	e0 c0       	rjmp	.+448    	; 0x24e <DIO_set_pin_direction+0x1e2>
}
else if(pin_NB>=DIO_Max_pin_NB )
  8e:	8b 81       	ldd	r24, Y+3	; 0x03
  90:	88 30       	cpi	r24, 0x08	; 8
  92:	18 f0       	brcs	.+6      	; 0x9a <DIO_set_pin_direction+0x2e>
{
	error_state = 1;
  94:	81 e0       	ldi	r24, 0x01	; 1
  96:	89 83       	std	Y+1, r24	; 0x01
  98:	da c0       	rjmp	.+436    	; 0x24e <DIO_set_pin_direction+0x1e2>
}
else if((pin_direction !=DIO_Input) && (pin_direction!=DIO_Output))
  9a:	8c 81       	ldd	r24, Y+4	; 0x04
  9c:	88 23       	and	r24, r24
  9e:	31 f0       	breq	.+12     	; 0xac <DIO_set_pin_direction+0x40>
  a0:	8c 81       	ldd	r24, Y+4	; 0x04
  a2:	81 30       	cpi	r24, 0x01	; 1
  a4:	19 f0       	breq	.+6      	; 0xac <DIO_set_pin_direction+0x40>
{
	error_state = 1;
  a6:	81 e0       	ldi	r24, 0x01	; 1
  a8:	89 83       	std	Y+1, r24	; 0x01
  aa:	d1 c0       	rjmp	.+418    	; 0x24e <DIO_set_pin_direction+0x1e2>
}
else{
     switch(port_NB){
  ac:	8a 81       	ldd	r24, Y+2	; 0x02
  ae:	28 2f       	mov	r18, r24
  b0:	30 e0       	ldi	r19, 0x00	; 0
  b2:	3e 83       	std	Y+6, r19	; 0x06
  b4:	2d 83       	std	Y+5, r18	; 0x05
  b6:	8d 81       	ldd	r24, Y+5	; 0x05
  b8:	9e 81       	ldd	r25, Y+6	; 0x06
  ba:	81 30       	cpi	r24, 0x01	; 1
  bc:	91 05       	cpc	r25, r1
  be:	09 f4       	brne	.+2      	; 0xc2 <DIO_set_pin_direction+0x56>
  c0:	43 c0       	rjmp	.+134    	; 0x148 <DIO_set_pin_direction+0xdc>
  c2:	2d 81       	ldd	r18, Y+5	; 0x05
  c4:	3e 81       	ldd	r19, Y+6	; 0x06
  c6:	22 30       	cpi	r18, 0x02	; 2
  c8:	31 05       	cpc	r19, r1
  ca:	2c f4       	brge	.+10     	; 0xd6 <DIO_set_pin_direction+0x6a>
  cc:	8d 81       	ldd	r24, Y+5	; 0x05
  ce:	9e 81       	ldd	r25, Y+6	; 0x06
  d0:	00 97       	sbiw	r24, 0x00	; 0
  d2:	71 f0       	breq	.+28     	; 0xf0 <DIO_set_pin_direction+0x84>
  d4:	bc c0       	rjmp	.+376    	; 0x24e <DIO_set_pin_direction+0x1e2>
  d6:	2d 81       	ldd	r18, Y+5	; 0x05
  d8:	3e 81       	ldd	r19, Y+6	; 0x06
  da:	22 30       	cpi	r18, 0x02	; 2
  dc:	31 05       	cpc	r19, r1
  de:	09 f4       	brne	.+2      	; 0xe2 <DIO_set_pin_direction+0x76>
  e0:	5f c0       	rjmp	.+190    	; 0x1a0 <DIO_set_pin_direction+0x134>
  e2:	8d 81       	ldd	r24, Y+5	; 0x05
  e4:	9e 81       	ldd	r25, Y+6	; 0x06
  e6:	83 30       	cpi	r24, 0x03	; 3
  e8:	91 05       	cpc	r25, r1
  ea:	09 f4       	brne	.+2      	; 0xee <DIO_set_pin_direction+0x82>
  ec:	85 c0       	rjmp	.+266    	; 0x1f8 <DIO_set_pin_direction+0x18c>
  ee:	af c0       	rjmp	.+350    	; 0x24e <DIO_set_pin_direction+0x1e2>
      case Group_A:
	   assign_bit(DIO_U8_DDRA,pin_NB,pin_direction);
  f0:	8c 81       	ldd	r24, Y+4	; 0x04
  f2:	81 30       	cpi	r24, 0x01	; 1
  f4:	a1 f4       	brne	.+40     	; 0x11e <DIO_set_pin_direction+0xb2>
  f6:	aa e3       	ldi	r26, 0x3A	; 58
  f8:	b0 e0       	ldi	r27, 0x00	; 0
  fa:	ea e3       	ldi	r30, 0x3A	; 58
  fc:	f0 e0       	ldi	r31, 0x00	; 0
  fe:	80 81       	ld	r24, Z
 100:	48 2f       	mov	r20, r24
 102:	8b 81       	ldd	r24, Y+3	; 0x03
 104:	28 2f       	mov	r18, r24
 106:	30 e0       	ldi	r19, 0x00	; 0
 108:	81 e0       	ldi	r24, 0x01	; 1
 10a:	90 e0       	ldi	r25, 0x00	; 0
 10c:	02 2e       	mov	r0, r18
 10e:	02 c0       	rjmp	.+4      	; 0x114 <DIO_set_pin_direction+0xa8>
 110:	88 0f       	add	r24, r24
 112:	99 1f       	adc	r25, r25
 114:	0a 94       	dec	r0
 116:	e2 f7       	brpl	.-8      	; 0x110 <DIO_set_pin_direction+0xa4>
 118:	84 2b       	or	r24, r20
 11a:	8c 93       	st	X, r24
 11c:	98 c0       	rjmp	.+304    	; 0x24e <DIO_set_pin_direction+0x1e2>
 11e:	aa e3       	ldi	r26, 0x3A	; 58
 120:	b0 e0       	ldi	r27, 0x00	; 0
 122:	ea e3       	ldi	r30, 0x3A	; 58
 124:	f0 e0       	ldi	r31, 0x00	; 0
 126:	80 81       	ld	r24, Z
 128:	48 2f       	mov	r20, r24
 12a:	8b 81       	ldd	r24, Y+3	; 0x03
 12c:	28 2f       	mov	r18, r24
 12e:	30 e0       	ldi	r19, 0x00	; 0
 130:	81 e0       	ldi	r24, 0x01	; 1
 132:	90 e0       	ldi	r25, 0x00	; 0
 134:	02 2e       	mov	r0, r18
 136:	02 c0       	rjmp	.+4      	; 0x13c <DIO_set_pin_direction+0xd0>
 138:	88 0f       	add	r24, r24
 13a:	99 1f       	adc	r25, r25
 13c:	0a 94       	dec	r0
 13e:	e2 f7       	brpl	.-8      	; 0x138 <DIO_set_pin_direction+0xcc>
 140:	80 95       	com	r24
 142:	84 23       	and	r24, r20
 144:	8c 93       	st	X, r24
 146:	83 c0       	rjmp	.+262    	; 0x24e <DIO_set_pin_direction+0x1e2>
	   break;
	   case Group_B:
	   assign_bit(DIO_U8_DDRB,pin_NB,pin_direction);
 148:	8c 81       	ldd	r24, Y+4	; 0x04
 14a:	81 30       	cpi	r24, 0x01	; 1
 14c:	a1 f4       	brne	.+40     	; 0x176 <DIO_set_pin_direction+0x10a>
 14e:	a7 e3       	ldi	r26, 0x37	; 55
 150:	b0 e0       	ldi	r27, 0x00	; 0
 152:	e7 e3       	ldi	r30, 0x37	; 55
 154:	f0 e0       	ldi	r31, 0x00	; 0
 156:	80 81       	ld	r24, Z
 158:	48 2f       	mov	r20, r24
 15a:	8b 81       	ldd	r24, Y+3	; 0x03
 15c:	28 2f       	mov	r18, r24
 15e:	30 e0       	ldi	r19, 0x00	; 0
 160:	81 e0       	ldi	r24, 0x01	; 1
 162:	90 e0       	ldi	r25, 0x00	; 0
 164:	02 2e       	mov	r0, r18
 166:	02 c0       	rjmp	.+4      	; 0x16c <DIO_set_pin_direction+0x100>
 168:	88 0f       	add	r24, r24
 16a:	99 1f       	adc	r25, r25
 16c:	0a 94       	dec	r0
 16e:	e2 f7       	brpl	.-8      	; 0x168 <DIO_set_pin_direction+0xfc>
 170:	84 2b       	or	r24, r20
 172:	8c 93       	st	X, r24
 174:	6c c0       	rjmp	.+216    	; 0x24e <DIO_set_pin_direction+0x1e2>
 176:	a7 e3       	ldi	r26, 0x37	; 55
 178:	b0 e0       	ldi	r27, 0x00	; 0
 17a:	e7 e3       	ldi	r30, 0x37	; 55
 17c:	f0 e0       	ldi	r31, 0x00	; 0
 17e:	80 81       	ld	r24, Z
 180:	48 2f       	mov	r20, r24
 182:	8b 81       	ldd	r24, Y+3	; 0x03
 184:	28 2f       	mov	r18, r24
 186:	30 e0       	ldi	r19, 0x00	; 0
 188:	81 e0       	ldi	r24, 0x01	; 1
 18a:	90 e0       	ldi	r25, 0x00	; 0
 18c:	02 2e       	mov	r0, r18
 18e:	02 c0       	rjmp	.+4      	; 0x194 <DIO_set_pin_direction+0x128>
 190:	88 0f       	add	r24, r24
 192:	99 1f       	adc	r25, r25
 194:	0a 94       	dec	r0
 196:	e2 f7       	brpl	.-8      	; 0x190 <DIO_set_pin_direction+0x124>
 198:	80 95       	com	r24
 19a:	84 23       	and	r24, r20
 19c:	8c 93       	st	X, r24
 19e:	57 c0       	rjmp	.+174    	; 0x24e <DIO_set_pin_direction+0x1e2>
	   break;
     case Group_C:
	   assign_bit(DIO_U8_DDRC,pin_NB,pin_direction);
 1a0:	8c 81       	ldd	r24, Y+4	; 0x04
 1a2:	81 30       	cpi	r24, 0x01	; 1
 1a4:	a1 f4       	brne	.+40     	; 0x1ce <DIO_set_pin_direction+0x162>
 1a6:	a4 e3       	ldi	r26, 0x34	; 52
 1a8:	b0 e0       	ldi	r27, 0x00	; 0
 1aa:	e4 e3       	ldi	r30, 0x34	; 52
 1ac:	f0 e0       	ldi	r31, 0x00	; 0
 1ae:	80 81       	ld	r24, Z
 1b0:	48 2f       	mov	r20, r24
 1b2:	8b 81       	ldd	r24, Y+3	; 0x03
 1b4:	28 2f       	mov	r18, r24
 1b6:	30 e0       	ldi	r19, 0x00	; 0
 1b8:	81 e0       	ldi	r24, 0x01	; 1
 1ba:	90 e0       	ldi	r25, 0x00	; 0
 1bc:	02 2e       	mov	r0, r18
 1be:	02 c0       	rjmp	.+4      	; 0x1c4 <DIO_set_pin_direction+0x158>
 1c0:	88 0f       	add	r24, r24
 1c2:	99 1f       	adc	r25, r25
 1c4:	0a 94       	dec	r0
 1c6:	e2 f7       	brpl	.-8      	; 0x1c0 <DIO_set_pin_direction+0x154>
 1c8:	84 2b       	or	r24, r20
 1ca:	8c 93       	st	X, r24
 1cc:	40 c0       	rjmp	.+128    	; 0x24e <DIO_set_pin_direction+0x1e2>
 1ce:	a4 e3       	ldi	r26, 0x34	; 52
 1d0:	b0 e0       	ldi	r27, 0x00	; 0
 1d2:	e4 e3       	ldi	r30, 0x34	; 52
 1d4:	f0 e0       	ldi	r31, 0x00	; 0
 1d6:	80 81       	ld	r24, Z
 1d8:	48 2f       	mov	r20, r24
 1da:	8b 81       	ldd	r24, Y+3	; 0x03
 1dc:	28 2f       	mov	r18, r24
 1de:	30 e0       	ldi	r19, 0x00	; 0
 1e0:	81 e0       	ldi	r24, 0x01	; 1
 1e2:	90 e0       	ldi	r25, 0x00	; 0
 1e4:	02 2e       	mov	r0, r18
 1e6:	02 c0       	rjmp	.+4      	; 0x1ec <DIO_set_pin_direction+0x180>
 1e8:	88 0f       	add	r24, r24
 1ea:	99 1f       	adc	r25, r25
 1ec:	0a 94       	dec	r0
 1ee:	e2 f7       	brpl	.-8      	; 0x1e8 <DIO_set_pin_direction+0x17c>
 1f0:	80 95       	com	r24
 1f2:	84 23       	and	r24, r20
 1f4:	8c 93       	st	X, r24
 1f6:	2b c0       	rjmp	.+86     	; 0x24e <DIO_set_pin_direction+0x1e2>
	   break;
     case Group_D:
	   assign_bit(DIO_U8_DDRD,pin_NB,pin_direction);
 1f8:	8c 81       	ldd	r24, Y+4	; 0x04
 1fa:	81 30       	cpi	r24, 0x01	; 1
 1fc:	a1 f4       	brne	.+40     	; 0x226 <DIO_set_pin_direction+0x1ba>
 1fe:	a1 e3       	ldi	r26, 0x31	; 49
 200:	b0 e0       	ldi	r27, 0x00	; 0
 202:	e1 e3       	ldi	r30, 0x31	; 49
 204:	f0 e0       	ldi	r31, 0x00	; 0
 206:	80 81       	ld	r24, Z
 208:	48 2f       	mov	r20, r24
 20a:	8b 81       	ldd	r24, Y+3	; 0x03
 20c:	28 2f       	mov	r18, r24
 20e:	30 e0       	ldi	r19, 0x00	; 0
 210:	81 e0       	ldi	r24, 0x01	; 1
 212:	90 e0       	ldi	r25, 0x00	; 0
 214:	02 2e       	mov	r0, r18
 216:	02 c0       	rjmp	.+4      	; 0x21c <DIO_set_pin_direction+0x1b0>
 218:	88 0f       	add	r24, r24
 21a:	99 1f       	adc	r25, r25
 21c:	0a 94       	dec	r0
 21e:	e2 f7       	brpl	.-8      	; 0x218 <DIO_set_pin_direction+0x1ac>
 220:	84 2b       	or	r24, r20
 222:	8c 93       	st	X, r24
 224:	14 c0       	rjmp	.+40     	; 0x24e <DIO_set_pin_direction+0x1e2>
 226:	a1 e3       	ldi	r26, 0x31	; 49
 228:	b0 e0       	ldi	r27, 0x00	; 0
 22a:	e1 e3       	ldi	r30, 0x31	; 49
 22c:	f0 e0       	ldi	r31, 0x00	; 0
 22e:	80 81       	ld	r24, Z
 230:	48 2f       	mov	r20, r24
 232:	8b 81       	ldd	r24, Y+3	; 0x03
 234:	28 2f       	mov	r18, r24
 236:	30 e0       	ldi	r19, 0x00	; 0
 238:	81 e0       	ldi	r24, 0x01	; 1
 23a:	90 e0       	ldi	r25, 0x00	; 0
 23c:	02 2e       	mov	r0, r18
 23e:	02 c0       	rjmp	.+4      	; 0x244 <DIO_set_pin_direction+0x1d8>
 240:	88 0f       	add	r24, r24
 242:	99 1f       	adc	r25, r25
 244:	0a 94       	dec	r0
 246:	e2 f7       	brpl	.-8      	; 0x240 <DIO_set_pin_direction+0x1d4>
 248:	80 95       	com	r24
 24a:	84 23       	and	r24, r20
 24c:	8c 93       	st	X, r24
	   break;
}
}

return error_state;
 24e:	89 81       	ldd	r24, Y+1	; 0x01
}
 250:	26 96       	adiw	r28, 0x06	; 6
 252:	0f b6       	in	r0, 0x3f	; 63
 254:	f8 94       	cli
 256:	de bf       	out	0x3e, r29	; 62
 258:	0f be       	out	0x3f, r0	; 63
 25a:	cd bf       	out	0x3d, r28	; 61
 25c:	cf 91       	pop	r28
 25e:	df 91       	pop	r29
 260:	08 95       	ret

00000262 <DIO_set_pin_value>:


U8 DIO_set_pin_value(U8 port_NB,U8 pin_NB,U8 pin_value)
{
 262:	df 93       	push	r29
 264:	cf 93       	push	r28
 266:	00 d0       	rcall	.+0      	; 0x268 <DIO_set_pin_value+0x6>
 268:	00 d0       	rcall	.+0      	; 0x26a <DIO_set_pin_value+0x8>
 26a:	00 d0       	rcall	.+0      	; 0x26c <DIO_set_pin_value+0xa>
 26c:	cd b7       	in	r28, 0x3d	; 61
 26e:	de b7       	in	r29, 0x3e	; 62
 270:	8a 83       	std	Y+2, r24	; 0x02
 272:	6b 83       	std	Y+3, r22	; 0x03
 274:	4c 83       	std	Y+4, r20	; 0x04
U8 error_state = 0;
 276:	19 82       	std	Y+1, r1	; 0x01
if(port_NB>= DIO_Max_port_NB)
 278:	8a 81       	ldd	r24, Y+2	; 0x02
 27a:	84 30       	cpi	r24, 0x04	; 4
 27c:	18 f0       	brcs	.+6      	; 0x284 <DIO_set_pin_value+0x22>
{
	error_state = 1;
 27e:	81 e0       	ldi	r24, 0x01	; 1
 280:	89 83       	std	Y+1, r24	; 0x01
 282:	e0 c0       	rjmp	.+448    	; 0x444 <DIO_set_pin_value+0x1e2>
}
else if(pin_NB>=DIO_Max_pin_NB)
 284:	8b 81       	ldd	r24, Y+3	; 0x03
 286:	88 30       	cpi	r24, 0x08	; 8
 288:	18 f0       	brcs	.+6      	; 0x290 <DIO_set_pin_value+0x2e>
{
	error_state = 1;
 28a:	81 e0       	ldi	r24, 0x01	; 1
 28c:	89 83       	std	Y+1, r24	; 0x01
 28e:	da c0       	rjmp	.+436    	; 0x444 <DIO_set_pin_value+0x1e2>
}
else if((pin_value!=DIO_High) && (pin_value!=DIO_Low))
 290:	8c 81       	ldd	r24, Y+4	; 0x04
 292:	81 30       	cpi	r24, 0x01	; 1
 294:	31 f0       	breq	.+12     	; 0x2a2 <DIO_set_pin_value+0x40>
 296:	8c 81       	ldd	r24, Y+4	; 0x04
 298:	88 23       	and	r24, r24
 29a:	19 f0       	breq	.+6      	; 0x2a2 <DIO_set_pin_value+0x40>
{
	error_state = 1;
 29c:	81 e0       	ldi	r24, 0x01	; 1
 29e:	89 83       	std	Y+1, r24	; 0x01
 2a0:	d1 c0       	rjmp	.+418    	; 0x444 <DIO_set_pin_value+0x1e2>
}
else{
     switch(port_NB){
 2a2:	8a 81       	ldd	r24, Y+2	; 0x02
 2a4:	28 2f       	mov	r18, r24
 2a6:	30 e0       	ldi	r19, 0x00	; 0
 2a8:	3e 83       	std	Y+6, r19	; 0x06
 2aa:	2d 83       	std	Y+5, r18	; 0x05
 2ac:	8d 81       	ldd	r24, Y+5	; 0x05
 2ae:	9e 81       	ldd	r25, Y+6	; 0x06
 2b0:	81 30       	cpi	r24, 0x01	; 1
 2b2:	91 05       	cpc	r25, r1
 2b4:	09 f4       	brne	.+2      	; 0x2b8 <DIO_set_pin_value+0x56>
 2b6:	43 c0       	rjmp	.+134    	; 0x33e <DIO_set_pin_value+0xdc>
 2b8:	2d 81       	ldd	r18, Y+5	; 0x05
 2ba:	3e 81       	ldd	r19, Y+6	; 0x06
 2bc:	22 30       	cpi	r18, 0x02	; 2
 2be:	31 05       	cpc	r19, r1
 2c0:	2c f4       	brge	.+10     	; 0x2cc <DIO_set_pin_value+0x6a>
 2c2:	8d 81       	ldd	r24, Y+5	; 0x05
 2c4:	9e 81       	ldd	r25, Y+6	; 0x06
 2c6:	00 97       	sbiw	r24, 0x00	; 0
 2c8:	71 f0       	breq	.+28     	; 0x2e6 <DIO_set_pin_value+0x84>
 2ca:	bc c0       	rjmp	.+376    	; 0x444 <DIO_set_pin_value+0x1e2>
 2cc:	2d 81       	ldd	r18, Y+5	; 0x05
 2ce:	3e 81       	ldd	r19, Y+6	; 0x06
 2d0:	22 30       	cpi	r18, 0x02	; 2
 2d2:	31 05       	cpc	r19, r1
 2d4:	09 f4       	brne	.+2      	; 0x2d8 <DIO_set_pin_value+0x76>
 2d6:	5f c0       	rjmp	.+190    	; 0x396 <DIO_set_pin_value+0x134>
 2d8:	8d 81       	ldd	r24, Y+5	; 0x05
 2da:	9e 81       	ldd	r25, Y+6	; 0x06
 2dc:	83 30       	cpi	r24, 0x03	; 3
 2de:	91 05       	cpc	r25, r1
 2e0:	09 f4       	brne	.+2      	; 0x2e4 <DIO_set_pin_value+0x82>
 2e2:	85 c0       	rjmp	.+266    	; 0x3ee <DIO_set_pin_value+0x18c>
 2e4:	af c0       	rjmp	.+350    	; 0x444 <DIO_set_pin_value+0x1e2>
      case Group_A:
	   assign_bit(DIO_U8_PORTA,pin_NB,pin_value);
 2e6:	8c 81       	ldd	r24, Y+4	; 0x04
 2e8:	81 30       	cpi	r24, 0x01	; 1
 2ea:	a1 f4       	brne	.+40     	; 0x314 <DIO_set_pin_value+0xb2>
 2ec:	ab e3       	ldi	r26, 0x3B	; 59
 2ee:	b0 e0       	ldi	r27, 0x00	; 0
 2f0:	eb e3       	ldi	r30, 0x3B	; 59
 2f2:	f0 e0       	ldi	r31, 0x00	; 0
 2f4:	80 81       	ld	r24, Z
 2f6:	48 2f       	mov	r20, r24
 2f8:	8b 81       	ldd	r24, Y+3	; 0x03
 2fa:	28 2f       	mov	r18, r24
 2fc:	30 e0       	ldi	r19, 0x00	; 0
 2fe:	81 e0       	ldi	r24, 0x01	; 1
 300:	90 e0       	ldi	r25, 0x00	; 0
 302:	02 2e       	mov	r0, r18
 304:	02 c0       	rjmp	.+4      	; 0x30a <DIO_set_pin_value+0xa8>
 306:	88 0f       	add	r24, r24
 308:	99 1f       	adc	r25, r25
 30a:	0a 94       	dec	r0
 30c:	e2 f7       	brpl	.-8      	; 0x306 <DIO_set_pin_value+0xa4>
 30e:	84 2b       	or	r24, r20
 310:	8c 93       	st	X, r24
 312:	98 c0       	rjmp	.+304    	; 0x444 <DIO_set_pin_value+0x1e2>
 314:	ab e3       	ldi	r26, 0x3B	; 59
 316:	b0 e0       	ldi	r27, 0x00	; 0
 318:	eb e3       	ldi	r30, 0x3B	; 59
 31a:	f0 e0       	ldi	r31, 0x00	; 0
 31c:	80 81       	ld	r24, Z
 31e:	48 2f       	mov	r20, r24
 320:	8b 81       	ldd	r24, Y+3	; 0x03
 322:	28 2f       	mov	r18, r24
 324:	30 e0       	ldi	r19, 0x00	; 0
 326:	81 e0       	ldi	r24, 0x01	; 1
 328:	90 e0       	ldi	r25, 0x00	; 0
 32a:	02 2e       	mov	r0, r18
 32c:	02 c0       	rjmp	.+4      	; 0x332 <DIO_set_pin_value+0xd0>
 32e:	88 0f       	add	r24, r24
 330:	99 1f       	adc	r25, r25
 332:	0a 94       	dec	r0
 334:	e2 f7       	brpl	.-8      	; 0x32e <DIO_set_pin_value+0xcc>
 336:	80 95       	com	r24
 338:	84 23       	and	r24, r20
 33a:	8c 93       	st	X, r24
 33c:	83 c0       	rjmp	.+262    	; 0x444 <DIO_set_pin_value+0x1e2>
	   break;
	   case Group_B:
	   assign_bit(DIO_U8_PORTB,pin_NB,pin_value);
 33e:	8c 81       	ldd	r24, Y+4	; 0x04
 340:	81 30       	cpi	r24, 0x01	; 1
 342:	a1 f4       	brne	.+40     	; 0x36c <DIO_set_pin_value+0x10a>
 344:	a8 e3       	ldi	r26, 0x38	; 56
 346:	b0 e0       	ldi	r27, 0x00	; 0
 348:	e8 e3       	ldi	r30, 0x38	; 56
 34a:	f0 e0       	ldi	r31, 0x00	; 0
 34c:	80 81       	ld	r24, Z
 34e:	48 2f       	mov	r20, r24
 350:	8b 81       	ldd	r24, Y+3	; 0x03
 352:	28 2f       	mov	r18, r24
 354:	30 e0       	ldi	r19, 0x00	; 0
 356:	81 e0       	ldi	r24, 0x01	; 1
 358:	90 e0       	ldi	r25, 0x00	; 0
 35a:	02 2e       	mov	r0, r18
 35c:	02 c0       	rjmp	.+4      	; 0x362 <DIO_set_pin_value+0x100>
 35e:	88 0f       	add	r24, r24
 360:	99 1f       	adc	r25, r25
 362:	0a 94       	dec	r0
 364:	e2 f7       	brpl	.-8      	; 0x35e <DIO_set_pin_value+0xfc>
 366:	84 2b       	or	r24, r20
 368:	8c 93       	st	X, r24
 36a:	6c c0       	rjmp	.+216    	; 0x444 <DIO_set_pin_value+0x1e2>
 36c:	a8 e3       	ldi	r26, 0x38	; 56
 36e:	b0 e0       	ldi	r27, 0x00	; 0
 370:	e8 e3       	ldi	r30, 0x38	; 56
 372:	f0 e0       	ldi	r31, 0x00	; 0
 374:	80 81       	ld	r24, Z
 376:	48 2f       	mov	r20, r24
 378:	8b 81       	ldd	r24, Y+3	; 0x03
 37a:	28 2f       	mov	r18, r24
 37c:	30 e0       	ldi	r19, 0x00	; 0
 37e:	81 e0       	ldi	r24, 0x01	; 1
 380:	90 e0       	ldi	r25, 0x00	; 0
 382:	02 2e       	mov	r0, r18
 384:	02 c0       	rjmp	.+4      	; 0x38a <DIO_set_pin_value+0x128>
 386:	88 0f       	add	r24, r24
 388:	99 1f       	adc	r25, r25
 38a:	0a 94       	dec	r0
 38c:	e2 f7       	brpl	.-8      	; 0x386 <DIO_set_pin_value+0x124>
 38e:	80 95       	com	r24
 390:	84 23       	and	r24, r20
 392:	8c 93       	st	X, r24
 394:	57 c0       	rjmp	.+174    	; 0x444 <DIO_set_pin_value+0x1e2>
	   break;
     case Group_C:
	   assign_bit(DIO_U8_PORTC,pin_NB,pin_value);
 396:	8c 81       	ldd	r24, Y+4	; 0x04
 398:	81 30       	cpi	r24, 0x01	; 1
 39a:	a1 f4       	brne	.+40     	; 0x3c4 <DIO_set_pin_value+0x162>
 39c:	a5 e3       	ldi	r26, 0x35	; 53
 39e:	b0 e0       	ldi	r27, 0x00	; 0
 3a0:	e5 e3       	ldi	r30, 0x35	; 53
 3a2:	f0 e0       	ldi	r31, 0x00	; 0
 3a4:	80 81       	ld	r24, Z
 3a6:	48 2f       	mov	r20, r24
 3a8:	8b 81       	ldd	r24, Y+3	; 0x03
 3aa:	28 2f       	mov	r18, r24
 3ac:	30 e0       	ldi	r19, 0x00	; 0
 3ae:	81 e0       	ldi	r24, 0x01	; 1
 3b0:	90 e0       	ldi	r25, 0x00	; 0
 3b2:	02 2e       	mov	r0, r18
 3b4:	02 c0       	rjmp	.+4      	; 0x3ba <DIO_set_pin_value+0x158>
 3b6:	88 0f       	add	r24, r24
 3b8:	99 1f       	adc	r25, r25
 3ba:	0a 94       	dec	r0
 3bc:	e2 f7       	brpl	.-8      	; 0x3b6 <DIO_set_pin_value+0x154>
 3be:	84 2b       	or	r24, r20
 3c0:	8c 93       	st	X, r24
 3c2:	40 c0       	rjmp	.+128    	; 0x444 <DIO_set_pin_value+0x1e2>
 3c4:	a5 e3       	ldi	r26, 0x35	; 53
 3c6:	b0 e0       	ldi	r27, 0x00	; 0
 3c8:	e5 e3       	ldi	r30, 0x35	; 53
 3ca:	f0 e0       	ldi	r31, 0x00	; 0
 3cc:	80 81       	ld	r24, Z
 3ce:	48 2f       	mov	r20, r24
 3d0:	8b 81       	ldd	r24, Y+3	; 0x03
 3d2:	28 2f       	mov	r18, r24
 3d4:	30 e0       	ldi	r19, 0x00	; 0
 3d6:	81 e0       	ldi	r24, 0x01	; 1
 3d8:	90 e0       	ldi	r25, 0x00	; 0
 3da:	02 2e       	mov	r0, r18
 3dc:	02 c0       	rjmp	.+4      	; 0x3e2 <DIO_set_pin_value+0x180>
 3de:	88 0f       	add	r24, r24
 3e0:	99 1f       	adc	r25, r25
 3e2:	0a 94       	dec	r0
 3e4:	e2 f7       	brpl	.-8      	; 0x3de <DIO_set_pin_value+0x17c>
 3e6:	80 95       	com	r24
 3e8:	84 23       	and	r24, r20
 3ea:	8c 93       	st	X, r24
 3ec:	2b c0       	rjmp	.+86     	; 0x444 <DIO_set_pin_value+0x1e2>
	   break;
     case Group_D:
	   assign_bit(DIO_U8_PORTD,pin_NB,pin_value);
 3ee:	8c 81       	ldd	r24, Y+4	; 0x04
 3f0:	81 30       	cpi	r24, 0x01	; 1
 3f2:	a1 f4       	brne	.+40     	; 0x41c <DIO_set_pin_value+0x1ba>
 3f4:	a2 e3       	ldi	r26, 0x32	; 50
 3f6:	b0 e0       	ldi	r27, 0x00	; 0
 3f8:	e2 e3       	ldi	r30, 0x32	; 50
 3fa:	f0 e0       	ldi	r31, 0x00	; 0
 3fc:	80 81       	ld	r24, Z
 3fe:	48 2f       	mov	r20, r24
 400:	8b 81       	ldd	r24, Y+3	; 0x03
 402:	28 2f       	mov	r18, r24
 404:	30 e0       	ldi	r19, 0x00	; 0
 406:	81 e0       	ldi	r24, 0x01	; 1
 408:	90 e0       	ldi	r25, 0x00	; 0
 40a:	02 2e       	mov	r0, r18
 40c:	02 c0       	rjmp	.+4      	; 0x412 <DIO_set_pin_value+0x1b0>
 40e:	88 0f       	add	r24, r24
 410:	99 1f       	adc	r25, r25
 412:	0a 94       	dec	r0
 414:	e2 f7       	brpl	.-8      	; 0x40e <DIO_set_pin_value+0x1ac>
 416:	84 2b       	or	r24, r20
 418:	8c 93       	st	X, r24
 41a:	14 c0       	rjmp	.+40     	; 0x444 <DIO_set_pin_value+0x1e2>
 41c:	a2 e3       	ldi	r26, 0x32	; 50
 41e:	b0 e0       	ldi	r27, 0x00	; 0
 420:	e2 e3       	ldi	r30, 0x32	; 50
 422:	f0 e0       	ldi	r31, 0x00	; 0
 424:	80 81       	ld	r24, Z
 426:	48 2f       	mov	r20, r24
 428:	8b 81       	ldd	r24, Y+3	; 0x03
 42a:	28 2f       	mov	r18, r24
 42c:	30 e0       	ldi	r19, 0x00	; 0
 42e:	81 e0       	ldi	r24, 0x01	; 1
 430:	90 e0       	ldi	r25, 0x00	; 0
 432:	02 2e       	mov	r0, r18
 434:	02 c0       	rjmp	.+4      	; 0x43a <DIO_set_pin_value+0x1d8>
 436:	88 0f       	add	r24, r24
 438:	99 1f       	adc	r25, r25
 43a:	0a 94       	dec	r0
 43c:	e2 f7       	brpl	.-8      	; 0x436 <DIO_set_pin_value+0x1d4>
 43e:	80 95       	com	r24
 440:	84 23       	and	r24, r20
 442:	8c 93       	st	X, r24
	   break;
     }
}


return error_state;
 444:	89 81       	ldd	r24, Y+1	; 0x01
}
 446:	26 96       	adiw	r28, 0x06	; 6
 448:	0f b6       	in	r0, 0x3f	; 63
 44a:	f8 94       	cli
 44c:	de bf       	out	0x3e, r29	; 62
 44e:	0f be       	out	0x3f, r0	; 63
 450:	cd bf       	out	0x3d, r28	; 61
 452:	cf 91       	pop	r28
 454:	df 91       	pop	r29
 456:	08 95       	ret

00000458 <DIO_set_port_value>:


U8 DIO_set_port_value(U8 port_NB,U8 port_value)
{
 458:	df 93       	push	r29
 45a:	cf 93       	push	r28
 45c:	00 d0       	rcall	.+0      	; 0x45e <DIO_set_port_value+0x6>
 45e:	00 d0       	rcall	.+0      	; 0x460 <DIO_set_port_value+0x8>
 460:	0f 92       	push	r0
 462:	cd b7       	in	r28, 0x3d	; 61
 464:	de b7       	in	r29, 0x3e	; 62
 466:	8a 83       	std	Y+2, r24	; 0x02
 468:	6b 83       	std	Y+3, r22	; 0x03
U8 error_state = 0;
 46a:	19 82       	std	Y+1, r1	; 0x01
if(port_NB>= DIO_Max_port_NB)
 46c:	8a 81       	ldd	r24, Y+2	; 0x02
 46e:	84 30       	cpi	r24, 0x04	; 4
 470:	18 f0       	brcs	.+6      	; 0x478 <DIO_set_port_value+0x20>
{
	error_state = 1;
 472:	81 e0       	ldi	r24, 0x01	; 1
 474:	89 83       	std	Y+1, r24	; 0x01
 476:	32 c0       	rjmp	.+100    	; 0x4dc <DIO_set_port_value+0x84>
else if(port_value>DIO_Max_port_value)
{
	error_state = 1;
}
else{
     switch(port_NB){
 478:	8a 81       	ldd	r24, Y+2	; 0x02
 47a:	28 2f       	mov	r18, r24
 47c:	30 e0       	ldi	r19, 0x00	; 0
 47e:	3d 83       	std	Y+5, r19	; 0x05
 480:	2c 83       	std	Y+4, r18	; 0x04
 482:	8c 81       	ldd	r24, Y+4	; 0x04
 484:	9d 81       	ldd	r25, Y+5	; 0x05
 486:	81 30       	cpi	r24, 0x01	; 1
 488:	91 05       	cpc	r25, r1
 48a:	d1 f0       	breq	.+52     	; 0x4c0 <DIO_set_port_value+0x68>
 48c:	2c 81       	ldd	r18, Y+4	; 0x04
 48e:	3d 81       	ldd	r19, Y+5	; 0x05
 490:	22 30       	cpi	r18, 0x02	; 2
 492:	31 05       	cpc	r19, r1
 494:	2c f4       	brge	.+10     	; 0x4a0 <DIO_set_port_value+0x48>
 496:	8c 81       	ldd	r24, Y+4	; 0x04
 498:	9d 81       	ldd	r25, Y+5	; 0x05
 49a:	00 97       	sbiw	r24, 0x00	; 0
 49c:	61 f0       	breq	.+24     	; 0x4b6 <DIO_set_port_value+0x5e>
 49e:	1e c0       	rjmp	.+60     	; 0x4dc <DIO_set_port_value+0x84>
 4a0:	2c 81       	ldd	r18, Y+4	; 0x04
 4a2:	3d 81       	ldd	r19, Y+5	; 0x05
 4a4:	22 30       	cpi	r18, 0x02	; 2
 4a6:	31 05       	cpc	r19, r1
 4a8:	81 f0       	breq	.+32     	; 0x4ca <DIO_set_port_value+0x72>
 4aa:	8c 81       	ldd	r24, Y+4	; 0x04
 4ac:	9d 81       	ldd	r25, Y+5	; 0x05
 4ae:	83 30       	cpi	r24, 0x03	; 3
 4b0:	91 05       	cpc	r25, r1
 4b2:	81 f0       	breq	.+32     	; 0x4d4 <DIO_set_port_value+0x7c>
 4b4:	13 c0       	rjmp	.+38     	; 0x4dc <DIO_set_port_value+0x84>
      case Group_A:
    	  DIO_U8_PORTA = port_value;
 4b6:	eb e3       	ldi	r30, 0x3B	; 59
 4b8:	f0 e0       	ldi	r31, 0x00	; 0
 4ba:	8b 81       	ldd	r24, Y+3	; 0x03
 4bc:	80 83       	st	Z, r24
 4be:	0e c0       	rjmp	.+28     	; 0x4dc <DIO_set_port_value+0x84>
	   break;
	   case Group_B:
		   DIO_U8_PORTB = port_value;
 4c0:	e8 e3       	ldi	r30, 0x38	; 56
 4c2:	f0 e0       	ldi	r31, 0x00	; 0
 4c4:	8b 81       	ldd	r24, Y+3	; 0x03
 4c6:	80 83       	st	Z, r24
 4c8:	09 c0       	rjmp	.+18     	; 0x4dc <DIO_set_port_value+0x84>
	   break;
     case Group_C:
    	 DIO_U8_PORTC = port_value;
 4ca:	e5 e3       	ldi	r30, 0x35	; 53
 4cc:	f0 e0       	ldi	r31, 0x00	; 0
 4ce:	8b 81       	ldd	r24, Y+3	; 0x03
 4d0:	80 83       	st	Z, r24
 4d2:	04 c0       	rjmp	.+8      	; 0x4dc <DIO_set_port_value+0x84>
	   break;
     case Group_D:
    	 DIO_U8_PORTD = port_value;
 4d4:	e2 e3       	ldi	r30, 0x32	; 50
 4d6:	f0 e0       	ldi	r31, 0x00	; 0
 4d8:	8b 81       	ldd	r24, Y+3	; 0x03
 4da:	80 83       	st	Z, r24
	   break;
     }
}


return error_state;
 4dc:	89 81       	ldd	r24, Y+1	; 0x01
}
 4de:	0f 90       	pop	r0
 4e0:	0f 90       	pop	r0
 4e2:	0f 90       	pop	r0
 4e4:	0f 90       	pop	r0
 4e6:	0f 90       	pop	r0
 4e8:	cf 91       	pop	r28
 4ea:	df 91       	pop	r29
 4ec:	08 95       	ret

000004ee <DIO_set_port_direction>:


U8 DIO_set_port_direction(U8 port_NB, U8 port_direction)
{
 4ee:	df 93       	push	r29
 4f0:	cf 93       	push	r28
 4f2:	00 d0       	rcall	.+0      	; 0x4f4 <DIO_set_port_direction+0x6>
 4f4:	00 d0       	rcall	.+0      	; 0x4f6 <DIO_set_port_direction+0x8>
 4f6:	0f 92       	push	r0
 4f8:	cd b7       	in	r28, 0x3d	; 61
 4fa:	de b7       	in	r29, 0x3e	; 62
 4fc:	8a 83       	std	Y+2, r24	; 0x02
 4fe:	6b 83       	std	Y+3, r22	; 0x03
U8 error_state = 0;
 500:	19 82       	std	Y+1, r1	; 0x01
if(port_NB>= DIO_Max_port_NB)
 502:	8a 81       	ldd	r24, Y+2	; 0x02
 504:	84 30       	cpi	r24, 0x04	; 4
 506:	18 f0       	brcs	.+6      	; 0x50e <DIO_set_port_direction+0x20>
{
	error_state = 1;
 508:	81 e0       	ldi	r24, 0x01	; 1
 50a:	89 83       	std	Y+1, r24	; 0x01
 50c:	32 c0       	rjmp	.+100    	; 0x572 <DIO_set_port_direction+0x84>
else if( port_direction>DIO_Max_port_direction )
{
	error_state = 1;
}
else{
     switch(port_NB){
 50e:	8a 81       	ldd	r24, Y+2	; 0x02
 510:	28 2f       	mov	r18, r24
 512:	30 e0       	ldi	r19, 0x00	; 0
 514:	3d 83       	std	Y+5, r19	; 0x05
 516:	2c 83       	std	Y+4, r18	; 0x04
 518:	8c 81       	ldd	r24, Y+4	; 0x04
 51a:	9d 81       	ldd	r25, Y+5	; 0x05
 51c:	81 30       	cpi	r24, 0x01	; 1
 51e:	91 05       	cpc	r25, r1
 520:	d1 f0       	breq	.+52     	; 0x556 <DIO_set_port_direction+0x68>
 522:	2c 81       	ldd	r18, Y+4	; 0x04
 524:	3d 81       	ldd	r19, Y+5	; 0x05
 526:	22 30       	cpi	r18, 0x02	; 2
 528:	31 05       	cpc	r19, r1
 52a:	2c f4       	brge	.+10     	; 0x536 <DIO_set_port_direction+0x48>
 52c:	8c 81       	ldd	r24, Y+4	; 0x04
 52e:	9d 81       	ldd	r25, Y+5	; 0x05
 530:	00 97       	sbiw	r24, 0x00	; 0
 532:	61 f0       	breq	.+24     	; 0x54c <DIO_set_port_direction+0x5e>
 534:	1e c0       	rjmp	.+60     	; 0x572 <DIO_set_port_direction+0x84>
 536:	2c 81       	ldd	r18, Y+4	; 0x04
 538:	3d 81       	ldd	r19, Y+5	; 0x05
 53a:	22 30       	cpi	r18, 0x02	; 2
 53c:	31 05       	cpc	r19, r1
 53e:	81 f0       	breq	.+32     	; 0x560 <DIO_set_port_direction+0x72>
 540:	8c 81       	ldd	r24, Y+4	; 0x04
 542:	9d 81       	ldd	r25, Y+5	; 0x05
 544:	83 30       	cpi	r24, 0x03	; 3
 546:	91 05       	cpc	r25, r1
 548:	81 f0       	breq	.+32     	; 0x56a <DIO_set_port_direction+0x7c>
 54a:	13 c0       	rjmp	.+38     	; 0x572 <DIO_set_port_direction+0x84>
      case Group_A:
    	  DIO_U8_DDRA = port_direction;
 54c:	ea e3       	ldi	r30, 0x3A	; 58
 54e:	f0 e0       	ldi	r31, 0x00	; 0
 550:	8b 81       	ldd	r24, Y+3	; 0x03
 552:	80 83       	st	Z, r24
 554:	0e c0       	rjmp	.+28     	; 0x572 <DIO_set_port_direction+0x84>
	   break;
	   case Group_B:
		   DIO_U8_DDRB = port_direction;
 556:	e7 e3       	ldi	r30, 0x37	; 55
 558:	f0 e0       	ldi	r31, 0x00	; 0
 55a:	8b 81       	ldd	r24, Y+3	; 0x03
 55c:	80 83       	st	Z, r24
 55e:	09 c0       	rjmp	.+18     	; 0x572 <DIO_set_port_direction+0x84>
	   break;
     case Group_C:
    	 DIO_U8_DDRC = port_direction;
 560:	e4 e3       	ldi	r30, 0x34	; 52
 562:	f0 e0       	ldi	r31, 0x00	; 0
 564:	8b 81       	ldd	r24, Y+3	; 0x03
 566:	80 83       	st	Z, r24
 568:	04 c0       	rjmp	.+8      	; 0x572 <DIO_set_port_direction+0x84>
	   break;
     case Group_D:
    	 DIO_U8_DDRD = port_direction;
 56a:	e1 e3       	ldi	r30, 0x31	; 49
 56c:	f0 e0       	ldi	r31, 0x00	; 0
 56e:	8b 81       	ldd	r24, Y+3	; 0x03
 570:	80 83       	st	Z, r24
	   break;
     }
}


return error_state;
 572:	89 81       	ldd	r24, Y+1	; 0x01
}
 574:	0f 90       	pop	r0
 576:	0f 90       	pop	r0
 578:	0f 90       	pop	r0
 57a:	0f 90       	pop	r0
 57c:	0f 90       	pop	r0
 57e:	cf 91       	pop	r28
 580:	df 91       	pop	r29
 582:	08 95       	ret

00000584 <DIO_get_pin_value>:



U8 DIO_get_pin_value(U8 port_NB,U8  pin_NB,U8 * pin_value)
{
 584:	df 93       	push	r29
 586:	cf 93       	push	r28
 588:	cd b7       	in	r28, 0x3d	; 61
 58a:	de b7       	in	r29, 0x3e	; 62
 58c:	27 97       	sbiw	r28, 0x07	; 7
 58e:	0f b6       	in	r0, 0x3f	; 63
 590:	f8 94       	cli
 592:	de bf       	out	0x3e, r29	; 62
 594:	0f be       	out	0x3f, r0	; 63
 596:	cd bf       	out	0x3d, r28	; 61
 598:	8a 83       	std	Y+2, r24	; 0x02
 59a:	6b 83       	std	Y+3, r22	; 0x03
 59c:	5d 83       	std	Y+5, r21	; 0x05
 59e:	4c 83       	std	Y+4, r20	; 0x04
U8 error_state = 0;
 5a0:	19 82       	std	Y+1, r1	; 0x01
if(port_NB>= DIO_Max_port_NB)
 5a2:	8a 81       	ldd	r24, Y+2	; 0x02
 5a4:	84 30       	cpi	r24, 0x04	; 4
 5a6:	18 f0       	brcs	.+6      	; 0x5ae <DIO_get_pin_value+0x2a>
{
	error_state = 1;
 5a8:	81 e0       	ldi	r24, 0x01	; 1
 5aa:	89 83       	std	Y+1, r24	; 0x01
 5ac:	76 c0       	rjmp	.+236    	; 0x69a <DIO_get_pin_value+0x116>
}
else if(pin_NB>=DIO_Max_pin_NB)
 5ae:	8b 81       	ldd	r24, Y+3	; 0x03
 5b0:	88 30       	cpi	r24, 0x08	; 8
 5b2:	18 f0       	brcs	.+6      	; 0x5ba <DIO_get_pin_value+0x36>
{
	error_state = 1;
 5b4:	81 e0       	ldi	r24, 0x01	; 1
 5b6:	89 83       	std	Y+1, r24	; 0x01
 5b8:	70 c0       	rjmp	.+224    	; 0x69a <DIO_get_pin_value+0x116>
}

else{
     switch(port_NB){
 5ba:	8a 81       	ldd	r24, Y+2	; 0x02
 5bc:	28 2f       	mov	r18, r24
 5be:	30 e0       	ldi	r19, 0x00	; 0
 5c0:	3f 83       	std	Y+7, r19	; 0x07
 5c2:	2e 83       	std	Y+6, r18	; 0x06
 5c4:	4e 81       	ldd	r20, Y+6	; 0x06
 5c6:	5f 81       	ldd	r21, Y+7	; 0x07
 5c8:	41 30       	cpi	r20, 0x01	; 1
 5ca:	51 05       	cpc	r21, r1
 5cc:	59 f1       	breq	.+86     	; 0x624 <DIO_get_pin_value+0xa0>
 5ce:	8e 81       	ldd	r24, Y+6	; 0x06
 5d0:	9f 81       	ldd	r25, Y+7	; 0x07
 5d2:	82 30       	cpi	r24, 0x02	; 2
 5d4:	91 05       	cpc	r25, r1
 5d6:	34 f4       	brge	.+12     	; 0x5e4 <DIO_get_pin_value+0x60>
 5d8:	2e 81       	ldd	r18, Y+6	; 0x06
 5da:	3f 81       	ldd	r19, Y+7	; 0x07
 5dc:	21 15       	cp	r18, r1
 5de:	31 05       	cpc	r19, r1
 5e0:	69 f0       	breq	.+26     	; 0x5fc <DIO_get_pin_value+0x78>
 5e2:	5b c0       	rjmp	.+182    	; 0x69a <DIO_get_pin_value+0x116>
 5e4:	4e 81       	ldd	r20, Y+6	; 0x06
 5e6:	5f 81       	ldd	r21, Y+7	; 0x07
 5e8:	42 30       	cpi	r20, 0x02	; 2
 5ea:	51 05       	cpc	r21, r1
 5ec:	79 f1       	breq	.+94     	; 0x64c <DIO_get_pin_value+0xc8>
 5ee:	8e 81       	ldd	r24, Y+6	; 0x06
 5f0:	9f 81       	ldd	r25, Y+7	; 0x07
 5f2:	83 30       	cpi	r24, 0x03	; 3
 5f4:	91 05       	cpc	r25, r1
 5f6:	09 f4       	brne	.+2      	; 0x5fa <DIO_get_pin_value+0x76>
 5f8:	3d c0       	rjmp	.+122    	; 0x674 <DIO_get_pin_value+0xf0>
 5fa:	4f c0       	rjmp	.+158    	; 0x69a <DIO_get_pin_value+0x116>
      case Group_A:
    	  * pin_value = get_bit(DIO_U8_PINA,pin_NB);
 5fc:	e9 e3       	ldi	r30, 0x39	; 57
 5fe:	f0 e0       	ldi	r31, 0x00	; 0
 600:	80 81       	ld	r24, Z
 602:	28 2f       	mov	r18, r24
 604:	30 e0       	ldi	r19, 0x00	; 0
 606:	8b 81       	ldd	r24, Y+3	; 0x03
 608:	88 2f       	mov	r24, r24
 60a:	90 e0       	ldi	r25, 0x00	; 0
 60c:	a9 01       	movw	r20, r18
 60e:	02 c0       	rjmp	.+4      	; 0x614 <DIO_get_pin_value+0x90>
 610:	55 95       	asr	r21
 612:	47 95       	ror	r20
 614:	8a 95       	dec	r24
 616:	e2 f7       	brpl	.-8      	; 0x610 <DIO_get_pin_value+0x8c>
 618:	ca 01       	movw	r24, r20
 61a:	81 70       	andi	r24, 0x01	; 1
 61c:	ec 81       	ldd	r30, Y+4	; 0x04
 61e:	fd 81       	ldd	r31, Y+5	; 0x05
 620:	80 83       	st	Z, r24
 622:	3b c0       	rjmp	.+118    	; 0x69a <DIO_get_pin_value+0x116>
	   break;
	   case Group_B:
		   * pin_value=get_bit(DIO_U8_PINB,pin_NB);
 624:	e6 e3       	ldi	r30, 0x36	; 54
 626:	f0 e0       	ldi	r31, 0x00	; 0
 628:	80 81       	ld	r24, Z
 62a:	28 2f       	mov	r18, r24
 62c:	30 e0       	ldi	r19, 0x00	; 0
 62e:	8b 81       	ldd	r24, Y+3	; 0x03
 630:	88 2f       	mov	r24, r24
 632:	90 e0       	ldi	r25, 0x00	; 0
 634:	a9 01       	movw	r20, r18
 636:	02 c0       	rjmp	.+4      	; 0x63c <DIO_get_pin_value+0xb8>
 638:	55 95       	asr	r21
 63a:	47 95       	ror	r20
 63c:	8a 95       	dec	r24
 63e:	e2 f7       	brpl	.-8      	; 0x638 <DIO_get_pin_value+0xb4>
 640:	ca 01       	movw	r24, r20
 642:	81 70       	andi	r24, 0x01	; 1
 644:	ec 81       	ldd	r30, Y+4	; 0x04
 646:	fd 81       	ldd	r31, Y+5	; 0x05
 648:	80 83       	st	Z, r24
 64a:	27 c0       	rjmp	.+78     	; 0x69a <DIO_get_pin_value+0x116>
	   break;
     case Group_C:
    	 * pin_value=get_bit(DIO_U8_PINC,pin_NB);
 64c:	e3 e3       	ldi	r30, 0x33	; 51
 64e:	f0 e0       	ldi	r31, 0x00	; 0
 650:	80 81       	ld	r24, Z
 652:	28 2f       	mov	r18, r24
 654:	30 e0       	ldi	r19, 0x00	; 0
 656:	8b 81       	ldd	r24, Y+3	; 0x03
 658:	88 2f       	mov	r24, r24
 65a:	90 e0       	ldi	r25, 0x00	; 0
 65c:	a9 01       	movw	r20, r18
 65e:	02 c0       	rjmp	.+4      	; 0x664 <DIO_get_pin_value+0xe0>
 660:	55 95       	asr	r21
 662:	47 95       	ror	r20
 664:	8a 95       	dec	r24
 666:	e2 f7       	brpl	.-8      	; 0x660 <DIO_get_pin_value+0xdc>
 668:	ca 01       	movw	r24, r20
 66a:	81 70       	andi	r24, 0x01	; 1
 66c:	ec 81       	ldd	r30, Y+4	; 0x04
 66e:	fd 81       	ldd	r31, Y+5	; 0x05
 670:	80 83       	st	Z, r24
 672:	13 c0       	rjmp	.+38     	; 0x69a <DIO_get_pin_value+0x116>
	   break;
     case Group_D:
    	 * pin_value=get_bit(DIO_U8_PIND,pin_NB);
 674:	e0 e3       	ldi	r30, 0x30	; 48
 676:	f0 e0       	ldi	r31, 0x00	; 0
 678:	80 81       	ld	r24, Z
 67a:	28 2f       	mov	r18, r24
 67c:	30 e0       	ldi	r19, 0x00	; 0
 67e:	8b 81       	ldd	r24, Y+3	; 0x03
 680:	88 2f       	mov	r24, r24
 682:	90 e0       	ldi	r25, 0x00	; 0
 684:	a9 01       	movw	r20, r18
 686:	02 c0       	rjmp	.+4      	; 0x68c <DIO_get_pin_value+0x108>
 688:	55 95       	asr	r21
 68a:	47 95       	ror	r20
 68c:	8a 95       	dec	r24
 68e:	e2 f7       	brpl	.-8      	; 0x688 <DIO_get_pin_value+0x104>
 690:	ca 01       	movw	r24, r20
 692:	81 70       	andi	r24, 0x01	; 1
 694:	ec 81       	ldd	r30, Y+4	; 0x04
 696:	fd 81       	ldd	r31, Y+5	; 0x05
 698:	80 83       	st	Z, r24
	   break;
     }

}
return error_state;
 69a:	89 81       	ldd	r24, Y+1	; 0x01
}
 69c:	27 96       	adiw	r28, 0x07	; 7
 69e:	0f b6       	in	r0, 0x3f	; 63
 6a0:	f8 94       	cli
 6a2:	de bf       	out	0x3e, r29	; 62
 6a4:	0f be       	out	0x3f, r0	; 63
 6a6:	cd bf       	out	0x3d, r28	; 61
 6a8:	cf 91       	pop	r28
 6aa:	df 91       	pop	r29
 6ac:	08 95       	ret

000006ae <main>:
#include"std_types.h"
#include"BIT_CALC.h"
#include"DIO_interface.h"

int main(void)
{
 6ae:	df 93       	push	r29
 6b0:	cf 93       	push	r28
 6b2:	cd b7       	in	r28, 0x3d	; 61
 6b4:	de b7       	in	r29, 0x3e	; 62



    DIO_set_port_direction(Group_C, DIO_Max_port_direction );
 6b6:	82 e0       	ldi	r24, 0x02	; 2
 6b8:	6f ef       	ldi	r22, 0xFF	; 255
 6ba:	0e 94 77 02 	call	0x4ee	; 0x4ee <DIO_set_port_direction>
    DIO_set_port_value(Group_C,DIO_Max_port_value);
 6be:	82 e0       	ldi	r24, 0x02	; 2
 6c0:	6f ef       	ldi	r22, 0xFF	; 255
 6c2:	0e 94 2c 02 	call	0x458	; 0x458 <DIO_set_port_value>
 6c6:	ff cf       	rjmp	.-2      	; 0x6c6 <main+0x18>

000006c8 <_exit>:
 6c8:	f8 94       	cli

000006ca <__stop_program>:
 6ca:	ff cf       	rjmp	.-2      	; 0x6ca <__stop_program>
