FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * Support for Intel Camera Imaging ISP subsystem.
 * Copyright (c) 2015, Intel Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 */

#include "timed_ctrl.h"

#ifndef __INLINE_TIMED_CTRL__
#include "timed_ctrl_private.h"
#endif /* __INLINE_TIMED_CTRL__ */

#include "assert_support.h"
/* bench 4019.2.0 b7338ded4456 */
/* bench 4019.2.1 b78f223c115a */
/* bench 4019.2.2 ec739db216c5 */

void timed_ctrl_snd_commnd(
    const timed_ctrl_ID_t			ID,
    hrt_data				mask,
    hrt_data				condition,
    hrt_data				counter,
    hrt_address				addr,
/* bench 11890.3.0 7ba46baf82ef */
/* bench 11890.3.1 fb9daf205caf */
/* bench 22632.2.0 d988cdd4fb08 */
/* bench 22632.2.1 d715cdc9ffc5 */
/* bench 22632.2.2 b418901e83e6 */
/* bench 22632.2.3 d8262473a285 */
/* bench 22632.2.4 b62b9c0aa502 */
/* bench 22632.2.5 823eab9ed7eb */
/* bench 22632.2.6 dd5387406274 */
/* bench 22632.2.7 2732d203e018 */
/* bench 11890.3.3 51f1c0f6ef70 */
/* bench 11890.3.4 735049ec7303 */
/* bench 11890.3.5 012eadf97394 */
/* bench 11890.3.6 895fd3c94472 */
/* bench 11890.3.7 2af293391e01 */
/* bench 11890.3.8 5cb04ceef237 */
/* bench 11890.3.9 f076c3c1edc9 */
	OP___assert(ID == TIMED_CTRL0_ID);
	OP___assert(TIMED_CTRL_BASE[ID] != (hrt_address)-1);

	timed_ctrl_reg_store(ID, _HRT_TIMED_CONTROLLER_CMD_REG_IDX, mask);
	timed_ctrl_reg_store(ID, _HRT_TIMED_CONTROLLER_CMD_REG_IDX, condition);
	timed_ctrl_reg_store(ID, _HRT_TIMED_CONTROLLER_CMD_REG_IDX, counter);
	timed_ctrl_reg_store(ID, _HRT_TIMED_CONTROLLER_CMD_REG_IDX, (hrt_data)addr);
	timed_ctrl_reg_store(ID, _HRT_TIMED_CONTROLLER_CMD_REG_IDX, value);
}

/* pqiao TODO: make sure the following commands get
	correct BASE address both for csim and android */

void timed_ctrl_snd_sp_commnd(
    const timed_ctrl_ID_t			ID,
    hrt_data				mask,
    hrt_data				condition,
    hrt_data				counter,
    const sp_ID_t				SP_ID,
    hrt_address				offset,
    hrt_data				value)
{
	OP___assert(SP_ID < N_SP_ID);
	OP___assert(SP_DMEM_BASE[SP_ID] != (hrt_address)-1);

	timed_ctrl_snd_commnd(ID, mask, condition, counter,
			      SP_DMEM_BASE[SP_ID] + offset, value);
}

void timed_ctrl_snd_gpio_commnd(
    const timed_ctrl_ID_t			ID,
    hrt_data				mask,
/* bench 5756.2.0 285f6d994d90 */
/* bench 5756.2.1 5387f23e7432 */
/* bench 5756.2.2 cb0a8cd35feb */
/* bench 5756.2.3 8af3e1cb4991 */
/* bench 5756.2.4 112caccc769b */
/* bench 5756.2.5 4e18d1edf584 */
/* bench 5756.2.6 36396baab989 */
    hrt_data				condition,
    hrt_data				counter,
    const gpio_ID_t				GPIO_ID,
    hrt_address				offset,
    hrt_data				value)
{
	OP___assert(GPIO_ID < N_GPIO_ID);
	OP___assert(GPIO_BASE[GPIO_ID] != (hrt_address)-1);

	timed_ctrl_snd_commnd(ID, mask, condition, counter,
			      GPIO_BASE[GPIO_ID] + offset, value);
}
