
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v
# synth_design -part xc7z020clg484-3 -top Absorber -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top Absorber -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 290333 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 25.895 ; free physical = 248018 ; free virtual = 316250
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Absorber' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:54]
INFO: [Synth 8-6157] synthesizing module 'PhotonBlock2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1896]
INFO: [Synth 8-6155] done synthesizing module 'PhotonBlock2' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1896]
INFO: [Synth 8-6157] synthesizing module 'PhotonBlock1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1839]
INFO: [Synth 8-6155] done synthesizing module 'PhotonBlock1' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1839]
INFO: [Synth 8-6157] synthesizing module 'Sqrt_64b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1954]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__32_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:2607]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__29_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:2569]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__28_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:2559]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__26_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:2531]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__25_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:2521]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__23_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:2493]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__22_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:2483]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__20_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:2455]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__19_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:2445]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__17_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:2417]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__16_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:2407]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__14_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:2379]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__13_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:2369]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__12_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:2359]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__10_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:2331]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__9_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:2321]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__8_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:2311]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__6_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:2283]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__5_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:2273]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__4_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:2263]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__2_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:2235]
INFO: [Synth 8-6155] done synthesizing module 'Sqrt_64b' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1954]
INFO: [Synth 8-6155] done synthesizing module 'Absorber' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:54]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.301 ; gain = 80.660 ; free physical = 247970 ; free virtual = 316205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.301 ; gain = 80.660 ; free physical = 247933 ; free virtual = 316169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1564.297 ; gain = 88.656 ; free physical = 247932 ; free virtual = 316168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5545] ROM "res" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.320 ; gain = 129.680 ; free physical = 247764 ; free virtual = 316000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Sqrt_64b__GB0 |           1|     27539|
|2     |Sqrt_64b__GB1 |           1|      7516|
|3     |Sqrt_64b__GB2 |           1|      9557|
|4     |Sqrt_64b__GB3 |           1|     15616|
|5     |Absorber__GC0 |           1|      6807|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 54    
	   3 Input     64 Bit       Adders := 1     
	   4 Input     64 Bit       Adders := 30    
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 33    
	               32 Bit    Registers := 148   
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 75    
+---Multipliers : 
	                32x32  Multipliers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 54    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Absorber 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Sqrt_64b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 52    
	   3 Input     64 Bit       Adders := 1     
	   4 Input     64 Bit       Adders := 30    
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 28    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 52    
Module PhotonBlock2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'photon1q/o_y_reg[31:0]' into 'photon1q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1888]
INFO: [Synth 8-4471] merging register 'photon1q/o_z_reg[31:0]' into 'photon1q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1889]
INFO: [Synth 8-4471] merging register 'photon2q/o_y_reg[31:0]' into 'photon2q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1888]
INFO: [Synth 8-4471] merging register 'photon2q/o_z_reg[31:0]' into 'photon2q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1889]
INFO: [Synth 8-4471] merging register 'photon3q/o_y_reg[31:0]' into 'photon3q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1888]
INFO: [Synth 8-4471] merging register 'photon3q/o_z_reg[31:0]' into 'photon3q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1889]
INFO: [Synth 8-4471] merging register 'photon4q/o_y_reg[31:0]' into 'photon4q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1888]
INFO: [Synth 8-4471] merging register 'photon5q/o_y_reg[31:0]' into 'photon5q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1888]
INFO: [Synth 8-4471] merging register 'photon6q/o_y_reg[31:0]' into 'photon6q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1888]
INFO: [Synth 8-4471] merging register 'photon7q/o_y_reg[31:0]' into 'photon7q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1888]
INFO: [Synth 8-4471] merging register 'photon8q/o_y_reg[31:0]' into 'photon8q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1888]
INFO: [Synth 8-4471] merging register 'photon9q/o_y_reg[31:0]' into 'photon9q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1888]
INFO: [Synth 8-4471] merging register 'photon10q/o_y_reg[31:0]' into 'photon10q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1888]
INFO: [Synth 8-4471] merging register 'photon11q/o_y_reg[31:0]' into 'photon11q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1888]
INFO: [Synth 8-4471] merging register 'photon12q/o_y_reg[31:0]' into 'photon12q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1888]
INFO: [Synth 8-4471] merging register 'photon13q/o_y_reg[31:0]' into 'photon13q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1888]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1658]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1623]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v:1622]
DSP Report: Generating DSP dwa_temp0, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP dwa_temp0.
DSP Report: register B is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: Generating DSP dwa_temp0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: Generating DSP dwa_temp0, operation Mode is: A''*B.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: Generating DSP dwa_temp0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: Generating DSP y2_P0, operation Mode is: A*B.
DSP Report: operator y2_P0 is absorbed into DSP y2_P0.
DSP Report: operator y2_P0 is absorbed into DSP y2_P0.
DSP Report: Generating DSP y2_P_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register y2_P_reg is absorbed into DSP y2_P_reg.
DSP Report: operator y2_P0 is absorbed into DSP y2_P_reg.
DSP Report: operator y2_P0 is absorbed into DSP y2_P_reg.
DSP Report: Generating DSP y2_P0, operation Mode is: A*B.
DSP Report: operator y2_P0 is absorbed into DSP y2_P0.
DSP Report: operator y2_P0 is absorbed into DSP y2_P0.
DSP Report: Generating DSP y2_P_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register y2_P_reg is absorbed into DSP y2_P_reg.
DSP Report: operator y2_P0 is absorbed into DSP y2_P_reg.
DSP Report: operator y2_P0 is absorbed into DSP y2_P_reg.
DSP Report: Generating DSP x2_P0, operation Mode is: A*B.
DSP Report: operator x2_P0 is absorbed into DSP x2_P0.
DSP Report: operator x2_P0 is absorbed into DSP x2_P0.
DSP Report: Generating DSP x2_P_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register x2_P_reg is absorbed into DSP x2_P_reg.
DSP Report: operator x2_P0 is absorbed into DSP x2_P_reg.
DSP Report: operator x2_P0 is absorbed into DSP x2_P_reg.
DSP Report: Generating DSP x2_P0, operation Mode is: A*B.
DSP Report: operator x2_P0 is absorbed into DSP x2_P0.
DSP Report: operator x2_P0 is absorbed into DSP x2_P0.
DSP Report: Generating DSP x2_P_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register x2_P_reg is absorbed into DSP x2_P_reg.
DSP Report: operator x2_P0 is absorbed into DSP x2_P_reg.
DSP Report: operator x2_P0 is absorbed into DSP x2_P_reg.
WARNING: [Synth 8-3331] design Absorber has unconnected port z_pipe[20]
WARNING: [Synth 8-3331] design Absorber has unconnected port z_pipe[19]
WARNING: [Synth 8-3331] design Absorber has unconnected port z_pipe[18]
WARNING: [Synth 8-3331] design Absorber has unconnected port z_pipe[17]
WARNING: [Synth 8-3331] design Absorber has unconnected port z_pipe[16]
WARNING: [Synth 8-3331] design Absorber has unconnected port z_pipe[15]
WARNING: [Synth 8-3331] design Absorber has unconnected port z_pipe[14]
WARNING: [Synth 8-3331] design Absorber has unconnected port z_pipe[13]
WARNING: [Synth 8-3331] design Absorber has unconnected port z_pipe[12]
WARNING: [Synth 8-3331] design Absorber has unconnected port z_pipe[11]
WARNING: [Synth 8-3331] design Absorber has unconnected port z_pipe[10]
WARNING: [Synth 8-3331] design Absorber has unconnected port z_pipe[9]
WARNING: [Synth 8-3331] design Absorber has unconnected port z_pipe[8]
WARNING: [Synth 8-3331] design Absorber has unconnected port z_pipe[7]
WARNING: [Synth 8-3331] design Absorber has unconnected port z_pipe[6]
WARNING: [Synth 8-3331] design Absorber has unconnected port z_pipe[5]
WARNING: [Synth 8-3331] design Absorber has unconnected port z_pipe[4]
WARNING: [Synth 8-3331] design Absorber has unconnected port z_pipe[3]
WARNING: [Synth 8-3331] design Absorber has unconnected port z_pipe[2]
WARNING: [Synth 8-3331] design Absorber has unconnected port z_pipe[1]
WARNING: [Synth 8-3331] design Absorber has unconnected port z_pipe[0]
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[53]' (FD) to 'squareRooti_1/one__11_q_reg[55]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[55]' (FD) to 'squareRooti_1/one__11_q_reg[54]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[54]' (FD) to 'squareRooti_1/one__11_q_reg[52]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[52]' (FD) to 'squareRooti_1/one__11_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[50]' (FD) to 'squareRooti_1/one__11_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[51]' (FD) to 'squareRooti_1/one__11_q_reg[49]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[48]' (FD) to 'squareRooti_1/one__11_q_reg[49]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[49]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[1]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/res__3_q_reg[62]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/res__3_q_reg[63]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[3]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[5]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[7]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[9]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[11]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[13]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[15]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[17]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[19]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[21]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[23]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[25]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[27]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[29]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[31]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[33]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[35]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[37]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[39]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[41]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[43]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[45]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[47]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[49]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[51]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[53]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[55]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[57]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[58]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[59]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[60]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[61]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[62]' (FD) to 'squareRooti_1/one__3_q_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__3_q_reg[63] )
INFO: [Synth 8-3886] merging instance 'squareRooti_1/res__7_q_reg[62]' (FD) to 'squareRooti_1/res__7_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__3_q_reg[63]' (FD) to 'squareRooti_1/res__7_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/res__7_q_reg[63]' (FD) to 'squareRooti_1/one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[27]' (FD) to 'squareRooti_1/one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[23]' (FD) to 'squareRooti_1/one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[25]' (FD) to 'squareRooti_1/one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[17]' (FD) to 'squareRooti_1/one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[15]' (FD) to 'squareRooti_1/one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[19]' (FD) to 'squareRooti_1/one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[21]' (FD) to 'squareRooti_1/one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[7]' (FD) to 'squareRooti_1/one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[5]' (FD) to 'squareRooti_1/one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[1]' (FD) to 'squareRooti_1/one__7_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[3]' (FD) to 'squareRooti_1/one__7_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[13]' (FD) to 'squareRooti_1/one__7_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[9]' (FD) to 'squareRooti_1/one__7_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[11]' (FD) to 'squareRooti_1/one__7_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[41]' (FD) to 'squareRooti_1/one__7_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[37]' (FD) to 'squareRooti_1/one__7_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[39]' (FD) to 'squareRooti_1/one__7_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[31]' (FD) to 'squareRooti_1/one__7_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[29]' (FD) to 'squareRooti_1/one__7_q_reg[33]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[33]' (FD) to 'squareRooti_1/one__7_q_reg[35]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[35]' (FD) to 'squareRooti_1/one__7_q_reg[43]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[53]' (FD) to 'squareRooti_1/one__7_q_reg[43]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[55]' (FD) to 'squareRooti_1/one__7_q_reg[43]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[54]' (FD) to 'squareRooti_1/one__7_q_reg[43]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[52]' (FD) to 'squareRooti_1/one__7_q_reg[43]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[50]' (FD) to 'squareRooti_1/one__7_q_reg[43]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[51]' (FD) to 'squareRooti_1/one__7_q_reg[43]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[45]' (FD) to 'squareRooti_1/one__7_q_reg[43]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[43]' (FD) to 'squareRooti_1/one__7_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[47]' (FD) to 'squareRooti_1/one__7_q_reg[49]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__7_q_reg[49] )
INFO: [Synth 8-3886] merging instance 'squareRooti_1/res__11_q_reg[62]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__7_q_reg[49]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/res__11_q_reg[63]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[27]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[23]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[25]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[17]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[15]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[19]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[21]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[7]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[5]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[1]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[3]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[13]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[9]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[11]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[41]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[42]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[37]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[39]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[31]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'squareRooti_1/one__11_q_reg[29]' (FD) to 'squareRooti_1/one__11_q_reg[47]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__11_q_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__30_q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__24_q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__24_q_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__15_q_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__18_q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__18_q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__18_q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__27_q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__30_q_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\res__15_q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__18_q_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__18_q_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__18_q_reg[33] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 2072.109 ; gain = 596.469 ; free physical = 246353 ; free virtual = 314687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Absorber    | A*B''            | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Absorber    | (PCIN>>17)+A''*B | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Absorber    | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Absorber    | (PCIN>>17)+A''*B | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Absorber    | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Absorber    | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Absorber    | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Absorber    | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Absorber    | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Absorber    | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Absorber    | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Absorber    | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Sqrt_64b__GB0 |           1|     11084|
|2     |Sqrt_64b__GB1 |           1|      3690|
|3     |Sqrt_64b__GB2 |           1|      6824|
|4     |Sqrt_64b__GB3 |           1|      8150|
|5     |Absorber__GC0 |           1|      3098|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:36 . Memory (MB): peak = 2072.113 ; gain = 596.473 ; free physical = 246331 ; free virtual = 314659
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Sqrt_64b__GB0 |           1|     11114|
|2     |Sqrt_64b__GB1 |           1|      3690|
|3     |Sqrt_64b__GB2 |           1|      6820|
|4     |Sqrt_64b__GB3 |           1|      8146|
|5     |Absorber__GC0 |           1|      3098|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 2072.113 ; gain = 596.473 ; free physical = 246201 ; free virtual = 314483
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 2072.113 ; gain = 596.473 ; free physical = 246174 ; free virtual = 314456
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 2072.113 ; gain = 596.473 ; free physical = 246183 ; free virtual = 314465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 2072.113 ; gain = 596.473 ; free physical = 246110 ; free virtual = 314393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 2072.113 ; gain = 596.473 ; free physical = 246106 ; free virtual = 314388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 2072.113 ; gain = 596.473 ; free physical = 246098 ; free virtual = 314380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 2072.113 ; gain = 596.473 ; free physical = 246094 ; free virtual = 314377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Absorber    | photon4/o_y_reg       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Absorber    | photon14/o_y_reg      | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Absorber    | photon4/o_z_reg       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Absorber    | photon14/o_z_reg      | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Absorber    | photon17q/o_z_reg[31] | 13     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|Absorber    | photon37/o_x_reg[31]  | 20     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|Absorber    | photon17/o_x_reg[31]  | 13     | 32    | YES          | NO                 | YES               | 32     | 0       | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  1809|
|2     |DSP48E1 |    12|
|3     |LUT1    |    75|
|4     |LUT2    |  1540|
|5     |LUT3    |  1864|
|6     |LUT4    |  2440|
|7     |LUT5    |  1827|
|8     |LUT6    |  2107|
|9     |SRL16E  |    68|
|10    |SRLC32E |    32|
|11    |FDRE    |  2028|
+------+--------+------+

Report Instance Areas: 
+------+-------------+----------------+------+
|      |Instance     |Module          |Cells |
+------+-------------+----------------+------+
|1     |top          |                | 13802|
|2     |  photon1    |PhotonBlock2    |    32|
|3     |  photon12   |PhotonBlock2_0  |     2|
|4     |  photon13   |PhotonBlock2_1  |     4|
|5     |  photon14   |PhotonBlock2_2  |    18|
|6     |  photon15   |PhotonBlock2_3  |    32|
|7     |  photon15q  |PhotonBlock1    |   122|
|8     |  photon16   |PhotonBlock2_4  |    64|
|9     |  photon16q  |PhotonBlock1_5  |    79|
|10    |  photon17   |PhotonBlock2_6  |    32|
|11    |  photon17q  |PhotonBlock1_7  |   169|
|12    |  photon18   |PhotonBlock2_8  |     1|
|13    |  photon18q  |PhotonBlock1_9  |    21|
|14    |  photon19   |PhotonBlock2_10 |     1|
|15    |  photon2    |PhotonBlock2_11 |    34|
|16    |  photon20   |PhotonBlock2_12 |     1|
|17    |  photon21   |PhotonBlock2_13 |     1|
|18    |  photon22   |PhotonBlock2_14 |     1|
|19    |  photon23   |PhotonBlock2_15 |     1|
|20    |  photon24   |PhotonBlock2_16 |     1|
|21    |  photon25   |PhotonBlock2_17 |     1|
|22    |  photon26   |PhotonBlock2_18 |     1|
|23    |  photon27   |PhotonBlock2_19 |     1|
|24    |  photon28   |PhotonBlock2_20 |     1|
|25    |  photon29   |PhotonBlock2_21 |     1|
|26    |  photon3    |PhotonBlock2_22 |    36|
|27    |  photon30   |PhotonBlock2_23 |     1|
|28    |  photon31   |PhotonBlock2_24 |     1|
|29    |  photon32   |PhotonBlock2_25 |     1|
|30    |  photon33   |PhotonBlock2_26 |     1|
|31    |  photon34   |PhotonBlock2_27 |     1|
|32    |  photon35   |PhotonBlock2_28 |    34|
|33    |  photon36   |PhotonBlock2_29 |    65|
|34    |  photon37   |PhotonBlock2_30 |    32|
|35    |  photon4    |PhotonBlock2_31 |    66|
|36    |  squareRoot |Sqrt_64b        | 12245|
+------+-------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 2072.113 ; gain = 596.473 ; free physical = 246101 ; free virtual = 314383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 2072.113 ; gain = 596.473 ; free physical = 246096 ; free virtual = 314378
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 2072.117 ; gain = 596.473 ; free physical = 246102 ; free virtual = 314384
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1821 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Absorber' is not ideal for floorplanning, since the cellview 'Sqrt_64b' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.285 ; gain = 0.000 ; free physical = 246042 ; free virtual = 314324
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
239 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 2134.285 ; gain = 658.742 ; free physical = 246102 ; free virtual = 314384
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2480.523 ; gain = 346.238 ; free physical = 245572 ; free virtual = 313855
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2480.523 ; gain = 0.000 ; free physical = 245572 ; free virtual = 313855
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.535 ; gain = 0.000 ; free physical = 245563 ; free virtual = 313854
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2629.805 ; gain = 0.004 ; free physical = 245294 ; free virtual = 313576

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: d3fba8db

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2629.805 ; gain = 0.000 ; free physical = 245310 ; free virtual = 313592

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 31356bc6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2629.805 ; gain = 0.000 ; free physical = 245297 ; free virtual = 313579
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d608d587

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2629.805 ; gain = 0.000 ; free physical = 245290 ; free virtual = 313573
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 6 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 75254f71

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2629.805 ; gain = 0.000 ; free physical = 245307 ; free virtual = 313590
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 75254f71

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2629.805 ; gain = 0.000 ; free physical = 245293 ; free virtual = 313576
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 7f515bb2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2629.805 ; gain = 0.000 ; free physical = 245300 ; free virtual = 313583
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 7f515bb2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2629.805 ; gain = 0.000 ; free physical = 245291 ; free virtual = 313574
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               6  |               6  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2629.805 ; gain = 0.000 ; free physical = 245286 ; free virtual = 313569
Ending Logic Optimization Task | Checksum: 7f515bb2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2629.805 ; gain = 0.000 ; free physical = 245269 ; free virtual = 313552

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7f515bb2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2629.805 ; gain = 0.000 ; free physical = 245278 ; free virtual = 313560

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7f515bb2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2629.805 ; gain = 0.000 ; free physical = 245279 ; free virtual = 313561

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2629.805 ; gain = 0.000 ; free physical = 245295 ; free virtual = 313578
Ending Netlist Obfuscation Task | Checksum: 7f515bb2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2629.805 ; gain = 0.000 ; free physical = 245295 ; free virtual = 313577
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2629.805 ; gain = 0.004 ; free physical = 245293 ; free virtual = 313575
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 7f515bb2
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module Absorber ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.181 | TNS=-9122.698 |
PSMgr Creation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.805 ; gain = 35.004 ; free physical = 245257 ; free virtual = 313540
Pre-processing: Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2792.848 ; gain = 131.047 ; free physical = 245264 ; free virtual = 313546
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2899.949 ; gain = 107.102 ; free physical = 245125 ; free virtual = 313407
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2942.062 ; gain = 42.113 ; free physical = 245072 ; free virtual = 313354
Power optimization passes: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2942.062 ; gain = 280.262 ; free physical = 245068 ; free virtual = 313350

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 245197 ; free virtual = 313479


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design Absorber ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 2028
Number of SRLs augmented: 0  newly gated: 0 Total: 100
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 7f515bb2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 245197 ; free virtual = 313480
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 7f515bb2
Power optimization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2942.062 ; gain = 312.258 ; free physical = 245199 ; free virtual = 313482
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 23711760 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7f515bb2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 245306 ; free virtual = 313589
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 7f515bb2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 245290 ; free virtual = 313573
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 7f515bb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 245212 ; free virtual = 313494
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 7f515bb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 245218 ; free virtual = 313501
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 7f515bb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 245216 ; free virtual = 313498

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 245213 ; free virtual = 313495
Ending Netlist Obfuscation Task | Checksum: 7f515bb2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 245204 ; free virtual = 313486
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.062 ; gain = 312.258 ; free physical = 245204 ; free virtual = 313486
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 244820 ; free virtual = 313119
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 71536560

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 244820 ; free virtual = 313119
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 244820 ; free virtual = 313119

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3061b6e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 244733 ; free virtual = 313033

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 8d52cc03

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 244836 ; free virtual = 313121

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 8d52cc03

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 244845 ; free virtual = 313130
Phase 1 Placer Initialization | Checksum: 8d52cc03

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 244844 ; free virtual = 313130

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a6ac7fe5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 244877 ; free virtual = 313162

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 244165 ; free virtual = 312453

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 3dbbd554

Time (s): cpu = 00:01:00 ; elapsed = 00:00:28 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 244149 ; free virtual = 312437
Phase 2 Global Placement | Checksum: 1385abdd3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 244115 ; free virtual = 312403

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1385abdd3

Time (s): cpu = 00:01:02 ; elapsed = 00:00:29 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 244109 ; free virtual = 312397

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17a91ac2e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:33 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243917 ; free virtual = 312205

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14770293d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243895 ; free virtual = 312183

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18798f0b4

Time (s): cpu = 00:01:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243901 ; free virtual = 312189

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1af6c9e8d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:37 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243897 ; free virtual = 312207

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f0550ed5

Time (s): cpu = 00:01:16 ; elapsed = 00:00:39 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243884 ; free virtual = 312194

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1155f8e3d

Time (s): cpu = 00:01:17 ; elapsed = 00:00:40 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243890 ; free virtual = 312201

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: e8dc3186

Time (s): cpu = 00:01:17 ; elapsed = 00:00:40 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243892 ; free virtual = 312203

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 156e63c2f

Time (s): cpu = 00:01:23 ; elapsed = 00:00:44 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243826 ; free virtual = 312118
Phase 3 Detail Placement | Checksum: 156e63c2f

Time (s): cpu = 00:01:23 ; elapsed = 00:00:44 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243831 ; free virtual = 312122

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e13d3a75

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: e13d3a75

Time (s): cpu = 00:01:28 ; elapsed = 00:00:46 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243828 ; free virtual = 312119
INFO: [Place 30-746] Post Placement Timing Summary WNS=-11.059. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 9ca925f6

Time (s): cpu = 00:01:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243830 ; free virtual = 312121
Phase 4.1 Post Commit Optimization | Checksum: 9ca925f6

Time (s): cpu = 00:01:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243834 ; free virtual = 312126

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 9ca925f6

Time (s): cpu = 00:01:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243862 ; free virtual = 312154

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 9ca925f6

Time (s): cpu = 00:01:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243869 ; free virtual = 312161

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243869 ; free virtual = 312161
Phase 4.4 Final Placement Cleanup | Checksum: 161f0b56d

Time (s): cpu = 00:01:43 ; elapsed = 00:00:59 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243871 ; free virtual = 312163
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 161f0b56d

Time (s): cpu = 00:01:43 ; elapsed = 00:00:59 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243872 ; free virtual = 312163
Ending Placer Task | Checksum: f26dccd6

Time (s): cpu = 00:01:43 ; elapsed = 00:00:59 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243943 ; free virtual = 312235
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:05 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243943 ; free virtual = 312235
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243914 ; free virtual = 312205

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.117 | TNS=-8530.156 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c79fbe3a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243911 ; free virtual = 312203
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.117 | TNS=-8530.156 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 1c79fbe3a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243892 ; free virtual = 312184

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net squareRoot/res__11_q[60].  Did not re-place instance squareRoot/res__11_q_reg[60]
INFO: [Physopt 32-663] Processed net squareRoot/res__7_q[3].  Re-placed instance squareRoot/res__7_q_reg[3]
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_16_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_16
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_35_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_35
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_478_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_478
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_78_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_78
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_95_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_95
INFO: [Physopt 32-663] Processed net squareRoot/res__11_q[3]_i_10_n_0.  Re-placed instance squareRoot/res__11_q[3]_i_10
INFO: [Physopt 32-662] Processed net squareRoot/res__11_q[3]_i_12_n_0.  Did not re-place instance squareRoot/res__11_q[3]_i_12
INFO: [Physopt 32-662] Processed net squareRoot/res__11_q[3]_i_4_n_0.  Did not re-place instance squareRoot/res__11_q[3]_i_4
INFO: [Physopt 32-662] Processed net squareRoot/res__11_q[3]_i_7_n_0.  Did not re-place instance squareRoot/res__11_q[3]_i_7
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_17_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_17
INFO: [Physopt 32-662] Processed net squareRoot/res__11_q[59].  Did not re-place instance squareRoot/res__11_q_reg[59]
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_31_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_31
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_91_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_91
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_37_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_37
INFO: [Physopt 32-662] Processed net squareRoot/res__11_q[61].  Did not re-place instance squareRoot/res__11_q_reg[61]
INFO: [Physopt 32-662] Processed net squareRoot/res__11_q[57].  Did not re-place instance squareRoot/res__11_q_reg[57]
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_125_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_125
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_36_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_36
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_33_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_33
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_281_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_281
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_283_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_283
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_341_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_341
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_343_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_343
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_399_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_399
INFO: [Physopt 32-663] Processed net squareRoot/res__11_q[0].  Re-placed instance squareRoot/res__11_q_reg[0]
INFO: [Physopt 32-662] Processed net squareRoot/res__15_q[60].  Did not re-place instance squareRoot/res__15_q_reg[60]
INFO: [Physopt 32-662] Processed net squareRoot/op__15_q[63]_i_160_n_0.  Did not re-place instance squareRoot/op__15_q[63]_i_160
INFO: [Physopt 32-662] Processed net squareRoot/op__15_q[63]_i_27_n_0.  Did not re-place instance squareRoot/op__15_q[63]_i_27
INFO: [Physopt 32-662] Processed net squareRoot/op__15_q[63]_i_38_n_0.  Did not re-place instance squareRoot/op__15_q[63]_i_38
INFO: [Physopt 32-663] Processed net squareRoot/op__15_q[63]_i_467_n_0.  Re-placed instance squareRoot/op__15_q[63]_i_467
INFO: [Physopt 32-662] Processed net squareRoot/op__15_q[63]_i_67_n_0.  Did not re-place instance squareRoot/op__15_q[63]_i_67
INFO: [Physopt 32-662] Processed net squareRoot/res__15_q[3]_i_10_n_0.  Did not re-place instance squareRoot/res__15_q[3]_i_10
INFO: [Physopt 32-662] Processed net squareRoot/res__15_q[3]_i_12_n_0.  Did not re-place instance squareRoot/res__15_q[3]_i_12
INFO: [Physopt 32-662] Processed net squareRoot/res__15_q[3]_i_4_n_0.  Did not re-place instance squareRoot/res__15_q[3]_i_4
INFO: [Physopt 32-662] Processed net squareRoot/res__15_q[3]_i_7_n_0.  Did not re-place instance squareRoot/res__15_q[3]_i_7
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_401_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_401
INFO: [Physopt 32-662] Processed net squareRoot/op__15_q[63]_i_36_n_0.  Did not re-place instance squareRoot/op__15_q[63]_i_36
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_77_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_77
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_440_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_440
INFO: [Physopt 32-662] Processed net squareRoot/op__15_q[63]_i_313_n_0.  Did not re-place instance squareRoot/op__15_q[63]_i_313
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_442_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_442
INFO: [Physopt 32-662] Processed net squareRoot/op__15_q[63]_i_315_n_0.  Did not re-place instance squareRoot/op__15_q[63]_i_315
INFO: [Physopt 32-662] Processed net squareRoot/op__15_q[63]_i_373_n_0.  Did not re-place instance squareRoot/op__15_q[63]_i_373
INFO: [Physopt 32-662] Processed net squareRoot/op__15_q[63]_i_109_n_0.  Did not re-place instance squareRoot/op__15_q[63]_i_109
INFO: [Physopt 32-662] Processed net squareRoot/res__15_q[59].  Did not re-place instance squareRoot/res__15_q_reg[59]
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_468_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_468
INFO: [Physopt 32-662] Processed net squareRoot/op__15_q[63]_i_375_n_0.  Did not re-place instance squareRoot/op__15_q[63]_i_375
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_81_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_81
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_470_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_470
INFO: [Physopt 32-662] Processed net squareRoot/res__11_q[58].  Did not re-place instance squareRoot/res__11_q_reg[58]
INFO: [Physopt 32-662] Processed net squareRoot/res__15_q[57].  Did not re-place instance squareRoot/res__15_q_reg[57]
INFO: [Physopt 32-662] Processed net squareRoot/res__15_q[7]_i_7_n_0.  Did not re-place instance squareRoot/res__15_q[7]_i_7
INFO: [Physopt 32-662] Processed net squareRoot/op__15_q[63]_i_429_n_0.  Did not re-place instance squareRoot/op__15_q[63]_i_429
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_15_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_15
INFO: [Physopt 32-662] Processed net squareRoot/op__15_q[63]_i_431_n_0.  Did not re-place instance squareRoot/op__15_q[63]_i_431
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_18_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_18
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_326_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_326
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_328_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_328
INFO: [Physopt 32-662] Processed net squareRoot/op__15_q[63]_i_453_n_0.  Did not re-place instance squareRoot/op__15_q[63]_i_453
INFO: [Physopt 32-662] Processed net squareRoot/res__15_q[61].  Did not re-place instance squareRoot/res__15_q_reg[61]
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_311_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_311
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_313_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_313
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_213_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_213
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_215_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_215
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_266_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_266
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_268_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_268
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_384_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_384
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_386_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_386
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_426_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_426
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_428_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_428
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_462_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_462
INFO: [Physopt 32-662] Processed net squareRoot/op__15_q[63]_i_455_n_0.  Did not re-place instance squareRoot/op__15_q[63]_i_455
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_201_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_201
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_251_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_251
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_253_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_253
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_370_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_370
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_372_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_372
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_420_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_420
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_422_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_422
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_458_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_458
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_32_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_32
INFO: [Physopt 32-662] Processed net squareRoot/op__15_q[63]_i_469_n_0.  Did not re-place instance squareRoot/op__15_q[63]_i_469
INFO: [Physopt 32-662] Processed net squareRoot/res__11_q[3]_i_11_n_0.  Did not re-place instance squareRoot/res__11_q[3]_i_11
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_97_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_97
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_123_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_123
INFO: [Physopt 32-662] Processed net squareRoot/res__11_q[3]_i_3_n_0.  Did not re-place instance squareRoot/res__11_q[3]_i_3
INFO: [Physopt 32-662] Processed net squareRoot/res__11_q[56].  Did not re-place instance squareRoot/res__11_q_reg[56]
INFO: [Physopt 32-662] Processed net squareRoot/res__11_q[7]_i_10_n_0.  Did not re-place instance squareRoot/res__11_q[7]_i_10
INFO: [Physopt 32-662] Processed net squareRoot/res__11_q[3]_i_9_n_0.  Did not re-place instance squareRoot/res__11_q[3]_i_9
INFO: [Physopt 32-662] Processed net squareRoot/op__15_q[63]_i_108_n_0.  Did not re-place instance squareRoot/op__15_q[63]_i_108
INFO: [Physopt 32-662] Processed net squareRoot/op__15_q[63]_i_68_n_0.  Did not re-place instance squareRoot/op__15_q[63]_i_68
INFO: [Physopt 32-662] Processed net squareRoot/op__15_q[63]_i_63_n_0.  Did not re-place instance squareRoot/op__15_q[63]_i_63
INFO: [Physopt 32-662] Processed net squareRoot/res__11_q[55].  Did not re-place instance squareRoot/res__11_q_reg[55]
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_93_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_93
INFO: [Physopt 32-662] Processed net squareRoot/op__15_q[63]_i_199_n_0.  Did not re-place instance squareRoot/op__15_q[63]_i_199
INFO: [Physopt 32-662] Processed net squareRoot/op__15_q[63]_i_71_n_0.  Did not re-place instance squareRoot/op__15_q[63]_i_71
INFO: [Physopt 32-662] Processed net squareRoot/op__11_q[63]_i_122_n_0.  Did not re-place instance squareRoot/op__11_q[63]_i_122
INFO: [Physopt 32-662] Processed net squareRoot/op__15_q[63]_i_105_n_0.  Did not re-place instance squareRoot/op__15_q[63]_i_105
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.976 | TNS=-8497.952 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243704 ; free virtual = 311996
Phase 3 Placement Based Optimization | Checksum: 16480a835

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243783 ; free virtual = 312075

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243781 ; free virtual = 312073
Phase 4 Rewire | Checksum: 16480a835

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243781 ; free virtual = 312072

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 79 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net squareRoot/res__11_q[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__11_q[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__11_q[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__7_q[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__7_q[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__7_q[3]. Replicated 1 times.
INFO: [Physopt 32-572] Net squareRoot/res__7_q[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot/res__7_q[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__11_q[5]. Replicated 1 times.
INFO: [Physopt 32-572] Net squareRoot/res__11_q[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot/one__7_q__0[4]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__11_q[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net squareRoot/one__7_q__0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net squareRoot/res__7_q[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net squareRoot/res__7_q[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot/one__11_q[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__11_q[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__11_q[9]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__11_q[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__3_q[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__3_q[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net squareRoot/one__11_q[8]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__11_q[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net squareRoot/one__7_q__0[2]. Replicated 2 times.
INFO: [Physopt 32-572] Net squareRoot/res__7_q[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot/res__7_q[13]. Replicated 1 times.
INFO: [Physopt 32-572] Net squareRoot/res__7_q[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot/one__11_q[4]. Replicated 4 times.
INFO: [Physopt 32-572] Net squareRoot/res__3_q[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot/res__3_q[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__7_q[25]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__3_q[2]. Replicated 2 times.
INFO: [Physopt 32-572] Net squareRoot/res__7_q[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net squareRoot/res__7_q[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot/res__7_q[28]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__7_q[17]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net squareRoot/one__7_q[12]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__11_q[13]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__7_q[22]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__7_q[20]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__11_q[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__11_q[16]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net squareRoot/one__3_q[8]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__7_q[19]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net squareRoot/one__7_q[10]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__3_q[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net squareRoot/one__7_q[8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net squareRoot/one__3_q__0[2]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net squareRoot/one__7_q[14]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__11_q[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net squareRoot/one__7_q[6]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net squareRoot/one__11_q[10]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net squareRoot/one__3_q__0[4]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__3_q[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__3_q[9]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__7_q[29]. Replicated 3 times.
INFO: [Physopt 32-572] Net squareRoot/res__7_q[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot/res__3_q[6]. Replicated 2 times.
INFO: [Physopt 32-572] Net squareRoot/res__7_q[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net squareRoot/res__7_q[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net squareRoot/res__7_q[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net squareRoot/one__3_q__0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot/one__11_q[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__11_q[20]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__7_q[24]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__11_q[17]. Replicated 2 times.
INFO: [Physopt 32-572] Net squareRoot/res__7_q[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot/res__7_q[26]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net squareRoot/one__7_q[16]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__7_q[23]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__11_q[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net squareRoot/one__3_q[12]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__3_q[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__3_q[10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__11_q[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__3_q[13]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__3_q[7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net squareRoot/res__7_q[18]. Replicated 1 times.
INFO: [Physopt 32-572] Net squareRoot/res__7_q[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 62 nets. Created 135 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 62 nets or cells. Created 135 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.919 | TNS=-9114.714 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243751 ; free virtual = 312043
Phase 5 Critical Cell Optimization | Checksum: 19cca78b6

Time (s): cpu = 00:02:03 ; elapsed = 00:00:44 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243749 ; free virtual = 312041

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 19cca78b6

Time (s): cpu = 00:02:03 ; elapsed = 00:00:44 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243741 ; free virtual = 312033

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 19cca78b6

Time (s): cpu = 00:02:03 ; elapsed = 00:00:44 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243747 ; free virtual = 312039

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 19cca78b6

Time (s): cpu = 00:02:03 ; elapsed = 00:00:44 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243744 ; free virtual = 312036

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 19cca78b6

Time (s): cpu = 00:02:03 ; elapsed = 00:00:44 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243740 ; free virtual = 312032

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 13 nets.  Swapped 320 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 320 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.881 | TNS=-9067.139 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243733 ; free virtual = 312025
Phase 10 Critical Pin Optimization | Checksum: 19cca78b6

Time (s): cpu = 00:02:04 ; elapsed = 00:00:44 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243746 ; free virtual = 312038

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 19cca78b6

Time (s): cpu = 00:02:04 ; elapsed = 00:00:44 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243737 ; free virtual = 312029

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 19cca78b6

Time (s): cpu = 00:02:04 ; elapsed = 00:00:44 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243744 ; free virtual = 312036
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243743 ; free virtual = 312035
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-10.881 | TNS=-9067.139 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.141  |         32.204  |            0  |              0  |                     4  |           0  |           1  |  00:00:05  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.057  |       -616.762  |          135  |              0  |                    62  |           0  |           1  |  00:00:37  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.038  |         47.575  |            0  |              0  |                    13  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.236  |       -536.983  |          135  |              0  |                    79  |           0  |          11  |  00:00:42  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243741 ; free virtual = 312033
Ending Physical Synthesis Task | Checksum: 1fe89ae3a

Time (s): cpu = 00:02:04 ; elapsed = 00:00:44 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243754 ; free virtual = 312046
INFO: [Common 17-83] Releasing license: Implementation
215 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:08 ; elapsed = 00:00:46 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243766 ; free virtual = 312058
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243763 ; free virtual = 312055
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243745 ; free virtual = 312039
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243731 ; free virtual = 312039
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b642323c ConstDB: 0 ShapeSum: bdb4a0c2 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "x_pipe[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_pipe[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_pipe[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_pipe[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_pipe[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "layer_pipe[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "layer_pipe[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "layer_pipe[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "layer_pipe[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction5[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction5[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "layer_pipe[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "layer_pipe[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction3[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction3[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction2[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction2[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction3[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction3[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction5[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction5[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction4[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction4[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction2[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction2[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction3[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction3[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction5[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction5[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction4[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction4[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction5[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction5[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction5[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction5[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction4[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction4[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction3[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction3[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction2[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction2[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction3[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction3[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction2[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction2[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction3[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction3[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 112de8e82

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243392 ; free virtual = 311696
Post Restoration Checksum: NetGraph: 93d6ae5a NumContArr: 7f07e028 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 112de8e82

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243400 ; free virtual = 311706

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 112de8e82

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243356 ; free virtual = 311667

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 112de8e82

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243353 ; free virtual = 311664
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17aacd30d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243279 ; free virtual = 311590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.264| TNS=-8408.312| WHS=0.025  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1a583f30a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243271 ; free virtual = 311582

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 196028130

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243279 ; free virtual = 311578

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2784
 Number of Nodes with overlaps = 571
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.948| TNS=-11089.998| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22a20a2dd

Time (s): cpu = 00:01:04 ; elapsed = 00:00:33 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243127 ; free virtual = 311450

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 797
 Number of Nodes with overlaps = 326
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.609| TNS=-10961.104| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1be732985

Time (s): cpu = 00:01:20 ; elapsed = 00:00:43 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243036 ; free virtual = 311396

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1105
 Number of Nodes with overlaps = 314
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.558| TNS=-10905.369| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1a760416f

Time (s): cpu = 00:01:39 ; elapsed = 00:00:52 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243021 ; free virtual = 311358
Phase 4 Rip-up And Reroute | Checksum: 1a760416f

Time (s): cpu = 00:01:39 ; elapsed = 00:00:52 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243021 ; free virtual = 311358

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a760416f

Time (s): cpu = 00:01:40 ; elapsed = 00:00:53 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 243005 ; free virtual = 311343
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.558| TNS=-10905.369| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 178e17e27

Time (s): cpu = 00:01:40 ; elapsed = 00:00:53 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 242996 ; free virtual = 311337

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 178e17e27

Time (s): cpu = 00:01:40 ; elapsed = 00:00:53 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 242996 ; free virtual = 311335
Phase 5 Delay and Skew Optimization | Checksum: 178e17e27

Time (s): cpu = 00:01:40 ; elapsed = 00:00:53 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 242995 ; free virtual = 311333

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d3134c25

Time (s): cpu = 00:01:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 242932 ; free virtual = 311252
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.477| TNS=-10898.077| WHS=0.094  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d3134c25

Time (s): cpu = 00:01:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 242929 ; free virtual = 311250
Phase 6 Post Hold Fix | Checksum: d3134c25

Time (s): cpu = 00:01:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 242927 ; free virtual = 311247

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.42218 %
  Global Horizontal Routing Utilization  = 5.30248 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 79.2793%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: b407968c

Time (s): cpu = 00:01:41 ; elapsed = 00:00:54 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 242924 ; free virtual = 311245

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b407968c

Time (s): cpu = 00:01:41 ; elapsed = 00:00:54 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 242933 ; free virtual = 311254

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 151d81455

Time (s): cpu = 00:01:42 ; elapsed = 00:00:55 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 242902 ; free virtual = 311222

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-12.477| TNS=-10898.077| WHS=0.094  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 151d81455

Time (s): cpu = 00:01:42 ; elapsed = 00:00:55 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 242899 ; free virtual = 311219
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:42 ; elapsed = 00:00:55 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 242942 ; free virtual = 311262

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:46 ; elapsed = 00:00:59 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 242941 ; free virtual = 311262
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 242937 ; free virtual = 311257
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 242945 ; free virtual = 311270
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 242933 ; free virtual = 311273
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.062 ; gain = 0.000 ; free physical = 244294 ; free virtual = 312622
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 16:51:56 2022...
