{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 12 17:43:10 2016 " "Info: Processing started: Tue Jul 12 17:43:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Medipix_prj -c Medipix_prj " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Medipix_prj -c Medipix_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Info: Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 0 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Warning: Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 0 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/tsoip_bridge.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_medoip/vhd/tsoip_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 TSoIp_Bridge " "Info: Found entity 1: TSoIp_Bridge" {  } { { "Modules/m_MedOIp/VHD/TSoIp_Bridge.v" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/TSoIp_Bridge.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/teste_crc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/teste_crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste_crc-teste_crc_arc " "Info: Found design unit 1: teste_crc-teste_crc_arc" {  } { { "Modules/m_MedOIp/VHD/teste_crc.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/teste_crc.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 teste_crc " "Info: Found entity 1: teste_crc" {  } { { "Modules/m_MedOIp/VHD/teste_crc.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/teste_crc.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/phyinterface.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/phyinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PhyInterface-PhyInterface_arq " "Info: Found design unit 1: PhyInterface-PhyInterface_arq" {  } { { "Modules/m_MedOIp/VHD/PhyInterface.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/PhyInterface.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PhyInterface " "Info: Found entity 1: PhyInterface" {  } { { "Modules/m_MedOIp/VHD/PhyInterface.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/PhyInterface.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/myblkinv2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_medoip/vhd/myblkinv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 myblkinv2 " "Info: Found entity 1: myblkinv2" {  } { { "Modules/m_MedOIp/VHD/myblkinv2.v" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/myblkinv2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/muxphyctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/muxphyctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxPhyCtrl-MuxPhyCtrl_arc " "Info: Found design unit 1: MuxPhyCtrl-MuxPhyCtrl_arc" {  } { { "Modules/m_MedOIp/VHD/MuxPhyCtrl.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/MuxPhyCtrl.vhd" 100 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxPhyCtrl " "Info: Found entity 1: MuxPhyCtrl" {  } { { "Modules/m_MedOIp/VHD/MuxPhyCtrl.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/MuxPhyCtrl.vhd" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/muxhdpactaddcrc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/muxhdpactaddcrc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxHdPactAddCRC-MuxHdPactAddCRC_arc " "Info: Found design unit 1: MuxHdPactAddCRC-MuxHdPactAddCRC_arc" {  } { { "Modules/m_MedOIp/VHD/MuxHdPactAddCRC.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/MuxHdPactAddCRC.vhd" 68 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxHdPactAddCRC " "Info: Found entity 1: MuxHdPactAddCRC" {  } { { "Modules/m_MedOIp/VHD/MuxHdPactAddCRC.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/MuxHdPactAddCRC.vhd" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/mux_crc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/mux_crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_crc-mux_crc_arc " "Info: Found design unit 1: mux_crc-mux_crc_arc" {  } { { "Modules/m_MedOIp/VHD/mux_crc.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/mux_crc.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_crc " "Info: Found entity 1: mux_crc" {  } { { "Modules/m_MedOIp/VHD/mux_crc.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/mux_crc.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/mac_header.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/mac_header.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_header-mac_header_arc " "Info: Found design unit 1: mac_header-mac_header_arc" {  } { { "Modules/m_MedOIp/VHD/mac_header.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/mac_header.vhd" 86 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mac_header " "Info: Found entity 1: mac_header" {  } { { "Modules/m_MedOIp/VHD/mac_header.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/mac_header.vhd" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/ctrlwrtxtsoip.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/ctrlwrtxtsoip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlWrTxTsOIP-CtrlWrTxTsOIP_arc " "Info: Found design unit 1: CtrlWrTxTsOIP-CtrlWrTxTsOIP_arc" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CtrlWrTxTsOIP " "Info: Found entity 1: CtrlWrTxTsOIP" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/ctrlrdtxtsoip.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/ctrlrdtxtsoip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlRdTxTsOIp-CtrlRdTxTsOIp_arc " "Info: Found design unit 1: CtrlRdTxTsOIp-CtrlRdTxTsOIp_arc" {  } { { "Modules/m_MedOIp/VHD/CtrlRdTxTsOIp.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/CtrlRdTxTsOIp.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CtrlRdTxTsOIp " "Info: Found entity 1: CtrlRdTxTsOIp" {  } { { "Modules/m_MedOIp/VHD/CtrlRdTxTsOIp.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/CtrlRdTxTsOIp.vhd" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "auk_udpipmac_ethernet_crc.v(54) " "Warning (10268): Verilog HDL information at auk_udpipmac_ethernet_crc.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "Modules/m_MedOIp/VHD/auk_udpipmac_ethernet_crc.v" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/auk_udpipmac_ethernet_crc.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/auk_udpipmac_ethernet_crc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_medoip/vhd/auk_udpipmac_ethernet_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 auk_udpipmac_ethernet_crc " "Info: Found entity 1: auk_udpipmac_ethernet_crc" {  } { { "Modules/m_MedOIp/VHD/auk_udpipmac_ethernet_crc.v" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/auk_udpipmac_ethernet_crc.v" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/select_output.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/select_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Select_Output-Select_Output_arc " "Info: Found design unit 1: Select_Output-Select_Output_arc" {  } { { "Modules/m_Medipix_Bridge/Select_Output.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Select_Output.vhd" 110 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Select_Output " "Info: Found entity 1: Select_Output" {  } { { "Modules/m_Medipix_Bridge/Select_Output.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Select_Output.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/medipix_bridge.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_medipix_bridge/medipix_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_Bridge " "Info: Found entity 1: Medipix_Bridge" {  } { { "Modules/m_Medipix_Bridge/Medipix_Bridge.v" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Medipix_Bridge.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_rajada_read_dac.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_read_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_Rajada_Read_DAC-Gera_Rajada_Read_DAC_arc " "Info: Found design unit 1: Gera_Rajada_Read_DAC-Gera_Rajada_Read_DAC_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Read_DAC.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Gera_Rajada_Read_DAC.vhd" 79 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_Rajada_Read_DAC " "Info: Found entity 1: Gera_Rajada_Read_DAC" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Read_DAC.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Gera_Rajada_Read_DAC.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_rajada_read_counterh.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_read_counterh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_Rajada_Read_CounterH-Gera_Rajada_Read_CounterH_arc " "Info: Found design unit 1: Gera_Rajada_Read_CounterH-Gera_Rajada_Read_CounterH_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Read_CounterH.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Gera_Rajada_Read_CounterH.vhd" 79 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_Rajada_Read_CounterH " "Info: Found entity 1: Gera_Rajada_Read_CounterH" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Read_CounterH.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Gera_Rajada_Read_CounterH.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_rajada_omr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_omr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_Rajada_OMR-Gera_Rajada_OMR_arc " "Info: Found design unit 1: Gera_Rajada_OMR-Gera_Rajada_OMR_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_OMR.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Gera_Rajada_OMR.vhd" 79 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_Rajada_OMR " "Info: Found entity 1: Gera_Rajada_OMR" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_OMR.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Gera_Rajada_OMR.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_rajada_load_dac.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_load_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_Rajada_Load_DAC-Gera_Rajada_Load_DAC_arc " "Info: Found design unit 1: Gera_Rajada_Load_DAC-Gera_Rajada_Load_DAC_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Load_DAC.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Gera_Rajada_Load_DAC.vhd" 108 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_Rajada_Load_DAC " "Info: Found entity 1: Gera_Rajada_Load_DAC" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Load_DAC.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Gera_Rajada_Load_DAC.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_rajada_load_ctpr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_load_ctpr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_Rajada_Load_CTPR-Gera_Rajada_Load_CTPR_arc " "Info: Found design unit 1: Gera_Rajada_Load_CTPR-Gera_Rajada_Load_CTPR_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Load_CTPR.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Gera_Rajada_Load_CTPR.vhd" 79 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_Rajada_Load_CTPR " "Info: Found entity 1: Gera_Rajada_Load_CTPR" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Load_CTPR.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Gera_Rajada_Load_CTPR.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_rajada_load_counterh.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_load_counterh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_Rajada_Load_CounterH-Gera_Rajada_Load_CounterH_arc " "Info: Found design unit 1: Gera_Rajada_Load_CounterH-Gera_Rajada_Load_CounterH_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Load_CounterH.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Gera_Rajada_Load_CounterH.vhd" 79 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_Rajada_Load_CounterH " "Info: Found entity 1: Gera_Rajada_Load_CounterH" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Load_CounterH.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Gera_Rajada_Load_CounterH.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_m.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_M-Gera_M_arc " "Info: Found design unit 1: Gera_M-Gera_M_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_M.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Gera_M.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_M " "Info: Found entity 1: Gera_M" {  } { { "Modules/m_Medipix_Bridge/Gera_M.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Gera_M.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/decoder_parametros.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/decoder_parametros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_Parametros-Decoder_Parametros_arc " "Info: Found design unit 1: Decoder_Parametros-Decoder_Parametros_arc" {  } { { "Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" 78 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Parametros " "Info: Found entity 1: Decoder_Parametros" {  } { { "Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/decoder_dacs.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/decoder_dacs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_Dacs-Decoder_Dacs_arc " "Info: Found design unit 1: Decoder_Dacs-Decoder_Dacs_arc" {  } { { "Modules/m_Medipix_Bridge/Decoder_Dacs.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Decoder_Dacs.vhd" 78 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Dacs " "Info: Found entity 1: Decoder_Dacs" {  } { { "Modules/m_Medipix_Bridge/Decoder_Dacs.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Decoder_Dacs.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_dac_bridge/dac_bridge.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_dac_bridge/dac_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC_Bridge-DAC_Bridge_arc " "Info: Found design unit 1: DAC_Bridge-DAC_Bridge_arc" {  } { { "Modules/m_DAC_Bridge/DAC_Bridge.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_DAC_Bridge/DAC_Bridge.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DAC_Bridge " "Info: Found entity 1: DAC_Bridge" {  } { { "Modules/m_DAC_Bridge/DAC_Bridge.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_DAC_Bridge/DAC_Bridge.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_adc_bridge/adc_bridge.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_adc_bridge/adc_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_Bridge-ADC_Bridge_arc " "Info: Found design unit 1: ADC_Bridge-ADC_Bridge_arc" {  } { { "Modules/m_ADC_Bridge/ADC_Bridge.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_ADC_Bridge/ADC_Bridge.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADC_Bridge " "Info: Found entity 1: ADC_Bridge" {  } { { "Modules/m_ADC_Bridge/ADC_Bridge.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_ADC_Bridge/ADC_Bridge.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_reset_syncronize/rst_syncronizer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_reset_syncronize/rst_syncronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rst_Syncronizer " "Info: Found entity 1: Rst_Syncronizer" {  } { { "Modules/m_Reset_Syncronize/Rst_Syncronizer.v" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Reset_Syncronize/Rst_Syncronizer.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_cpu_pll/cpu_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_cpu_pll/cpu_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pll " "Info: Found entity 1: cpu_pll" {  } { { "Modules/m_Cpu_PLL/cpu_pll.v" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Cpu_PLL/cpu_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_reset_syncronize/reset.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_reset_syncronize/reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rst " "Info: Found entity 1: Rst" {  } { { "Modules/m_Reset_Syncronize/reset.v" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Reset_Syncronize/reset.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_medipix.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_medipix.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Medipix " "Info: Found entity 1: Top_Medipix" {  } { { "Top_Medipix.v" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Top_Medipix.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "pck_crc32_d4 work MuxHdPactAddCRC.vhd(36) " "Error (10481): VHDL Use Clause error at MuxHdPactAddCRC.vhd(36): design library \"work\" does not contain primary unit \"pck_crc32_d4\"" {  } { { "Modules/m_MedOIp/VHD/MuxHdPactAddCRC.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/MuxHdPactAddCRC.vhd" 36 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "MuxHdPactAddCRC.vhd(36) " "Error (10800): VHDL error at MuxHdPactAddCRC.vhd(36): selected name in use clause is not an expanded name" {  } { { "Modules/m_MedOIp/VHD/MuxHdPactAddCRC.vhd" "" { Text "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_MedOIp/VHD/MuxHdPactAddCRC.vhd" 36 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Medipix_prj.map.smsg " "Info: Generated suppressed messages file G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Medipix_prj.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Error: Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 12 17:43:11 2016 " "Error: Processing ended: Tue Jul 12 17:43:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
