Warning (10268): Verilog HDL information at MDR.v(12): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/MDR.v Line: 12
Warning (10268): Verilog HDL information at Datapath_tb.v(107): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_tb.v Line: 107
