$date
	Sun Oct 26 21:08:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sat_filter_wrapper $end
$scope module sat_filter_0 $end
$var wire 1 ! clk $end
$var wire 4 " in_data [3:0] $end
$var wire 1 # in_valid $end
$var wire 1 $ rst $end
$var parameter 32 % DATA_W $end
$var parameter 32 & THRESHOLD $end
$var parameter 32 ' threshold_val $end
$var reg 4 ( out_data [3:0] $end
$var reg 1 ) out_valid $end
$var reg 1 * ovf $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 '
b1000 &
b100 %
$end
#0
$dumpvars
x*
x)
bx (
z$
0#
b0 "
0!
$end
#2500
1$
0*
b0 (
0)
1!
#5000
0!
#7500
1!
#10000
0!
#12500
1#
0$
1!
#15000
0!
#17500
0#
1)
1!
#20000
0!
#22500
1#
b111 "
0)
1!
#25000
0!
#27500
0#
b0 "
b111 (
1)
1!
#30000
0!
#32500
1#
b101 "
b0 (
0)
1!
#35000
0!
#37500
0#
b0 "
b101 (
1)
1!
#40000
0!
#42500
1#
b1 "
b0 (
0)
1!
#45000
0!
#47500
0#
b0 "
b1 (
1)
1!
#50000
0!
#52500
1#
b1011 "
b0 (
0)
1!
#55000
0!
#57500
0#
b0 "
1*
b1000 (
1)
1!
#60000
0!
#62500
0*
b0 (
0)
1!
#62501
