#-----------------------------------------------------------
# Vivado v2015.4.2 (64-bit)
# SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
# IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
# Start of session at: Mon Aug 08 18:59:11 2016
# Process ID: 17644
# Current directory: C:/Projects/sjtrax/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log sjtrax.vds -mode batch -messageDb vivado.pb -notrace -source sjtrax.tcl
# Log file: C:/Projects/sjtrax/project_1/project_1.runs/synth_1/sjtrax.vds
# Journal file: C:/Projects/sjtrax/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sjtrax.tcl -notrace
Command: synth_design -top sjtrax -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2016.03' and will expire in -130 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 297.516 ; gain = 124.770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sjtrax' [C:/Projects/sjtrax/src/sjtrax.vhd:33]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'i_sysclk_bufds' to cell 'IBUFDS' [C:/Projects/sjtrax/src/sjtrax.vhd:311]
INFO: [Synth 8-113] binding component instance 'i_sysclk_bufg' to cell 'BUFG' [C:/Projects/sjtrax/src/sjtrax.vhd:318]
INFO: [Synth 8-3491] module 'uart_rx' declared at 'C:/Projects/mish_vhdl/mish_uart.vhd:335' bound to instance 'i_uart_rx' of component 'uart_rx' [C:/Projects/sjtrax/src/sjtrax.vhd:328]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Projects/mish_vhdl/mish_uart.vhd:357]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (1#1) [C:/Projects/mish_vhdl/mish_uart.vhd:357]
INFO: [Synth 8-3491] module 'uart_tx' declared at 'C:/Projects/mish_vhdl/mish_uart.vhd:199' bound to instance 'i_uart_tx' of component 'uart_tx' [C:/Projects/sjtrax/src/sjtrax.vhd:350]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Projects/mish_vhdl/mish_uart.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (2#1) [C:/Projects/mish_vhdl/mish_uart.vhd:217]
INFO: [Synth 8-3491] module 'uart_tx_fifo' declared at 'C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/realtime/uart_tx_fifo_stub.vhdl:5' bound to instance 'i_uart_tx_fifo' of component 'uart_tx_fifo' [C:/Projects/sjtrax/src/sjtrax.vhd:367]
INFO: [Synth 8-638] synthesizing module 'uart_tx_fifo' [C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/realtime/uart_tx_fifo_stub.vhdl:20]
INFO: [Synth 8-3491] module 'traxif_rx' declared at 'C:/Projects/sjtrax/src/traxif.vhd:6' bound to instance 'i_traxif_rx' of component 'traxif_rx' [C:/Projects/sjtrax/src/sjtrax.vhd:414]
INFO: [Synth 8-638] synthesizing module 'traxif_rx' [C:/Projects/sjtrax/src/traxif.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'traxif_rx' (3#1) [C:/Projects/sjtrax/src/traxif.vhd:26]
INFO: [Synth 8-3491] module 'traxif_tx' declared at 'C:/Projects/sjtrax/src/traxif.vhd:241' bound to instance 'i_traxif_tx' of component 'traxif_tx' [C:/Projects/sjtrax/src/sjtrax.vhd:433]
INFO: [Synth 8-638] synthesizing module 'traxif_tx' [C:/Projects/sjtrax/src/traxif.vhd:259]
INFO: [Synth 8-3491] module 'mish_div' declared at 'C:/Projects/mish_vhdl/mish_div.vhd:7' bound to instance 'note_x_div' of component 'mish_div' [C:/Projects/sjtrax/src/traxif.vhd:353]
INFO: [Synth 8-638] synthesizing module 'mish_div' [C:/Projects/mish_vhdl/mish_div.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'mish_div' (4#1) [C:/Projects/mish_vhdl/mish_div.vhd:22]
INFO: [Synth 8-3491] module 'mish_div' declared at 'C:/Projects/mish_vhdl/mish_div.vhd:7' bound to instance 'note_y_div' of component 'mish_div' [C:/Projects/sjtrax/src/traxif.vhd:367]
INFO: [Synth 8-256] done synthesizing module 'traxif_tx' (5#1) [C:/Projects/sjtrax/src/traxif.vhd:259]
	Parameter PLAYER_ID bound to: 16'b0101001001000111 
INFO: [Synth 8-3491] module 'bot2' declared at 'C:/Projects/sjtrax/src/bot2.vhd:6' bound to instance 'i_bot' of component 'bot2' [C:/Projects/sjtrax/src/sjtrax.vhd:450]
INFO: [Synth 8-638] synthesizing module 'bot2' [C:/Projects/sjtrax/src/bot2.vhd:40]
	Parameter PLAYER_ID bound to: 16'b0101001001000111 
INFO: [Synth 8-3491] module 'board_area' declared at 'C:/Projects/sjtrax/src/board_area.vhd:6' bound to instance 'i_board_area' of component 'board_area' [C:/Projects/sjtrax/src/bot2.vhd:632]
INFO: [Synth 8-638] synthesizing module 'board_area' [C:/Projects/sjtrax/src/board_area.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'board_area' (6#1) [C:/Projects/sjtrax/src/board_area.vhd:32]
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mish_simple_arbiter' declared at 'C:/Projects/mish_vhdl/mish_simple_arbiter.vhd:6' bound to instance 'i_map_arbiter' of component 'mish_simple_arbiter' [C:/Projects/sjtrax/src/bot2.vhd:656]
INFO: [Synth 8-638] synthesizing module 'mish_simple_arbiter' [C:/Projects/mish_vhdl/mish_simple_arbiter.vhd:19]
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mish_simple_arbiter' (7#1) [C:/Projects/mish_vhdl/mish_simple_arbiter.vhd:19]
INFO: [Synth 8-3491] module 'mapmem' declared at 'C:/Projects/sjtrax/src/mapmem.vhd:6' bound to instance 'i_map_board' of component 'mapmem' [C:/Projects/sjtrax/src/bot2.vhd:668]
INFO: [Synth 8-638] synthesizing module 'mapmem' [C:/Projects/sjtrax/src/mapmem.vhd:31]
INFO: [Synth 8-3491] module 'map_mem_w' declared at 'C:/Projects/sjtrax/src/map_mem_w.vhd:6' bound to instance 'i_mem' of component 'map_mem_w' [C:/Projects/sjtrax/src/mapmem.vhd:236]
INFO: [Synth 8-638] synthesizing module 'map_mem_w' [C:/Projects/sjtrax/src/map_mem_w.vhd:22]
INFO: [Synth 8-3491] module 'map_mem' declared at 'C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/realtime/map_mem_stub.vhdl:5' bound to instance 'i_mem' of component 'map_mem' [C:/Projects/sjtrax/src/map_mem_w.vhd:132]
INFO: [Synth 8-638] synthesizing module 'map_mem' [C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/realtime/map_mem_stub.vhdl:17]
INFO: [Synth 8-3491] module 'map_mem' declared at 'C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/realtime/map_mem_stub.vhdl:5' bound to instance 'i_shadow_mem' of component 'map_mem' [C:/Projects/sjtrax/src/map_mem_w.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'map_mem_w' (8#1) [C:/Projects/sjtrax/src/map_mem_w.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'mapmem' (9#1) [C:/Projects/sjtrax/src/mapmem.vhd:31]
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mish_simple_arbiter' declared at 'C:/Projects/mish_vhdl/mish_simple_arbiter.vhd:6' bound to instance 'i_map_color_arbiter' of component 'mish_simple_arbiter' [C:/Projects/sjtrax/src/bot2.vhd:700]
INFO: [Synth 8-3491] module 'mapmem' declared at 'C:/Projects/sjtrax/src/mapmem.vhd:6' bound to instance 'i_map_board_color' of component 'mapmem' [C:/Projects/sjtrax/src/bot2.vhd:712]
INFO: [Synth 8-3491] module 'mapmem' declared at 'C:/Projects/sjtrax/src/mapmem.vhd:6' bound to instance 'i_map_board_marks' of component 'mapmem' [C:/Projects/sjtrax/src/bot2.vhd:744]
INFO: [Synth 8-3491] module 'lookup' declared at 'C:/Projects/sjtrax/src/lookup.vhd:6' bound to instance 'i_lookup_occupied' of component 'lookup' [C:/Projects/sjtrax/src/bot2.vhd:798]
INFO: [Synth 8-638] synthesizing module 'lookup' [C:/Projects/sjtrax/src/lookup.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'lookup' (10#1) [C:/Projects/sjtrax/src/lookup.vhd:33]
INFO: [Synth 8-3491] module 'getaroundcolors' declared at 'C:/Projects/sjtrax/src/getaroundcolors.vhd:6' bound to instance 'i_place_getaroundcolors' of component 'getaroundcolors' [C:/Projects/sjtrax/src/bot2.vhd:914]
INFO: [Synth 8-638] synthesizing module 'getaroundcolors' [C:/Projects/sjtrax/src/getaroundcolors.vhd:47]
INFO: [Synth 8-3491] module 'lookup' declared at 'C:/Projects/sjtrax/src/lookup.vhd:6' bound to instance 'i_rc_map_lookup' of component 'lookup' [C:/Projects/sjtrax/src/getaroundcolors.vhd:247]
INFO: [Synth 8-3491] module 'lookup' declared at 'C:/Projects/sjtrax/src/lookup.vhd:6' bound to instance 'i_uc_map_lookup' of component 'lookup' [C:/Projects/sjtrax/src/getaroundcolors.vhd:273]
INFO: [Synth 8-3491] module 'lookup' declared at 'C:/Projects/sjtrax/src/lookup.vhd:6' bound to instance 'i_dc_map_lookup' of component 'lookup' [C:/Projects/sjtrax/src/getaroundcolors.vhd:299]
INFO: [Synth 8-3491] module 'lookup' declared at 'C:/Projects/sjtrax/src/lookup.vhd:6' bound to instance 'i_lc_color_lookup' of component 'lookup' [C:/Projects/sjtrax/src/getaroundcolors.vhd:417]
INFO: [Synth 8-3491] module 'lookup' declared at 'C:/Projects/sjtrax/src/lookup.vhd:6' bound to instance 'i_rc_color_lookup' of component 'lookup' [C:/Projects/sjtrax/src/getaroundcolors.vhd:443]
INFO: [Synth 8-3491] module 'lookup' declared at 'C:/Projects/sjtrax/src/lookup.vhd:6' bound to instance 'i_uc_color_lookup' of component 'lookup' [C:/Projects/sjtrax/src/getaroundcolors.vhd:469]
INFO: [Synth 8-3491] module 'lookup' declared at 'C:/Projects/sjtrax/src/lookup.vhd:6' bound to instance 'i_dc_color_lookup' of component 'lookup' [C:/Projects/sjtrax/src/getaroundcolors.vhd:495]
INFO: [Synth 8-3491] module 'opposite_color' declared at 'C:/Projects/sjtrax/src/opposite_color.vhd:4' bound to instance 'i_opposite_rc' of component 'opposite_color' [C:/Projects/sjtrax/src/getaroundcolors.vhd:618]
INFO: [Synth 8-638] synthesizing module 'opposite_color' [C:/Projects/sjtrax/src/opposite_color.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'opposite_color' (11#1) [C:/Projects/sjtrax/src/opposite_color.vhd:11]
INFO: [Synth 8-3491] module 'opposite_color' declared at 'C:/Projects/sjtrax/src/opposite_color.vhd:4' bound to instance 'i_opposite_uc' of component 'opposite_color' [C:/Projects/sjtrax/src/getaroundcolors.vhd:624]
INFO: [Synth 8-3491] module 'opposite_color' declared at 'C:/Projects/sjtrax/src/opposite_color.vhd:4' bound to instance 'i_opposite_dc' of component 'opposite_color' [C:/Projects/sjtrax/src/getaroundcolors.vhd:630]
INFO: [Synth 8-256] done synthesizing module 'getaroundcolors' (12#1) [C:/Projects/sjtrax/src/getaroundcolors.vhd:47]
INFO: [Synth 8-3491] module 'is_isolated' declared at 'C:/Projects/sjtrax/src/is_isolated.vhd:6' bound to instance 'i_is_isolated' of component 'is_isolated' [C:/Projects/sjtrax/src/bot2.vhd:954]
INFO: [Synth 8-638] synthesizing module 'is_isolated' [C:/Projects/sjtrax/src/is_isolated.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'is_isolated' (13#1) [C:/Projects/sjtrax/src/is_isolated.vhd:24]
INFO: [Synth 8-3491] module 'is_prohibited_3' declared at 'C:/Projects/sjtrax/src/is_prohibited_3.vhd:4' bound to instance 'i_is_prohibited_3' of component 'is_prohibited_3' [C:/Projects/sjtrax/src/bot2.vhd:986]
INFO: [Synth 8-638] synthesizing module 'is_prohibited_3' [C:/Projects/sjtrax/src/is_prohibited_3.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'is_prohibited_3' (14#1) [C:/Projects/sjtrax/src/is_prohibited_3.vhd:19]
INFO: [Synth 8-3491] module 'is_consistent_placement' declared at 'C:/Projects/sjtrax/src/is_consistent_placement.vhd:4' bound to instance 'i_is_consistent_placement' of component 'is_consistent_placement' [C:/Projects/sjtrax/src/bot2.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'is_consistent_placement' [C:/Projects/sjtrax/src/is_consistent_placement.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'is_consistent_placement' (15#1) [C:/Projects/sjtrax/src/is_consistent_placement.vhd:21]
	Parameter DELAY_CYCLE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'color_the_tile' declared at 'C:/Projects/sjtrax/src/color_the_tile.vhd:4' bound to instance 'i_color_tile' of component 'color_the_tile' [C:/Projects/sjtrax/src/bot2.vhd:1039]
INFO: [Synth 8-638] synthesizing module 'color_the_tile' [C:/Projects/sjtrax/src/color_the_tile.vhd:25]
	Parameter DELAY_CYCLE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'color_the_tile' (16#1) [C:/Projects/sjtrax/src/color_the_tile.vhd:25]
INFO: [Synth 8-3491] module 'rnd_note_gen' declared at 'C:/Projects/sjtrax/src/rnd_note_gen.vhd:177' bound to instance 'i_rnd_note_gen' of component 'rnd_note_gen' [C:/Projects/sjtrax/src/bot2.vhd:1124]
INFO: [Synth 8-638] synthesizing module 'rnd_note_gen' [C:/Projects/sjtrax/src/rnd_note_gen.vhd:205]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'make_mask' declared at 'C:/Projects/sjtrax/src/rnd_note_gen.vhd:6' bound to instance 'i_mask_left' of component 'make_mask' [C:/Projects/sjtrax/src/rnd_note_gen.vhd:454]
INFO: [Synth 8-638] synthesizing module 'make_mask' [C:/Projects/sjtrax/src/rnd_note_gen.vhd:22]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'r_mag_2_reg' and it is trimmed from '8' to '7' bits. [C:/Projects/sjtrax/src/rnd_note_gen.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_mag_1_reg' and it is trimmed from '8' to '7' bits. [C:/Projects/sjtrax/src/rnd_note_gen.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'make_mask' (17#1) [C:/Projects/sjtrax/src/rnd_note_gen.vhd:22]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'make_mask' declared at 'C:/Projects/sjtrax/src/rnd_note_gen.vhd:6' bound to instance 'i_mask_right' of component 'make_mask' [C:/Projects/sjtrax/src/rnd_note_gen.vhd:469]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'make_mask' declared at 'C:/Projects/sjtrax/src/rnd_note_gen.vhd:6' bound to instance 'i_mask_top' of component 'make_mask' [C:/Projects/sjtrax/src/rnd_note_gen.vhd:484]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'make_mask' declared at 'C:/Projects/sjtrax/src/rnd_note_gen.vhd:6' bound to instance 'i_mask_bottom' of component 'make_mask' [C:/Projects/sjtrax/src/rnd_note_gen.vhd:499]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'make_mask' declared at 'C:/Projects/sjtrax/src/rnd_note_gen.vhd:6' bound to instance 'i_mask_width' of component 'make_mask' [C:/Projects/sjtrax/src/rnd_note_gen.vhd:525]
INFO: [Synth 8-638] synthesizing module 'make_mask__parameterized4' [C:/Projects/sjtrax/src/rnd_note_gen.vhd:22]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'r_mag_2_reg' and it is trimmed from '9' to '8' bits. [C:/Projects/sjtrax/src/rnd_note_gen.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_mag_1_reg' and it is trimmed from '9' to '8' bits. [C:/Projects/sjtrax/src/rnd_note_gen.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'make_mask__parameterized4' (17#1) [C:/Projects/sjtrax/src/rnd_note_gen.vhd:22]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'make_mask' declared at 'C:/Projects/sjtrax/src/rnd_note_gen.vhd:6' bound to instance 'i_mask_height' of component 'make_mask' [C:/Projects/sjtrax/src/rnd_note_gen.vhd:540]
INFO: [Synth 8-638] synthesizing module 'make_mask__parameterized6' [C:/Projects/sjtrax/src/rnd_note_gen.vhd:22]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'r_mag_2_reg' and it is trimmed from '9' to '8' bits. [C:/Projects/sjtrax/src/rnd_note_gen.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_mag_1_reg' and it is trimmed from '9' to '8' bits. [C:/Projects/sjtrax/src/rnd_note_gen.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'make_mask__parameterized6' (17#1) [C:/Projects/sjtrax/src/rnd_note_gen.vhd:22]
INFO: [Synth 8-3491] module 'mish_prbs15p16' declared at 'C:/Projects/mish_vhdl/mish_prbs15.vhd:58' bound to instance 'i_prbs' of component 'mish_prbs15p16' [C:/Projects/sjtrax/src/rnd_note_gen.vhd:558]
INFO: [Synth 8-638] synthesizing module 'mish_prbs15p16' [C:/Projects/mish_vhdl/mish_prbs15.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'mish_prbs15p16' (18#1) [C:/Projects/mish_vhdl/mish_prbs15.vhd:71]
INFO: [Synth 8-226] default block is never used [C:/Projects/sjtrax/src/rnd_note_gen.vhd:648]
INFO: [Synth 8-256] done synthesizing module 'rnd_note_gen' (19#1) [C:/Projects/sjtrax/src/rnd_note_gen.vhd:205]
INFO: [Synth 8-4471] merging register 'r_first_note_y_reg[31:0]' into 'r_first_note_x_reg[31:0]' [C:/Projects/sjtrax/src/bot2.vhd:505]
INFO: [Synth 8-4471] merging register 'r_place_tile_key_reg[15:0]' into 'r_place_mark_key_reg[15:0]' [C:/Projects/sjtrax/src/bot2.vhd:693]
INFO: [Synth 8-4471] merging register 'r_place_tile_wr_en_reg' into 'r_place_mark_wr_en_reg' [C:/Projects/sjtrax/src/bot2.vhd:695]
INFO: [Synth 8-256] done synthesizing module 'bot2' (20#1) [C:/Projects/sjtrax/src/bot2.vhd:40]
	Parameter LIT_CYCLES bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'tx_led' declared at 'C:/Projects/sjtrax/src/tx_led.vhd:6' bound to instance 'i_tx_led' of component 'tx_led' [C:/Projects/sjtrax/src/sjtrax.vhd:496]
INFO: [Synth 8-638] synthesizing module 'tx_led' [C:/Projects/sjtrax/src/tx_led.vhd:19]
	Parameter LIT_CYCLES bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_led' (21#1) [C:/Projects/sjtrax/src/tx_led.vhd:19]
	Parameter LIT_CYCLES bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'tx_led' declared at 'C:/Projects/sjtrax/src/tx_led.vhd:6' bound to instance 'i_rx_led' of component 'tx_led' [C:/Projects/sjtrax/src/sjtrax.vhd:508]
	Parameter LIT_CYCLES bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'tx_led' declared at 'C:/Projects/sjtrax/src/tx_led.vhd:6' bound to instance 'i_try_led' of component 'tx_led' [C:/Projects/sjtrax/src/sjtrax.vhd:520]
INFO: [Synth 8-3491] module 'ila_notes' declared at 'C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/realtime/ila_notes_stub.vhdl:5' bound to instance 'i_notes_mon_ila' of component 'ila_notes' [C:/Projects/sjtrax/src/sjtrax.vhd:579]
INFO: [Synth 8-638] synthesizing module 'ila_notes' [C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/realtime/ila_notes_stub.vhdl:15]
WARNING: [Synth 8-3848] Net s_uart_tx_d_vio in module/entity sjtrax does not have driver. [C:/Projects/sjtrax/src/sjtrax.vhd:125]
WARNING: [Synth 8-3848] Net s_uart_tx_d_valid_vio in module/entity sjtrax does not have driver. [C:/Projects/sjtrax/src/sjtrax.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sjtrax' (22#1) [C:/Projects/sjtrax/src/sjtrax.vhd:33]
WARNING: [Synth 8-3331] design sjtrax has unconnected port USB_UART_CTS
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 341.855 ; gain = 169.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 341.855 ; gain = 169.109
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/dcp_2/uart_tx_fifo_in_context.xdc] for cell 'i_uart_tx_fifo'
Finished Parsing XDC File [C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/dcp_2/uart_tx_fifo_in_context.xdc] for cell 'i_uart_tx_fifo'
Parsing XDC File [C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/dcp_7/map_mem_in_context.xdc] for cell 'i_bot/i_map_board/i_mem/i_mem'
Finished Parsing XDC File [C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/dcp_7/map_mem_in_context.xdc] for cell 'i_bot/i_map_board/i_mem/i_mem'
Parsing XDC File [C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/dcp_7/map_mem_in_context.xdc] for cell 'i_bot/i_map_board/i_mem/i_shadow_mem'
Finished Parsing XDC File [C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/dcp_7/map_mem_in_context.xdc] for cell 'i_bot/i_map_board/i_mem/i_shadow_mem'
Parsing XDC File [C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/dcp_7/map_mem_in_context.xdc] for cell 'i_bot/i_map_board_color/i_mem/i_mem'
Finished Parsing XDC File [C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/dcp_7/map_mem_in_context.xdc] for cell 'i_bot/i_map_board_color/i_mem/i_mem'
Parsing XDC File [C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/dcp_7/map_mem_in_context.xdc] for cell 'i_bot/i_map_board_color/i_mem/i_shadow_mem'
Finished Parsing XDC File [C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/dcp_7/map_mem_in_context.xdc] for cell 'i_bot/i_map_board_color/i_mem/i_shadow_mem'
Parsing XDC File [C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/dcp_7/map_mem_in_context.xdc] for cell 'i_bot/i_map_board_marks/i_mem/i_mem'
Finished Parsing XDC File [C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/dcp_7/map_mem_in_context.xdc] for cell 'i_bot/i_map_board_marks/i_mem/i_mem'
Parsing XDC File [C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/dcp_7/map_mem_in_context.xdc] for cell 'i_bot/i_map_board_marks/i_mem/i_shadow_mem'
Finished Parsing XDC File [C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/dcp_7/map_mem_in_context.xdc] for cell 'i_bot/i_map_board_marks/i_mem/i_shadow_mem'
Parsing XDC File [C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/dcp_10/ila_notes_in_context.xdc] for cell 'notesmongen.i_notes_mon_ila'
Finished Parsing XDC File [C:/Projects/sjtrax/project_1/project_1.runs/synth_1/.Xil/Vivado-17644-/dcp_10/ila_notes_in_context.xdc] for cell 'notesmongen.i_notes_mon_ila'
Parsing XDC File [C:/Projects/sjtrax/src/VC707_rev_2.0.ucf.xdc]
Finished Parsing XDC File [C:/Projects/sjtrax/src/VC707_rev_2.0.ucf.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Projects/sjtrax/src/VC707_rev_2.0.ucf.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sjtrax_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sjtrax_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 785.977 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 785.977 ; gain = 613.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 785.977 ; gain = 613.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 785.977 ; gain = 613.230
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'c_rx_bitpos_reg' in module 'uart_rx'
INFO: [Synth 8-5544] ROM "r_rx_bit0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_rx_bit1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_rx_bit2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_rx_bit3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_rx_bit4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_rx_bit5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_rx_bit6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_rx_bit7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_rx_ended" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_rx_bitpos" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_dash_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_dash_w" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_dash_b" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_dash_error" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_dash_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'c_seq_reg' in module 'traxif_rx'
INFO: [Synth 8-5545] ROM "r_dout_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'r_note_y_rem_reg' and it is trimmed from '32' to '8' bits. [C:/Projects/sjtrax/src/traxif.vhd:391]
INFO: [Synth 8-802] inferred FSM for state register 'c_seq_reg' in module 'traxif_tx'
INFO: [Synth 8-5546] ROM "r_dout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "c_seq" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Projects/sjtrax/src/board_area.vhd:50]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Projects/sjtrax/src/board_area.vhd:50]
INFO: [Synth 8-802] inferred FSM for state register 'r_current_port_reg' in module 'mish_simple_arbiter'
INFO: [Synth 8-5545] ROM "r_ack" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "r_ack" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "r_ack" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "r_ack" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "r_current_port" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_current_port" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_current_port" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_current_port" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_l_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_r_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_u_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_d_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'r_color_v_reg' and it is trimmed from '9' to '8' bits. [C:/Projects/sjtrax/src/color_the_tile.vhd:89]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Projects/sjtrax/src/rnd_note_gen.vhd:613]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Projects/sjtrax/src/rnd_note_gen.vhd:613]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Projects/sjtrax/src/rnd_note_gen.vhd:613]
INFO: [Synth 8-802] inferred FSM for state register 'c_seq_reg' in module 'rnd_note_gen'
INFO: [Synth 8-802] inferred FSM for state register 'c_note_seq_reg' in module 'rnd_note_gen'
INFO: [Synth 8-5544] ROM "r_save" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_restore" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_note_v" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_send" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_seq" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ri_note_x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ri_note_y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_note_t" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_note_seq" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'r_note_x_reg' and it is trimmed from '32' to '8' bits. [C:/Projects/sjtrax/src/bot2.vhd:595]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_note_y_reg' and it is trimmed from '32' to '8' bits. [C:/Projects/sjtrax/src/bot2.vhd:596]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_note_t_reg' and it is trimmed from '8' to '4' bits. [C:/Projects/sjtrax/src/bot2.vhd:597]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_note_rx_x_reg' and it is trimmed from '32' to '8' bits. [C:/Projects/sjtrax/src/bot2.vhd:581]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_note_rx_y_reg' and it is trimmed from '32' to '8' bits. [C:/Projects/sjtrax/src/bot2.vhd:582]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_note_rx_t_reg' and it is trimmed from '8' to '4' bits. [C:/Projects/sjtrax/src/bot2.vhd:583]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE8 |                             0000 |                             0000
                 iSTATE7 |                             0001 |                             0001
                 iSTATE6 |                             0010 |                             0010
                 iSTATE5 |                             0011 |                             0011
                 iSTATE4 |                             0100 |                             0100
                 iSTATE3 |                             0101 |                             0101
                 iSTATE2 |                             0110 |                             0110
                 iSTATE1 |                             0111 |                             0111
                 iSTATE0 |                             1000 |                             1000
                  iSTATE |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_rx_bitpos_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
tseq_wait_for_first_char |                              000 |                              000
 tseq_wait_for_ctrl_char |                              001 |                              001
   tseq_wait_for_ctrl_lf |                              010 |                              010
  tseq_wait_for_note_str |                              011 |                              011
           tseq_note_end |                              100 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_seq_reg' using encoding 'sequential' in module 'traxif_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               tseq_wait |                             0000 |                            00000
            tseq_pid_req |                             0001 |                            00001
         tseq_pid_send_u |                             0010 |                            00010
         tseq_pid_wait_u |                             0011 |                            00011
         tseq_pid_send_l |                             0100 |                            00100
         tseq_pid_wait_l |                             0101 |                            00101
        tseq_pid_send_lf |                             0110 |                            00110
           tseq_note_req |                             0111 |                            01000
         tseq_note_ready |                             1000 |                            01001
      tseq_note_x_send_u |                             1001 |                            01010
      tseq_note_x_send_l |                             1010 |                            01011
      tseq_note_y_send_u |                             1011 |                            01100
      tseq_note_y_send_l |                             1100 |                            01101
        tseq_note_t_send |                             1101 |                            01110
       tseq_note_send_lf |                             1110 |                            01111
        tseq_pid_wait_lf |                             1111 |                            00111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_seq_reg' using encoding 'sequential' in module 'traxif_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 | 00000000000000000000000000000100
                 iSTATE1 |                            00010 | 00000000000000000000000000000011
                 iSTATE2 |                            00100 | 00000000000000000000000000000010
                 iSTATE3 |                            01000 | 00000000000000000000000000000001
*
                 iSTATE0 |                            10000 | 00000000000000000000000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_current_port_reg' using encoding 'one-hot' in module 'mish_simple_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            tseq_ng_wait |                             0001 |                             1101
            tseq_ng_x_ld |                             0010 |                             1100
            tseq_ng_y_ld |                             0100 |                             0110
            tseq_ng_t_ld |                             1000 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_note_seq_reg' using encoding 'one-hot' in module 'rnd_note_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               tseq_wait |                              000 |                              111
            tseq_do_save |                              001 |                              110
     tseq_wait_save_done |                              010 |                              101
            tseq_try_put |                              011 |                              100
           tseq_wait_put |                              100 |                              011
          tseq_send_note |                              101 |                              000
         tseq_do_restore |                              110 |                              010
  tseq_wait_restore_done |                              111 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_seq_reg' using encoding 'sequential' in module 'rnd_note_gen'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 785.977 ; gain = 613.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 10    
	   2 Input      9 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 20    
	   2 Input      7 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 23    
	               20 Bit    Registers := 13    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 57    
	                7 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 62    
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 170   
+---Multipliers : 
	                 5x32  Multipliers := 1     
	                 6x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 10    
	   5 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 32    
	   9 Input     32 Bit        Muxes := 18    
	   2 Input     20 Bit        Muxes := 29    
	   3 Input     20 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 33    
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 22    
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   4 Input      7 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	  18 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 138   
	   5 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 10    
+---Registers : 
	               20 Bit    Registers := 10    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 2     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module traxif_rx 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                 5x32  Multipliers := 1     
	                 6x32  Multipliers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 4     
Module mish_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module traxif_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 3     
Module board_area 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 9     
Module mish_simple_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module map_mem_w 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module mapmem 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 6     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module lookup 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module opposite_color 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module getaroundcolors 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module is_isolated 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module is_prohibited_3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module is_consistent_placement 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module color_the_tile 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
Module make_mask 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module make_mask__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module make_mask__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module mish_prbs15p16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rnd_note_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module bot2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module tx_led 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 785.977 ; gain = 613.230
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "r_dout_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "r_dout_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'i_uc_map_lookup/r_v_in_reg' into 'i_rc_map_lookup/r_v_in_reg' [C:/Projects/sjtrax/src/lookup.vhd:58]
INFO: [Synth 8-4471] merging register 'i_dc_map_lookup/r_v_in_reg' into 'i_rc_map_lookup/r_v_in_reg' [C:/Projects/sjtrax/src/lookup.vhd:58]
INFO: [Synth 8-4471] merging register 'i_dc_map_lookup/r_x_in_reg[7:0]' into 'i_uc_map_lookup/r_x_in_reg[7:0]' [C:/Projects/sjtrax/src/lookup.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_color_v_reg' and it is trimmed from '8' to '7' bits. [C:/Projects/sjtrax/src/color_the_tile.vhd:89]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Projects/sjtrax/src/rnd_note_gen.vhd:613]
WARNING: [Synth 8-3331] design sjtrax has unconnected port USB_UART_CTS
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 785.977 ; gain = 613.230
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 785.977 ; gain = 613.230

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[3] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[4] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[4] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[5] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[5] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[6] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[6] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[7] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[7] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[8] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[8] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[9] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[9] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[10] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[10] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[11] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[11] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[12] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[12] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[13] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[13] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[14] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[14] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[15] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[15] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[16] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[16] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[17] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[17] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[18] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[18] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[19] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[19] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[20] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[20] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[21] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[21] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[22] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[22] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[23] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[23] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[24] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[24] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[25] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[25] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[26] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[26] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[27] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[27] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[28] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[28] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[29] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[29] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[30] '
INFO: [Synth 8-3886] merging instance 'mish_simple_arbiter:/\r_prev_port_reg[30] ' (FDRE) to 'mish_simple_arbiter:/\r_prev_port_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mish_simple_arbiter:/\r_prev_port_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/i_place_getaroundcolors/\r_map_stat_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_bot/i_is_isolated/\r_color_reg[2] ' (FDRE) to 'i_bot/i_is_isolated/\r_color_reg[1] '
INFO: [Synth 8-3886] merging instance 'i_bot/i_is_isolated/\r_color_reg[3] ' (FDRE) to 'i_bot/i_is_isolated/\r_color_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/i_is_isolated/\r_color_reg[1] )
INFO: [Synth 8-3886] merging instance '\i_traxif_rx/r_note_t_reg[2] ' (FDRE) to '\i_traxif_rx/r_note_t_reg[3] '
INFO: [Synth 8-3886] merging instance '\i_traxif_rx/r_note_t_reg[4] ' (FDRE) to '\i_traxif_rx/r_note_t_reg[3] '
INFO: [Synth 8-3886] merging instance '\i_traxif_rx/r_note_t_reg[5] ' (FDRE) to '\i_traxif_rx/r_note_t_reg[3] '
INFO: [Synth 8-3886] merging instance '\i_traxif_rx/r_note_t_reg[6] ' (FDRE) to '\i_traxif_rx/r_note_t_reg[3] '
INFO: [Synth 8-3886] merging instance '\i_traxif_rx/r_note_t_reg[7] ' (FDRE) to '\i_traxif_rx/r_note_t_reg[3] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_traxif_rx/r_note_t_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_bot/\r_done_reg[6] ' (FDRE) to 'i_bot/\r_done_reg[4] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_isolated_chk_reg[0] ' (FDR) to 'i_bot/\r_consistent_chk_reg[0] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_isolated_chk_reg[1] ' (FDR) to 'i_bot/\r_consistent_chk_reg[1] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_place_mark_value_reg[0] ' (FD) to 'i_bot/r_place_mark_wr_en_reg'
INFO: [Synth 8-3886] merging instance 'i_bot/i_place_getaroundcolors/\i_dc_map_lookup/r_y_in_reg[0] ' (FDE) to 'i_bot/i_place_getaroundcolors/\i_uc_map_lookup/r_y_in_reg[0] '
INFO: [Synth 8-3886] merging instance '\i_uart_tx/r_uart_cts_reg[0] ' (FDC) to '\i_uart_rx/r_uart_rts_reg '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[0] ' (FD) to 'i_bot/\r_first_note_x_reg[1] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[1] ' (FD) to 'i_bot/\r_first_note_x_reg[2] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[2] ' (FD) to 'i_bot/\r_first_note_x_reg[3] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[3] ' (FD) to 'i_bot/\r_first_note_x_reg[4] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[4] ' (FD) to 'i_bot/\r_first_note_x_reg[5] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[5] ' (FD) to 'i_bot/\r_first_note_x_reg[6] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[6] ' (FD) to 'i_bot/\r_first_note_x_reg[7] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[7] ' (FD) to 'i_bot/\r_first_note_x_reg[8] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[8] ' (FD) to 'i_bot/\r_first_note_x_reg[9] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[9] ' (FD) to 'i_bot/\r_first_note_x_reg[10] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[10] ' (FD) to 'i_bot/\r_first_note_x_reg[11] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[11] ' (FD) to 'i_bot/\r_first_note_x_reg[12] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[12] ' (FD) to 'i_bot/\r_first_note_x_reg[13] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[13] ' (FD) to 'i_bot/\r_first_note_x_reg[14] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[14] ' (FD) to 'i_bot/\r_first_note_x_reg[15] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[15] ' (FD) to 'i_bot/\r_first_note_x_reg[16] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[16] ' (FD) to 'i_bot/\r_first_note_x_reg[17] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[17] ' (FD) to 'i_bot/\r_first_note_x_reg[18] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[18] ' (FD) to 'i_bot/\r_first_note_x_reg[19] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[19] ' (FD) to 'i_bot/\r_first_note_x_reg[20] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[20] ' (FD) to 'i_bot/\r_first_note_x_reg[21] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[21] ' (FD) to 'i_bot/\r_first_note_x_reg[22] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[22] ' (FD) to 'i_bot/\r_first_note_x_reg[23] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[23] ' (FD) to 'i_bot/\r_first_note_x_reg[24] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[24] ' (FD) to 'i_bot/\r_first_note_x_reg[25] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[25] ' (FD) to 'i_bot/\r_first_note_x_reg[26] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[26] ' (FD) to 'i_bot/\r_first_note_x_reg[27] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[27] ' (FD) to 'i_bot/\r_first_note_x_reg[28] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[28] ' (FD) to 'i_bot/\r_first_note_x_reg[29] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[29] ' (FD) to 'i_bot/\r_first_note_x_reg[30] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[30] ' (FD) to 'i_bot/\r_first_note_x_reg[31] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_x_reg[31] ' (FD) to 'i_bot/\r_note_tx_t_reg[2] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_first_note_t_reg[0] ' (FD) to 'i_bot/r_first_note_v_reg'
INFO: [Synth 8-3886] merging instance 'i_bot/\r_note_tx_t_reg[7] ' (FD) to 'i_bot/\r_note_tx_t_reg[2] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_note_tx_t_reg[6] ' (FD) to 'i_bot/\r_note_tx_t_reg[2] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_note_tx_t_reg[5] ' (FD) to 'i_bot/\r_note_tx_t_reg[2] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_note_tx_t_reg[4] ' (FD) to 'i_bot/\r_note_tx_t_reg[2] '
INFO: [Synth 8-3886] merging instance 'i_bot/\r_note_tx_t_reg[2] ' (FD) to 'i_bot/\r_note_tx_t_reg[3] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/\r_note_tx_t_reg[3] )
INFO: [Synth 8-3886] merging instance '\i_uart_rx/r_rx_bit0_reg[3] ' (FDCE) to '\i_uart_rx/r_rx_bit0_reg[4] '
INFO: [Synth 8-3886] merging instance '\i_uart_rx/r_rx_bit0_reg[4] ' (FDCE) to '\i_uart_rx/r_rx_bit0_reg[5] '
INFO: [Synth 8-3886] merging instance '\i_uart_rx/r_rx_bit0_reg[5] ' (FDCE) to '\i_uart_rx/r_rx_bit0_reg[6] '
INFO: [Synth 8-3886] merging instance '\i_uart_rx/r_rx_bit0_reg[6] ' (FDCE) to '\i_uart_rx/r_rx_bit0_reg[7] '
INFO: [Synth 8-3886] merging instance '\i_uart_rx/r_rx_bit0_reg[7] ' (FDCE) to '\i_uart_rx/r_rx_bit0_reg[10] '
INFO: [Synth 8-3886] merging instance '\i_uart_rx/r_rx_bit0_reg[8] ' (FDCE) to '\i_uart_rx/r_rx_bit0_reg[9] '
INFO: [Synth 8-3886] merging instance '\i_uart_rx/r_rx_bit0_reg[9] ' (FDCE) to '\i_uart_rx/r_rx_bit0_reg[14] '
INFO: [Synth 8-3886] merging instance '\i_uart_rx/r_rx_bit0_reg[10] ' (FDCE) to '\i_uart_rx/r_rx_bit0_reg[11] '
INFO: [Synth 8-3886] merging instance '\i_uart_rx/r_rx_bit0_reg[11] ' (FDCE) to '\i_uart_rx/r_rx_bit0_reg[12] '
INFO: [Synth 8-3886] merging instance '\i_uart_rx/r_rx_bit0_reg[12] ' (FDCE) to '\i_uart_rx/r_rx_bit0_reg[13] '
INFO: [Synth 8-3886] merging instance '\i_uart_rx/r_rx_bit0_reg[14] ' (FDCE) to '\i_uart_rx/r_rx_bit0_reg[15] '
INFO: [Synth 8-3886] merging instance '\i_uart_rx/r_rx_bit0_reg[15] ' (FDCE) to '\i_uart_rx/r_rx_bit0_reg[16] '
INFO: [Synth 8-3886] merging instance '\i_uart_rx/r_rx_bit0_reg[16] ' (FDCE) to '\i_uart_rx/r_rx_bit0_reg[17] '
INFO: [Synth 8-3886] merging instance '\i_uart_rx/r_rx_bit0_reg[17] ' (FDCE) to '\i_uart_rx/r_rx_bit0_reg[18] '
INFO: [Synth 8-3886] merging instance '\i_uart_rx/r_rx_bit0_reg[18] ' (FDCE) to '\i_uart_rx/r_rx_bit0_reg[19] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_uart_rx/r_rx_bit0_reg[19] )
INFO: [Synth 8-3886] merging instance 'i_traxif_tx/\r_pid_reg[0] ' (FDE) to 'i_traxif_tx/\r_pid_reg[1] '
INFO: [Synth 8-3886] merging instance 'i_traxif_tx/\r_pid_reg[8] ' (FDE) to 'i_traxif_tx/\r_pid_reg[3] '
INFO: [Synth 8-3886] merging instance 'i_traxif_tx/\r_pid_reg[1] ' (FDE) to 'i_traxif_tx/\r_pid_reg[2] '
INFO: [Synth 8-3886] merging instance 'i_traxif_tx/\r_pid_reg[9] ' (FDE) to 'i_traxif_tx/\r_pid_reg[2] '
INFO: [Synth 8-3886] merging instance 'i_traxif_tx/\r_pid_reg[2] ' (FDE) to 'i_traxif_tx/\r_pid_reg[6] '
INFO: [Synth 8-3886] merging instance 'i_traxif_tx/\r_pid_reg[10] ' (FDE) to 'i_traxif_tx/\r_pid_reg[3] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_traxif_tx/\r_pid_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_traxif_tx/\r_pid_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/i_color_tile/\r_color_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/\r_note_rx_t_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/\r_note_tx_x_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_uart_rx/r_rx_bit3_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_traxif_tx/\r_note_t_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/\r_note_t_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/i_color_tile/\r_tile_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/i_is_consistent_placement/\r_tile_reg[3] )
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit0_reg[19] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit0_reg[18] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit0_reg[17] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit0_reg[16] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit0_reg[15] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit0_reg[14] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit0_reg[12] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit0_reg[11] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit0_reg[10] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit0_reg[9] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit0_reg[8] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit0_reg[7] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit0_reg[6] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit0_reg[5] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit0_reg[4] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit0_reg[3] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit1_reg[19] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit1_reg[18] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit1_reg[17] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit1_reg[16] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit1_reg[15] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit1_reg[12] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit1_reg[10] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit1_reg[9] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit2_reg[19] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit2_reg[18] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit2_reg[17] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit2_reg[16] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit3_reg[19] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit3_reg[18] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit3_reg[17] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit4_reg[19] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit4_reg[18] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_rx_bit5_reg[19] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_s2p_reg_reg[9] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_s2p_reg_reg[8] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_mon_reg[7] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_mon_reg[6] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_mon_reg[5] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_mon_reg[4] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_mon_reg[3] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_mon_reg[2] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_mon_reg[1] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_uart_rx/r_mon_reg[0] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[31] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[30] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[29] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[28] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[27] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[26] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[25] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[24] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[23] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[22] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[21] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[20] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[19] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[18] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[17] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[16] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[15] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[14] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[13] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[12] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[11] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[10] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[9] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_y_reg[8] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[31] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[30] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[29] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[28] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[27] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[26] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[25] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[24] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[23] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[22] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[21] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[20] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[19] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[18] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[17] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[16] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[15] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[14] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[13] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[12] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[11] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[10] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[9] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_x_reg[8] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_dash_error_reg ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_t_reg[7] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_t_reg[6] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_t_reg[5] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_t_reg[4] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_t_reg[3] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\i_traxif_rx/r_note_t_reg[2] ) is unused and will be removed from module sjtrax.
WARNING: [Synth 8-3332] Sequential element (\r_note_t_reg[7] ) is unused and will be removed from module traxif_tx.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/i_map_board_marks/\r_key_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/i_map_board_marks/\r_key_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/i_map_board_marks/\r_key_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/i_map_board_marks/\r_key_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/i_map_board_marks/\r_key_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/i_map_board_marks/\r_key_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/i_map_board_marks/\r_key_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/i_map_board_marks/\r_key_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/i_map_board_marks/\r_key_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/i_map_board_marks/\r_key_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/i_map_board_marks/\r_key_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/i_map_board_marks/\r_key_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/i_map_board_marks/\r_key_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/i_map_board_marks/\r_key_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/i_map_board_marks/\r_key_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bot/i_map_board_marks/\r_key_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_traxif_tx/note_y_div/\r_divisor_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_traxif_tx/note_x_div/\r_divisor_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_traxif_tx/note_y_div/\r_divisor_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_traxif_tx/note_x_div/\r_divisor_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_uart_rx/r_rx_bit0_reg[2] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 785.977 ; gain = 613.230
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 785.977 ; gain = 613.230

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 785.977 ; gain = 613.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 785.977 ; gain = 613.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 819.871 ; gain = 647.125
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 819.871 ; gain = 647.125

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 819.871 ; gain = 647.125
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 819.871 ; gain = 647.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 819.871 ; gain = 647.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 819.871 ; gain = 647.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 819.871 ; gain = 647.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 819.871 ; gain = 647.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 819.871 ; gain = 647.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sjtrax      | i_bot/i_map_board/i_mem/r_restoring_delay_reg[3]       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sjtrax      | i_bot/i_map_board/i_mem/r_saving_delay_reg[3]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sjtrax      | i_bot/i_map_board/r_find_d3_reg                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sjtrax      | i_bot/i_map_board_color/i_mem/r_restoring_delay_reg[3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sjtrax      | i_bot/i_map_board_color/i_mem/r_saving_delay_reg[3]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sjtrax      | i_bot/i_map_board_color/r_find_d3_reg                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sjtrax      | i_bot/i_place_getaroundcolors/r_color_v_reg[1]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sjtrax      | i_bot/i_color_tile/r_color_v_reg[3]                    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sjtrax      | i_uart_rx/r_s2p_reg[0]                                 | 5      | 1     | YES          | NO                 | NO                | 1      | 0       | 
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |uart_tx_fifo  |         1|
|2     |ila_notes     |         1|
|3     |map_mem       |         6|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |ila_notes_bbox    |     1|
|2     |map_mem_bbox      |     1|
|3     |map_mem_bbox_0    |     1|
|4     |map_mem_bbox_0__3 |     1|
|5     |map_mem_bbox_0__4 |     1|
|6     |map_mem_bbox__3   |     1|
|7     |map_mem_bbox__4   |     1|
|8     |uart_tx_fifo_bbox |     1|
|9     |BUFG              |     1|
|10    |CARRY4            |   211|
|11    |LUT1              |   495|
|12    |LUT2              |   281|
|13    |LUT3              |   350|
|14    |LUT4              |   405|
|15    |LUT5              |   444|
|16    |LUT6              |  1179|
|17    |MUXF7             |     5|
|18    |SRL16E            |     9|
|19    |FDCE              |   195|
|20    |FDPE              |    38|
|21    |FDRE              |  1498|
|22    |FDSE              |    21|
|23    |IBUF              |     2|
|24    |IBUFDS            |     1|
|25    |OBUF              |     8|
+------+------------------+------+

Report Instance Areas: 
+------+------------------------------+------------------------+------+
|      |Instance                      |Module                  |Cells |
+------+------------------------------+------------------------+------+
|1     |top                           |                        |  5275|
|2     |  i_bot                       |bot2                    |  2350|
|3     |    i_board_area              |board_area              |    81|
|4     |    i_color_tile              |color_the_tile          |    36|
|5     |    i_is_consistent_placement |is_consistent_placement |    51|
|6     |    i_is_isolated             |is_isolated             |    14|
|7     |    i_is_prohibited_3         |is_prohibited_3         |    21|
|8     |    i_lookup_occupied         |lookup                  |    90|
|9     |    i_map_arbiter             |mish_simple_arbiter     |    46|
|10    |    i_map_board               |mapmem                  |   404|
|11    |      i_mem                   |map_mem_w_15            |   245|
|12    |    i_map_board_color         |mapmem_3                |   419|
|13    |      i_mem                   |map_mem_w_14            |   242|
|14    |    i_map_board_marks         |mapmem_4                |   286|
|15    |      i_mem                   |map_mem_w               |   202|
|16    |    i_map_color_arbiter       |mish_simple_arbiter_5   |    46|
|17    |    i_place_getaroundcolors   |getaroundcolors         |   340|
|18    |      i_dc_color_lookup       |lookup_7                |    34|
|19    |      i_dc_map_lookup         |lookup_8                |    30|
|20    |      i_lc_color_lookup       |lookup_9                |    32|
|21    |      i_rc_color_lookup       |lookup_10               |    49|
|22    |      i_rc_map_lookup         |lookup_11               |    32|
|23    |      i_uc_color_lookup       |lookup_12               |    32|
|24    |      i_uc_map_lookup         |lookup_13               |    31|
|25    |    i_rnd_note_gen            |rnd_note_gen            |   307|
|26    |      i_mask_left             |make_mask               |    22|
|27    |      i_mask_right            |make_mask_6             |    22|
|28    |  i_rx_led                    |tx_led                  |    77|
|29    |  i_traxif_rx                 |traxif_rx               |   143|
|30    |  i_traxif_tx                 |traxif_tx               |  1859|
|31    |    note_x_div                |mish_div                |   850|
|32    |    note_y_div                |mish_div_2              |   851|
|33    |  i_try_led                   |tx_led_0                |    77|
|34    |  i_tx_led                    |tx_led_1                |    77|
|35    |  i_uart_rx                   |uart_rx                 |   517|
|36    |  i_uart_tx                   |uart_tx                 |   139|
+------+------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 819.871 ; gain = 647.125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 878 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 819.871 ; gain = 121.352
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 819.871 ; gain = 647.125
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
318 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 819.871 ; gain = 603.871
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 819.871 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug 08 19:00:16 2016...
