

================================================================
== Vivado HLS Report for 'calculate_variance'
================================================================
* Date:           Mon Dec  2 09:47:07 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mlp.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.670 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      719|      719| 7.190 us | 7.190 us |  719|  719|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- iterate_runs_var  |      700|      700|         7|          -|          -|   100|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      4|      73|   2028|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      6|     656|    856|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    143|    -|
|Register         |        -|      -|     705|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|    1434|   3027|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |dut_fpext_32ns_64cdu_U696  |dut_fpext_32ns_64cdu  |        0|      0|  100|  138|    0|
    |dut_fsqrt_32ns_32ceu_U697  |dut_fsqrt_32ns_32ceu  |        0|      0|  405|  615|    0|
    |dut_mul_57ns_55s_cfu_U698  |dut_mul_57ns_55s_cfu  |        0|      6|  151|  103|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                      |                      |        0|      6|  656|  856|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+----+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |r_V_fu_277_p2              |     *    |      4|   0|   36|          28|          28|
    |add_ln581_fu_692_p2        |     +    |      0|   0|   12|           5|          12|
    |add_ln954_fu_486_p2        |     +    |      0|   0|   39|           6|          32|
    |add_ln964_fu_573_p2        |     +    |      0|   0|   37|           8|           8|
    |i_fu_198_p2                |     +    |      0|   0|   15|           7|           1|
    |lsb_index_fu_380_p2        |     +    |      0|   0|   39|           6|          32|
    |m_fu_528_p2                |     +    |      0|   0|   44|          37|          37|
    |ret_V_2_fu_359_p2          |     +    |      0|   0|   53|          46|          46|
    |F2_fu_680_p2               |     -    |      0|   0|   12|          11|          12|
    |man_V_1_fu_660_p2          |     -    |      0|   0|   61|           1|          54|
    |ret_V_fu_269_p2            |     -    |      0|   0|   35|          28|          28|
    |sub_ln1148_fu_310_p2       |     -    |      0|   0|  118|           1|         111|
    |sub_ln1192_fu_334_p2       |     -    |      0|   0|   53|           1|          46|
    |sub_ln581_fu_698_p2        |     -    |      0|   0|   12|           4|          12|
    |sub_ln944_fu_375_p2        |     -    |      0|   0|   39|           6|          32|
    |sub_ln947_fu_406_p2        |     -    |      0|   0|   15|           3|           6|
    |sub_ln954_fu_500_p2        |     -    |      0|   0|   39|           5|          32|
    |sub_ln964_fu_568_p2        |     -    |      0|   0|   37|           5|           8|
    |tmp_V_fu_217_p2            |     -    |      0|   0|   43|           1|          36|
    |a_fu_433_p2                |    and   |      0|   0|    2|           1|           1|
    |and_ln581_fu_796_p2        |    and   |      0|   0|    2|           1|           1|
    |and_ln582_fu_781_p2        |    and   |      0|   0|    2|           1|           1|
    |and_ln585_1_fu_813_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln585_fu_807_p2        |    and   |      0|   0|    2|           1|           1|
    |and_ln603_fu_830_p2        |    and   |      0|   0|    2|           1|           1|
    |and_ln949_fu_460_p2        |    and   |      0|   0|    2|           1|           1|
    |p_Result_4_fu_422_p2       |    and   |      0|   0|   36|          36|          36|
    |ashr_ln586_fu_739_p2       |   ashr   |      0|   0|  162|          54|          54|
    |tmp_fu_249_p3              |   cttz   |      0|  73|   71|          64|           0|
    |icmp_ln571_fu_674_p2       |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln581_fu_686_p2       |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_fu_712_p2       |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln585_fu_725_p2       |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln603_fu_730_p2       |   icmp   |      0|   0|   13|          12|           5|
    |icmp_ln69_fu_192_p2        |   icmp   |      0|   0|   11|           7|           6|
    |icmp_ln935_fu_552_p2       |   icmp   |      0|   0|   21|          36|           1|
    |icmp_ln947_1_fu_427_p2     |   icmp   |      0|   0|   21|          36|           1|
    |icmp_ln947_fu_396_p2       |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln954_fu_480_p2       |   icmp   |      0|   0|   18|          32|           1|
    |lshr_ln947_fu_416_p2       |   lshr   |      0|   0|  117|           2|          36|
    |lshr_ln954_fu_495_p2       |   lshr   |      0|   0|  117|          36|          36|
    |or_ln581_fu_819_p2         |    or    |      0|   0|    2|           1|           1|
    |or_ln582_fu_786_p2         |    or    |      0|   0|    2|           1|           1|
    |or_ln603_1_fu_857_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_2_fu_871_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_fu_844_p2         |    or    |      0|   0|    2|           1|           1|
    |or_ln949_fu_466_p2         |    or    |      0|   0|    2|           1|           1|
    |ap_return                  |  select  |      0|   0|   27|           1|          27|
    |man_V_2_fu_666_p3          |  select  |      0|   0|   54|           1|          54|
    |select_ln1148_2_fu_352_p3  |  select  |      0|   0|   46|           1|          46|
    |select_ln1148_fu_325_p3    |  select  |      0|   0|   49|           1|          49|
    |select_ln588_fu_759_p3     |  select  |      0|   0|    2|           1|           2|
    |select_ln603_1_fu_850_p3   |  select  |      0|   0|   27|           1|          27|
    |select_ln603_2_fu_863_p3   |  select  |      0|   0|   27|           1|          27|
    |select_ln603_fu_836_p3     |  select  |      0|   0|   27|           1|          27|
    |select_ln935_fu_606_p3     |  select  |      0|   0|   32|           1|           1|
    |select_ln954_fu_514_p3     |  select  |      0|   0|   36|           1|          36|
    |select_ln964_fu_561_p3     |  select  |      0|   0|    7|           1|           7|
    |sh_amt_fu_704_p3           |  select  |      0|   0|   12|           1|          12|
    |tmp_V_17_fu_223_p3         |  select  |      0|   0|   36|           1|          36|
    |shl_ln604_fu_771_p2        |    shl   |      0|   0|   81|          27|          27|
    |shl_ln954_fu_509_p2        |    shl   |      0|   0|  117|          36|          36|
    |xor_ln571_fu_776_p2        |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_fu_824_p2        |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_fu_790_p2        |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_fu_801_p2        |    xor   |      0|   0|    2|           1|           2|
    |xor_ln949_fu_447_p2        |    xor   |      0|   0|    2|           1|           2|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |Total                      |          |      4|  73| 2028|         748|        1202|
    +---------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  125|         27|    1|         27|
    |i_0_reg_169       |    9|          2|    7|         14|
    |tmp_V_16_reg_157  |    9|          2|   36|         72|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  143|         31|   44|        113|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+-----+----+-----+-----------+
    |         Name         |  FF | LUT| Bits| Const Bits|
    +----------------------+-----+----+-----+-----------+
    |ap_CS_fsm             |   26|   0|   26|          0|
    |i_0_reg_169           |    7|   0|    7|          0|
    |i_reg_893             |    7|   0|    7|          0|
    |icmp_ln571_reg_1009   |    1|   0|    1|          0|
    |icmp_ln581_reg_1015   |    1|   0|    1|          0|
    |icmp_ln582_reg_1028   |    1|   0|    1|          0|
    |icmp_ln954_reg_978    |    1|   0|    1|          0|
    |l_reg_916             |   32|   0|   32|          0|
    |m_3_reg_983           |   36|   0|   36|          0|
    |man_V_2_reg_1004      |   54|   0|   54|          0|
    |mul_ln1148_reg_947    |  111|   0|  111|          0|
    |or_ln_reg_973         |    1|   0|   32|         31|
    |p_Result_8_reg_903    |    1|   0|    1|          0|
    |r_V_reg_931           |   55|   0|   55|          0|
    |ret_V_reg_926         |   28|   0|   28|          0|
    |rhs_V_reg_885         |   28|   0|   28|          0|
    |select_ln935_reg_993  |   32|   0|   32|          0|
    |sh_amt_reg_1021       |   12|   0|   12|          0|
    |sub_ln944_reg_967     |   32|   0|   32|          0|
    |tmp_550_reg_988       |    1|   0|    1|          0|
    |tmp_553_reg_936       |    1|   0|    1|          0|
    |tmp_554_reg_957       |   49|   0|   49|          0|
    |tmp_555_reg_952       |   49|   0|   49|          0|
    |tmp_V_16_reg_157      |   36|   0|   36|          0|
    |tmp_V_17_reg_908      |   36|   0|   36|          0|
    |trunc_ln583_reg_1034  |   27|   0|   27|          0|
    |trunc_ln943_reg_921   |    8|   0|    8|          0|
    |v_assign_reg_998      |   32|   0|   32|          0|
    +----------------------+-----+----+-----+-----------+
    |Total                 |  705|   0|  736|         31|
    +----------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | calculate_variance | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | calculate_variance | return value |
|ap_start              |  in |    1| ap_ctrl_hs | calculate_variance | return value |
|ap_done               | out |    1| ap_ctrl_hs | calculate_variance | return value |
|ap_idle               | out |    1| ap_ctrl_hs | calculate_variance | return value |
|ap_ready              | out |    1| ap_ctrl_hs | calculate_variance | return value |
|ap_return             | out |   27| ap_ctrl_hs | calculate_variance | return value |
|outputs_V_2_address0  | out |    7|  ap_memory |     outputs_V_2    |     array    |
|outputs_V_2_ce0       | out |    1|  ap_memory |     outputs_V_2    |     array    |
|outputs_V_2_q0        |  in |   27|  ap_memory |     outputs_V_2    |     array    |
|mean_V                |  in |   27|   ap_none  |       mean_V       |    scalar    |
+----------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mean_V_read = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %mean_V)" [./layer.h:66]   --->   Operation 27 'read' 'mean_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rhs_V = sext i27 %mean_V_read to i28" [./layer.h:71]   --->   Operation 28 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:69]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.90>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_V_16 = phi i36 [ 0, %_ZN8ap_fixedILi36ELi26EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %var_V, %_ZN13ap_fixed_baseILi28ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi27ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ]"   --->   Operation 30 'phi' 'tmp_V_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %_ZN8ap_fixedILi36ELi26EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %i, %_ZN13ap_fixed_baseILi28ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi27ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ]"   --->   Operation 31 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.48ns)   --->   "%icmp_ln69 = icmp eq i7 %i_0, -28" [./layer.h:69]   --->   Operation 32 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [./layer.h:69]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %_ifconv, label %_ZN13ap_fixed_baseILi28ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi27ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i" [./layer.h:69]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i7 %i_0 to i64" [./layer.h:71]   --->   Operation 36 'zext' 'zext_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%outputs_V_1_addr = getelementptr [100 x i27]* %outputs_V_2, i64 0, i64 %zext_ln71" [./layer.h:71]   --->   Operation 37 'getelementptr' 'outputs_V_1_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (3.25ns)   --->   "%p_Val2_s = load i27* %outputs_V_1_addr, align 4" [./layer.h:71]   --->   Operation 38 'load' 'p_Val2_s' <Predicate = (!icmp_ln69)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 100> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_V_16, i32 35)" [./layer.h:73]   --->   Operation 39 'bitselect' 'p_Result_8' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.71ns)   --->   "%tmp_V = sub nsw i36 0, %tmp_V_16" [./layer.h:73]   --->   Operation 40 'sub' 'tmp_V' <Predicate = (icmp_ln69)> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.12ns)   --->   "%tmp_V_17 = select i1 %p_Result_8, i36 %tmp_V, i36 %tmp_V_16" [./layer.h:73]   --->   Operation 41 'select' 'tmp_V_17' <Predicate = (icmp_ln69)> <Delay = 1.12> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_s = call i36 @llvm.part.select.i36(i36 %tmp_V_17, i32 35, i32 0) nounwind" [./layer.h:73]   --->   Operation 42 'partselect' 'p_Result_s' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_9 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 -1, i36 %p_Result_s)" [./layer.h:73]   --->   Operation 43 'bitconcatenate' 'p_Result_9' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (4.06ns)   --->   "%tmp = call i64 @llvm.cttz.i64(i64 %p_Result_9, i1 true) nounwind" [./layer.h:73]   --->   Operation 44 'cttz' 'tmp' <Predicate = (icmp_ln69)> <Delay = 4.06> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%l = trunc i64 %tmp to i32" [./layer.h:73]   --->   Operation 45 'trunc' 'l' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i64 %tmp to i8" [./layer.h:73]   --->   Operation 46 'trunc' 'trunc_ln943' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.65>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%p_Val2_s = load i27* %outputs_V_1_addr, align 4" [./layer.h:71]   --->   Operation 47 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 100> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%lhs_V = sext i27 %p_Val2_s to i28" [./layer.h:71]   --->   Operation 48 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.40ns)   --->   "%ret_V = sub i28 %lhs_V, %rhs_V" [./layer.h:71]   --->   Operation 49 'sub' 'ret_V' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.44>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i28 %ret_V to i55" [./layer.h:71]   --->   Operation 50 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (7.44ns)   --->   "%r_V = mul i55 %sext_ln1116, %sext_ln1116" [./layer.h:71]   --->   Operation 51 'mul' 'r_V' <Predicate = true> <Delay = 7.44> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_553 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %r_V, i32 54)" [./layer.h:71]   --->   Operation 52 'bitselect' 'tmp_553' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.62>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i55 %r_V to i111" [./layer.h:71]   --->   Operation 53 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [2/2] (8.62ns)   --->   "%mul_ln1148 = mul i111 46116860184273880, %sext_ln1148" [./layer.h:71]   --->   Operation 54 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.62>
ST_6 : Operation 55 [1/2] (8.62ns)   --->   "%mul_ln1148 = mul i111 46116860184273880, %sext_ln1148" [./layer.h:71]   --->   Operation 55 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_555 = call i49 @_ssdm_op_PartSelect.i49.i111.i32.i32(i111 %mul_ln1148, i32 62, i32 110)" [./layer.h:71]   --->   Operation 56 'partselect' 'tmp_555' <Predicate = (!tmp_553)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.86>
ST_7 : Operation 57 [1/1] (4.86ns)   --->   "%sub_ln1148 = sub i111 0, %mul_ln1148" [./layer.h:71]   --->   Operation 57 'sub' 'sub_ln1148' <Predicate = (tmp_553)> <Delay = 4.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_554 = call i49 @_ssdm_op_PartSelect.i49.i111.i32.i32(i111 %sub_ln1148, i32 62, i32 110)" [./layer.h:71]   --->   Operation 58 'partselect' 'tmp_554' <Predicate = (tmp_553)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str13) nounwind" [./layer.h:70]   --->   Operation 59 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.96ns)   --->   "%select_ln1148 = select i1 %tmp_553, i49 %tmp_554, i49 %tmp_555" [./layer.h:71]   --->   Operation 60 'select' 'select_ln1148' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i49 %select_ln1148 to i46" [./layer.h:71]   --->   Operation 61 'trunc' 'trunc_ln1192' <Predicate = (tmp_553)> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (3.04ns)   --->   "%sub_ln1192 = sub i46 0, %trunc_ln1192" [./layer.h:71]   --->   Operation 62 'sub' 'sub_ln1192' <Predicate = (tmp_553)> <Delay = 3.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%lhs_V_1 = call i46 @_ssdm_op_BitConcatenate.i46.i36.i10(i36 %tmp_V_16, i10 0)" [./layer.h:71]   --->   Operation 63 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%trunc_ln1192_1 = trunc i49 %select_ln1148 to i46" [./layer.h:71]   --->   Operation 64 'trunc' 'trunc_ln1192_1' <Predicate = (!tmp_553)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%select_ln1148_2 = select i1 %tmp_553, i46 %sub_ln1192, i46 %trunc_ln1192_1" [./layer.h:71]   --->   Operation 65 'select' 'select_ln1148_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (3.04ns) (out node of the LUT)   --->   "%ret_V_2 = add i46 %select_ln1148_2, %lhs_V_1" [./layer.h:71]   --->   Operation 66 'add' 'ret_V_2' <Predicate = true> <Delay = 3.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%var_V = call i36 @_ssdm_op_PartSelect.i36.i46.i32.i32(i46 %ret_V_2, i32 10, i32 45)" [./layer.h:71]   --->   Operation 67 'partselect' 'var_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "br label %0" [./layer.h:69]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 8.55>
ST_9 : Operation 69 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 36, %l" [./layer.h:73]   --->   Operation 69 'sub' 'sub_ln944' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [./layer.h:73]   --->   Operation 70 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_548 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [./layer.h:73]   --->   Operation 71 'partselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_548, 0" [./layer.h:73]   --->   Operation 72 'icmp' 'icmp_ln947' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i6" [./layer.h:73]   --->   Operation 73 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (1.82ns)   --->   "%sub_ln947 = sub i6 -3, %trunc_ln947" [./layer.h:73]   --->   Operation 74 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i6 %sub_ln947 to i36" [./layer.h:73]   --->   Operation 75 'zext' 'zext_ln947' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i36 -1, %zext_ln947" [./layer.h:73]   --->   Operation 76 'lshr' 'lshr_ln947' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_4 = and i36 %tmp_V_17, %lshr_ln947" [./layer.h:73]   --->   Operation 77 'and' 'p_Result_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i36 %p_Result_4, 0" [./layer.h:73]   --->   Operation 78 'icmp' 'icmp_ln947_1' <Predicate = true> <Delay = 2.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [./layer.h:73]   --->   Operation 79 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_549 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [./layer.h:73]   --->   Operation 80 'bitselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_549, true" [./layer.h:73]   --->   Operation 81 'xor' 'xor_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_V_17, i32 %lsb_index)" [./layer.h:73]   --->   Operation 82 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_3, %xor_ln949" [./layer.h:73]   --->   Operation 83 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [./layer.h:73]   --->   Operation 84 'or' 'or_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [./layer.h:73]   --->   Operation 85 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_9 : Operation 86 [1/1] (2.47ns)   --->   "%icmp_ln954 = icmp sgt i32 %lsb_index, 0" [./layer.h:73]   --->   Operation 86 'icmp' 'icmp_ln954' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 3> <Delay = 7.08>
ST_10 : Operation 87 [1/1] (2.55ns)   --->   "%add_ln954 = add nsw i32 -25, %sub_ln944" [./layer.h:73]   --->   Operation 87 'add' 'add_ln954' <Predicate = (icmp_ln954)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%zext_ln954 = zext i32 %add_ln954 to i36" [./layer.h:73]   --->   Operation 88 'zext' 'zext_ln954' <Predicate = (icmp_ln954)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%lshr_ln954 = lshr i36 %tmp_V_17, %zext_ln954" [./layer.h:73]   --->   Operation 89 'lshr' 'lshr_ln954' <Predicate = (icmp_ln954)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (2.55ns)   --->   "%sub_ln954 = sub i32 25, %sub_ln944" [./layer.h:73]   --->   Operation 90 'sub' 'sub_ln954' <Predicate = (!icmp_ln954)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%zext_ln954_1 = zext i32 %sub_ln954 to i36" [./layer.h:73]   --->   Operation 91 'zext' 'zext_ln954_1' <Predicate = (!icmp_ln954)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%shl_ln954 = shl i36 %tmp_V_17, %zext_ln954_1" [./layer.h:73]   --->   Operation 92 'shl' 'shl_ln954' <Predicate = (!icmp_ln954)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%select_ln954 = select i1 %icmp_ln954, i36 %lshr_ln954, i36 %shl_ln954" [./layer.h:73]   --->   Operation 93 'select' 'select_ln954' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%zext_ln954_2 = zext i36 %select_ln954 to i37" [./layer.h:73]   --->   Operation 94 'zext' 'zext_ln954_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%zext_ln961 = zext i32 %or_ln to i37" [./layer.h:73]   --->   Operation 95 'zext' 'zext_ln961' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (4.52ns) (out node of the LUT)   --->   "%m = add i37 %zext_ln954_2, %zext_ln961" [./layer.h:73]   --->   Operation 96 'add' 'm' <Predicate = true> <Delay = 4.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%m_3 = call i36 @_ssdm_op_PartSelect.i36.i37.i32.i32(i37 %m, i32 1, i32 36)" [./layer.h:73]   --->   Operation 97 'partselect' 'm_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_550 = call i1 @_ssdm_op_BitSelect.i1.i37.i32(i37 %m, i32 25)" [./layer.h:73]   --->   Operation 98 'bitselect' 'tmp_550' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 5.61>
ST_11 : Operation 99 [1/1] (2.50ns)   --->   "%icmp_ln935 = icmp eq i36 %tmp_V_16, 0" [./layer.h:73]   --->   Operation 99 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln962 = zext i36 %m_3 to i64" [./layer.h:73]   --->   Operation 100 'zext' 'zext_ln962' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_550, i8 127, i8 126" [./layer.h:73]   --->   Operation 101 'select' 'select_ln964' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 26, %trunc_ln943" [./layer.h:73]   --->   Operation 102 'sub' 'sub_ln964' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 103 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [./layer.h:73]   --->   Operation 103 'add' 'add_ln964' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_8, i8 %add_ln964)" [./layer.h:73]   --->   Operation 104 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_10 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962, i9 %tmp_3, i32 23, i32 31)" [./layer.h:73]   --->   Operation 105 'partset' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_10 to i32" [./layer.h:73]   --->   Operation 106 'trunc' 'trunc_ln738' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [./layer.h:73]   --->   Operation 107 'bitcast' 'bitcast_ln739' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [./layer.h:73]   --->   Operation 108 'select' 'select_ln935' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 5> <Delay = 8.12>
ST_12 : Operation 109 [12/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 109 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 6> <Delay = 8.12>
ST_13 : Operation 110 [11/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 110 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 7> <Delay = 8.12>
ST_14 : Operation 111 [10/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 111 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 8> <Delay = 8.12>
ST_15 : Operation 112 [9/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 112 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 9> <Delay = 8.12>
ST_16 : Operation 113 [8/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 113 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 10> <Delay = 8.12>
ST_17 : Operation 114 [7/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 114 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 11> <Delay = 8.12>
ST_18 : Operation 115 [6/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 115 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 12> <Delay = 8.12>
ST_19 : Operation 116 [5/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 116 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 13> <Delay = 8.12>
ST_20 : Operation 117 [4/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 117 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 14> <Delay = 8.12>
ST_21 : Operation 118 [3/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 118 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 15> <Delay = 8.12>
ST_22 : Operation 119 [2/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 119 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 16> <Delay = 8.12>
ST_23 : Operation 120 [1/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 120 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 17> <Delay = 4.43>
ST_24 : Operation 121 [2/2] (4.43ns)   --->   "%d_assign = fpext float %v_assign to double" [./layer.h:73]   --->   Operation 121 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 18> <Delay = 8.67>
ST_25 : Operation 122 [1/2] (4.43ns)   --->   "%d_assign = fpext float %v_assign to double" [./layer.h:73]   --->   Operation 122 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 123 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [./layer.h:73]   --->   Operation 123 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [./layer.h:73]   --->   Operation 124 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [./layer.h:73]   --->   Operation 125 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 126 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [./layer.h:73]   --->   Operation 126 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [./layer.h:73]   --->   Operation 127 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [./layer.h:73]   --->   Operation 128 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_4 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [./layer.h:73]   --->   Operation 129 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_12 = zext i53 %tmp_4 to i54" [./layer.h:73]   --->   Operation 130 'zext' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 131 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_12" [./layer.h:73]   --->   Operation 131 'sub' 'man_V_1' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 132 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_11, i54 %man_V_1, i54 %p_Result_12" [./layer.h:73]   --->   Operation 132 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 133 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [./layer.h:73]   --->   Operation 133 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 134 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [./layer.h:73]   --->   Operation 134 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 135 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 10" [./layer.h:73]   --->   Operation 135 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 136 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -10, %F2" [./layer.h:73]   --->   Operation 136 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 137 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 10, %F2" [./layer.h:73]   --->   Operation 137 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 138 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [./layer.h:73]   --->   Operation 138 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 139 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 10" [./layer.h:73]   --->   Operation 139 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i27" [./layer.h:73]   --->   Operation 140 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>

State 26 <SV = 19> <Delay = 8.38>
ST_26 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [./layer.h:73]   --->   Operation 141 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 142 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [./layer.h:73]   --->   Operation 142 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 143 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 27" [./layer.h:73]   --->   Operation 143 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [./layer.h:73]   --->   Operation 144 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [./layer.h:73]   --->   Operation 145 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i27" [./layer.h:73]   --->   Operation 146 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %v_assign to i32" [./layer.h:73]   --->   Operation 147 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_552 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [./layer.h:73]   --->   Operation 148 'bitselect' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_552, i27 -1, i27 0" [./layer.h:73]   --->   Operation 149 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i27" [./layer.h:73]   --->   Operation 150 'trunc' 'sext_ln581cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i27 %trunc_ln583, %sext_ln581cast" [./layer.h:73]   --->   Operation 151 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [./layer.h:73]   --->   Operation 152 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [./layer.h:73]   --->   Operation 153 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 154 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [./layer.h:73]   --->   Operation 154 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [./layer.h:73]   --->   Operation 155 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 156 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [./layer.h:73]   --->   Operation 156 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [./layer.h:73]   --->   Operation 157 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 158 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [./layer.h:73]   --->   Operation 158 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [./layer.h:73]   --->   Operation 159 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [./layer.h:73]   --->   Operation 160 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [./layer.h:73]   --->   Operation 161 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 162 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [./layer.h:73]   --->   Operation 162 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 163 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i27 %shl_ln604, i27 %trunc_ln586" [./layer.h:73]   --->   Operation 163 'select' 'select_ln603' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 164 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [./layer.h:73]   --->   Operation 164 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 165 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i27 %select_ln588, i27 %trunc_ln583" [./layer.h:73]   --->   Operation 165 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [./layer.h:73]   --->   Operation 166 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_3)   --->   "%select_ln603_2 = select i1 %or_ln603, i27 %select_ln603, i27 %select_ln603_1" [./layer.h:73]   --->   Operation 167 'select' 'select_ln603_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 168 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [./layer.h:73]   --->   Operation 168 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 169 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i27 %select_ln603_2, i27 0" [./layer.h:73]   --->   Operation 169 'select' 'select_ln603_3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "ret i27 %select_ln603_3" [./layer.h:73]   --->   Operation 170 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outputs_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mean_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mean_V_read       (read             ) [ 000000000000000000000000000]
rhs_V             (sext             ) [ 001111111000000000000000000]
br_ln69           (br               ) [ 011111111000000000000000000]
tmp_V_16          (phi              ) [ 001111111111000000000000000]
i_0               (phi              ) [ 001000000000000000000000000]
icmp_ln69         (icmp             ) [ 001111111000000000000000000]
empty             (speclooptripcount) [ 000000000000000000000000000]
i                 (add              ) [ 011111111000000000000000000]
br_ln69           (br               ) [ 000000000000000000000000000]
zext_ln71         (zext             ) [ 000000000000000000000000000]
outputs_V_1_addr  (getelementptr    ) [ 000100000000000000000000000]
p_Result_8        (bitselect        ) [ 000000000111000000000000000]
tmp_V             (sub              ) [ 000000000000000000000000000]
tmp_V_17          (select           ) [ 000000000110000000000000000]
p_Result_s        (partselect       ) [ 000000000000000000000000000]
p_Result_9        (bitconcatenate   ) [ 000000000000000000000000000]
tmp               (cttz             ) [ 000000000000000000000000000]
l                 (trunc            ) [ 000000000100000000000000000]
trunc_ln943       (trunc            ) [ 000000000111000000000000000]
p_Val2_s          (load             ) [ 000000000000000000000000000]
lhs_V             (sext             ) [ 000000000000000000000000000]
ret_V             (sub              ) [ 000010000000000000000000000]
sext_ln1116       (sext             ) [ 000000000000000000000000000]
r_V               (mul              ) [ 000001000000000000000000000]
tmp_553           (bitselect        ) [ 000001111000000000000000000]
sext_ln1148       (sext             ) [ 000000100000000000000000000]
mul_ln1148        (mul              ) [ 000000010000000000000000000]
tmp_555           (partselect       ) [ 000000011000000000000000000]
sub_ln1148        (sub              ) [ 000000000000000000000000000]
tmp_554           (partselect       ) [ 000000001000000000000000000]
specloopname_ln70 (specloopname     ) [ 000000000000000000000000000]
select_ln1148     (select           ) [ 000000000000000000000000000]
trunc_ln1192      (trunc            ) [ 000000000000000000000000000]
sub_ln1192        (sub              ) [ 000000000000000000000000000]
lhs_V_1           (bitconcatenate   ) [ 000000000000000000000000000]
trunc_ln1192_1    (trunc            ) [ 000000000000000000000000000]
select_ln1148_2   (select           ) [ 000000000000000000000000000]
ret_V_2           (add              ) [ 000000000000000000000000000]
var_V             (partselect       ) [ 011111111000000000000000000]
br_ln69           (br               ) [ 011111111000000000000000000]
sub_ln944         (sub              ) [ 000000000010000000000000000]
lsb_index         (add              ) [ 000000000000000000000000000]
tmp_548           (partselect       ) [ 000000000000000000000000000]
icmp_ln947        (icmp             ) [ 000000000000000000000000000]
trunc_ln947       (trunc            ) [ 000000000000000000000000000]
sub_ln947         (sub              ) [ 000000000000000000000000000]
zext_ln947        (zext             ) [ 000000000000000000000000000]
lshr_ln947        (lshr             ) [ 000000000000000000000000000]
p_Result_4        (and              ) [ 000000000000000000000000000]
icmp_ln947_1      (icmp             ) [ 000000000000000000000000000]
a                 (and              ) [ 000000000000000000000000000]
tmp_549           (bitselect        ) [ 000000000000000000000000000]
xor_ln949         (xor              ) [ 000000000000000000000000000]
p_Result_3        (bitselect        ) [ 000000000000000000000000000]
and_ln949         (and              ) [ 000000000000000000000000000]
or_ln949          (or               ) [ 000000000000000000000000000]
or_ln             (bitconcatenate   ) [ 000000000010000000000000000]
icmp_ln954        (icmp             ) [ 000000000010000000000000000]
add_ln954         (add              ) [ 000000000000000000000000000]
zext_ln954        (zext             ) [ 000000000000000000000000000]
lshr_ln954        (lshr             ) [ 000000000000000000000000000]
sub_ln954         (sub              ) [ 000000000000000000000000000]
zext_ln954_1      (zext             ) [ 000000000000000000000000000]
shl_ln954         (shl              ) [ 000000000000000000000000000]
select_ln954      (select           ) [ 000000000000000000000000000]
zext_ln954_2      (zext             ) [ 000000000000000000000000000]
zext_ln961        (zext             ) [ 000000000000000000000000000]
m                 (add              ) [ 000000000000000000000000000]
m_3               (partselect       ) [ 000000000001000000000000000]
tmp_550           (bitselect        ) [ 000000000001000000000000000]
icmp_ln935        (icmp             ) [ 000000000000000000000000000]
zext_ln962        (zext             ) [ 000000000000000000000000000]
select_ln964      (select           ) [ 000000000000000000000000000]
sub_ln964         (sub              ) [ 000000000000000000000000000]
add_ln964         (add              ) [ 000000000000000000000000000]
tmp_3             (bitconcatenate   ) [ 000000000000000000000000000]
p_Result_10       (partset          ) [ 000000000000000000000000000]
trunc_ln738       (trunc            ) [ 000000000000000000000000000]
bitcast_ln739     (bitcast          ) [ 000000000000000000000000000]
select_ln935      (select           ) [ 000000000000111111111111000]
v_assign          (fsqrt            ) [ 000000000000000000000000111]
d_assign          (fpext            ) [ 000000000000000000000000000]
ireg_V            (bitcast          ) [ 000000000000000000000000000]
trunc_ln556       (trunc            ) [ 000000000000000000000000000]
p_Result_11       (bitselect        ) [ 000000000000000000000000000]
exp_tmp_V         (partselect       ) [ 000000000000000000000000000]
zext_ln461        (zext             ) [ 000000000000000000000000000]
trunc_ln565       (trunc            ) [ 000000000000000000000000000]
tmp_4             (bitconcatenate   ) [ 000000000000000000000000000]
p_Result_12       (zext             ) [ 000000000000000000000000000]
man_V_1           (sub              ) [ 000000000000000000000000000]
man_V_2           (select           ) [ 000000000000000000000000001]
icmp_ln571        (icmp             ) [ 000000000000000000000000001]
F2                (sub              ) [ 000000000000000000000000000]
icmp_ln581        (icmp             ) [ 000000000000000000000000001]
add_ln581         (add              ) [ 000000000000000000000000000]
sub_ln581         (sub              ) [ 000000000000000000000000000]
sh_amt            (select           ) [ 000000000000000000000000001]
icmp_ln582        (icmp             ) [ 000000000000000000000000001]
trunc_ln583       (trunc            ) [ 000000000000000000000000001]
sext_ln581        (sext             ) [ 000000000000000000000000000]
icmp_ln585        (icmp             ) [ 000000000000000000000000000]
icmp_ln603        (icmp             ) [ 000000000000000000000000000]
zext_ln586        (zext             ) [ 000000000000000000000000000]
ashr_ln586        (ashr             ) [ 000000000000000000000000000]
trunc_ln586       (trunc            ) [ 000000000000000000000000000]
bitcast_ln696     (bitcast          ) [ 000000000000000000000000000]
tmp_552           (bitselect        ) [ 000000000000000000000000000]
select_ln588      (select           ) [ 000000000000000000000000000]
sext_ln581cast    (trunc            ) [ 000000000000000000000000000]
shl_ln604         (shl              ) [ 000000000000000000000000000]
xor_ln571         (xor              ) [ 000000000000000000000000000]
and_ln582         (and              ) [ 000000000000000000000000000]
or_ln582          (or               ) [ 000000000000000000000000000]
xor_ln582         (xor              ) [ 000000000000000000000000000]
and_ln581         (and              ) [ 000000000000000000000000000]
xor_ln585         (xor              ) [ 000000000000000000000000000]
and_ln585         (and              ) [ 000000000000000000000000000]
and_ln585_1       (and              ) [ 000000000000000000000000000]
or_ln581          (or               ) [ 000000000000000000000000000]
xor_ln581         (xor              ) [ 000000000000000000000000000]
and_ln603         (and              ) [ 000000000000000000000000000]
select_ln603      (select           ) [ 000000000000000000000000000]
or_ln603          (or               ) [ 000000000000000000000000000]
select_ln603_1    (select           ) [ 000000000000000000000000000]
or_ln603_1        (or               ) [ 000000000000000000000000000]
select_ln603_2    (select           ) [ 000000000000000000000000000]
or_ln603_2        (or               ) [ 000000000000000000000000000]
select_ln603_3    (select           ) [ 000000000000000000000000000]
ret_ln73          (ret              ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outputs_V_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mean_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i27"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i36.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i36"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i28.i36"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i55.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i49.i111.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i46.i36.i10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i37.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="mean_V_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="27" slack="0"/>
<pin id="140" dir="0" index="1" bw="27" slack="0"/>
<pin id="141" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mean_V_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="outputs_V_1_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="27" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputs_V_1_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="tmp_V_16_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="36" slack="1"/>
<pin id="159" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_16 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_V_16_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="36" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_16/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="1"/>
<pin id="171" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="7" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/24 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="1"/>
<pin id="186" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="v_assign/12 "/>
</bind>
</comp>

<comp id="188" class="1004" name="rhs_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="27" slack="0"/>
<pin id="190" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln69_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="7" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln71_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_Result_8_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="36" slack="0"/>
<pin id="212" dir="0" index="2" bw="7" slack="0"/>
<pin id="213" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_V_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="36" slack="0"/>
<pin id="220" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_V_17_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="36" slack="0"/>
<pin id="226" dir="0" index="2" bw="36" slack="0"/>
<pin id="227" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_17/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_Result_s_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="36" slack="0"/>
<pin id="233" dir="0" index="1" bw="36" slack="0"/>
<pin id="234" dir="0" index="2" bw="7" slack="0"/>
<pin id="235" dir="0" index="3" bw="1" slack="0"/>
<pin id="236" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_Result_9_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="36" slack="0"/>
<pin id="245" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_9/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="l_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln943_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="lhs_V_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="27" slack="0"/>
<pin id="267" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="ret_V_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="27" slack="0"/>
<pin id="271" dir="0" index="1" bw="27" slack="2"/>
<pin id="272" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sext_ln1116_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="28" slack="1"/>
<pin id="276" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="r_V_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="28" slack="0"/>
<pin id="279" dir="0" index="1" bw="28" slack="0"/>
<pin id="280" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_553_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="55" slack="0"/>
<pin id="286" dir="0" index="2" bw="7" slack="0"/>
<pin id="287" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_553/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sext_ln1148_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="55" slack="1"/>
<pin id="293" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="57" slack="0"/>
<pin id="296" dir="0" index="1" bw="55" slack="0"/>
<pin id="297" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1148/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_555_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="49" slack="0"/>
<pin id="302" dir="0" index="1" bw="111" slack="0"/>
<pin id="303" dir="0" index="2" bw="7" slack="0"/>
<pin id="304" dir="0" index="3" bw="8" slack="0"/>
<pin id="305" dir="1" index="4" bw="49" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_555/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sub_ln1148_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="111" slack="1"/>
<pin id="313" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148/7 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_554_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="49" slack="0"/>
<pin id="317" dir="0" index="1" bw="111" slack="0"/>
<pin id="318" dir="0" index="2" bw="7" slack="0"/>
<pin id="319" dir="0" index="3" bw="8" slack="0"/>
<pin id="320" dir="1" index="4" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_554/7 "/>
</bind>
</comp>

<comp id="325" class="1004" name="select_ln1148_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="4"/>
<pin id="327" dir="0" index="1" bw="49" slack="1"/>
<pin id="328" dir="0" index="2" bw="49" slack="2"/>
<pin id="329" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148/8 "/>
</bind>
</comp>

<comp id="330" class="1004" name="trunc_ln1192_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="49" slack="0"/>
<pin id="332" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192/8 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sub_ln1192_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="46" slack="0"/>
<pin id="337" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/8 "/>
</bind>
</comp>

<comp id="340" class="1004" name="lhs_V_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="46" slack="0"/>
<pin id="342" dir="0" index="1" bw="36" slack="6"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/8 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln1192_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="49" slack="0"/>
<pin id="350" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192_1/8 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln1148_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="4"/>
<pin id="354" dir="0" index="1" bw="46" slack="0"/>
<pin id="355" dir="0" index="2" bw="46" slack="0"/>
<pin id="356" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148_2/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="ret_V_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="46" slack="0"/>
<pin id="361" dir="0" index="1" bw="46" slack="0"/>
<pin id="362" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="var_V_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="36" slack="0"/>
<pin id="367" dir="0" index="1" bw="46" slack="0"/>
<pin id="368" dir="0" index="2" bw="5" slack="0"/>
<pin id="369" dir="0" index="3" bw="7" slack="0"/>
<pin id="370" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="var_V/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sub_ln944_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="1"/>
<pin id="378" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/9 "/>
</bind>
</comp>

<comp id="380" class="1004" name="lsb_index_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/9 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_548_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="31" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="0" index="3" bw="6" slack="0"/>
<pin id="391" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_548/9 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln947_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="31" slack="0"/>
<pin id="398" dir="0" index="1" bw="31" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/9 "/>
</bind>
</comp>

<comp id="402" class="1004" name="trunc_ln947_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/9 "/>
</bind>
</comp>

<comp id="406" class="1004" name="sub_ln947_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="0"/>
<pin id="408" dir="0" index="1" bw="6" slack="0"/>
<pin id="409" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/9 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln947_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="6" slack="0"/>
<pin id="414" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/9 "/>
</bind>
</comp>

<comp id="416" class="1004" name="lshr_ln947_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="6" slack="0"/>
<pin id="419" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/9 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_Result_4_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="36" slack="1"/>
<pin id="424" dir="0" index="1" bw="36" slack="0"/>
<pin id="425" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_4/9 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln947_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="36" slack="0"/>
<pin id="429" dir="0" index="1" bw="36" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/9 "/>
</bind>
</comp>

<comp id="433" class="1004" name="a_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/9 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_549_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="6" slack="0"/>
<pin id="443" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_549/9 "/>
</bind>
</comp>

<comp id="447" class="1004" name="xor_ln949_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/9 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_Result_3_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="36" slack="1"/>
<pin id="456" dir="0" index="2" bw="32" slack="0"/>
<pin id="457" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/9 "/>
</bind>
</comp>

<comp id="460" class="1004" name="and_ln949_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/9 "/>
</bind>
</comp>

<comp id="466" class="1004" name="or_ln949_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/9 "/>
</bind>
</comp>

<comp id="472" class="1004" name="or_ln_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/9 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln954_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln954/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln954_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="1"/>
<pin id="489" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln954/10 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln954_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln954/10 "/>
</bind>
</comp>

<comp id="495" class="1004" name="lshr_ln954_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="36" slack="2"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln954/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sub_ln954_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="1"/>
<pin id="503" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln954/10 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln954_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln954_1/10 "/>
</bind>
</comp>

<comp id="509" class="1004" name="shl_ln954_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="36" slack="2"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln954/10 "/>
</bind>
</comp>

<comp id="514" class="1004" name="select_ln954_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="0" index="1" bw="36" slack="0"/>
<pin id="517" dir="0" index="2" bw="36" slack="0"/>
<pin id="518" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln954/10 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln954_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="36" slack="0"/>
<pin id="523" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln954_2/10 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln961_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/10 "/>
</bind>
</comp>

<comp id="528" class="1004" name="m_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="36" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/10 "/>
</bind>
</comp>

<comp id="534" class="1004" name="m_3_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="36" slack="0"/>
<pin id="536" dir="0" index="1" bw="37" slack="0"/>
<pin id="537" dir="0" index="2" bw="1" slack="0"/>
<pin id="538" dir="0" index="3" bw="7" slack="0"/>
<pin id="539" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_3/10 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_550_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="37" slack="0"/>
<pin id="547" dir="0" index="2" bw="6" slack="0"/>
<pin id="548" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_550/10 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln935_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="36" slack="3"/>
<pin id="554" dir="0" index="1" bw="36" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/11 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln962_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="36" slack="1"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln962/11 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln964_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="0" index="1" bw="8" slack="0"/>
<pin id="564" dir="0" index="2" bw="8" slack="0"/>
<pin id="565" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/11 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sub_ln964_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="0"/>
<pin id="570" dir="0" index="1" bw="8" slack="3"/>
<pin id="571" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/11 "/>
</bind>
</comp>

<comp id="573" class="1004" name="add_ln964_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="0" index="1" bw="8" slack="0"/>
<pin id="576" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/11 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_3_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="9" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="3"/>
<pin id="582" dir="0" index="2" bw="8" slack="0"/>
<pin id="583" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="586" class="1004" name="p_Result_10_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="0"/>
<pin id="588" dir="0" index="1" bw="36" slack="0"/>
<pin id="589" dir="0" index="2" bw="9" slack="0"/>
<pin id="590" dir="0" index="3" bw="6" slack="0"/>
<pin id="591" dir="0" index="4" bw="6" slack="0"/>
<pin id="592" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_10/11 "/>
</bind>
</comp>

<comp id="598" class="1004" name="trunc_ln738_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="64" slack="0"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln738/11 "/>
</bind>
</comp>

<comp id="602" class="1004" name="bitcast_ln739_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/11 "/>
</bind>
</comp>

<comp id="606" class="1004" name="select_ln935_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="0" index="2" bw="32" slack="0"/>
<pin id="610" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/11 "/>
</bind>
</comp>

<comp id="614" class="1004" name="ireg_V_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="0"/>
<pin id="616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/25 "/>
</bind>
</comp>

<comp id="618" class="1004" name="trunc_ln556_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="0"/>
<pin id="620" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/25 "/>
</bind>
</comp>

<comp id="622" class="1004" name="p_Result_11_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="64" slack="0"/>
<pin id="625" dir="0" index="2" bw="7" slack="0"/>
<pin id="626" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/25 "/>
</bind>
</comp>

<comp id="630" class="1004" name="exp_tmp_V_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="11" slack="0"/>
<pin id="632" dir="0" index="1" bw="64" slack="0"/>
<pin id="633" dir="0" index="2" bw="7" slack="0"/>
<pin id="634" dir="0" index="3" bw="7" slack="0"/>
<pin id="635" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/25 "/>
</bind>
</comp>

<comp id="640" class="1004" name="zext_ln461_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="11" slack="0"/>
<pin id="642" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/25 "/>
</bind>
</comp>

<comp id="644" class="1004" name="trunc_ln565_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="0"/>
<pin id="646" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/25 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="53" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="0" index="2" bw="52" slack="0"/>
<pin id="652" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/25 "/>
</bind>
</comp>

<comp id="656" class="1004" name="p_Result_12_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="53" slack="0"/>
<pin id="658" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_12/25 "/>
</bind>
</comp>

<comp id="660" class="1004" name="man_V_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="53" slack="0"/>
<pin id="663" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/25 "/>
</bind>
</comp>

<comp id="666" class="1004" name="man_V_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="54" slack="0"/>
<pin id="669" dir="0" index="2" bw="54" slack="0"/>
<pin id="670" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/25 "/>
</bind>
</comp>

<comp id="674" class="1004" name="icmp_ln571_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="63" slack="0"/>
<pin id="676" dir="0" index="1" bw="63" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/25 "/>
</bind>
</comp>

<comp id="680" class="1004" name="F2_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="12" slack="0"/>
<pin id="682" dir="0" index="1" bw="11" slack="0"/>
<pin id="683" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/25 "/>
</bind>
</comp>

<comp id="686" class="1004" name="icmp_ln581_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="12" slack="0"/>
<pin id="688" dir="0" index="1" bw="12" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/25 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln581_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="5" slack="0"/>
<pin id="694" dir="0" index="1" bw="12" slack="0"/>
<pin id="695" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/25 "/>
</bind>
</comp>

<comp id="698" class="1004" name="sub_ln581_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="5" slack="0"/>
<pin id="700" dir="0" index="1" bw="12" slack="0"/>
<pin id="701" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/25 "/>
</bind>
</comp>

<comp id="704" class="1004" name="sh_amt_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="12" slack="0"/>
<pin id="707" dir="0" index="2" bw="12" slack="0"/>
<pin id="708" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/25 "/>
</bind>
</comp>

<comp id="712" class="1004" name="icmp_ln582_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="12" slack="0"/>
<pin id="714" dir="0" index="1" bw="12" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/25 "/>
</bind>
</comp>

<comp id="718" class="1004" name="trunc_ln583_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="54" slack="0"/>
<pin id="720" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/25 "/>
</bind>
</comp>

<comp id="722" class="1004" name="sext_ln581_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="12" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/26 "/>
</bind>
</comp>

<comp id="725" class="1004" name="icmp_ln585_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="12" slack="1"/>
<pin id="727" dir="0" index="1" bw="12" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/26 "/>
</bind>
</comp>

<comp id="730" class="1004" name="icmp_ln603_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="12" slack="1"/>
<pin id="732" dir="0" index="1" bw="12" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/26 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln586_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="12" slack="0"/>
<pin id="737" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/26 "/>
</bind>
</comp>

<comp id="739" class="1004" name="ashr_ln586_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="54" slack="1"/>
<pin id="741" dir="0" index="1" bw="32" slack="0"/>
<pin id="742" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/26 "/>
</bind>
</comp>

<comp id="744" class="1004" name="trunc_ln586_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="54" slack="0"/>
<pin id="746" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/26 "/>
</bind>
</comp>

<comp id="748" class="1004" name="bitcast_ln696_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="3"/>
<pin id="750" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/26 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_552_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="32" slack="0"/>
<pin id="754" dir="0" index="2" bw="6" slack="0"/>
<pin id="755" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_552/26 "/>
</bind>
</comp>

<comp id="759" class="1004" name="select_ln588_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="27" slack="0"/>
<pin id="762" dir="0" index="2" bw="27" slack="0"/>
<pin id="763" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/26 "/>
</bind>
</comp>

<comp id="767" class="1004" name="sext_ln581cast_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="12" slack="0"/>
<pin id="769" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln581cast/26 "/>
</bind>
</comp>

<comp id="771" class="1004" name="shl_ln604_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="27" slack="1"/>
<pin id="773" dir="0" index="1" bw="27" slack="0"/>
<pin id="774" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/26 "/>
</bind>
</comp>

<comp id="776" class="1004" name="xor_ln571_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/26 "/>
</bind>
</comp>

<comp id="781" class="1004" name="and_ln582_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="1"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/26 "/>
</bind>
</comp>

<comp id="786" class="1004" name="or_ln582_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="1"/>
<pin id="788" dir="0" index="1" bw="1" slack="1"/>
<pin id="789" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/26 "/>
</bind>
</comp>

<comp id="790" class="1004" name="xor_ln582_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/26 "/>
</bind>
</comp>

<comp id="796" class="1004" name="and_ln581_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="1"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/26 "/>
</bind>
</comp>

<comp id="801" class="1004" name="xor_ln585_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/26 "/>
</bind>
</comp>

<comp id="807" class="1004" name="and_ln585_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/26 "/>
</bind>
</comp>

<comp id="813" class="1004" name="and_ln585_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/26 "/>
</bind>
</comp>

<comp id="819" class="1004" name="or_ln581_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="1"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/26 "/>
</bind>
</comp>

<comp id="824" class="1004" name="xor_ln581_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/26 "/>
</bind>
</comp>

<comp id="830" class="1004" name="and_ln603_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/26 "/>
</bind>
</comp>

<comp id="836" class="1004" name="select_ln603_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="27" slack="0"/>
<pin id="839" dir="0" index="2" bw="27" slack="0"/>
<pin id="840" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/26 "/>
</bind>
</comp>

<comp id="844" class="1004" name="or_ln603_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/26 "/>
</bind>
</comp>

<comp id="850" class="1004" name="select_ln603_1_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="27" slack="0"/>
<pin id="853" dir="0" index="2" bw="27" slack="1"/>
<pin id="854" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_1/26 "/>
</bind>
</comp>

<comp id="857" class="1004" name="or_ln603_1_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_1/26 "/>
</bind>
</comp>

<comp id="863" class="1004" name="select_ln603_2_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="27" slack="0"/>
<pin id="866" dir="0" index="2" bw="27" slack="0"/>
<pin id="867" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_2/26 "/>
</bind>
</comp>

<comp id="871" class="1004" name="or_ln603_2_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="0"/>
<pin id="873" dir="0" index="1" bw="1" slack="0"/>
<pin id="874" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_2/26 "/>
</bind>
</comp>

<comp id="877" class="1004" name="select_ln603_3_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="27" slack="0"/>
<pin id="880" dir="0" index="2" bw="27" slack="0"/>
<pin id="881" dir="1" index="3" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_3/26 "/>
</bind>
</comp>

<comp id="885" class="1005" name="rhs_V_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="28" slack="2"/>
<pin id="887" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="893" class="1005" name="i_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="7" slack="0"/>
<pin id="895" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="898" class="1005" name="outputs_V_1_addr_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="7" slack="1"/>
<pin id="900" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outputs_V_1_addr "/>
</bind>
</comp>

<comp id="903" class="1005" name="p_Result_8_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="3"/>
<pin id="905" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="908" class="1005" name="tmp_V_17_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="36" slack="1"/>
<pin id="910" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_17 "/>
</bind>
</comp>

<comp id="916" class="1005" name="l_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="1"/>
<pin id="918" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="921" class="1005" name="trunc_ln943_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="3"/>
<pin id="923" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="926" class="1005" name="ret_V_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="28" slack="1"/>
<pin id="928" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="931" class="1005" name="r_V_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="55" slack="1"/>
<pin id="933" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="936" class="1005" name="tmp_553_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="2"/>
<pin id="938" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_553 "/>
</bind>
</comp>

<comp id="942" class="1005" name="sext_ln1148_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="111" slack="1"/>
<pin id="944" dir="1" index="1" bw="111" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1148 "/>
</bind>
</comp>

<comp id="947" class="1005" name="mul_ln1148_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="111" slack="1"/>
<pin id="949" dir="1" index="1" bw="111" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1148 "/>
</bind>
</comp>

<comp id="952" class="1005" name="tmp_555_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="49" slack="2"/>
<pin id="954" dir="1" index="1" bw="49" slack="2"/>
</pin_list>
<bind>
<opset="tmp_555 "/>
</bind>
</comp>

<comp id="957" class="1005" name="tmp_554_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="49" slack="1"/>
<pin id="959" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="tmp_554 "/>
</bind>
</comp>

<comp id="962" class="1005" name="var_V_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="36" slack="1"/>
<pin id="964" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="var_V "/>
</bind>
</comp>

<comp id="967" class="1005" name="sub_ln944_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="1"/>
<pin id="969" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="973" class="1005" name="or_ln_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="1"/>
<pin id="975" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="978" class="1005" name="icmp_ln954_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="1"/>
<pin id="980" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln954 "/>
</bind>
</comp>

<comp id="983" class="1005" name="m_3_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="36" slack="1"/>
<pin id="985" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="m_3 "/>
</bind>
</comp>

<comp id="988" class="1005" name="tmp_550_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="1"/>
<pin id="990" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_550 "/>
</bind>
</comp>

<comp id="993" class="1005" name="select_ln935_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="1"/>
<pin id="995" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln935 "/>
</bind>
</comp>

<comp id="998" class="1005" name="v_assign_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="1"/>
<pin id="1000" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

<comp id="1004" class="1005" name="man_V_2_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="54" slack="1"/>
<pin id="1006" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="icmp_ln571_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="1"/>
<pin id="1011" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="icmp_ln581_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="1"/>
<pin id="1017" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln581 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="sh_amt_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="12" slack="1"/>
<pin id="1023" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="1028" class="1005" name="icmp_ln582_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="1"/>
<pin id="1030" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln582 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="trunc_ln583_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="27" slack="1"/>
<pin id="1036" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln583 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="142"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="187"><net_src comp="108" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="138" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="173" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="173" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="173" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="161" pin="4"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="161" pin="4"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="209" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="217" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="161" pin="4"/><net_sink comp="223" pin=2"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="223" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="22" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="231" pin="4"/><net_sink comp="241" pin=2"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="241" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="34" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="249" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="249" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="151" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="277" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="38" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="298"><net_src comp="40" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="42" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="294" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="44" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="46" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="314"><net_src comp="48" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="42" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="310" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="46" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="333"><net_src comp="325" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="54" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="56" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="157" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="58" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="325" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="334" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="352" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="340" pin="3"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="60" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="62" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="64" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="379"><net_src comp="66" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="68" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="375" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="70" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="72" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="74" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="400"><net_src comp="386" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="76" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="375" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="78" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="402" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="80" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="422" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="6" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="396" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="427" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="82" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="380" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="74" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="439" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="34" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="20" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="380" pin="2"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="453" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="447" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="433" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="84" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="76" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="466" pin="2"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="380" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="26" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="86" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="486" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="88" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="495" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="520"><net_src comp="509" pin="2"/><net_sink comp="514" pin=2"/></net>

<net id="524"><net_src comp="514" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="532"><net_src comp="521" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="525" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="540"><net_src comp="90" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="528" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="72" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="66" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="549"><net_src comp="92" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="528" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="88" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="556"><net_src comp="157" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="6" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="566"><net_src comp="94" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="567"><net_src comp="96" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="572"><net_src comp="98" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="561" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="568" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="584"><net_src comp="100" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="573" pin="2"/><net_sink comp="579" pin=2"/></net>

<net id="593"><net_src comp="102" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="558" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="579" pin="3"/><net_sink comp="586" pin=2"/></net>

<net id="596"><net_src comp="104" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="597"><net_src comp="74" pin="0"/><net_sink comp="586" pin=4"/></net>

<net id="601"><net_src comp="586" pin="5"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="598" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="552" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="106" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="602" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="180" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="614" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="110" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="614" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="112" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="636"><net_src comp="114" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="614" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="116" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="639"><net_src comp="44" pin="0"/><net_sink comp="630" pin=3"/></net>

<net id="643"><net_src comp="630" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="614" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="118" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="34" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="644" pin="1"/><net_sink comp="648" pin=2"/></net>

<net id="659"><net_src comp="648" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="120" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="656" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="671"><net_src comp="622" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="660" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="656" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="678"><net_src comp="618" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="122" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="124" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="640" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="680" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="126" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="128" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="680" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="126" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="680" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="709"><net_src comp="686" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="692" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="698" pin="2"/><net_sink comp="704" pin=2"/></net>

<net id="716"><net_src comp="680" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="126" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="666" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="729"><net_src comp="130" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="734"><net_src comp="132" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="738"><net_src comp="722" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="743"><net_src comp="735" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="747"><net_src comp="739" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="756"><net_src comp="82" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="748" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="74" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="764"><net_src comp="751" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="134" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="136" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="770"><net_src comp="722" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="775"><net_src comp="767" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="780"><net_src comp="34" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="785"><net_src comp="776" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="794"><net_src comp="786" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="34" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="790" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="805"><net_src comp="725" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="34" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="796" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="801" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="796" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="725" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="786" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="828"><net_src comp="819" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="34" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="730" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="824" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="841"><net_src comp="830" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="771" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="843"><net_src comp="744" pin="1"/><net_sink comp="836" pin=2"/></net>

<net id="848"><net_src comp="830" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="813" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="855"><net_src comp="807" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="759" pin="3"/><net_sink comp="850" pin=1"/></net>

<net id="861"><net_src comp="807" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="781" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="868"><net_src comp="844" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="836" pin="3"/><net_sink comp="863" pin=1"/></net>

<net id="870"><net_src comp="850" pin="3"/><net_sink comp="863" pin=2"/></net>

<net id="875"><net_src comp="844" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="857" pin="2"/><net_sink comp="871" pin=1"/></net>

<net id="882"><net_src comp="871" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="883"><net_src comp="863" pin="3"/><net_sink comp="877" pin=1"/></net>

<net id="884"><net_src comp="136" pin="0"/><net_sink comp="877" pin=2"/></net>

<net id="888"><net_src comp="188" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="896"><net_src comp="198" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="901"><net_src comp="144" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="906"><net_src comp="209" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="911"><net_src comp="223" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="914"><net_src comp="908" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="915"><net_src comp="908" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="919"><net_src comp="257" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="924"><net_src comp="261" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="929"><net_src comp="269" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="934"><net_src comp="277" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="939"><net_src comp="283" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="945"><net_src comp="291" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="950"><net_src comp="294" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="955"><net_src comp="300" pin="4"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="960"><net_src comp="315" pin="4"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="965"><net_src comp="365" pin="4"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="970"><net_src comp="375" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="972"><net_src comp="967" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="976"><net_src comp="472" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="981"><net_src comp="480" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="986"><net_src comp="534" pin="4"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="991"><net_src comp="544" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="996"><net_src comp="606" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="1001"><net_src comp="183" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1003"><net_src comp="998" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1007"><net_src comp="666" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1012"><net_src comp="674" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1018"><net_src comp="686" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1020"><net_src comp="1015" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1024"><net_src comp="704" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1026"><net_src comp="1021" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1027"><net_src comp="1021" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1031"><net_src comp="712" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1033"><net_src comp="1028" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="1037"><net_src comp="718" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="850" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outputs_V_2 | {}
 - Input state : 
	Port: calculate_variance : outputs_V_2 | {2 3 }
	Port: calculate_variance : mean_V | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln69 : 1
		i : 1
		br_ln69 : 2
		zext_ln71 : 1
		outputs_V_1_addr : 2
		p_Val2_s : 3
		p_Result_8 : 1
		tmp_V : 1
		tmp_V_17 : 2
		p_Result_s : 3
		p_Result_9 : 4
		tmp : 5
		l : 6
		trunc_ln943 : 6
	State 3
		lhs_V : 1
		ret_V : 2
	State 4
		r_V : 1
		tmp_553 : 2
	State 5
		mul_ln1148 : 1
	State 6
		tmp_555 : 1
	State 7
		tmp_554 : 1
	State 8
		trunc_ln1192 : 1
		sub_ln1192 : 2
		trunc_ln1192_1 : 1
		select_ln1148_2 : 3
		ret_V_2 : 4
		var_V : 5
	State 9
		lsb_index : 1
		tmp_548 : 2
		icmp_ln947 : 3
		trunc_ln947 : 1
		sub_ln947 : 2
		zext_ln947 : 3
		lshr_ln947 : 4
		p_Result_4 : 5
		icmp_ln947_1 : 5
		a : 6
		tmp_549 : 2
		xor_ln949 : 3
		p_Result_3 : 2
		and_ln949 : 3
		or_ln949 : 6
		or_ln : 6
		icmp_ln954 : 2
	State 10
		zext_ln954 : 1
		lshr_ln954 : 2
		zext_ln954_1 : 1
		shl_ln954 : 2
		select_ln954 : 3
		zext_ln954_2 : 4
		m : 5
		m_3 : 6
		tmp_550 : 6
	State 11
		add_ln964 : 1
		tmp_3 : 2
		p_Result_10 : 3
		trunc_ln738 : 4
		bitcast_ln739 : 5
		select_ln935 : 6
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		ireg_V : 1
		trunc_ln556 : 2
		p_Result_11 : 2
		exp_tmp_V : 2
		zext_ln461 : 3
		trunc_ln565 : 2
		tmp_4 : 3
		p_Result_12 : 4
		man_V_1 : 5
		man_V_2 : 6
		icmp_ln571 : 3
		F2 : 4
		icmp_ln581 : 5
		add_ln581 : 5
		sub_ln581 : 5
		sh_amt : 6
		icmp_ln582 : 5
		trunc_ln583 : 7
	State 26
		zext_ln586 : 1
		ashr_ln586 : 2
		trunc_ln586 : 3
		tmp_552 : 1
		select_ln588 : 2
		sext_ln581cast : 1
		shl_ln604 : 2
		xor_ln585 : 1
		ret_ln73 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fsqrt  |        grp_fu_183       |    0    |   405   |   615   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_V_fu_217      |    0    |    0    |    43   |
|          |       ret_V_fu_269      |    0    |    0    |    34   |
|          |    sub_ln1148_fu_310    |    0    |    0    |   118   |
|          |    sub_ln1192_fu_334    |    0    |    0    |    53   |
|          |     sub_ln944_fu_375    |    0    |    0    |    39   |
|    sub   |     sub_ln947_fu_406    |    0    |    0    |    15   |
|          |     sub_ln954_fu_500    |    0    |    0    |    39   |
|          |     sub_ln964_fu_568    |    0    |    0    |    37   |
|          |      man_V_1_fu_660     |    0    |    0    |    60   |
|          |        F2_fu_680        |    0    |    0    |    12   |
|          |     sub_ln581_fu_698    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |     tmp_V_17_fu_223     |    0    |    0    |    36   |
|          |   select_ln1148_fu_325  |    0    |    0    |    49   |
|          |  select_ln1148_2_fu_352 |    0    |    0    |    46   |
|          |   select_ln954_fu_514   |    0    |    0    |    36   |
|          |   select_ln964_fu_561   |    0    |    0    |    8    |
|          |   select_ln935_fu_606   |    0    |    0    |    32   |
|  select  |      man_V_2_fu_666     |    0    |    0    |    54   |
|          |      sh_amt_fu_704      |    0    |    0    |    12   |
|          |   select_ln588_fu_759   |    0    |    0    |    27   |
|          |   select_ln603_fu_836   |    0    |    0    |    27   |
|          |  select_ln603_1_fu_850  |    0    |    0    |    27   |
|          |  select_ln603_2_fu_863  |    0    |    0    |    27   |
|          |  select_ln603_3_fu_877  |    0    |    0    |    27   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        r_V_fu_277       |    4    |    0    |    36   |
|          |        grp_fu_294       |    6    |   151   |   103   |
|----------|-------------------------|---------|---------|---------|
|   fpext  |        grp_fu_180       |    0    |   100   |   138   |
|----------|-------------------------|---------|---------|---------|
|          |         i_fu_198        |    0    |    0    |    15   |
|          |      ret_V_2_fu_359     |    0    |    0    |    53   |
|          |     lsb_index_fu_380    |    0    |    0    |    39   |
|    add   |     add_ln954_fu_486    |    0    |    0    |    39   |
|          |         m_fu_528        |    0    |    0    |    43   |
|          |     add_ln964_fu_573    |    0    |    0    |    37   |
|          |     add_ln581_fu_692    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|    shl   |     shl_ln954_fu_509    |    0    |    0    |   117   |
|          |     shl_ln604_fu_771    |    0    |    0    |    81   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln69_fu_192    |    0    |    0    |    11   |
|          |    icmp_ln947_fu_396    |    0    |    0    |    18   |
|          |   icmp_ln947_1_fu_427   |    0    |    0    |    21   |
|          |    icmp_ln954_fu_480    |    0    |    0    |    18   |
|   icmp   |    icmp_ln935_fu_552    |    0    |    0    |    21   |
|          |    icmp_ln571_fu_674    |    0    |    0    |    29   |
|          |    icmp_ln581_fu_686    |    0    |    0    |    13   |
|          |    icmp_ln582_fu_712    |    0    |    0    |    13   |
|          |    icmp_ln585_fu_725    |    0    |    0    |    13   |
|          |    icmp_ln603_fu_730    |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|   ashr   |    ashr_ln586_fu_739    |    0    |    0    |   162   |
|----------|-------------------------|---------|---------|---------|
|   cttz   |        tmp_fu_249       |    0    |    73   |    71   |
|----------|-------------------------|---------|---------|---------|
|   lshr   |    lshr_ln947_fu_416    |    0    |    0    |    13   |
|          |    lshr_ln954_fu_495    |    0    |    0    |   117   |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_4_fu_422    |    0    |    0    |    36   |
|          |         a_fu_433        |    0    |    0    |    2    |
|          |     and_ln949_fu_460    |    0    |    0    |    2    |
|    and   |     and_ln582_fu_781    |    0    |    0    |    2    |
|          |     and_ln581_fu_796    |    0    |    0    |    2    |
|          |     and_ln585_fu_807    |    0    |    0    |    2    |
|          |    and_ln585_1_fu_813   |    0    |    0    |    2    |
|          |     and_ln603_fu_830    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     or_ln949_fu_466     |    0    |    0    |    2    |
|          |     or_ln582_fu_786     |    0    |    0    |    2    |
|    or    |     or_ln581_fu_819     |    0    |    0    |    2    |
|          |     or_ln603_fu_844     |    0    |    0    |    2    |
|          |    or_ln603_1_fu_857    |    0    |    0    |    2    |
|          |    or_ln603_2_fu_871    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln949_fu_447    |    0    |    0    |    2    |
|          |     xor_ln571_fu_776    |    0    |    0    |    2    |
|    xor   |     xor_ln582_fu_790    |    0    |    0    |    2    |
|          |     xor_ln585_fu_801    |    0    |    0    |    2    |
|          |     xor_ln581_fu_824    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   | mean_V_read_read_fu_138 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       rhs_V_fu_188      |    0    |    0    |    0    |
|          |       lhs_V_fu_265      |    0    |    0    |    0    |
|   sext   |    sext_ln1116_fu_274   |    0    |    0    |    0    |
|          |    sext_ln1148_fu_291   |    0    |    0    |    0    |
|          |    sext_ln581_fu_722    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln71_fu_204    |    0    |    0    |    0    |
|          |    zext_ln947_fu_412    |    0    |    0    |    0    |
|          |    zext_ln954_fu_491    |    0    |    0    |    0    |
|          |   zext_ln954_1_fu_505   |    0    |    0    |    0    |
|   zext   |   zext_ln954_2_fu_521   |    0    |    0    |    0    |
|          |    zext_ln961_fu_525    |    0    |    0    |    0    |
|          |    zext_ln962_fu_558    |    0    |    0    |    0    |
|          |    zext_ln461_fu_640    |    0    |    0    |    0    |
|          |    p_Result_12_fu_656   |    0    |    0    |    0    |
|          |    zext_ln586_fu_735    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_8_fu_209    |    0    |    0    |    0    |
|          |      tmp_553_fu_283     |    0    |    0    |    0    |
|          |      tmp_549_fu_439     |    0    |    0    |    0    |
| bitselect|    p_Result_3_fu_453    |    0    |    0    |    0    |
|          |      tmp_550_fu_544     |    0    |    0    |    0    |
|          |    p_Result_11_fu_622   |    0    |    0    |    0    |
|          |      tmp_552_fu_751     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_s_fu_231    |    0    |    0    |    0    |
|          |      tmp_555_fu_300     |    0    |    0    |    0    |
|          |      tmp_554_fu_315     |    0    |    0    |    0    |
|partselect|       var_V_fu_365      |    0    |    0    |    0    |
|          |      tmp_548_fu_386     |    0    |    0    |    0    |
|          |        m_3_fu_534       |    0    |    0    |    0    |
|          |     exp_tmp_V_fu_630    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_9_fu_241    |    0    |    0    |    0    |
|          |      lhs_V_1_fu_340     |    0    |    0    |    0    |
|bitconcatenate|       or_ln_fu_472      |    0    |    0    |    0    |
|          |       tmp_3_fu_579      |    0    |    0    |    0    |
|          |       tmp_4_fu_648      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |         l_fu_257        |    0    |    0    |    0    |
|          |    trunc_ln943_fu_261   |    0    |    0    |    0    |
|          |   trunc_ln1192_fu_330   |    0    |    0    |    0    |
|          |  trunc_ln1192_1_fu_348  |    0    |    0    |    0    |
|          |    trunc_ln947_fu_402   |    0    |    0    |    0    |
|   trunc  |    trunc_ln738_fu_598   |    0    |    0    |    0    |
|          |    trunc_ln556_fu_618   |    0    |    0    |    0    |
|          |    trunc_ln565_fu_644   |    0    |    0    |    0    |
|          |    trunc_ln583_fu_718   |    0    |    0    |    0    |
|          |    trunc_ln586_fu_744   |    0    |    0    |    0    |
|          |  sext_ln581cast_fu_767  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  partset |    p_Result_10_fu_586   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    10   |   729   |   2803  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i_0_reg_169      |    7   |
|        i_reg_893       |    7   |
|   icmp_ln571_reg_1009  |    1   |
|   icmp_ln581_reg_1015  |    1   |
|   icmp_ln582_reg_1028  |    1   |
|   icmp_ln954_reg_978   |    1   |
|        l_reg_916       |   32   |
|       m_3_reg_983      |   36   |
|    man_V_2_reg_1004    |   54   |
|   mul_ln1148_reg_947   |   111  |
|      or_ln_reg_973     |   32   |
|outputs_V_1_addr_reg_898|    7   |
|   p_Result_8_reg_903   |    1   |
|       r_V_reg_931      |   55   |
|      ret_V_reg_926     |   28   |
|      rhs_V_reg_885     |   28   |
|  select_ln935_reg_993  |   32   |
|   sext_ln1148_reg_942  |   111  |
|     sh_amt_reg_1021    |   12   |
|    sub_ln944_reg_967   |   32   |
|     tmp_550_reg_988    |    1   |
|     tmp_553_reg_936    |    1   |
|     tmp_554_reg_957    |   49   |
|     tmp_555_reg_952    |   49   |
|    tmp_V_16_reg_157    |   36   |
|    tmp_V_17_reg_908    |   36   |
|  trunc_ln583_reg_1034  |   27   |
|   trunc_ln943_reg_921  |    8   |
|    v_assign_reg_998    |   32   |
|      var_V_reg_962     |   36   |
+------------------------+--------+
|          Total         |   864  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_151 |  p0  |   2  |   7  |   14   ||    9    |
|  tmp_V_16_reg_157 |  p0  |   2  |  36  |   72   ||    9    |
|     grp_fu_294    |  p1  |   2  |  55  |   110  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   196  ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   729  |  2803  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   864  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    5   |  1593  |  2830  |
+-----------+--------+--------+--------+--------+
