<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\Gowin\Project_Contest\GW138_60B\GW138K_test\src\gowin_clkdiv\gowin_clkdiv.v<br>
E:\Gowin\Project_Contest\GW138_60B\GW138K_test\src\gowin_pll\gowin_pll.v<br>
E:\Gowin\Project_Contest\GW138_60B\GW138K_test\src\hdmi\svo_defines.vh<br>
E:\Gowin\Project_Contest\GW138_60B\GW138K_test\src\hdmi\svo_enc.v<br>
E:\Gowin\Project_Contest\GW138_60B\GW138K_test\src\hdmi\svo_hdmi.v<br>
E:\Gowin\Project_Contest\GW138_60B\GW138K_test\src\hdmi\svo_openldi.v<br>
E:\Gowin\Project_Contest\GW138_60B\GW138K_test\src\hdmi\svo_pong.v<br>
E:\Gowin\Project_Contest\GW138_60B\GW138K_test\src\hdmi\svo_tcard.v<br>
E:\Gowin\Project_Contest\GW138_60B\GW138K_test\src\hdmi\svo_term.v<br>
E:\Gowin\Project_Contest\GW138_60B\GW138K_test\src\hdmi\svo_tmds.v<br>
E:\Gowin\Project_Contest\GW138_60B\GW138K_test\src\hdmi\svo_utils.v<br>
E:\Gowin\Project_Contest\GW138_60B\GW138K_test\src\hdmi\svo_vdma.v<br>
E:\Gowin\Project_Contest\GW138_60B\GW138K_test\src\sd_card\sd_card_cmd.v<br>
E:\Gowin\Project_Contest\GW138_60B\GW138K_test\src\sd_card\sd_card_sec_read_write.v<br>
E:\Gowin\Project_Contest\GW138_60B\GW138K_test\src\sd_card\sd_card_top.v<br>
E:\Gowin\Project_Contest\GW138_60B\GW138K_test\src\sd_card\spi_master.v<br>
E:\Gowin\Project_Contest\GW138_60B\GW138K_test\src\top.sv<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar 17 18:06:52 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.486s, Peak memory usage = 189.105MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.061s, Peak memory usage = 189.105MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.029s, Peak memory usage = 189.105MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.091s, Peak memory usage = 189.105MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.027s, Peak memory usage = 189.105MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.028s, Peak memory usage = 189.105MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 189.105MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 189.105MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.102s, Peak memory usage = 189.105MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 189.105MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 189.105MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 5s, Peak memory usage = 215.340MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.103s, Peak memory usage = 215.340MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.067s, Peak memory usage = 215.340MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 6s, Peak memory usage = 215.340MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>170</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>166</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>152</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>761</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>629</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>121</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1125</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>136</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>446</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>543</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>185</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>185</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>11</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1321(1136 LUT, 185 ALU) / 138240</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>761 / 139095</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139095</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>761 / 139095</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>1 / 340</td>
<td><1%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>i_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>i_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>1.429</td>
<td>700.0</td>
<td>0.000</td>
<td>0.714</td>
<td>i_clk_ibuf/I</td>
<td>i_clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>3</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.143</td>
<td>140.0</td>
<td>0.000</td>
<td>3.571</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>i_clk</td>
<td>50.000(MHz)</td>
<td>101.872(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>140.000(MHz)</td>
<td>63.437(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.793</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n406_s3/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n406_s3/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s4/I1</td>
</tr>
<tr>
<td>3.147</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s4/F</td>
</tr>
<tr>
<td>3.559</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s1/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s1/F</td>
</tr>
<tr>
<td>4.551</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s0/I0</td>
</tr>
<tr>
<td>5.129</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n144_s9/I1</td>
</tr>
<tr>
<td>6.109</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n144_s9/F</td>
</tr>
<tr>
<td>6.522</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s13/I2</td>
</tr>
<tr>
<td>7.029</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s13/F</td>
</tr>
<tr>
<td>7.442</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s10/I3</td>
</tr>
<tr>
<td>7.731</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>8.143</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n176_s13/I0</td>
</tr>
<tr>
<td>8.722</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n176_s13/F</td>
</tr>
<tr>
<td>9.134</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n223_s/I1</td>
</tr>
<tr>
<td>9.734</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n223_s/COUT</td>
</tr>
<tr>
<td>9.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n289_s/CIN</td>
</tr>
<tr>
<td>9.978</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n289_s/SUM</td>
</tr>
<tr>
<td>10.391</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n289_s0/I0</td>
</tr>
<tr>
<td>10.986</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n289_s0/COUT</td>
</tr>
<tr>
<td>10.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n288_s0/CIN</td>
</tr>
<tr>
<td>11.229</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n288_s0/SUM</td>
</tr>
<tr>
<td>11.642</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n379_s5/I1</td>
</tr>
<tr>
<td>12.209</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n379_s5/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n377_s7/I2</td>
</tr>
<tr>
<td>13.129</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n377_s7/F</td>
</tr>
<tr>
<td>13.542</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n377_s4/I1</td>
</tr>
<tr>
<td>14.109</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n377_s4/F</td>
</tr>
<tr>
<td>14.522</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n377_s1/I1</td>
</tr>
<tr>
<td>15.089</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n377_s1/F</td>
</tr>
<tr>
<td>15.502</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n377_s0/I0</td>
</tr>
<tr>
<td>16.081</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n377_s0/F</td>
</tr>
<tr>
<td>16.493</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.523</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.936</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>7.872</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.718, 55.526%; route: 6.600, 42.038%; tC2Q: 0.382, 2.436%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.793</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_12_s0/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_12_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n405_s3/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n405_s3/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s7/I1</td>
</tr>
<tr>
<td>3.147</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s7/F</td>
</tr>
<tr>
<td>3.559</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s2/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>4.551</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s0/I1</td>
</tr>
<tr>
<td>5.118</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>5.531</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n146_s12/I0</td>
</tr>
<tr>
<td>6.109</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n146_s12/F</td>
</tr>
<tr>
<td>6.522</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n146_s10/I1</td>
</tr>
<tr>
<td>7.089</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>7.502</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n147_s18/I0</td>
</tr>
<tr>
<td>8.081</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n147_s18/F</td>
</tr>
<tr>
<td>8.493</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n245_s/I1</td>
</tr>
<tr>
<td>9.093</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n245_s/COUT</td>
</tr>
<tr>
<td>9.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n326_s/CIN</td>
</tr>
<tr>
<td>9.337</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n326_s/SUM</td>
</tr>
<tr>
<td>9.749</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n326_s0/I0</td>
</tr>
<tr>
<td>10.344</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n326_s0/COUT</td>
</tr>
<tr>
<td>10.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n325_s0/CIN</td>
</tr>
<tr>
<td>10.588</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n325_s0/SUM</td>
</tr>
<tr>
<td>11.001</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n379_s5/I0</td>
</tr>
<tr>
<td>11.579</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n379_s5/F</td>
</tr>
<tr>
<td>11.992</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n377_s5/I3</td>
</tr>
<tr>
<td>12.281</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n377_s5/F</td>
</tr>
<tr>
<td>12.693</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n377_s3/I1</td>
</tr>
<tr>
<td>13.261</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n377_s3/F</td>
</tr>
<tr>
<td>13.673</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n377_s1/I0</td>
</tr>
<tr>
<td>14.252</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n377_s1/F</td>
</tr>
<tr>
<td>14.664</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n377_s0/I0</td>
</tr>
<tr>
<td>15.243</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n377_s0/F</td>
</tr>
<tr>
<td>15.656</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.523</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.936</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>7.872</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.293, 55.794%; route: 6.187, 41.632%; tC2Q: 0.382, 2.574%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.793</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_12_s0/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_12_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n405_s3/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n405_s3/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s7/I1</td>
</tr>
<tr>
<td>3.147</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s7/F</td>
</tr>
<tr>
<td>3.559</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s2/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>4.551</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s0/I1</td>
</tr>
<tr>
<td>5.118</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>5.531</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n146_s12/I0</td>
</tr>
<tr>
<td>6.109</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n146_s12/F</td>
</tr>
<tr>
<td>6.522</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n146_s10/I1</td>
</tr>
<tr>
<td>7.089</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>7.502</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n147_s18/I0</td>
</tr>
<tr>
<td>8.081</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n147_s18/F</td>
</tr>
<tr>
<td>8.493</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n245_s/I1</td>
</tr>
<tr>
<td>9.093</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n245_s/COUT</td>
</tr>
<tr>
<td>9.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n326_s/CIN</td>
</tr>
<tr>
<td>9.337</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n326_s/SUM</td>
</tr>
<tr>
<td>9.749</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n326_s0/I0</td>
</tr>
<tr>
<td>10.344</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n326_s0/COUT</td>
</tr>
<tr>
<td>10.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n325_s0/CIN</td>
</tr>
<tr>
<td>10.588</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n325_s0/SUM</td>
</tr>
<tr>
<td>11.001</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n379_s5/I0</td>
</tr>
<tr>
<td>11.579</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n379_s5/F</td>
</tr>
<tr>
<td>11.992</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n377_s5/I3</td>
</tr>
<tr>
<td>12.281</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n377_s5/F</td>
</tr>
<tr>
<td>12.693</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n378_s3/I1</td>
</tr>
<tr>
<td>13.261</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n378_s3/F</td>
</tr>
<tr>
<td>13.673</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n378_s1/I0</td>
</tr>
<tr>
<td>14.252</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n378_s1/F</td>
</tr>
<tr>
<td>14.664</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n378_s0/I0</td>
</tr>
<tr>
<td>15.243</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n378_s0/F</td>
</tr>
<tr>
<td>15.656</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.523</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.936</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>7.872</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.293, 55.794%; route: 6.187, 41.632%; tC2Q: 0.382, 2.574%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.793</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n406_s3/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n406_s3/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s4/I1</td>
</tr>
<tr>
<td>3.147</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s4/F</td>
</tr>
<tr>
<td>3.559</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s1/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s1/F</td>
</tr>
<tr>
<td>4.551</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s0/I0</td>
</tr>
<tr>
<td>5.129</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n144_s9/I1</td>
</tr>
<tr>
<td>6.109</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n144_s9/F</td>
</tr>
<tr>
<td>6.522</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s13/I2</td>
</tr>
<tr>
<td>7.029</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s13/F</td>
</tr>
<tr>
<td>7.442</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s10/I3</td>
</tr>
<tr>
<td>7.731</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>8.143</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n176_s13/I0</td>
</tr>
<tr>
<td>8.722</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n176_s13/F</td>
</tr>
<tr>
<td>9.134</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n245_s/I1</td>
</tr>
<tr>
<td>9.734</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n245_s/COUT</td>
</tr>
<tr>
<td>9.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n326_s/CIN</td>
</tr>
<tr>
<td>9.978</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n326_s/SUM</td>
</tr>
<tr>
<td>10.391</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n326_s0/I0</td>
</tr>
<tr>
<td>10.986</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n326_s0/COUT</td>
</tr>
<tr>
<td>10.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n325_s0/CIN</td>
</tr>
<tr>
<td>11.036</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n325_s0/COUT</td>
</tr>
<tr>
<td>11.036</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n324_s0/CIN</td>
</tr>
<tr>
<td>11.279</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n324_s0/SUM</td>
</tr>
<tr>
<td>11.692</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n377_s5/I0</td>
</tr>
<tr>
<td>12.271</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n377_s5/F</td>
</tr>
<tr>
<td>12.683</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n380_s3/I1</td>
</tr>
<tr>
<td>13.251</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n380_s3/F</td>
</tr>
<tr>
<td>13.663</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n380_s1/I0</td>
</tr>
<tr>
<td>14.242</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n380_s1/F</td>
</tr>
<tr>
<td>14.654</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n380_s0/I0</td>
</tr>
<tr>
<td>15.233</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n380_s0/F</td>
</tr>
<tr>
<td>15.646</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.523</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.936</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>7.872</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.283, 55.765%; route: 6.187, 41.660%; tC2Q: 0.382, 2.575%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.793</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n406_s3/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n406_s3/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s4/I1</td>
</tr>
<tr>
<td>3.147</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s4/F</td>
</tr>
<tr>
<td>3.559</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s1/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s1/F</td>
</tr>
<tr>
<td>4.551</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s0/I0</td>
</tr>
<tr>
<td>5.129</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n144_s9/I1</td>
</tr>
<tr>
<td>6.109</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n144_s9/F</td>
</tr>
<tr>
<td>6.522</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s13/I2</td>
</tr>
<tr>
<td>7.029</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s13/F</td>
</tr>
<tr>
<td>7.442</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s10/I3</td>
</tr>
<tr>
<td>7.731</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>8.143</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n176_s13/I0</td>
</tr>
<tr>
<td>8.722</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n176_s13/F</td>
</tr>
<tr>
<td>9.134</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n245_s/I1</td>
</tr>
<tr>
<td>9.734</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n245_s/COUT</td>
</tr>
<tr>
<td>9.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n326_s/CIN</td>
</tr>
<tr>
<td>9.978</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n326_s/SUM</td>
</tr>
<tr>
<td>10.391</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n326_s0/I0</td>
</tr>
<tr>
<td>10.986</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n326_s0/COUT</td>
</tr>
<tr>
<td>10.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n325_s0/CIN</td>
</tr>
<tr>
<td>11.036</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n325_s0/COUT</td>
</tr>
<tr>
<td>11.036</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n324_s0/CIN</td>
</tr>
<tr>
<td>11.279</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n324_s0/SUM</td>
</tr>
<tr>
<td>11.692</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n377_s5/I0</td>
</tr>
<tr>
<td>12.271</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n377_s5/F</td>
</tr>
<tr>
<td>12.683</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n379_s3/I1</td>
</tr>
<tr>
<td>13.251</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n379_s3/F</td>
</tr>
<tr>
<td>13.663</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n379_s1/I0</td>
</tr>
<tr>
<td>14.242</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n379_s1/F</td>
</tr>
<tr>
<td>14.654</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n379_s0/I0</td>
</tr>
<tr>
<td>15.233</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n379_s0/F</td>
</tr>
<tr>
<td>15.646</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.523</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.936</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>7.872</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.283, 55.765%; route: 6.187, 41.660%; tC2Q: 0.382, 2.575%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
