Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Jan 25 11:52:07 2026
| Host         : macaco running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file SoC_timing_summary_routed.rpt -pb SoC_timing_summary_routed.pb -rpx SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : SoC
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency          1           
TIMING-9   Warning   Unknown CDC Logic                         1           
TIMING-10  Warning   Missing property on synchronizer          1           
XDCH-2     Warning   Same min and max delay values on IO port  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.584        0.000                      0                 1063        0.092        0.000                      0                 1063        2.000        0.000                       0                   378  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
i_clk                 {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk                                                                                                                                                                   2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        6.584        0.000                      0                 1063        0.092        0.000                      0                 1063        8.750        0.000                       0                   374  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              i_clk               clk_out1_clk_wiz_0  
(none)              clk_out1_clk_wiz_0  i_clk               


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controlunit/_int_next_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.491ns  (logic 4.658ns (37.292%)  route 7.833ns (62.708%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.726    -0.632    <hidden>
    RAMB18_X0Y3          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.822 r  <hidden>
                         net (fo=7, routed)           2.158     3.980    datapath/_insn[5]
    SLICE_X16Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.104 r  datapath/regfile_i_19/O
                         net (fo=16, routed)          1.210     5.314    <hidden>
    SLICE_X20Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.467 r  <hidden>
                         net (fo=5, routed)           1.042     6.509    datapath/alu/arithmetic_unit/dpo[3]
    SLICE_X14Y8          LUT5 (Prop_lut5_I0_O)        0.331     6.840 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.661     7.501    datapath/alu/arithmetic_unit/i___1_carry__0_i_3_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.625 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.625    datapath/alu/arithmetic_unit/i___1_carry__0_i_7_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.175 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.175    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.289 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.289    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.524 f  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/O[0]
                         net (fo=7, routed)           0.678     9.202    datapath/alu/arithmetic_unit/i___1_carry__2_i_8_0[0]
    SLICE_X21Y8          LUT6 (Prop_lut6_I2_O)        0.299     9.501 r  datapath/alu/arithmetic_unit/romh_insn_i_2/O
                         net (fo=32, routed)          0.749    10.250    controlunit/_insn_ce
    SLICE_X21Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.374 r  controlunit/romh_insn_i_1/O
                         net (fo=14, routed)          0.692    11.065    controlunit/_zero_insn
    SLICE_X19Y5          LUT2 (Prop_lut2_I1_O)        0.150    11.215 r  controlunit/_int_next[4]_i_1/O
                         net (fo=5, routed)           0.644    11.859    controlunit/_int_next[4]_i_1_n_0
    SLICE_X22Y4          FDRE                                         r  controlunit/_int_next_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.498    18.667    controlunit/clk_out1
    SLICE_X22Y4          FDRE                                         r  controlunit/_int_next_reg[0]/C
                         clock pessimism              0.487    19.154    
                         clock uncertainty           -0.080    19.074    
    SLICE_X22Y4          FDRE (Setup_fdre_C_R)       -0.631    18.443    controlunit/_int_next_reg[0]
  -------------------------------------------------------------------
                         required time                         18.443    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controlunit/_int_next_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.491ns  (logic 4.658ns (37.292%)  route 7.833ns (62.708%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.726    -0.632    <hidden>
    RAMB18_X0Y3          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.822 r  <hidden>
                         net (fo=7, routed)           2.158     3.980    datapath/_insn[5]
    SLICE_X16Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.104 r  datapath/regfile_i_19/O
                         net (fo=16, routed)          1.210     5.314    <hidden>
    SLICE_X20Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.467 r  <hidden>
                         net (fo=5, routed)           1.042     6.509    datapath/alu/arithmetic_unit/dpo[3]
    SLICE_X14Y8          LUT5 (Prop_lut5_I0_O)        0.331     6.840 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.661     7.501    datapath/alu/arithmetic_unit/i___1_carry__0_i_3_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.625 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.625    datapath/alu/arithmetic_unit/i___1_carry__0_i_7_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.175 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.175    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.289 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.289    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.524 f  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/O[0]
                         net (fo=7, routed)           0.678     9.202    datapath/alu/arithmetic_unit/i___1_carry__2_i_8_0[0]
    SLICE_X21Y8          LUT6 (Prop_lut6_I2_O)        0.299     9.501 r  datapath/alu/arithmetic_unit/romh_insn_i_2/O
                         net (fo=32, routed)          0.749    10.250    controlunit/_insn_ce
    SLICE_X21Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.374 r  controlunit/romh_insn_i_1/O
                         net (fo=14, routed)          0.692    11.065    controlunit/_zero_insn
    SLICE_X19Y5          LUT2 (Prop_lut2_I1_O)        0.150    11.215 r  controlunit/_int_next[4]_i_1/O
                         net (fo=5, routed)           0.644    11.859    controlunit/_int_next[4]_i_1_n_0
    SLICE_X22Y4          FDRE                                         r  controlunit/_int_next_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.498    18.667    controlunit/clk_out1
    SLICE_X22Y4          FDRE                                         r  controlunit/_int_next_reg[1]/C
                         clock pessimism              0.487    19.154    
                         clock uncertainty           -0.080    19.074    
    SLICE_X22Y4          FDRE (Setup_fdre_C_R)       -0.631    18.443    controlunit/_int_next_reg[1]
  -------------------------------------------------------------------
                         required time                         18.443    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controlunit/_int_next_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.491ns  (logic 4.658ns (37.292%)  route 7.833ns (62.708%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.726    -0.632    <hidden>
    RAMB18_X0Y3          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.822 r  <hidden>
                         net (fo=7, routed)           2.158     3.980    datapath/_insn[5]
    SLICE_X16Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.104 r  datapath/regfile_i_19/O
                         net (fo=16, routed)          1.210     5.314    <hidden>
    SLICE_X20Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.467 r  <hidden>
                         net (fo=5, routed)           1.042     6.509    datapath/alu/arithmetic_unit/dpo[3]
    SLICE_X14Y8          LUT5 (Prop_lut5_I0_O)        0.331     6.840 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.661     7.501    datapath/alu/arithmetic_unit/i___1_carry__0_i_3_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.625 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.625    datapath/alu/arithmetic_unit/i___1_carry__0_i_7_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.175 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.175    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.289 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.289    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.524 f  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/O[0]
                         net (fo=7, routed)           0.678     9.202    datapath/alu/arithmetic_unit/i___1_carry__2_i_8_0[0]
    SLICE_X21Y8          LUT6 (Prop_lut6_I2_O)        0.299     9.501 r  datapath/alu/arithmetic_unit/romh_insn_i_2/O
                         net (fo=32, routed)          0.749    10.250    controlunit/_insn_ce
    SLICE_X21Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.374 r  controlunit/romh_insn_i_1/O
                         net (fo=14, routed)          0.692    11.065    controlunit/_zero_insn
    SLICE_X19Y5          LUT2 (Prop_lut2_I1_O)        0.150    11.215 r  controlunit/_int_next[4]_i_1/O
                         net (fo=5, routed)           0.644    11.859    controlunit/_int_next[4]_i_1_n_0
    SLICE_X22Y4          FDRE                                         r  controlunit/_int_next_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.498    18.667    controlunit/clk_out1
    SLICE_X22Y4          FDRE                                         r  controlunit/_int_next_reg[2]/C
                         clock pessimism              0.487    19.154    
                         clock uncertainty           -0.080    19.074    
    SLICE_X22Y4          FDRE (Setup_fdre_C_R)       -0.631    18.443    controlunit/_int_next_reg[2]
  -------------------------------------------------------------------
                         required time                         18.443    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controlunit/_int_next_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.491ns  (logic 4.658ns (37.292%)  route 7.833ns (62.708%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.726    -0.632    <hidden>
    RAMB18_X0Y3          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.822 r  <hidden>
                         net (fo=7, routed)           2.158     3.980    datapath/_insn[5]
    SLICE_X16Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.104 r  datapath/regfile_i_19/O
                         net (fo=16, routed)          1.210     5.314    <hidden>
    SLICE_X20Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.467 r  <hidden>
                         net (fo=5, routed)           1.042     6.509    datapath/alu/arithmetic_unit/dpo[3]
    SLICE_X14Y8          LUT5 (Prop_lut5_I0_O)        0.331     6.840 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.661     7.501    datapath/alu/arithmetic_unit/i___1_carry__0_i_3_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.625 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.625    datapath/alu/arithmetic_unit/i___1_carry__0_i_7_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.175 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.175    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.289 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.289    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.524 f  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/O[0]
                         net (fo=7, routed)           0.678     9.202    datapath/alu/arithmetic_unit/i___1_carry__2_i_8_0[0]
    SLICE_X21Y8          LUT6 (Prop_lut6_I2_O)        0.299     9.501 r  datapath/alu/arithmetic_unit/romh_insn_i_2/O
                         net (fo=32, routed)          0.749    10.250    controlunit/_insn_ce
    SLICE_X21Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.374 r  controlunit/romh_insn_i_1/O
                         net (fo=14, routed)          0.692    11.065    controlunit/_zero_insn
    SLICE_X19Y5          LUT2 (Prop_lut2_I1_O)        0.150    11.215 r  controlunit/_int_next[4]_i_1/O
                         net (fo=5, routed)           0.644    11.859    controlunit/_int_next[4]_i_1_n_0
    SLICE_X22Y4          FDRE                                         r  controlunit/_int_next_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.498    18.667    controlunit/clk_out1
    SLICE_X22Y4          FDRE                                         r  controlunit/_int_next_reg[3]/C
                         clock pessimism              0.487    19.154    
                         clock uncertainty           -0.080    19.074    
    SLICE_X22Y4          FDRE (Setup_fdre_C_R)       -0.631    18.443    controlunit/_int_next_reg[3]
  -------------------------------------------------------------------
                         required time                         18.443    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controlunit/_int_next_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.491ns  (logic 4.658ns (37.292%)  route 7.833ns (62.708%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.726    -0.632    <hidden>
    RAMB18_X0Y3          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.822 r  <hidden>
                         net (fo=7, routed)           2.158     3.980    datapath/_insn[5]
    SLICE_X16Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.104 r  datapath/regfile_i_19/O
                         net (fo=16, routed)          1.210     5.314    <hidden>
    SLICE_X20Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.467 r  <hidden>
                         net (fo=5, routed)           1.042     6.509    datapath/alu/arithmetic_unit/dpo[3]
    SLICE_X14Y8          LUT5 (Prop_lut5_I0_O)        0.331     6.840 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.661     7.501    datapath/alu/arithmetic_unit/i___1_carry__0_i_3_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.625 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.625    datapath/alu/arithmetic_unit/i___1_carry__0_i_7_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.175 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.175    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.289 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.289    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.524 f  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/O[0]
                         net (fo=7, routed)           0.678     9.202    datapath/alu/arithmetic_unit/i___1_carry__2_i_8_0[0]
    SLICE_X21Y8          LUT6 (Prop_lut6_I2_O)        0.299     9.501 r  datapath/alu/arithmetic_unit/romh_insn_i_2/O
                         net (fo=32, routed)          0.749    10.250    controlunit/_insn_ce
    SLICE_X21Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.374 r  controlunit/romh_insn_i_1/O
                         net (fo=14, routed)          0.692    11.065    controlunit/_zero_insn
    SLICE_X19Y5          LUT2 (Prop_lut2_I1_O)        0.150    11.215 r  controlunit/_int_next[4]_i_1/O
                         net (fo=5, routed)           0.644    11.859    controlunit/_int_next[4]_i_1_n_0
    SLICE_X22Y4          FDRE                                         r  controlunit/_int_next_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.498    18.667    controlunit/clk_out1
    SLICE_X22Y4          FDRE                                         r  controlunit/_int_next_reg[4]/C
                         clock pessimism              0.487    19.154    
                         clock uncertainty           -0.080    19.074    
    SLICE_X22Y4          FDRE (Setup_fdre_C_R)       -0.631    18.443    controlunit/_int_next_reg[4]
  -------------------------------------------------------------------
                         required time                         18.443    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.508ns  (logic 4.632ns (37.032%)  route 7.876ns (62.968%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.726    -0.632    <hidden>
    RAMB18_X0Y3          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.822 r  <hidden>
                         net (fo=7, routed)           2.158     3.980    datapath/_insn[5]
    SLICE_X16Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.104 r  datapath/regfile_i_19/O
                         net (fo=16, routed)          1.210     5.314    <hidden>
    SLICE_X20Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.467 r  <hidden>
                         net (fo=5, routed)           1.042     6.509    datapath/alu/arithmetic_unit/dpo[3]
    SLICE_X14Y8          LUT5 (Prop_lut5_I0_O)        0.331     6.840 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.661     7.501    datapath/alu/arithmetic_unit/i___1_carry__0_i_3_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.625 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.625    datapath/alu/arithmetic_unit/i___1_carry__0_i_7_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.175 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.175    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.289 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.289    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.524 f  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/O[0]
                         net (fo=7, routed)           0.678     9.202    datapath/alu/arithmetic_unit/i___1_carry__2_i_8_0[0]
    SLICE_X21Y8          LUT6 (Prop_lut6_I2_O)        0.299     9.501 r  datapath/alu/arithmetic_unit/romh_insn_i_2/O
                         net (fo=32, routed)          0.675    10.175    datapath/alu/arithmetic_unit/_loaded_reg
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.299 r  datapath/alu/arithmetic_unit/_i12_pre[11]_i_1/O
                         net (fo=14, routed)          0.650    10.949    datapath/alu/arithmetic_unit/E[0]
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.073 r  datapath/alu/arithmetic_unit/regfile_i_21/O
                         net (fo=32, routed)          0.803    11.876    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.501    18.670    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>
                         clock pessimism              0.588    19.258    
                         clock uncertainty           -0.080    19.178    
    SLICE_X20Y7          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.645    <hidden>
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  6.768    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.508ns  (logic 4.632ns (37.032%)  route 7.876ns (62.968%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.726    -0.632    <hidden>
    RAMB18_X0Y3          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.822 r  <hidden>
                         net (fo=7, routed)           2.158     3.980    datapath/_insn[5]
    SLICE_X16Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.104 r  datapath/regfile_i_19/O
                         net (fo=16, routed)          1.210     5.314    <hidden>
    SLICE_X20Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.467 r  <hidden>
                         net (fo=5, routed)           1.042     6.509    datapath/alu/arithmetic_unit/dpo[3]
    SLICE_X14Y8          LUT5 (Prop_lut5_I0_O)        0.331     6.840 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.661     7.501    datapath/alu/arithmetic_unit/i___1_carry__0_i_3_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.625 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.625    datapath/alu/arithmetic_unit/i___1_carry__0_i_7_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.175 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.175    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.289 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.289    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.524 f  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/O[0]
                         net (fo=7, routed)           0.678     9.202    datapath/alu/arithmetic_unit/i___1_carry__2_i_8_0[0]
    SLICE_X21Y8          LUT6 (Prop_lut6_I2_O)        0.299     9.501 r  datapath/alu/arithmetic_unit/romh_insn_i_2/O
                         net (fo=32, routed)          0.675    10.175    datapath/alu/arithmetic_unit/_loaded_reg
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.299 r  datapath/alu/arithmetic_unit/_i12_pre[11]_i_1/O
                         net (fo=14, routed)          0.650    10.949    datapath/alu/arithmetic_unit/E[0]
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.073 r  datapath/alu/arithmetic_unit/regfile_i_21/O
                         net (fo=32, routed)          0.803    11.876    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.501    18.670    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>
                         clock pessimism              0.588    19.258    
                         clock uncertainty           -0.080    19.178    
    SLICE_X20Y7          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.645    <hidden>
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  6.768    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.508ns  (logic 4.632ns (37.032%)  route 7.876ns (62.968%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.726    -0.632    <hidden>
    RAMB18_X0Y3          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.822 r  <hidden>
                         net (fo=7, routed)           2.158     3.980    datapath/_insn[5]
    SLICE_X16Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.104 r  datapath/regfile_i_19/O
                         net (fo=16, routed)          1.210     5.314    <hidden>
    SLICE_X20Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.467 r  <hidden>
                         net (fo=5, routed)           1.042     6.509    datapath/alu/arithmetic_unit/dpo[3]
    SLICE_X14Y8          LUT5 (Prop_lut5_I0_O)        0.331     6.840 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.661     7.501    datapath/alu/arithmetic_unit/i___1_carry__0_i_3_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.625 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.625    datapath/alu/arithmetic_unit/i___1_carry__0_i_7_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.175 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.175    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.289 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.289    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.524 f  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/O[0]
                         net (fo=7, routed)           0.678     9.202    datapath/alu/arithmetic_unit/i___1_carry__2_i_8_0[0]
    SLICE_X21Y8          LUT6 (Prop_lut6_I2_O)        0.299     9.501 r  datapath/alu/arithmetic_unit/romh_insn_i_2/O
                         net (fo=32, routed)          0.675    10.175    datapath/alu/arithmetic_unit/_loaded_reg
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.299 r  datapath/alu/arithmetic_unit/_i12_pre[11]_i_1/O
                         net (fo=14, routed)          0.650    10.949    datapath/alu/arithmetic_unit/E[0]
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.073 r  datapath/alu/arithmetic_unit/regfile_i_21/O
                         net (fo=32, routed)          0.803    11.876    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.501    18.670    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>
                         clock pessimism              0.588    19.258    
                         clock uncertainty           -0.080    19.178    
    SLICE_X20Y7          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.645    <hidden>
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  6.768    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.508ns  (logic 4.632ns (37.032%)  route 7.876ns (62.968%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.726    -0.632    <hidden>
    RAMB18_X0Y3          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.822 r  <hidden>
                         net (fo=7, routed)           2.158     3.980    datapath/_insn[5]
    SLICE_X16Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.104 r  datapath/regfile_i_19/O
                         net (fo=16, routed)          1.210     5.314    <hidden>
    SLICE_X20Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.467 r  <hidden>
                         net (fo=5, routed)           1.042     6.509    datapath/alu/arithmetic_unit/dpo[3]
    SLICE_X14Y8          LUT5 (Prop_lut5_I0_O)        0.331     6.840 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.661     7.501    datapath/alu/arithmetic_unit/i___1_carry__0_i_3_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.625 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.625    datapath/alu/arithmetic_unit/i___1_carry__0_i_7_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.175 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.175    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.289 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.289    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.524 f  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/O[0]
                         net (fo=7, routed)           0.678     9.202    datapath/alu/arithmetic_unit/i___1_carry__2_i_8_0[0]
    SLICE_X21Y8          LUT6 (Prop_lut6_I2_O)        0.299     9.501 r  datapath/alu/arithmetic_unit/romh_insn_i_2/O
                         net (fo=32, routed)          0.675    10.175    datapath/alu/arithmetic_unit/_loaded_reg
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.299 r  datapath/alu/arithmetic_unit/_i12_pre[11]_i_1/O
                         net (fo=14, routed)          0.650    10.949    datapath/alu/arithmetic_unit/E[0]
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.073 r  datapath/alu/arithmetic_unit/regfile_i_21/O
                         net (fo=32, routed)          0.803    11.876    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.501    18.670    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>
                         clock pessimism              0.588    19.258    
                         clock uncertainty           -0.080    19.178    
    SLICE_X20Y7          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.645    <hidden>
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  6.768    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.508ns  (logic 4.632ns (37.032%)  route 7.876ns (62.968%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.726    -0.632    <hidden>
    RAMB18_X0Y3          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.822 r  <hidden>
                         net (fo=7, routed)           2.158     3.980    datapath/_insn[5]
    SLICE_X16Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.104 r  datapath/regfile_i_19/O
                         net (fo=16, routed)          1.210     5.314    <hidden>
    SLICE_X20Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.467 r  <hidden>
                         net (fo=5, routed)           1.042     6.509    datapath/alu/arithmetic_unit/dpo[3]
    SLICE_X14Y8          LUT5 (Prop_lut5_I0_O)        0.331     6.840 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.661     7.501    datapath/alu/arithmetic_unit/i___1_carry__0_i_3_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.625 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.625    datapath/alu/arithmetic_unit/i___1_carry__0_i_7_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.175 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.175    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.289 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.289    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.524 f  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/O[0]
                         net (fo=7, routed)           0.678     9.202    datapath/alu/arithmetic_unit/i___1_carry__2_i_8_0[0]
    SLICE_X21Y8          LUT6 (Prop_lut6_I2_O)        0.299     9.501 r  datapath/alu/arithmetic_unit/romh_insn_i_2/O
                         net (fo=32, routed)          0.675    10.175    datapath/alu/arithmetic_unit/_loaded_reg
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.299 r  datapath/alu/arithmetic_unit/_i12_pre[11]_i_1/O
                         net (fo=14, routed)          0.650    10.949    datapath/alu/arithmetic_unit/E[0]
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.073 r  datapath/alu/arithmetic_unit/regfile_i_21/O
                         net (fo=32, routed)          0.803    11.876    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.501    18.670    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>
                         clock pessimism              0.588    19.258    
                         clock uncertainty           -0.080    19.178    
    SLICE_X20Y7          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.645    <hidden>
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  6.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 controlunit/_int_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controlunit/o_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.909%)  route 0.228ns (64.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.562    -0.498    controlunit/clk_out1
    SLICE_X22Y4          FDRE                                         r  controlunit/_int_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y4          FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  controlunit/_int_next_reg[2]/Q
                         net (fo=10, routed)          0.228    -0.142    controlunit/_int_next_reg_n_0_[2]
    SLICE_X20Y4          FDRE                                         r  controlunit/o_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.832    -0.731    controlunit/clk_out1
    SLICE_X20Y4          FDRE                                         r  controlunit/o_int_reg[2]/C
                         clock pessimism              0.498    -0.233    
    SLICE_X20Y4          FDRE (Hold_fdre_C_D)        -0.001    -0.234    controlunit/o_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 controlunit/_int_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controlunit/o_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.897%)  route 0.239ns (65.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.562    -0.498    controlunit/clk_out1
    SLICE_X22Y4          FDRE                                         r  controlunit/_int_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y4          FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  controlunit/_int_next_reg[1]/Q
                         net (fo=11, routed)          0.239    -0.132    controlunit/_int_next_reg_n_0_[1]
    SLICE_X20Y4          FDRE                                         r  controlunit/o_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.832    -0.731    controlunit/clk_out1
    SLICE_X20Y4          FDRE                                         r  controlunit/o_int_reg[1]/C
                         clock pessimism              0.498    -0.233    
    SLICE_X20Y4          FDRE (Hold_fdre_C_D)         0.005    -0.228    controlunit/o_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 controlunit/_int_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controlunit/o_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.070%)  route 0.299ns (67.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.562    -0.498    controlunit/clk_out1
    SLICE_X22Y4          FDRE                                         r  controlunit/_int_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  controlunit/_int_next_reg[4]/Q
                         net (fo=6, routed)           0.299    -0.059    controlunit/_int_next_reg_n_0_[4]
    SLICE_X20Y4          FDRE                                         r  controlunit/o_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.832    -0.731    controlunit/clk_out1
    SLICE_X20Y4          FDRE                                         r  controlunit/o_int_reg[4]/C
                         clock pessimism              0.498    -0.233    
    SLICE_X20Y4          FDRE (Hold_fdre_C_D)         0.063    -0.170    controlunit/o_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 datapath/timer/_cnt_init_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/timer/_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.564    -0.496    datapath/timer/clk_out1
    SLICE_X35Y8          FDRE                                         r  datapath/timer/_cnt_init_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  datapath/timer/_cnt_init_reg_reg[5]/Q
                         net (fo=2, routed)           0.067    -0.288    datapath/timer/_cnt_init_reg__0[5]
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.045    -0.243 r  datapath/timer/_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    datapath/timer/_cnt__0[5]
    SLICE_X34Y8          FDRE                                         r  datapath/timer/_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.833    -0.730    datapath/timer/clk_out1
    SLICE_X34Y8          FDRE                                         r  datapath/timer/_cnt_reg[5]/C
                         clock pessimism              0.246    -0.483    
    SLICE_X34Y8          FDRE (Hold_fdre_C_D)         0.120    -0.363    datapath/timer/_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 datapath/i2c/_i2c_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/i2c/saved_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.563    -0.497    datapath/i2c/clk_out1
    SLICE_X30Y11         FDRE                                         r  datapath/i2c/_i2c_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  datapath/i2c/_i2c_data_reg[11]/Q
                         net (fo=1, routed)           0.052    -0.281    datapath/i2c/p_0_in__0[3]
    SLICE_X31Y11         FDRE                                         r  datapath/i2c/saved_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.831    -0.732    datapath/i2c/clk_out1
    SLICE_X31Y11         FDRE                                         r  datapath/i2c/saved_data_reg[3]/C
                         clock pessimism              0.247    -0.484    
    SLICE_X31Y11         FDRE (Hold_fdre_C_D)         0.047    -0.437    datapath/i2c/saved_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 datapath/i2c/_i2c_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/i2c/saved_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.590    -0.470    datapath/i2c/clk_out1
    SLICE_X36Y10         FDRE                                         r  datapath/i2c/_i2c_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  datapath/i2c/_i2c_data_reg[2]/Q
                         net (fo=1, routed)           0.104    -0.226    datapath/i2c/_i2c_data_reg_n_0_[2]
    SLICE_X38Y10         FDRE                                         r  datapath/i2c/saved_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.859    -0.704    datapath/i2c/clk_out1
    SLICE_X38Y10         FDRE                                         r  datapath/i2c/saved_addr_reg[2]/C
                         clock pessimism              0.249    -0.454    
    SLICE_X38Y10         FDRE (Hold_fdre_C_D)         0.059    -0.395    datapath/i2c/saved_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 controlunit/_int_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controlunit/_int_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.227ns (40.425%)  route 0.335ns (59.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.562    -0.498    controlunit/clk_out1
    SLICE_X22Y4          FDRE                                         r  controlunit/_int_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y4          FDRE (Prop_fdre_C_Q)         0.128    -0.370 f  controlunit/_int_next_reg[1]/Q
                         net (fo=11, routed)          0.335    -0.036    controlunit/_int_next_reg_n_0_[1]
    SLICE_X20Y5          LUT6 (Prop_lut6_I3_O)        0.099     0.063 r  controlunit/_int_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.063    controlunit/_int_index[1]_i_1_n_0
    SLICE_X20Y5          FDRE                                         r  controlunit/_int_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.832    -0.731    controlunit/clk_out1
    SLICE_X20Y5          FDRE                                         r  controlunit/_int_index_reg[1]/C
                         clock pessimism              0.498    -0.233    
    SLICE_X20Y5          FDRE (Hold_fdre_C_D)         0.120    -0.113    controlunit/_int_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 datapath/i2c/_i2c_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/i2c/saved_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.590    -0.470    datapath/i2c/clk_out1
    SLICE_X36Y10         FDRE                                         r  datapath/i2c/_i2c_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  datapath/i2c/_i2c_data_reg[0]/Q
                         net (fo=1, routed)           0.121    -0.208    datapath/i2c/_i2c_data_reg_n_0_[0]
    SLICE_X36Y11         FDRE                                         r  datapath/i2c/saved_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.859    -0.704    datapath/i2c/clk_out1
    SLICE_X36Y11         FDRE                                         r  datapath/i2c/saved_addr_reg[0]/C
                         clock pessimism              0.249    -0.454    
    SLICE_X36Y11         FDRE (Hold_fdre_C_D)         0.070    -0.384    datapath/i2c/saved_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 datapath/_return_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/_IR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.565    -0.495    datapath/clk_out1
    SLICE_X15Y5          FDRE                                         r  datapath/_return_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  datapath/_return_addr_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.258    datapath/alu/arithmetic_unit/_IR_reg[15]_3[0]
    SLICE_X14Y5          LUT6 (Prop_lut6_I5_O)        0.045    -0.213 r  datapath/alu/arithmetic_unit/_IR[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    datapath/p_1_in[0]
    SLICE_X14Y5          FDRE                                         r  datapath/_IR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.833    -0.730    datapath/clk_out1
    SLICE_X14Y5          FDRE                                         r  datapath/_IR_reg[0]/C
                         clock pessimism              0.247    -0.482    
    SLICE_X14Y5          FDRE (Hold_fdre_C_D)         0.091    -0.391    datapath/_IR_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 datapath/uart/receive_uart/_shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/uart/_sbuf_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.285%)  route 0.134ns (48.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.565    -0.495    datapath/uart/receive_uart/clk_out1
    SLICE_X33Y5          FDRE                                         r  datapath/uart/receive_uart/_shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  datapath/uart/receive_uart/_shift_reg_reg[7]/Q
                         net (fo=1, routed)           0.134    -0.220    datapath/uart/_shift_reg[7]
    SLICE_X30Y5          FDRE                                         r  datapath/uart/_sbuf_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.833    -0.730    datapath/uart/clk_out1
    SLICE_X30Y5          FDRE                                         r  datapath/uart/_sbuf_rx_reg[7]/C
                         clock pessimism              0.269    -0.460    
    SLICE_X30Y5          FDRE (Hold_fdre_C_D)         0.059    -0.401    datapath/uart/_sbuf_rx_reg[7]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y2      <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y2      <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y3      <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y3      <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y2      <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y2      <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y3      <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y3      <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   u_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y9      <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y9      <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y9      <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y9      <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y9      <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y9      <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y9      <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y9      <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y9      <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y9      <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y9      <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y9      <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y9      <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y9      <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y9      <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y9      <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y9      <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y9      <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y9      <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y9      <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_clk
  To Clock:  clk_out1_clk_wiz_0

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_par_i[1]
                            (input port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.155ns  (logic 1.736ns (24.266%)  route 5.418ns (75.734%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  0.000     0.000    
    K19                                               0.000     0.000 r  i_par_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_par_i[1]
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  i_par_i_IBUF[1]_inst/O
                         net (fo=3, routed)           3.705     5.193    datapath/uart/i_par_i_IBUF[1]
    SLICE_X27Y7          LUT6 (Prop_lut6_I1_O)        0.124     5.317 f  datapath/uart/regfile_i_69/O
                         net (fo=1, routed)           1.216     6.534    datapath/alu/arithmetic_unit/_cnt_init_reg_reg[15]_9
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.658 r  datapath/alu/arithmetic_unit/regfile_i_15/O
                         net (fo=2, routed)           0.497     7.155    <hidden>
    SLICE_X16Y8          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.502    -1.329    <hidden>
    SLICE_X16Y8          RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 i_par_i[1]
                            (input port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.155ns  (logic 1.736ns (24.266%)  route 5.418ns (75.734%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  0.000     0.000    
    K19                                               0.000     0.000 r  i_par_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_par_i[1]
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  i_par_i_IBUF[1]_inst/O
                         net (fo=3, routed)           3.705     5.193    datapath/uart/i_par_i_IBUF[1]
    SLICE_X27Y7          LUT6 (Prop_lut6_I1_O)        0.124     5.317 f  datapath/uart/regfile_i_69/O
                         net (fo=1, routed)           1.216     6.534    datapath/alu/arithmetic_unit/_cnt_init_reg_reg[15]_9
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.658 r  datapath/alu/arithmetic_unit/regfile_i_15/O
                         net (fo=2, routed)           0.497     7.155    <hidden>
    SLICE_X16Y8          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.502    -1.329    <hidden>
    SLICE_X16Y8          RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 i_par_i[2]
                            (input port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.502ns  (logic 1.813ns (27.883%)  route 4.689ns (72.117%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T11                                               0.000     0.000 r  i_par_i[2] (IN)
                         net (fo=0)                   0.000     0.000    i_par_i[2]
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  i_par_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.011     4.576    datapath/i2c/i_par_i_IBUF[0]
    SLICE_X28Y8          LUT6 (Prop_lut6_I2_O)        0.124     4.700 r  datapath/i2c/regfile_i_64/O
                         net (fo=1, routed)           1.172     5.873    datapath/alu/arithmetic_unit/_cnt_init_reg_reg[15]_10
    SLICE_X22Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.997 r  datapath/alu/arithmetic_unit/regfile_i_14/O
                         net (fo=2, routed)           0.506     6.502    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.501    -1.330    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 i_par_i[2]
                            (input port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.475ns  (logic 1.813ns (28.002%)  route 4.662ns (71.998%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T11                                               0.000     0.000 r  i_par_i[2] (IN)
                         net (fo=0)                   0.000     0.000    i_par_i[2]
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  i_par_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.011     4.576    datapath/i2c/i_par_i_IBUF[0]
    SLICE_X28Y8          LUT6 (Prop_lut6_I2_O)        0.124     4.700 r  datapath/i2c/regfile_i_64/O
                         net (fo=1, routed)           1.172     5.873    datapath/alu/arithmetic_unit/_cnt_init_reg_reg[15]_10
    SLICE_X22Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.997 r  datapath/alu/arithmetic_unit/regfile_i_14/O
                         net (fo=2, routed)           0.478     6.475    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.501    -1.330    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 i_par_i[0]
                            (input port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.328ns  (logic 1.815ns (28.682%)  route 4.513ns (71.318%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  0.000     0.000    
    Y16                                               0.000     0.000 r  i_par_i[0] (IN)
                         net (fo=0)                   0.000     0.000    i_par_i[0]
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  i_par_i_IBUF[0]_inst/O
                         net (fo=3, routed)           2.515     4.082    datapath/uart/i_par_i_IBUF[0]
    SLICE_X26Y7          LUT6 (Prop_lut6_I4_O)        0.124     4.206 f  datapath/uart/regfile_i_74/O
                         net (fo=1, routed)           1.179     5.384    datapath/alu/arithmetic_unit/_cnt_init_reg_reg[15]_8
    SLICE_X21Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.508 r  datapath/alu/arithmetic_unit/regfile_i_16/O
                         net (fo=2, routed)           0.820     6.328    <hidden>
    SLICE_X16Y9          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.501    -1.330    <hidden>
    SLICE_X16Y9          RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 i_par_i[0]
                            (input port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.139ns  (logic 1.815ns (29.566%)  route 4.324ns (70.434%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  0.000     0.000    
    Y16                                               0.000     0.000 r  i_par_i[0] (IN)
                         net (fo=0)                   0.000     0.000    i_par_i[0]
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  i_par_i_IBUF[0]_inst/O
                         net (fo=3, routed)           2.515     4.082    datapath/uart/i_par_i_IBUF[0]
    SLICE_X26Y7          LUT6 (Prop_lut6_I4_O)        0.124     4.206 f  datapath/uart/regfile_i_74/O
                         net (fo=1, routed)           1.179     5.384    datapath/alu/arithmetic_unit/_cnt_init_reg_reg[15]_8
    SLICE_X21Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.508 r  datapath/alu/arithmetic_unit/regfile_i_16/O
                         net (fo=2, routed)           0.631     6.139    <hidden>
    SLICE_X16Y9          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.501    -1.330    <hidden>
    SLICE_X16Y9          RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 i_par_i[7]
                            (input port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.861ns  (logic 1.799ns (30.697%)  route 4.062ns (69.303%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U12                                               0.000     0.000 r  i_par_i[7] (IN)
                         net (fo=0)                   0.000     0.000    i_par_i[7]
    U12                  IBUF (Prop_ibuf_I_O)         1.551     1.551 r  i_par_i_IBUF[7]_inst/O
                         net (fo=1, routed)           2.531     4.082    datapath/i2c/i_par_i_IBUF[3]
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.206 r  datapath/i2c/regfile_i_52/O
                         net (fo=1, routed)           1.065     5.271    datapath/alu/arithmetic_unit/_cnt_init_reg_reg[15]_13
    SLICE_X22Y8          LUT6 (Prop_lut6_I5_O)        0.124     5.395 r  datapath/alu/arithmetic_unit/regfile_i_9/O
                         net (fo=2, routed)           0.466     5.861    <hidden>
    SLICE_X20Y8          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.501    -1.330    <hidden>
    SLICE_X20Y8          RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 i_par_i[7]
                            (input port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.861ns  (logic 1.799ns (30.697%)  route 4.062ns (69.303%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U12                                               0.000     0.000 r  i_par_i[7] (IN)
                         net (fo=0)                   0.000     0.000    i_par_i[7]
    U12                  IBUF (Prop_ibuf_I_O)         1.551     1.551 r  i_par_i_IBUF[7]_inst/O
                         net (fo=1, routed)           2.531     4.082    datapath/i2c/i_par_i_IBUF[3]
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.206 r  datapath/i2c/regfile_i_52/O
                         net (fo=1, routed)           1.065     5.271    datapath/alu/arithmetic_unit/_cnt_init_reg_reg[15]_13
    SLICE_X22Y8          LUT6 (Prop_lut6_I5_O)        0.124     5.395 r  datapath/alu/arithmetic_unit/regfile_i_9/O
                         net (fo=2, routed)           0.466     5.861    <hidden>
    SLICE_X20Y8          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.501    -1.330    <hidden>
    SLICE_X20Y8          RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 i_par_i[4]
                            (input port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.664ns  (logic 1.831ns (32.323%)  route 3.833ns (67.677%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  0.000     0.000    
    W14                                               0.000     0.000 r  i_par_i[4] (IN)
                         net (fo=0)                   0.000     0.000    i_par_i[4]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  i_par_i_IBUF[4]_inst/O
                         net (fo=1, routed)           2.319     3.902    datapath/uart/i_par_i_IBUF[2]
    SLICE_X26Y8          LUT6 (Prop_lut6_I2_O)        0.124     4.026 r  datapath/uart/regfile_i_58/O
                         net (fo=1, routed)           1.034     5.060    datapath/alu/arithmetic_unit/_cnt_init_reg_reg[15]_2
    SLICE_X23Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.184 r  datapath/alu/arithmetic_unit/regfile_i_12/O
                         net (fo=2, routed)           0.480     5.664    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.501    -1.330    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 i_par_i[4]
                            (input port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.664ns  (logic 1.831ns (32.323%)  route 3.833ns (67.677%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  0.000     0.000    
    W14                                               0.000     0.000 r  i_par_i[4] (IN)
                         net (fo=0)                   0.000     0.000    i_par_i[4]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  i_par_i_IBUF[4]_inst/O
                         net (fo=1, routed)           2.319     3.902    datapath/uart/i_par_i_IBUF[2]
    SLICE_X26Y8          LUT6 (Prop_lut6_I2_O)        0.124     4.026 r  datapath/uart/regfile_i_58/O
                         net (fo=1, routed)           1.034     5.060    datapath/alu/arithmetic_unit/_cnt_init_reg_reg[15]_2
    SLICE_X23Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.184 r  datapath/alu/arithmetic_unit/regfile_i_12/O
                         net (fo=2, routed)           0.480     5.664    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.501    -1.330    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rst
                            (input port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            _rst_sync_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.458ns  (logic 0.341ns (23.356%)  route 1.117ns (76.644%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  i_rst_IBUF_inst/O
                         net (fo=2, routed)           0.431     0.726    i_rst_IBUF
    SLICE_X43Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.771 r  _rst_sync[2]_i_1/O
                         net (fo=3, routed)           0.687     1.458    _rst_sync[2]_i_1_n_0
    SLICE_X33Y10         FDSE                                         r  _rst_sync_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.831    -0.732    _clk50
    SLICE_X33Y10         FDSE                                         r  _rst_sync_reg[0]/C

Slack:                    inf
  Source:                 i_rst
                            (input port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            _rst_sync_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.458ns  (logic 0.341ns (23.356%)  route 1.117ns (76.644%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  i_rst_IBUF_inst/O
                         net (fo=2, routed)           0.431     0.726    i_rst_IBUF
    SLICE_X43Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.771 r  _rst_sync[2]_i_1/O
                         net (fo=3, routed)           0.687     1.458    _rst_sync[2]_i_1_n_0
    SLICE_X33Y10         FDSE                                         r  _rst_sync_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.831    -0.732    _clk50
    SLICE_X33Y10         FDSE                                         r  _rst_sync_reg[1]/C

Slack:                    inf
  Source:                 i_rst
                            (input port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            _rst_sync_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.341ns (21.907%)  route 1.214ns (78.093%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  i_rst_IBUF_inst/O
                         net (fo=2, routed)           0.431     0.726    i_rst_IBUF
    SLICE_X43Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.771 r  _rst_sync[2]_i_1/O
                         net (fo=3, routed)           0.783     1.554    _rst_sync[2]_i_1_n_0
    SLICE_X29Y10         FDSE                                         r  _rst_sync_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.831    -0.732    _clk50
    SLICE_X29Y10         FDSE                                         r  _rst_sync_reg[2]/C

Slack:                    inf
  Source:                 i_par_i[0]
                            (input port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/par/last_bit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.595ns  (logic 0.334ns (20.939%)  route 1.261ns (79.061%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  0.000     0.000    
    Y16                                               0.000     0.000 r  i_par_i[0] (IN)
                         net (fo=0)                   0.000     0.000    i_par_i[0]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  i_par_i_IBUF[0]_inst/O
                         net (fo=3, routed)           1.261     1.595    datapath/par/i_par_i_IBUF[0]
    SLICE_X25Y4          FDRE                                         r  datapath/par/last_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.830    -0.733    datapath/par/clk_out1
    SLICE_X25Y4          FDRE                                         r  datapath/par/last_bit_reg[0]/C

Slack:                    inf
  Source:                 i_par_i[0]
                            (input port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/par/o_int_req_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.719ns  (logic 0.379ns (22.047%)  route 1.340ns (77.953%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  0.000     0.000    
    Y16                                               0.000     0.000 r  i_par_i[0] (IN)
                         net (fo=0)                   0.000     0.000    i_par_i[0]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  i_par_i_IBUF[0]_inst/O
                         net (fo=3, routed)           1.340     1.674    datapath/par/i_par_i_IBUF[0]
    SLICE_X25Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.719 r  datapath/par/o_int_req[0]_i_1/O
                         net (fo=1, routed)           0.000     1.719    datapath/par/p_2_out[0]
    SLICE_X25Y4          FDRE                                         r  datapath/par/o_int_req_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.830    -0.733    datapath/par/clk_out1
    SLICE_X25Y4          FDRE                                         r  datapath/par/o_int_req_reg[0]/C

Slack:                    inf
  Source:                 i_par_i[1]
                            (input port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/par/last_bit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.874ns  (logic 0.256ns (13.653%)  route 1.618ns (86.347%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  0.000     0.000    
    K19                                               0.000     0.000 r  i_par_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_par_i[1]
    K19                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  i_par_i_IBUF[1]_inst/O
                         net (fo=3, routed)           1.618     1.874    datapath/par/i_par_i_IBUF[1]
    SLICE_X23Y5          FDRE                                         r  datapath/par/last_bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.830    -0.733    datapath/par/clk_out1
    SLICE_X23Y5          FDRE                                         r  datapath/par/last_bit_reg[1]/C

Slack:                    inf
  Source:                 i_par_i[5]
                            (input port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.897ns  (logic 0.442ns (23.310%)  route 1.455ns (76.690%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  0.000     0.000    
    Y14                                               0.000     0.000 r  i_par_i[5] (IN)
                         net (fo=0)                   0.000     0.000    i_par_i[5]
    Y14                  IBUF (Prop_ibuf_I_O)         0.352     0.352 r  i_par_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.963     1.315    datapath/i2c/i_par_i_IBUF[2]
    SLICE_X28Y8          LUT6 (Prop_lut6_I2_O)        0.045     1.360 r  datapath/i2c/regfile_i_56/O
                         net (fo=1, routed)           0.364     1.723    datapath/alu/arithmetic_unit/_cnt_init_reg_reg[15]_5
    SLICE_X22Y7          LUT6 (Prop_lut6_I0_O)        0.045     1.768 r  datapath/alu/arithmetic_unit/regfile_i_11/O
                         net (fo=2, routed)           0.128     1.897    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.831    -0.732    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 i_par_i[5]
                            (input port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.897ns  (logic 0.442ns (23.310%)  route 1.455ns (76.690%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  0.000     0.000    
    Y14                                               0.000     0.000 r  i_par_i[5] (IN)
                         net (fo=0)                   0.000     0.000    i_par_i[5]
    Y14                  IBUF (Prop_ibuf_I_O)         0.352     0.352 r  i_par_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.963     1.315    datapath/i2c/i_par_i_IBUF[2]
    SLICE_X28Y8          LUT6 (Prop_lut6_I2_O)        0.045     1.360 r  datapath/i2c/regfile_i_56/O
                         net (fo=1, routed)           0.364     1.723    datapath/alu/arithmetic_unit/_cnt_init_reg_reg[15]_5
    SLICE_X22Y7          LUT6 (Prop_lut6_I0_O)        0.045     1.768 r  datapath/alu/arithmetic_unit/regfile_i_11/O
                         net (fo=2, routed)           0.128     1.897    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.831    -0.732    <hidden>
    SLICE_X20Y7          RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 i_par_i[6]
                            (input port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.905ns  (logic 0.399ns (20.945%)  route 1.506ns (79.055%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T12                                               0.000     0.000 r  i_par_i[6] (IN)
                         net (fo=0)                   0.000     0.000    i_par_i[6]
    T12                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  i_par_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.957     1.266    datapath/uart/i_par_i_IBUF[3]
    SLICE_X27Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.311 r  datapath/uart/regfile_i_53/O
                         net (fo=1, routed)           0.397     1.708    datapath/alu/arithmetic_unit/_cnt_init_reg_reg[15]_11
    SLICE_X22Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.753 r  datapath/alu/arithmetic_unit/regfile_i_10/O
                         net (fo=2, routed)           0.152     1.905    <hidden>
    SLICE_X20Y8          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.831    -0.732    <hidden>
    SLICE_X20Y8          RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 i_par_i[1]
                            (input port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/par/o_int_req_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.301ns (15.527%)  route 1.637ns (84.473%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  0.000     0.000    
    K19                                               0.000     0.000 r  i_par_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_par_i[1]
    K19                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  i_par_i_IBUF[1]_inst/O
                         net (fo=3, routed)           1.637     1.893    datapath/par/i_par_i_IBUF[1]
    SLICE_X23Y5          LUT2 (Prop_lut2_I0_O)        0.045     1.938 r  datapath/par/o_int_req[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.938    datapath/par/p_2_out[1]
    SLICE_X23Y5          FDRE                                         r  datapath/par/o_int_req_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.830    -0.733    datapath/par/clk_out1
    SLICE_X23Y5          FDRE                                         r  datapath/par/o_int_req_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  i_clk

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/par/o_o_8bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_par_o[1]
                            (output port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.111ns  (logic 3.995ns (56.181%)  route 3.116ns (43.819%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.753    -0.605    datapath/par/clk_out1
    SLICE_X37Y9          FDRE                                         r  datapath/par/o_o_8bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.149 r  datapath/par/o_o_8bits_reg[1]/Q
                         net (fo=1, routed)           3.116     2.967    o_par_o_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539     6.506 r  o_par_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.506    o_par_o[1]
    M15                                                               r  o_par_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/par/o_o_8bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_par_o[0]
                            (output port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.998ns  (logic 3.987ns (56.973%)  route 3.011ns (43.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.753    -0.605    datapath/par/clk_out1
    SLICE_X37Y9          FDRE                                         r  datapath/par/o_o_8bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.149 r  datapath/par/o_o_8bits_reg[0]/Q
                         net (fo=1, routed)           3.011     2.862    o_par_o_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     6.393 r  o_par_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.393    o_par_o[0]
    M14                                                               r  o_par_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/par/o_o_8bits_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_par_o[3]
                            (output port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.704ns  (logic 4.023ns (60.009%)  route 2.681ns (39.991%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.753    -0.605    datapath/par/clk_out1
    SLICE_X36Y9          FDRE                                         r  datapath/par/o_o_8bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.149 r  datapath/par/o_o_8bits_reg[3]/Q
                         net (fo=1, routed)           2.681     2.532    o_par_o_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         3.567     6.099 r  o_par_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.099    o_par_o[3]
    R14                                                               r  o_par_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/par/o_o_8bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_par_o[2]
                            (output port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.587ns  (logic 4.028ns (61.152%)  route 2.559ns (38.848%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.753    -0.605    datapath/par/clk_out1
    SLICE_X36Y9          FDRE                                         r  datapath/par/o_o_8bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.149 r  datapath/par/o_o_8bits_reg[2]/Q
                         net (fo=1, routed)           2.559     2.410    o_par_o_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         3.572     5.982 r  o_par_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.982    o_par_o[2]
    P14                                                               r  o_par_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/par/o_o_8bits_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_par_o[4]
                            (output port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.541ns  (logic 4.072ns (62.255%)  route 2.469ns (37.745%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.753    -0.605    datapath/par/clk_out1
    SLICE_X36Y9          FDRE                                         r  datapath/par/o_o_8bits_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.149 r  datapath/par/o_o_8bits_reg[4]/Q
                         net (fo=1, routed)           2.469     2.320    o_par_o_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.616     5.935 r  o_par_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.935    o_par_o[4]
    U14                                                               r  o_par_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/par/o_o_8bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_par_o[5]
                            (output port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.520ns  (logic 4.068ns (62.388%)  route 2.452ns (37.612%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.753    -0.605    datapath/par/clk_out1
    SLICE_X36Y9          FDRE                                         r  datapath/par/o_o_8bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.149 r  datapath/par/o_o_8bits_reg[5]/Q
                         net (fo=1, routed)           2.452     2.303    o_par_o_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.612     5.915 r  o_par_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.915    o_par_o[5]
    U15                                                               r  o_par_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/par/o_o_8bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_par_o[6]
                            (output port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.810ns  (logic 3.987ns (68.620%)  route 1.823ns (31.380%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.754    -0.604    datapath/par/clk_out1
    SLICE_X36Y7          FDRE                                         r  datapath/par/o_o_8bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.148 r  datapath/par/o_o_8bits_reg[6]/Q
                         net (fo=1, routed)           1.823     1.675    o_par_o_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         3.531     5.205 r  o_par_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.205    o_par_o[6]
    V17                                                               r  o_par_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/par/o_o_8bits_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_par_o[7]
                            (output port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.800ns  (logic 3.983ns (68.674%)  route 1.817ns (31.326%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.754    -0.604    datapath/par/clk_out1
    SLICE_X36Y7          FDRE                                         r  datapath/par/o_o_8bits_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.148 r  datapath/par/o_o_8bits_reg[7]/Q
                         net (fo=1, routed)           1.817     1.669    o_par_o_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         3.527     5.196 r  o_par_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.196    o_par_o[7]
    V18                                                               r  o_par_o[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/par/o_o_8bits_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_par_o[7]
                            (output port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.369ns (78.369%)  route 0.378ns (21.631%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.591    -0.469    datapath/par/clk_out1
    SLICE_X36Y7          FDRE                                         r  datapath/par/o_o_8bits_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  datapath/par/o_o_8bits_reg[7]/Q
                         net (fo=1, routed)           0.378     0.049    o_par_o_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         1.228     1.277 r  o_par_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.277    o_par_o[7]
    V18                                                               r  o_par_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/par/o_o_8bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_par_o[6]
                            (output port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.372ns (78.089%)  route 0.385ns (21.911%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.591    -0.469    datapath/par/clk_out1
    SLICE_X36Y7          FDRE                                         r  datapath/par/o_o_8bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  datapath/par/o_o_8bits_reg[6]/Q
                         net (fo=1, routed)           0.385     0.057    o_par_o_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         1.231     1.288 r  o_par_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.288    o_par_o[6]
    V17                                                               r  o_par_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/par/o_o_8bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_par_o[2]
                            (output port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.414ns (67.425%)  route 0.683ns (32.575%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.591    -0.469    datapath/par/clk_out1
    SLICE_X36Y9          FDRE                                         r  datapath/par/o_o_8bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  datapath/par/o_o_8bits_reg[2]/Q
                         net (fo=1, routed)           0.683     0.355    o_par_o_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         1.273     1.627 r  o_par_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.627    o_par_o[2]
    P14                                                               r  o_par_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/par/o_o_8bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_par_o[5]
                            (output port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.453ns (68.653%)  route 0.663ns (31.347%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.591    -0.469    datapath/par/clk_out1
    SLICE_X36Y9          FDRE                                         r  datapath/par/o_o_8bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  datapath/par/o_o_8bits_reg[5]/Q
                         net (fo=1, routed)           0.663     0.335    o_par_o_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.312     1.647 r  o_par_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.647    o_par_o[5]
    U15                                                               r  o_par_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/par/o_o_8bits_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_par_o[4]
                            (output port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.457ns (68.732%)  route 0.663ns (31.268%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.591    -0.469    datapath/par/clk_out1
    SLICE_X36Y9          FDRE                                         r  datapath/par/o_o_8bits_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  datapath/par/o_o_8bits_reg[4]/Q
                         net (fo=1, routed)           0.663     0.334    o_par_o_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         1.316     1.650 r  o_par_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.650    o_par_o[4]
    U14                                                               r  o_par_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/par/o_o_8bits_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_par_o[3]
                            (output port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.409ns (64.154%)  route 0.787ns (35.846%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.591    -0.469    datapath/par/clk_out1
    SLICE_X36Y9          FDRE                                         r  datapath/par/o_o_8bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  datapath/par/o_o_8bits_reg[3]/Q
                         net (fo=1, routed)           0.787     0.459    o_par_o_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         1.268     1.727 r  o_par_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.727    o_par_o[3]
    R14                                                               r  o_par_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/par/o_o_8bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_par_o[0]
                            (output port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.373ns (61.154%)  route 0.872ns (38.846%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.591    -0.469    datapath/par/clk_out1
    SLICE_X37Y9          FDRE                                         r  datapath/par/o_o_8bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  datapath/par/o_o_8bits_reg[0]/Q
                         net (fo=1, routed)           0.872     0.544    o_par_o_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     1.776 r  o_par_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.776    o_par_o[0]
    M14                                                               r  o_par_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/par/o_o_8bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_par_o[1]
                            (output port clocked by i_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.381ns (58.714%)  route 0.971ns (41.286%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.591    -0.469    datapath/par/clk_out1
    SLICE_X37Y9          FDRE                                         r  datapath/par/o_o_8bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  datapath/par/o_o_8bits_reg[1]/Q
                         net (fo=1, routed)           0.971     0.643    o_par_o_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     1.883 r  o_par_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.883    o_par_o[1]
    M15                                                               r  o_par_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/i2c/i2c_scl_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.755ns  (logic 4.154ns (53.562%)  route 3.601ns (46.438%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.672    -0.686    datapath/i2c/clk_out1
    SLICE_X33Y13         FDRE                                         r  datapath/i2c/i2c_scl_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.230 f  datapath/i2c/i2c_scl_enable_reg/Q
                         net (fo=2, routed)           0.630     0.400    datapath/i2c/i2c_scl_enable_reg_n_0
    SLICE_X33Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.524 r  datapath/i2c/o_i2c_scl_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.971     3.495    o_i2c_scl_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.574     7.069 r  o_i2c_scl_OBUF_inst/O
                         net (fo=0)                   0.000     7.069    o_i2c_scl
    V13                                                               r  o_i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/i2c/write_enable_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 4.113ns (62.089%)  route 2.511ns (37.911%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.672    -0.686    datapath/i2c/clk_out1
    SLICE_X34Y13         FDSE                                         r  datapath/i2c/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDSE (Prop_fdse_C_Q)         0.518    -0.168 f  datapath/i2c/write_enable_reg/Q
                         net (fo=2, routed)           2.511     2.343    o_i2c_sda_IOBUF_inst/T
    U17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.595     5.938 r  o_i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.938    o_i2c_sda
    U17                                                               r  o_i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/uart/transmit_uart/o_tx_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_tx_line
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.288ns  (logic 3.968ns (63.108%)  route 2.320ns (36.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.676    -0.682    datapath/uart/transmit_uart/clk_out1
    SLICE_X27Y4          FDSE                                         r  datapath/uart/transmit_uart/o_tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDSE (Prop_fdse_C_Q)         0.456    -0.226 r  datapath/uart/transmit_uart/o_tx_out_reg/Q
                         net (fo=1, routed)           2.320     2.094    o_tx_line_OBUF
    T17                  OBUF (Prop_obuf_I_O)         3.512     5.606 r  o_tx_line_OBUF_inst/O
                         net (fo=0)                   0.000     5.606    o_tx_line
    T17                                                               r  o_tx_line (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/uart/transmit_uart/o_tx_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_tx_line
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.355ns (67.342%)  route 0.657ns (32.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.565    -0.495    datapath/uart/transmit_uart/clk_out1
    SLICE_X27Y4          FDSE                                         r  datapath/uart/transmit_uart/o_tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDSE (Prop_fdse_C_Q)         0.141    -0.354 r  datapath/uart/transmit_uart/o_tx_out_reg/Q
                         net (fo=1, routed)           0.657     0.302    o_tx_line_OBUF
    T17                  OBUF (Prop_obuf_I_O)         1.214     1.516 r  o_tx_line_OBUF_inst/O
                         net (fo=0)                   0.000     1.516    o_tx_line
    T17                                                               r  o_tx_line (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/i2c/write_enable_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 0.988ns (48.951%)  route 1.030ns (51.049%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.561    -0.499    datapath/i2c/clk_out1
    SLICE_X34Y13         FDSE                                         r  datapath/i2c/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDSE (Prop_fdse_C_Q)         0.164    -0.335 r  datapath/i2c/write_enable_reg/Q
                         net (fo=2, routed)           1.030     0.695    o_i2c_sda_IOBUF_inst/T
    U17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.519 r  o_i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.519    o_i2c_sda
    U17                                                               r  o_i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/i2c/i2c_clk_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.483ns (59.371%)  route 1.015ns (40.629%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.561    -0.499    datapath/i2c/clk_out1
    SLICE_X32Y13         FDSE                                         r  datapath/i2c/i2c_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDSE (Prop_fdse_C_Q)         0.164    -0.335 r  datapath/i2c/i2c_clk_reg/Q
                         net (fo=2, routed)           0.060    -0.275    datapath/i2c/i2c_clk
    SLICE_X33Y13         LUT2 (Prop_lut2_I1_O)        0.045    -0.230 r  datapath/i2c/o_i2c_scl_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.955     0.725    o_i2c_scl_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.274     1.999 r  o_i2c_scl_OBUF_inst/O
                         net (fo=0)                   0.000     1.999    o_i2c_scl
    V13                                                               r  o_i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rx_line
                            (input port)
  Destination:            datapath/uart/receive_uart/_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.933ns  (logic 1.808ns (30.474%)  route 4.125ns (69.526%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  i_rx_line (IN)
                         net (fo=0)                   0.000     0.000    i_rx_line
    Y17                  IBUF (Prop_ibuf_I_O)         1.560     1.560 r  i_rx_line_IBUF_inst/O
                         net (fo=13, routed)          2.782     4.342    datapath/uart/receive_uart/i_rx_line_IBUF
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124     4.466 f  datapath/uart/receive_uart/_counter[15]_i_4/O
                         net (fo=11, routed)          1.344     5.809    datapath/uart/receive_uart/_counter[15]_i_4_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.124     5.933 r  datapath/uart/receive_uart/_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     5.933    datapath/uart/receive_uart/_counter[0]_i_1_n_0
    SLICE_X33Y1          FDRE                                         r  datapath/uart/receive_uart/_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.504    -1.327    datapath/uart/receive_uart/clk_out1
    SLICE_X33Y1          FDRE                                         r  datapath/uart/receive_uart/_counter_reg[0]/C

Slack:                    inf
  Source:                 i_rx_line
                            (input port)
  Destination:            datapath/uart/receive_uart/_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.807ns  (logic 1.808ns (31.138%)  route 3.999ns (68.862%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  i_rx_line (IN)
                         net (fo=0)                   0.000     0.000    i_rx_line
    Y17                  IBUF (Prop_ibuf_I_O)         1.560     1.560 f  i_rx_line_IBUF_inst/O
                         net (fo=13, routed)          2.782     4.342    datapath/uart/receive_uart/i_rx_line_IBUF
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124     4.466 r  datapath/uart/receive_uart/_counter[15]_i_4/O
                         net (fo=11, routed)          0.830     5.296    datapath/uart/receive_uart/_counter[15]_i_4_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.420 r  datapath/uart/receive_uart/_counter[15]_i_1/O
                         net (fo=6, routed)           0.387     5.807    datapath/uart/receive_uart/_counter[15]_i_1_n_0
    SLICE_X35Y4          FDRE                                         r  datapath/uart/receive_uart/_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.503    -1.328    datapath/uart/receive_uart/clk_out1
    SLICE_X35Y4          FDRE                                         r  datapath/uart/receive_uart/_counter_reg[10]/C

Slack:                    inf
  Source:                 i_rx_line
                            (input port)
  Destination:            datapath/uart/receive_uart/_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.807ns  (logic 1.808ns (31.138%)  route 3.999ns (68.862%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  i_rx_line (IN)
                         net (fo=0)                   0.000     0.000    i_rx_line
    Y17                  IBUF (Prop_ibuf_I_O)         1.560     1.560 f  i_rx_line_IBUF_inst/O
                         net (fo=13, routed)          2.782     4.342    datapath/uart/receive_uart/i_rx_line_IBUF
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124     4.466 r  datapath/uart/receive_uart/_counter[15]_i_4/O
                         net (fo=11, routed)          0.830     5.296    datapath/uart/receive_uart/_counter[15]_i_4_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.420 r  datapath/uart/receive_uart/_counter[15]_i_1/O
                         net (fo=6, routed)           0.387     5.807    datapath/uart/receive_uart/_counter[15]_i_1_n_0
    SLICE_X35Y4          FDRE                                         r  datapath/uart/receive_uart/_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.503    -1.328    datapath/uart/receive_uart/clk_out1
    SLICE_X35Y4          FDRE                                         r  datapath/uart/receive_uart/_counter_reg[11]/C

Slack:                    inf
  Source:                 i_rx_line
                            (input port)
  Destination:            datapath/uart/receive_uart/_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.807ns  (logic 1.808ns (31.138%)  route 3.999ns (68.862%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  i_rx_line (IN)
                         net (fo=0)                   0.000     0.000    i_rx_line
    Y17                  IBUF (Prop_ibuf_I_O)         1.560     1.560 f  i_rx_line_IBUF_inst/O
                         net (fo=13, routed)          2.782     4.342    datapath/uart/receive_uart/i_rx_line_IBUF
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124     4.466 r  datapath/uart/receive_uart/_counter[15]_i_4/O
                         net (fo=11, routed)          0.830     5.296    datapath/uart/receive_uart/_counter[15]_i_4_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.420 r  datapath/uart/receive_uart/_counter[15]_i_1/O
                         net (fo=6, routed)           0.387     5.807    datapath/uart/receive_uart/_counter[15]_i_1_n_0
    SLICE_X35Y4          FDRE                                         r  datapath/uart/receive_uart/_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.503    -1.328    datapath/uart/receive_uart/clk_out1
    SLICE_X35Y4          FDRE                                         r  datapath/uart/receive_uart/_counter_reg[12]/C

Slack:                    inf
  Source:                 i_rx_line
                            (input port)
  Destination:            datapath/uart/receive_uart/_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.807ns  (logic 1.808ns (31.138%)  route 3.999ns (68.862%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  i_rx_line (IN)
                         net (fo=0)                   0.000     0.000    i_rx_line
    Y17                  IBUF (Prop_ibuf_I_O)         1.560     1.560 f  i_rx_line_IBUF_inst/O
                         net (fo=13, routed)          2.782     4.342    datapath/uart/receive_uart/i_rx_line_IBUF
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124     4.466 r  datapath/uart/receive_uart/_counter[15]_i_4/O
                         net (fo=11, routed)          0.830     5.296    datapath/uart/receive_uart/_counter[15]_i_4_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.420 r  datapath/uart/receive_uart/_counter[15]_i_1/O
                         net (fo=6, routed)           0.387     5.807    datapath/uart/receive_uart/_counter[15]_i_1_n_0
    SLICE_X35Y4          FDRE                                         r  datapath/uart/receive_uart/_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.503    -1.328    datapath/uart/receive_uart/clk_out1
    SLICE_X35Y4          FDRE                                         r  datapath/uart/receive_uart/_counter_reg[13]/C

Slack:                    inf
  Source:                 i_rx_line
                            (input port)
  Destination:            datapath/uart/receive_uart/_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.807ns  (logic 1.808ns (31.138%)  route 3.999ns (68.862%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  i_rx_line (IN)
                         net (fo=0)                   0.000     0.000    i_rx_line
    Y17                  IBUF (Prop_ibuf_I_O)         1.560     1.560 f  i_rx_line_IBUF_inst/O
                         net (fo=13, routed)          2.782     4.342    datapath/uart/receive_uart/i_rx_line_IBUF
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124     4.466 r  datapath/uart/receive_uart/_counter[15]_i_4/O
                         net (fo=11, routed)          0.830     5.296    datapath/uart/receive_uart/_counter[15]_i_4_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.420 r  datapath/uart/receive_uart/_counter[15]_i_1/O
                         net (fo=6, routed)           0.387     5.807    datapath/uart/receive_uart/_counter[15]_i_1_n_0
    SLICE_X35Y4          FDRE                                         r  datapath/uart/receive_uart/_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.503    -1.328    datapath/uart/receive_uart/clk_out1
    SLICE_X35Y4          FDRE                                         r  datapath/uart/receive_uart/_counter_reg[14]/C

Slack:                    inf
  Source:                 i_rx_line
                            (input port)
  Destination:            datapath/uart/receive_uart/_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.807ns  (logic 1.808ns (31.138%)  route 3.999ns (68.862%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  i_rx_line (IN)
                         net (fo=0)                   0.000     0.000    i_rx_line
    Y17                  IBUF (Prop_ibuf_I_O)         1.560     1.560 f  i_rx_line_IBUF_inst/O
                         net (fo=13, routed)          2.782     4.342    datapath/uart/receive_uart/i_rx_line_IBUF
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124     4.466 r  datapath/uart/receive_uart/_counter[15]_i_4/O
                         net (fo=11, routed)          0.830     5.296    datapath/uart/receive_uart/_counter[15]_i_4_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.420 r  datapath/uart/receive_uart/_counter[15]_i_1/O
                         net (fo=6, routed)           0.387     5.807    datapath/uart/receive_uart/_counter[15]_i_1_n_0
    SLICE_X35Y4          FDRE                                         r  datapath/uart/receive_uart/_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.503    -1.328    datapath/uart/receive_uart/clk_out1
    SLICE_X35Y4          FDRE                                         r  datapath/uart/receive_uart/_counter_reg[15]/C

Slack:                    inf
  Source:                 i_rx_line
                            (input port)
  Destination:            datapath/uart/receive_uart/_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.788ns  (logic 1.808ns (31.240%)  route 3.980ns (68.760%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  i_rx_line (IN)
                         net (fo=0)                   0.000     0.000    i_rx_line
    Y17                  IBUF (Prop_ibuf_I_O)         1.560     1.560 r  i_rx_line_IBUF_inst/O
                         net (fo=13, routed)          2.782     4.342    datapath/uart/receive_uart/i_rx_line_IBUF
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124     4.466 f  datapath/uart/receive_uart/_counter[15]_i_4/O
                         net (fo=11, routed)          1.198     5.664    datapath/uart/receive_uart/_counter[15]_i_4_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I0_O)        0.124     5.788 r  datapath/uart/receive_uart/_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     5.788    datapath/uart/receive_uart/_counter[4]_i_1_n_0
    SLICE_X35Y1          FDRE                                         r  datapath/uart/receive_uart/_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.504    -1.327    datapath/uart/receive_uart/clk_out1
    SLICE_X35Y1          FDRE                                         r  datapath/uart/receive_uart/_counter_reg[4]/C

Slack:                    inf
  Source:                 i_rx_line
                            (input port)
  Destination:            datapath/uart/receive_uart/_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.786ns  (logic 1.808ns (31.251%)  route 3.978ns (68.749%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  i_rx_line (IN)
                         net (fo=0)                   0.000     0.000    i_rx_line
    Y17                  IBUF (Prop_ibuf_I_O)         1.560     1.560 r  i_rx_line_IBUF_inst/O
                         net (fo=13, routed)          2.782     4.342    datapath/uart/receive_uart/i_rx_line_IBUF
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124     4.466 f  datapath/uart/receive_uart/_counter[15]_i_4/O
                         net (fo=11, routed)          1.196     5.662    datapath/uart/receive_uart/_counter[15]_i_4_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I0_O)        0.124     5.786 r  datapath/uart/receive_uart/_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     5.786    datapath/uart/receive_uart/_counter[3]_i_1_n_0
    SLICE_X35Y1          FDRE                                         r  datapath/uart/receive_uart/_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.504    -1.327    datapath/uart/receive_uart/clk_out1
    SLICE_X35Y1          FDRE                                         r  datapath/uart/receive_uart/_counter_reg[3]/C

Slack:                    inf
  Source:                 i_rx_line
                            (input port)
  Destination:            datapath/uart/receive_uart/_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.611ns  (logic 1.808ns (32.226%)  route 3.803ns (67.774%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  i_rx_line (IN)
                         net (fo=0)                   0.000     0.000    i_rx_line
    Y17                  IBUF (Prop_ibuf_I_O)         1.560     1.560 r  i_rx_line_IBUF_inst/O
                         net (fo=13, routed)          2.782     4.342    datapath/uart/receive_uart/i_rx_line_IBUF
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124     4.466 f  datapath/uart/receive_uart/_counter[15]_i_4/O
                         net (fo=11, routed)          1.021     5.487    datapath/uart/receive_uart/_counter[15]_i_4_n_0
    SLICE_X35Y2          LUT6 (Prop_lut6_I0_O)        0.124     5.611 r  datapath/uart/receive_uart/_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     5.611    datapath/uart/receive_uart/_counter[8]_i_1_n_0
    SLICE_X35Y2          FDRE                                         r  datapath/uart/receive_uart/_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         1.504    -1.327    datapath/uart/receive_uart/clk_out1
    SLICE_X35Y2          FDRE                                         r  datapath/uart/receive_uart/_counter_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rx_line
                            (input port)
  Destination:            datapath/uart/receive_uart/_shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.327ns (29.798%)  route 0.771ns (70.202%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  i_rx_line (IN)
                         net (fo=0)                   0.000     0.000    i_rx_line
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 r  i_rx_line_IBUF_inst/O
                         net (fo=13, routed)          0.771     1.098    datapath/uart/receive_uart/i_rx_line_IBUF
    SLICE_X34Y6          FDRE                                         r  datapath/uart/receive_uart/_shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.834    -0.729    datapath/uart/receive_uart/clk_out1
    SLICE_X34Y6          FDRE                                         r  datapath/uart/receive_uart/_shift_reg_reg[4]/C

Slack:                    inf
  Source:                 o_i2c_sda
                            (input port)
  Destination:            datapath/i2c/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.337ns (29.006%)  route 0.826ns (70.994%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  o_i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_i2c_sda_IOBUF_inst/IO
    U17                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  o_i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=21, routed)          0.826     1.118    datapath/i2c/o_i2c_sda_IBUF
    SLICE_X33Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.163 r  datapath/i2c/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.163    datapath/i2c/state[1]_i_1_n_0
    SLICE_X33Y12         FDRE                                         r  datapath/i2c/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.829    -0.734    datapath/i2c/clk_out1
    SLICE_X33Y12         FDRE                                         r  datapath/i2c/state_reg[1]/C

Slack:                    inf
  Source:                 i_rx_line
                            (input port)
  Destination:            datapath/uart/receive_uart/_shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.327ns (26.134%)  route 0.925ns (73.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  i_rx_line (IN)
                         net (fo=0)                   0.000     0.000    i_rx_line
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 r  i_rx_line_IBUF_inst/O
                         net (fo=13, routed)          0.925     1.252    datapath/uart/receive_uart/i_rx_line_IBUF
    SLICE_X32Y5          FDRE                                         r  datapath/uart/receive_uart/_shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.833    -0.730    datapath/uart/receive_uart/clk_out1
    SLICE_X32Y5          FDRE                                         r  datapath/uart/receive_uart/_shift_reg_reg[2]/C

Slack:                    inf
  Source:                 i_rx_line
                            (input port)
  Destination:            datapath/uart/receive_uart/_shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.327ns (26.134%)  route 0.925ns (73.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  i_rx_line (IN)
                         net (fo=0)                   0.000     0.000    i_rx_line
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 r  i_rx_line_IBUF_inst/O
                         net (fo=13, routed)          0.925     1.252    datapath/uart/receive_uart/i_rx_line_IBUF
    SLICE_X33Y5          FDRE                                         r  datapath/uart/receive_uart/_shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.833    -0.730    datapath/uart/receive_uart/clk_out1
    SLICE_X33Y5          FDRE                                         r  datapath/uart/receive_uart/_shift_reg_reg[7]/C

Slack:                    inf
  Source:                 i_rx_line
                            (input port)
  Destination:            datapath/uart/receive_uart/_state_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.372ns (28.831%)  route 0.919ns (71.169%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  i_rx_line (IN)
                         net (fo=0)                   0.000     0.000    i_rx_line
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 f  i_rx_line_IBUF_inst/O
                         net (fo=13, routed)          0.919     1.246    datapath/uart/receive_uart/i_rx_line_IBUF
    SLICE_X34Y5          LUT5 (Prop_lut5_I2_O)        0.045     1.291 r  datapath/uart/receive_uart/_state_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     1.291    datapath/uart/receive_uart/_state_rx[1]_i_1_n_0
    SLICE_X34Y5          FDRE                                         r  datapath/uart/receive_uart/_state_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.834    -0.729    datapath/uart/receive_uart/clk_out1
    SLICE_X34Y5          FDRE                                         r  datapath/uart/receive_uart/_state_rx_reg[1]/C

Slack:                    inf
  Source:                 i_rx_line
                            (input port)
  Destination:            datapath/uart/receive_uart/_shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.324ns  (logic 0.327ns (24.717%)  route 0.996ns (75.283%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  i_rx_line (IN)
                         net (fo=0)                   0.000     0.000    i_rx_line
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 r  i_rx_line_IBUF_inst/O
                         net (fo=13, routed)          0.996     1.324    datapath/uart/receive_uart/i_rx_line_IBUF
    SLICE_X33Y6          FDRE                                         r  datapath/uart/receive_uart/_shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.833    -0.730    datapath/uart/receive_uart/clk_out1
    SLICE_X33Y6          FDRE                                         r  datapath/uart/receive_uart/_shift_reg_reg[5]/C

Slack:                    inf
  Source:                 o_i2c_sda
                            (input port)
  Destination:            datapath/i2c/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.337ns (25.325%)  route 0.995ns (74.675%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  o_i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_i2c_sda_IOBUF_inst/IO
    U17                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  o_i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=21, routed)          0.995     1.287    datapath/i2c/o_i2c_sda_IBUF
    SLICE_X33Y12         LUT5 (Prop_lut5_I1_O)        0.045     1.332 r  datapath/i2c/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.332    datapath/i2c/state[2]_i_1_n_0
    SLICE_X33Y12         FDRE                                         r  datapath/i2c/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.829    -0.734    datapath/i2c/clk_out1
    SLICE_X33Y12         FDRE                                         r  datapath/i2c/state_reg[2]/C

Slack:                    inf
  Source:                 o_i2c_sda
                            (input port)
  Destination:            datapath/i2c/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.337ns (25.325%)  route 0.995ns (74.675%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  o_i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_i2c_sda_IOBUF_inst/IO
    U17                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  o_i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=21, routed)          0.995     1.287    datapath/i2c/o_i2c_sda_IBUF
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.045     1.332 r  datapath/i2c/state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.332    datapath/i2c/state[3]_i_2_n_0
    SLICE_X33Y12         FDRE                                         r  datapath/i2c/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.829    -0.734    datapath/i2c/clk_out1
    SLICE_X33Y12         FDRE                                         r  datapath/i2c/state_reg[3]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            _rst_sync_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.045ns (3.351%)  route 1.298ns (96.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.611     0.611    _locked
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.045     0.656 r  _rst_sync[2]_i_1/O
                         net (fo=3, routed)           0.687     1.343    _rst_sync[2]_i_1_n_0
    SLICE_X33Y10         FDSE                                         r  _rst_sync_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.831    -0.732    _clk50
    SLICE_X33Y10         FDSE                                         r  _rst_sync_reg[0]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            _rst_sync_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.045ns (3.351%)  route 1.298ns (96.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.611     0.611    _locked
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.045     0.656 r  _rst_sync[2]_i_1/O
                         net (fo=3, routed)           0.687     1.343    _rst_sync[2]_i_1_n_0
    SLICE_X33Y10         FDSE                                         r  _rst_sync_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=372, routed)         0.831    -0.732    _clk50
    SLICE_X33Y10         FDSE                                         r  _rst_sync_reg[1]/C





