INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lic9/Desktop/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/div8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div8
