$date
    Sun Oct 17 02:14:33 2021
$end
$version
    MyHDL 0.11
$end
$timescale
    1ns
$end

$scope module testbench $end
$var reg 1 ! bit_out $end
$var reg 1 " enable $end
$var reg 1 # reset $end
$var reg 3 $ HGF $end
$var reg 5 % EDCBA $end
$var reg 1 & bit_in $end
$var reg 1 ' clock $end
$scope module newBit0 $end
$var reg 1 ' clock $end
$var reg 1 # reset $end
$var reg 1 & bit_in $end
$var reg 1 " enable $end
$upscope $end
$scope module convert8b10b0 $end
$var reg 1 ' clock $end
$var reg 1 # reset $end
$var reg 1 ! bit_out $end
$var reg 5 % EDCBA $end
$var reg 3 $ HGF $end
$var reg 1 & bit_in $end
$var reg 3 ( i $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
0!
1"
1#
b000 $
b00000 %
0&
0'
b000 (
$end
#5
1'
b001 (
#10
0'
#15
1'
b010 (
1&
#20
0'
#25
1'
b100 $
b011 (
#30
0'
#35
1'
b00001 %
b100 (
0&
#40
0'
#45
1'
1&
b101 (
#50
0'
#55
1'
b00101 %
b110 (
#60
0'
#65
1'
b01101 %
b111 (
#70
0'
#75
1'
b11101 %
b000 (
#80
0'
