
*** Running vivado
    with args -log design_1_auto_pc_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_pc_2.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_auto_pc_2.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 345.516 ; gain = 135.750
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [c:/Users/caos1/Desktop/Tesis/Vivado/NGrover64/NGrover64.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' [c:/Users/caos1/Desktop/Tesis/Vivado/NGrover64/NGrover64.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' (1#1) [c:/Users/caos1/Desktop/Tesis/Vivado/NGrover64/NGrover64.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_2' (2#1) [c:/Users/caos1/Desktop/Tesis/Vivado/NGrover64/NGrover64.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 463.086 ; gain = 253.320
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 463.086 ; gain = 253.320
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.405 . Memory (MB): peak = 604.090 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 604.090 ; gain = 394.324
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 604.090 ; gain = 394.324
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 604.090 ; gain = 394.324
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 604.090 ; gain = 394.324
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 604.090 ; gain = 394.324
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:01:53 . Memory (MB): peak = 635.570 ; gain = 425.805
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:53 . Memory (MB): peak = 635.570 ; gain = 425.805
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:01:54 . Memory (MB): peak = 646.164 ; gain = 436.398
Finished IO Insertion : Time (s): cpu = 00:01:48 ; elapsed = 00:01:54 . Memory (MB): peak = 646.164 ; gain = 436.398
Finished Renaming Generated Instances : Time (s): cpu = 00:01:48 ; elapsed = 00:01:54 . Memory (MB): peak = 646.164 ; gain = 436.398
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:48 ; elapsed = 00:01:55 . Memory (MB): peak = 646.164 ; gain = 436.398
Finished Renaming Generated Ports : Time (s): cpu = 00:01:48 ; elapsed = 00:01:55 . Memory (MB): peak = 646.164 ; gain = 436.398
Finished Handling Custom Attributes : Time (s): cpu = 00:01:48 ; elapsed = 00:01:55 . Memory (MB): peak = 646.164 ; gain = 436.398
Finished Renaming Generated Nets : Time (s): cpu = 00:01:48 ; elapsed = 00:01:55 . Memory (MB): peak = 646.164 ; gain = 436.398

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:48 ; elapsed = 00:01:55 . Memory (MB): peak = 646.164 ; gain = 436.398
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:46 . Memory (MB): peak = 678.844 ; gain = 416.520
