#! 
:ivl_version "13.0 (devel)" "(s20221226-513-gef7f0a8f3-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\chits\DOWNLO~1\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\Users\chits\DOWNLO~1\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\chits\DOWNLO~1\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\chits\DOWNLO~1\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\chits\DOWNLO~1\OSS-CA~1\lib\ivl\va_math.vpi";
S_0000017d6c2d8920 .scope module, "mux2" "mux2" 2 11;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "A2";
    .port_info 2 /INPUT 5 "B2";
    .port_info 3 /OUTPUT 5 "mux_out2";
o0000017d6c2d9fc8 .functor BUFZ 1, c4<z>; HiZ drive
L_0000017d6c3398b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017d6c2d6630 .functor XNOR 1, o0000017d6c2d9fc8, L_0000017d6c3398b8, C4<0>, C4<0>;
o0000017d6c2d9ed8 .functor BUFZ 5, c4<zzzzz>; HiZ drive
v0000017d6c277340_0 .net "A2", 4 0, o0000017d6c2d9ed8;  0 drivers
o0000017d6c2d9f08 .functor BUFZ 5, c4<zzzzz>; HiZ drive
v0000017d6c2777a0_0 .net "B2", 4 0, o0000017d6c2d9f08;  0 drivers
v0000017d6c277980_0 .net/2u *"_ivl_0", 0 0, L_0000017d6c3398b8;  1 drivers
v0000017d6c276120_0 .net *"_ivl_2", 0 0, L_0000017d6c2d6630;  1 drivers
v0000017d6c277ac0_0 .net "mux_out2", 4 0, L_0000017d6c329580;  1 drivers
v0000017d6c2778e0_0 .net "sel", 0 0, o0000017d6c2d9fc8;  0 drivers
L_0000017d6c329580 .functor MUXZ 5, o0000017d6c2d9f08, o0000017d6c2d9ed8, L_0000017d6c2d6630, C4<>;
S_0000017d6c2d9d40 .scope module, "top_module_tb" "top_module_tb" 3 4;
 .timescale -9 -12;
v0000017d6c329da0_0 .var "clk", 0 0;
v0000017d6c32a480_0 .var "reset", 0 0;
E_0000017d6c2c69b0 .event posedge, v0000017d6c327570_0;
S_0000017d6c2d5860 .scope module, "DUT" "riscv_single_cycle" 3 9, 4 10 0, S_0000017d6c2d9d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0000017d6c2d6fd0 .functor AND 1, L_0000017d6c328fe0, v0000017d6c277840_0, C4<1>, C4<1>;
v0000017d6c327890_0 .net "Zero", 0 0, v0000017d6c277840_0;  1 drivers
L_0000017d6c339900 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000017d6c327ed0_0 .net/2u *"_ivl_0", 31 0, L_0000017d6c339900;  1 drivers
v0000017d6c327bb0_0 .net *"_ivl_5", 6 0, L_0000017d6c32a520;  1 drivers
L_0000017d6c339948 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000017d6c327cf0_0 .net/2u *"_ivl_6", 6 0, L_0000017d6c339948;  1 drivers
v0000017d6c327f70_0 .net *"_ivl_8", 0 0, L_0000017d6c328fe0;  1 drivers
v0000017d6c328150_0 .net "alu_control", 3 0, v0000017d6c275fe0_0;  1 drivers
v0000017d6c328470_0 .net "alu_out", 31 0, v0000017d6c276760_0;  1 drivers
v0000017d6c328510_0 .net "branch_taken", 0 0, L_0000017d6c2d6fd0;  1 drivers
v0000017d6c3285b0_0 .net "clk", 0 0, v0000017d6c329da0_0;  1 drivers
v0000017d6c328650_0 .net "dmem_we", 0 0, v0000017d6c2769e0_0;  1 drivers
v0000017d6c329080_0 .net "instr_out", 31 0, L_0000017d6c2d69b0;  1 drivers
v0000017d6c329e40_0 .net "mux_out1", 31 0, L_0000017d6c329300;  1 drivers
v0000017d6c329a80_0 .net "pc_next", 31 0, L_0000017d6c32a7a0;  1 drivers
v0000017d6c32a980_0 .net "pc_out", 31 0, v0000017d6c328830_0;  1 drivers
v0000017d6c329bc0_0 .net "pc_plus_4", 31 0, L_0000017d6c3299e0;  1 drivers
v0000017d6c329620_0 .net "pc_target", 31 0, L_0000017d6c329f80;  1 drivers
v0000017d6c32aa20_0 .net "rd", 31 0, L_0000017d6c2d6a20;  1 drivers
v0000017d6c32ae80_0 .net "rd1", 31 0, L_0000017d6c2d6f60;  1 drivers
v0000017d6c32a3e0_0 .net "rd2", 31 0, L_0000017d6c2d7200;  1 drivers
v0000017d6c3298a0_0 .net "reset", 0 0, v0000017d6c32a480_0;  1 drivers
v0000017d6c329440_0 .var "result_to_rf", 31 0;
v0000017d6c329940_0 .net "rf_we", 0 0, v0000017d6c276c60_0;  1 drivers
v0000017d6c32a840_0 .net "se_out", 31 0, v0000017d6c3283d0_0;  1 drivers
v0000017d6c32ab60_0 .net "sel_alu_src_b", 0 0, v0000017d6c277660_0;  1 drivers
v0000017d6c32a2a0_0 .net "sel_ext", 2 0, v0000017d6c2bcc50_0;  1 drivers
v0000017d6c329c60_0 .net "sel_result", 1 0, v0000017d6c2bd010_0;  1 drivers
E_0000017d6c2c7730/0 .event anyedge, v0000017d6c2bd010_0, v0000017d6c276760_0, v0000017d6c328e70_0, v0000017d6c329bc0_0;
E_0000017d6c2c7730/1 .event anyedge, v0000017d6c277ca0_0;
E_0000017d6c2c7730 .event/or E_0000017d6c2c7730/0, E_0000017d6c2c7730/1;
L_0000017d6c3299e0 .arith/sum 32, v0000017d6c328830_0, L_0000017d6c339900;
L_0000017d6c32a520 .part L_0000017d6c2d69b0, 0, 7;
L_0000017d6c328fe0 .cmp/eq 7, L_0000017d6c32a520, L_0000017d6c339948;
L_0000017d6c329f80 .arith/sum 32, v0000017d6c328830_0, v0000017d6c3283d0_0;
L_0000017d6c32a7a0 .functor MUXZ 32, L_0000017d6c3299e0, L_0000017d6c329f80, L_0000017d6c2d6fd0, C4<>;
L_0000017d6c329d00 .part L_0000017d6c2d69b0, 15, 5;
L_0000017d6c329ee0 .part L_0000017d6c2d69b0, 20, 5;
L_0000017d6c3294e0 .part L_0000017d6c2d69b0, 7, 5;
L_0000017d6c3291c0 .part L_0000017d6c2d69b0, 7, 25;
L_0000017d6c329760 .part L_0000017d6c2d69b0, 0, 7;
L_0000017d6c32aac0 .part L_0000017d6c2d69b0, 12, 3;
L_0000017d6c32ac00 .part L_0000017d6c2d69b0, 30, 1;
S_0000017d6c2b4020 .scope module, "ALU_MUX" "mux1" 4 91, 2 2 0, S_0000017d6c2d5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "A1";
    .port_info 2 /INPUT 32 "B1";
    .port_info 3 /OUTPUT 32 "mux_out";
L_0000017d6c339a20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017d6c2d7270 .functor XNOR 1, v0000017d6c277660_0, L_0000017d6c339a20, C4<0>, C4<0>;
v0000017d6c277480_0 .net "A1", 31 0, L_0000017d6c2d7200;  alias, 1 drivers
v0000017d6c277ca0_0 .net "B1", 31 0, v0000017d6c3283d0_0;  alias, 1 drivers
v0000017d6c277520_0 .net/2u *"_ivl_0", 0 0, L_0000017d6c339a20;  1 drivers
v0000017d6c276620_0 .net *"_ivl_2", 0 0, L_0000017d6c2d7270;  1 drivers
v0000017d6c2763a0_0 .net "mux_out", 31 0, L_0000017d6c329300;  alias, 1 drivers
v0000017d6c276440_0 .net "sel", 0 0, v0000017d6c277660_0;  alias, 1 drivers
L_0000017d6c329300 .functor MUXZ 32, v0000017d6c3283d0_0, L_0000017d6c2d7200, L_0000017d6c2d7270, C4<>;
S_0000017d6c2b41b0 .scope module, "ALU_UNIT" "alu" 4 98, 5 1 0, S_0000017d6c2d5860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "alu_out";
    .port_info 4 /OUTPUT 1 "Zero";
v0000017d6c2766c0_0 .net "A", 31 0, L_0000017d6c2d6f60;  alias, 1 drivers
v0000017d6c277a20_0 .net "B", 31 0, L_0000017d6c329300;  alias, 1 drivers
v0000017d6c277840_0 .var "Zero", 0 0;
v0000017d6c276940_0 .net "alu_control", 3 0, v0000017d6c275fe0_0;  alias, 1 drivers
v0000017d6c276760_0 .var "alu_out", 31 0;
E_0000017d6c2c77b0 .event anyedge, v0000017d6c276940_0, v0000017d6c2766c0_0, v0000017d6c2763a0_0, v0000017d6c276760_0;
S_0000017d6c2b4340 .scope module, "CTRL" "controller" 4 115, 6 1 0, S_0000017d6c2d5860;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7_5";
    .port_info 3 /OUTPUT 4 "alu_control";
    .port_info 4 /OUTPUT 3 "sel_ext";
    .port_info 5 /OUTPUT 1 "sel_alu_src_b";
    .port_info 6 /OUTPUT 1 "rf_we";
    .port_info 7 /OUTPUT 1 "dmem_we";
    .port_info 8 /OUTPUT 2 "sel_result";
v0000017d6c275fe0_0 .var "alu_control", 3 0;
v0000017d6c276080_0 .var "alu_op", 1 0;
v0000017d6c2769e0_0 .var "dmem_we", 0 0;
v0000017d6c2764e0_0 .net "funct3", 2 0, L_0000017d6c32aac0;  1 drivers
v0000017d6c276a80_0 .net "funct7_5", 0 0, L_0000017d6c32ac00;  1 drivers
v0000017d6c276bc0_0 .net "opcode", 6 0, L_0000017d6c329760;  1 drivers
v0000017d6c276c60_0 .var "rf_we", 0 0;
v0000017d6c277660_0 .var "sel_alu_src_b", 0 0;
v0000017d6c2bcc50_0 .var "sel_ext", 2 0;
v0000017d6c2bd010_0 .var "sel_result", 1 0;
E_0000017d6c2c83b0 .event anyedge, v0000017d6c276080_0, v0000017d6c276bc0_0, v0000017d6c276a80_0, v0000017d6c2764e0_0;
E_0000017d6c2c8930 .event anyedge, v0000017d6c276bc0_0;
S_0000017d6c29dd90 .scope module, "DM" "data_mem" 4 106, 7 2 0, S_0000017d6c2d5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "wd";
    .port_info 5 /OUTPUT 32 "rd";
L_0000017d6c2d6a20 .functor BUFZ 32, L_0000017d6c32a020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017d6c3279d0_0 .net *"_ivl_0", 31 0, L_0000017d6c32a020;  1 drivers
v0000017d6c328010_0 .net "addr", 31 0, v0000017d6c276760_0;  alias, 1 drivers
v0000017d6c327570_0 .net "clk", 0 0, v0000017d6c329da0_0;  alias, 1 drivers
v0000017d6c328dd0_0 .var/i "k", 31 0;
v0000017d6c3272f0 .array "memory", 31 0, 31 0;
v0000017d6c328e70_0 .net "rd", 31 0, L_0000017d6c2d6a20;  alias, 1 drivers
v0000017d6c327070_0 .net "reset_n", 0 0, v0000017d6c32a480_0;  alias, 1 drivers
v0000017d6c3288d0_0 .net "wd", 31 0, L_0000017d6c2d7200;  alias, 1 drivers
v0000017d6c3280b0_0 .net "we", 0 0, v0000017d6c2769e0_0;  alias, 1 drivers
E_0000017d6c2c8c30/0 .event negedge, v0000017d6c327070_0;
E_0000017d6c2c8c30/1 .event posedge, v0000017d6c327570_0;
E_0000017d6c2c8c30 .event/or E_0000017d6c2c8c30/0, E_0000017d6c2c8c30/1;
L_0000017d6c32a020 .array/port v0000017d6c3272f0, v0000017d6c276760_0;
S_0000017d6c29df20 .scope module, "IM" "instruction_mem" 4 56, 8 1 0, S_0000017d6c2d5860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_address";
    .port_info 1 /OUTPUT 32 "instr_out";
L_0000017d6c2d69b0 .functor BUFZ 32, L_0000017d6c32a160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017d6c328970_0 .net *"_ivl_0", 31 0, L_0000017d6c32a160;  1 drivers
v0000017d6c328a10_0 .net *"_ivl_3", 29 0, L_0000017d6c329b20;  1 drivers
v0000017d6c3281f0_0 .net "instr_out", 31 0, L_0000017d6c2d69b0;  alias, 1 drivers
v0000017d6c328ab0 .array "memory", 31 0, 31 0;
v0000017d6c327930_0 .net "read_address", 31 0, v0000017d6c328830_0;  alias, 1 drivers
L_0000017d6c32a160 .array/port v0000017d6c328ab0, L_0000017d6c329b20;
L_0000017d6c329b20 .part v0000017d6c328830_0, 2, 30;
S_0000017d6c29e0b0 .scope module, "PC" "program_counter" 4 47, 9 2 0, S_0000017d6c2d5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "present_val";
    .port_info 2 /INPUT 1 "load_en";
    .port_info 3 /INPUT 1 "reset_n";
    .port_info 4 /OUTPUT 32 "pc_out";
v0000017d6c3286f0_0 .net "clk", 0 0, v0000017d6c329da0_0;  alias, 1 drivers
v0000017d6c327430_0 .net "load_en", 0 0, L_0000017d6c2d6fd0;  alias, 1 drivers
v0000017d6c328830_0 .var "pc_out", 31 0;
v0000017d6c327c50_0 .net "present_val", 31 0, L_0000017d6c32a7a0;  alias, 1 drivers
v0000017d6c327a70_0 .net "reset_n", 0 0, v0000017d6c32a480_0;  alias, 1 drivers
S_0000017d6c2a7e50 .scope module, "RF" "regfile" 4 73, 10 1 0, S_0000017d6c2d5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "a1";
    .port_info 4 /INPUT 5 "a2";
    .port_info 5 /INPUT 5 "a3";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0000017d6c2d6f60 .functor BUFZ 32, L_0000017d6c329120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017d6c2d7200 .functor BUFZ 32, L_0000017d6c32a200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017d6c327390_0 .net *"_ivl_0", 31 0, L_0000017d6c329120;  1 drivers
v0000017d6c326fd0_0 .net *"_ivl_10", 6 0, L_0000017d6c329260;  1 drivers
L_0000017d6c3399d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017d6c328330_0 .net *"_ivl_13", 1 0, L_0000017d6c3399d8;  1 drivers
v0000017d6c328290_0 .net *"_ivl_2", 6 0, L_0000017d6c3296c0;  1 drivers
L_0000017d6c339990 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017d6c3274d0_0 .net *"_ivl_5", 1 0, L_0000017d6c339990;  1 drivers
v0000017d6c327610_0 .net *"_ivl_8", 31 0, L_0000017d6c32a200;  1 drivers
v0000017d6c3271b0_0 .net "a1", 4 0, L_0000017d6c329d00;  1 drivers
v0000017d6c328b50_0 .net "a2", 4 0, L_0000017d6c329ee0;  1 drivers
v0000017d6c328bf0_0 .net "a3", 4 0, L_0000017d6c3294e0;  1 drivers
v0000017d6c327e30_0 .net "clk", 0 0, v0000017d6c329da0_0;  alias, 1 drivers
v0000017d6c327b10_0 .var/i "k", 31 0;
v0000017d6c328d30_0 .net "rd1", 31 0, L_0000017d6c2d6f60;  alias, 1 drivers
v0000017d6c327250_0 .net "rd2", 31 0, L_0000017d6c2d7200;  alias, 1 drivers
v0000017d6c328c90 .array "registers", 31 0, 31 0;
v0000017d6c327110_0 .net "reset_n", 0 0, v0000017d6c32a480_0;  alias, 1 drivers
v0000017d6c327d90_0 .net "wd", 31 0, v0000017d6c329440_0;  1 drivers
v0000017d6c3276b0_0 .net "we", 0 0, v0000017d6c276c60_0;  alias, 1 drivers
L_0000017d6c329120 .array/port v0000017d6c328c90, L_0000017d6c3296c0;
L_0000017d6c3296c0 .concat [ 5 2 0 0], L_0000017d6c329d00, L_0000017d6c339990;
L_0000017d6c32a200 .array/port v0000017d6c328c90, L_0000017d6c329260;
L_0000017d6c329260 .concat [ 5 2 0 0], L_0000017d6c329ee0, L_0000017d6c3399d8;
S_0000017d6c2a7fe0 .scope module, "SE" "sign_extender" 4 85, 11 1 0, S_0000017d6c2d5860;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "sel_ext";
    .port_info 1 /INPUT 25 "in";
    .port_info 2 /OUTPUT 32 "out";
v0000017d6c327750_0 .net "in", 31 7, L_0000017d6c3291c0;  1 drivers
v0000017d6c3283d0_0 .var "out", 31 0;
v0000017d6c3277f0_0 .net "sel_ext", 2 0, v0000017d6c2bcc50_0;  alias, 1 drivers
E_0000017d6c2c8bb0 .event anyedge, v0000017d6c2bcc50_0, v0000017d6c327750_0;
    .scope S_0000017d6c29e0b0;
T_0 ;
    %wait E_0000017d6c2c8c30;
    %load/vec4 v0000017d6c327a70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017d6c328830_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017d6c327c50_0;
    %assign/vec4 v0000017d6c328830_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000017d6c2a7e50;
T_1 ;
    %wait E_0000017d6c2c8c30;
    %load/vec4 v0000017d6c327110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017d6c327b10_0, 0, 32;
T_1.2 ; Top of for-loop
    %load/vec4 v0000017d6c327b10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017d6c327b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017d6c328c90, 0, 4;
T_1.4 ; for-loop step statement
    %load/vec4 v0000017d6c327b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017d6c327b10_0, 0, 32;
    %jmp T_1.2;
T_1.3 ; for-loop exit label
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017d6c3276b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v0000017d6c327d90_0;
    %load/vec4 v0000017d6c328bf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017d6c328c90, 0, 4;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017d6c2a7fe0;
T_2 ;
    %wait E_0000017d6c2c8bb0;
    %load/vec4 v0000017d6c3277f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017d6c3283d0_0, 0, 32;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0000017d6c327750_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000017d6c327750_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017d6c3283d0_0, 0, 32;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0000017d6c327750_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000017d6c327750_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017d6c327750_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017d6c3283d0_0, 0, 32;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0000017d6c327750_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v0000017d6c327750_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017d6c327750_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017d6c327750_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017d6c327750_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000017d6c3283d0_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0000017d6c327750_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000017d6c3283d0_0, 0, 32;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0000017d6c327750_0;
    %parti/s 1, 24, 6;
    %replicate 11;
    %load/vec4 v0000017d6c327750_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017d6c327750_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017d6c327750_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017d6c327750_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000017d6c3283d0_0, 0, 32;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000017d6c2b41b0;
T_3 ;
    %wait E_0000017d6c2c77b0;
    %load/vec4 v0000017d6c276940_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017d6c276760_0, 0, 32;
    %jmp T_3.12;
T_3.0 ;
    %load/vec4 v0000017d6c2766c0_0;
    %load/vec4 v0000017d6c277a20_0;
    %or;
    %store/vec4 v0000017d6c276760_0, 0, 32;
    %jmp T_3.12;
T_3.1 ;
    %load/vec4 v0000017d6c2766c0_0;
    %load/vec4 v0000017d6c277a20_0;
    %add;
    %store/vec4 v0000017d6c276760_0, 0, 32;
    %jmp T_3.12;
T_3.2 ;
    %load/vec4 v0000017d6c2766c0_0;
    %load/vec4 v0000017d6c277a20_0;
    %xor;
    %store/vec4 v0000017d6c276760_0, 0, 32;
    %jmp T_3.12;
T_3.3 ;
    %load/vec4 v0000017d6c2766c0_0;
    %load/vec4 v0000017d6c277a20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000017d6c276760_0, 0, 32;
    %jmp T_3.12;
T_3.4 ;
    %load/vec4 v0000017d6c2766c0_0;
    %load/vec4 v0000017d6c277a20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000017d6c276760_0, 0, 32;
    %jmp T_3.12;
T_3.5 ;
    %load/vec4 v0000017d6c2766c0_0;
    %load/vec4 v0000017d6c277a20_0;
    %sub;
    %store/vec4 v0000017d6c276760_0, 0, 32;
    %jmp T_3.12;
T_3.6 ;
    %load/vec4 v0000017d6c2766c0_0;
    %load/vec4 v0000017d6c277a20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %store/vec4 v0000017d6c276760_0, 0, 32;
    %jmp T_3.12;
T_3.7 ;
    %load/vec4 v0000017d6c2766c0_0;
    %load/vec4 v0000017d6c277a20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000017d6c276760_0, 0, 32;
    %jmp T_3.12;
T_3.8 ;
    %load/vec4 v0000017d6c2766c0_0;
    %load/vec4 v0000017d6c277a20_0;
    %or;
    %inv;
    %store/vec4 v0000017d6c276760_0, 0, 32;
    %jmp T_3.12;
T_3.9 ;
    %load/vec4 v0000017d6c2766c0_0;
    %load/vec4 v0000017d6c277a20_0;
    %and;
    %store/vec4 v0000017d6c276760_0, 0, 32;
    %jmp T_3.12;
T_3.10 ;
    %load/vec4 v0000017d6c277a20_0;
    %store/vec4 v0000017d6c276760_0, 0, 32;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %load/vec4 v0000017d6c276760_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017d6c277840_0, 0, 1;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017d6c277840_0, 0, 1;
T_3.16 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000017d6c29dd90;
T_4 ;
    %wait E_0000017d6c2c8c30;
    %load/vec4 v0000017d6c327070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017d6c328dd0_0, 0, 32;
T_4.2 ; Top of for-loop
    %load/vec4 v0000017d6c328dd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017d6c328dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017d6c3272f0, 0, 4;
T_4.4 ; for-loop step statement
    %load/vec4 v0000017d6c328dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017d6c328dd0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ; for-loop exit label
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000017d6c3280b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %load/vec4 v0000017d6c3288d0_0;
    %ix/getv 3, v0000017d6c328010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017d6c3272f0, 0, 4;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017d6c2b4340;
T_5 ;
    %wait E_0000017d6c2c8930;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017d6c276080_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017d6c2bcc50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017d6c277660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017d6c276c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017d6c2769e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017d6c2bd010_0, 0, 2;
    %load/vec4 v0000017d6c276bc0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017d6c276080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017d6c276c60_0, 0, 1;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017d6c276080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017d6c277660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017d6c276c60_0, 0, 1;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017d6c276080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017d6c277660_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017d6c2bcc50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017d6c276c60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017d6c2bd010_0, 0, 2;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017d6c276080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017d6c277660_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000017d6c2bcc50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017d6c2769e0_0, 0, 1;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017d6c276080_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000017d6c2bcc50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017d6c277660_0, 0, 1;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017d6c276080_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000017d6c2bcc50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017d6c276c60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017d6c2bd010_0, 0, 2;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000017d6c2bcc50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017d6c276c60_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000017d6c2bd010_0, 0, 2;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000017d6c2b4340;
T_6 ;
    %wait E_0000017d6c2c83b0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %load/vec4 v0000017d6c276080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0000017d6c276bc0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0000017d6c276a80_0;
    %load/vec4 v0000017d6c2764e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.18;
T_6.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.18;
T_6.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.18;
T_6.10 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.18;
T_6.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.18;
T_6.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.18;
T_6.13 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.18;
T_6.14 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.18;
T_6.15 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.18;
T_6.16 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.18;
T_6.18 ;
    %pop/vec4 1;
T_6.7 ;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0000017d6c2764e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.27;
T_6.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.27;
T_6.20 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.27;
T_6.21 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.27;
T_6.22 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.27;
T_6.23 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.27;
T_6.24 ;
    %load/vec4 v0000017d6c276a80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.28, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.29;
T_6.28 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
T_6.29 ;
    %jmp T_6.27;
T_6.25 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.27;
T_6.27 ;
    %pop/vec4 1;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000017d6c275fe0_0, 0, 4;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000017d6c2d5860;
T_7 ;
    %wait E_0000017d6c2c7730;
    %load/vec4 v0000017d6c329c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %load/vec4 v0000017d6c328470_0;
    %store/vec4 v0000017d6c329440_0, 0, 32;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0000017d6c328470_0;
    %store/vec4 v0000017d6c329440_0, 0, 32;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0000017d6c32aa20_0;
    %store/vec4 v0000017d6c329440_0, 0, 32;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0000017d6c329bc0_0;
    %store/vec4 v0000017d6c329440_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0000017d6c32a840_0;
    %store/vec4 v0000017d6c329440_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000017d6c2d9d40;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017d6c329da0_0, 0, 1;
T_8.0 ;
    %delay 5000, 0;
    %load/vec4 v0000017d6c329da0_0;
    %inv;
    %store/vec4 v0000017d6c329da0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000017d6c2d9d40;
T_9 ;
    %vpi_call 3 22 "$dumpfile", "top_module_tb.vcd" {0 0 0};
    %vpi_call 3 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017d6c2d9d40 {0 0 0};
    %vpi_call 3 26 "$readmemh", "instructions.hex", v0000017d6c328ab0 {0 0 0};
    %vpi_call 3 29 "$display", "Loaded instructions:" {0 0 0};
    %vpi_call 3 30 "$display", "mem[0] = %h", &A<v0000017d6c328ab0, 0> {0 0 0};
    %vpi_call 3 31 "$display", "mem[1] = %h", &A<v0000017d6c328ab0, 1> {0 0 0};
    %vpi_call 3 32 "$display", "mem[2] = %h", &A<v0000017d6c328ab0, 2> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017d6c32a480_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017d6c32a480_0, 0, 1;
    %vpi_call 3 40 "$display", "\012After reset:" {0 0 0};
    %vpi_call 3 41 "$display", "mem[0] = %h", &A<v0000017d6c328ab0, 0> {0 0 0};
    %vpi_call 3 42 "$display", "mem[1] = %h", &A<v0000017d6c328ab0, 1> {0 0 0};
    %vpi_call 3 43 "$display", "PC = %h", v0000017d6c32a980_0 {0 0 0};
    %vpi_call 3 45 "$display", "\012=== Starting RISC-V Processor Test ===\012" {0 0 0};
    %pushi/vec4 20, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %vpi_call 3 50 "$display", "PC=%h | Instr=%h | alu_ctrl=%b | alu_out=%h | wd=%h | x1=%d x2=%d x3=%d x4=%d x5=%d", v0000017d6c32a980_0, v0000017d6c329080_0, v0000017d6c328150_0, v0000017d6c328470_0, v0000017d6c329440_0, &A<v0000017d6c328c90, 1>, &A<v0000017d6c328c90, 2>, &A<v0000017d6c328c90, 3>, &A<v0000017d6c328c90, 4>, &A<v0000017d6c328c90, 5> {0 0 0};
    %wait E_0000017d6c2c69b0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %vpi_call 3 57 "$display", "\012=== Final Register State ===" {0 0 0};
    %vpi_call 3 58 "$display", "x1 = %d (Expected: 5)", &A<v0000017d6c328c90, 1> {0 0 0};
    %vpi_call 3 59 "$display", "x2 = %d (Expected: 10)", &A<v0000017d6c328c90, 2> {0 0 0};
    %vpi_call 3 60 "$display", "x3 = %d (Expected: 15)", &A<v0000017d6c328c90, 3> {0 0 0};
    %vpi_call 3 61 "$display", "x4 = %d (Expected: 5)", &A<v0000017d6c328c90, 4> {0 0 0};
    %vpi_call 3 62 "$display", "x5 = %h (Expected: 0)", &A<v0000017d6c328c90, 5> {0 0 0};
    %vpi_call 3 63 "$display", "x6 = %h (Expected: F)", &A<v0000017d6c328c90, 6> {0 0 0};
    %vpi_call 3 64 "$display", "x7 = %d (Expected: 5)", &A<v0000017d6c328c90, 7> {0 0 0};
    %vpi_call 3 65 "$display", "x8 = %d (Expected: 0, should be skipped)", &A<v0000017d6c328c90, 8> {0 0 0};
    %vpi_call 3 66 "$display", "x9 = %d (Expected: 77)", &A<v0000017d6c328c90, 9> {0 0 0};
    %vpi_call 3 68 "$display", "\012=== Memory State ===" {0 0 0};
    %vpi_call 3 69 "$display", "Data Memory[0] = %h (Expected: 00000005)", &A<v0000017d6c3272f0, 0> {0 0 0};
    %vpi_call 3 71 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "./multiplexer.v";
    "top_module_tb.v";
    "./top_module_sc.v";
    "./alu.v";
    "./controller.v";
    "./data_mem.v";
    "./instr_mem.v";
    "./program_counter.v";
    "./reg_file.v";
    "./sign_extender.v";
