{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640932148703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640932148728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 31 11:59:08 2021 " "Processing started: Fri Dec 31 11:59:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640932148728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640932148728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off line_follower -c line_follower " "Command: quartus_map --read_settings_files=on --write_settings_files=off line_follower -c line_follower" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640932148728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640932149847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640932149847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saksham/desktop/eyantraiitb_sm/sm#1153_task2a/adc_control/adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saksham/desktop/eyantraiitb_sm/sm#1153_task2a/adc_control/adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_control " "Found entity 1: adc_control" {  } { { "../SM#1153_Task2A/adc_control/adc_control.v" "" { Text "C:/Users/Saksham/Desktop/EYANTRAIITB_Sm/SM#1153_Task2A/adc_control/adc_control.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640932164246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640932164246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_follower.v 1 1 " "Found 1 design units, including 1 entities, in source file line_follower.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_follower " "Found entity 1: line_follower" {  } { { "line_follower.v" "" { Text "C:/Users/Saksham/Desktop/EYANTRAIITB_Sm/SM#1153_Task4/line_follower.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640932164252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640932164252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adc_control " "Elaborating entity \"adc_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640932164353 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adc_control.v(49) " "Verilog HDL assignment warning at adc_control.v(49): truncated value with size 32 to match size of target (1)" {  } { { "../SM#1153_Task2A/adc_control/adc_control.v" "" { Text "C:/Users/Saksham/Desktop/EYANTRAIITB_Sm/SM#1153_Task2A/adc_control/adc_control.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640932164355 "|adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 adc_control.v(63) " "Verilog HDL assignment warning at adc_control.v(63): truncated value with size 32 to match size of target (5)" {  } { { "../SM#1153_Task2A/adc_control/adc_control.v" "" { Text "C:/Users/Saksham/Desktop/EYANTRAIITB_Sm/SM#1153_Task2A/adc_control/adc_control.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640932164357 "|adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 adc_control.v(78) " "Verilog HDL assignment warning at adc_control.v(78): truncated value with size 32 to match size of target (2)" {  } { { "../SM#1153_Task2A/adc_control/adc_control.v" "" { Text "C:/Users/Saksham/Desktop/EYANTRAIITB_Sm/SM#1153_Task2A/adc_control/adc_control.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640932164357 "|adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 adc_control.v(107) " "Verilog HDL assignment warning at adc_control.v(107): truncated value with size 32 to match size of target (5)" {  } { { "../SM#1153_Task2A/adc_control/adc_control.v" "" { Text "C:/Users/Saksham/Desktop/EYANTRAIITB_Sm/SM#1153_Task2A/adc_control/adc_control.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640932164358 "|adc_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ch6 adc_control.v(33) " "Output port \"ch6\" at adc_control.v(33) has no driver" {  } { { "../SM#1153_Task2A/adc_control/adc_control.v" "" { Text "C:/Users/Saksham/Desktop/EYANTRAIITB_Sm/SM#1153_Task2A/adc_control/adc_control.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640932164362 "|adc_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ch7 adc_control.v(35) " "Output port \"ch7\" at adc_control.v(35) has no driver" {  } { { "../SM#1153_Task2A/adc_control/adc_control.v" "" { Text "C:/Users/Saksham/Desktop/EYANTRAIITB_Sm/SM#1153_Task2A/adc_control/adc_control.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640932164362 "|adc_control"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adc_cs_n GND " "Pin \"adc_cs_n\" is stuck at GND" {  } { { "../SM#1153_Task2A/adc_control/adc_control.v" "" { Text "C:/Users/Saksham/Desktop/EYANTRAIITB_Sm/SM#1153_Task2A/adc_control/adc_control.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640932165052 "|adc_control|adc_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "ch6 GND " "Pin \"ch6\" is stuck at GND" {  } { { "../SM#1153_Task2A/adc_control/adc_control.v" "" { Text "C:/Users/Saksham/Desktop/EYANTRAIITB_Sm/SM#1153_Task2A/adc_control/adc_control.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640932165052 "|adc_control|ch6"} { "Warning" "WMLS_MLS_STUCK_PIN" "ch7 GND " "Pin \"ch7\" is stuck at GND" {  } { { "../SM#1153_Task2A/adc_control/adc_control.v" "" { Text "C:/Users/Saksham/Desktop/EYANTRAIITB_Sm/SM#1153_Task2A/adc_control/adc_control.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640932165052 "|adc_control|ch7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640932165052 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640932165174 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640932166081 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640932166081 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "138 " "Implemented 138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640932166167 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640932166167 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640932166167 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640932166167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640932166192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 31 11:59:26 2021 " "Processing ended: Fri Dec 31 11:59:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640932166192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640932166192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640932166192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640932166192 ""}
