# Liquid Analog Stream

A continuous-time neural network for raw byte streams with "Liquid" dynamics â€“ bridging neural ODEs, SSMs, and analog hardware.

## Features

| Feature                 | Description                                                 |
| ----------------------- | ----------------------------------------------------------- |
| **Raw Byte Ingestion**  | No tokenization â€“ streams bytes (0-255) directly            |
| **Liquid Mamba**        | Input-dependent time-step Î” = f(x) for adaptive "viscosity" |
| **NEON SIMD**           | Sub-microsecond latency (0.14Âµs/byte) on Apple Silicon      |
| **Register-File State** | 2KB state in Flip-Flops for nanosecond latency              |
| **Heat of Thought**     | Live visualization of neural state                          |

## Quick Start

```bash
# Install
pip install -r requirements.txt

# Train
python3 src/train.py

# Interactive chat
python3 src/chat.py

# ðŸ”¥ Live Brain Visualization
python3 src/heat_of_thought.py

# NEON SIMD benchmark
./hardware/benchmark_neon

# Bit-accurate verification
python3 src/bit_accurate_test.py
```

## Architecture

```
Bytes â†’ Embedding â†’ [Liquid Mamba Ã— N] â†’ Output
                         â”‚
                         â””â”€â”€ Î” = sigmoid(f(x)) * (max - min) + min
                              â””â”€â”€ Input-dependent time-step
```

## Project Structure

```
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ model.py              # Liquid Mamba (PyTorch)
â”‚   â”œâ”€â”€ chat.py               # Interactive REPL
â”‚   â”œâ”€â”€ heat_of_thought.py    # Live state visualizer âœ¨
â”‚   â”œâ”€â”€ bit_accurate_test.py  # Python vs C++ verification
â”‚   â””â”€â”€ stateful_inference.py # O(1) per-byte
â”œâ”€â”€ hardware/
â”‚   â”œâ”€â”€ ssm_kernel_neon.cpp   # NEON SIMD kernel âœ¨
â”‚   â”œâ”€â”€ ssm_kernel_fpga.cpp   # Production FPGA kernel
â”‚   â”œâ”€â”€ ssm_kernel_sr.cpp     # Stochastic rounding
â”‚   â””â”€â”€ ssm_axistream.cpp     # AXI-Stream wrapper
â””â”€â”€ neuromorphic/
    â””â”€â”€ spiking_ssm.py        # LIF with refractory
```

## Roadmap

- [x] Phase 1-4: MVS (PyTorch)
- [x] Hardware Emulation (int8 C++)
- [x] LFSR Stochastic Rounding
- [x] Register-File FPGA Kernel
- [x] **NEON SIMD (0.14Âµs/byte)** âœ¨
- [x] **Heat of Thought Demo** âœ¨
- [ ] FPGA synthesis (Vivado)

## Results

| Metric            | Value           |
| ----------------- | --------------- |
| **NEON Latency**  | **0.14Âµs/byte** |
| Bit-Accurate MSE  | 0.00074         |
| Drift Correlation | 0.9998          |
| Saturation        | 0% at 128Ã—16    |
| State per Layer   | 2KB             |

## License

MIT
