# Generated by Yosys 0.8+70 (git sha1 0b9bb85, clang 3.4.2 -fPIC -Os)
autoidx 4957
attribute \keep 1
attribute \src "fwrisc.sv:28"
module \fwrisc
  attribute \src "fwrisc.sv:66"
  wire width 8 $0\cycle_counter[7:0]
  attribute \src "fwrisc.sv:135"
  wire width 32 $0\instr[31:0]
  attribute \src "fwrisc.sv:74"
  wire width 8 $0\instr_counter[7:0]
  attribute \src "fwrisc.sv:135"
  wire width 30 $0\pc[29:0]
  attribute \src "fwrisc.sv:135"
  wire width 5 $0\shift_amt[4:0]
  attribute \src "fwrisc.sv:135"
  wire width 4 $0\state[3:0]
  attribute \src "fwrisc.sv:674"
  wire width 3 $2\alu_op[2:0]
  attribute \src "fwrisc.sv:674"
  wire width 32 $2\alu_op_a[31:0]
  attribute \src "fwrisc.sv:674"
  wire width 32 $2\alu_op_b[31:0]
  attribute \src "fwrisc.sv:346"
  wire width 2 $2\comp_op[1:0]
  wire width 4 $2\csr_addr[5:0]
  wire width 3 $2\exc_code[3:0]
  attribute \src "fwrisc.sv:816"
  wire $2\misaligned_addr[0:0]
  attribute \src "fwrisc.sv:791"
  wire width 30 $2\pc_next[29:0]
  attribute \src "fwrisc.sv:371"
  wire width 6 $2\ra_raddr[5:0]
  attribute \src "fwrisc.sv:371"
  wire width 6 $2\rb_raddr[5:0]
  wire width 5 $2\rd_waddr[5:0]
  attribute \src "fwrisc.sv:553"
  wire width 32 $2\rd_wdata[31:0]
  attribute \src "fwrisc.sv:480"
  wire width 32 $2\read_data_wb[31:0]
  attribute \src "fwrisc.sv:674"
  wire width 3 $3\alu_op[2:0]
  attribute \src "fwrisc.sv:674"
  wire width 32 $3\alu_op_a[31:0]
  attribute \src "fwrisc.sv:674"
  wire width 32 $3\alu_op_b[31:0]
  attribute \src "fwrisc.sv:346"
  wire width 2 $3\comp_op[1:0]
  wire width 4 $3\csr_addr[5:0]
  attribute \src "fwrisc.sv:535"
  wire width 4 $3\exc_code[3:0]
  attribute \src "fwrisc.sv:816"
  wire $3\misaligned_addr[0:0]
  attribute \src "fwrisc.sv:371"
  wire width 6 $3\ra_raddr[5:0]
  attribute \src "fwrisc.sv:371"
  wire width 6 $3\rb_raddr[5:0]
  wire width 5 $3\rd_waddr[5:0]
  attribute \src "fwrisc.sv:553"
  wire width 32 $3\rd_wdata[31:0]
  attribute \src "fwrisc.sv:480"
  wire width 32 $3\read_data_wb[31:0]
  wire $4\alu_op[2:0]
  attribute \src "fwrisc.sv:674"
  wire width 32 $4\alu_op_a[31:0]
  attribute \src "fwrisc.sv:674"
  wire width 32 $4\alu_op_b[31:0]
  attribute \src "fwrisc.sv:371"
  wire width 6 $4\ra_raddr[5:0]
  wire width 5 $4\rb_raddr[5:0]
  attribute \src "fwrisc.sv:371"
  wire width 6 $4\rd_waddr[5:0]
  attribute \src "fwrisc.sv:553"
  wire width 32 $4\rd_wdata[31:0]
  attribute \src "fwrisc.sv:480"
  wire width 32 $4\read_data_wb[31:0]
  attribute \src "fwrisc.sv:674"
  wire width 3 $5\alu_op[2:0]
  attribute \src "fwrisc.sv:674"
  wire width 32 $5\alu_op_a[31:0]
  attribute \src "fwrisc.sv:674"
  wire width 32 $5\alu_op_b[31:0]
  attribute \src "fwrisc.sv:371"
  wire width 6 $5\ra_raddr[5:0]
  attribute \src "fwrisc.sv:371"
  wire width 6 $5\rb_raddr[5:0]
  attribute \src "fwrisc.sv:371"
  wire width 6 $5\rd_waddr[5:0]
  attribute \src "fwrisc.sv:553"
  wire width 32 $5\rd_wdata[31:0]
  attribute \src "fwrisc.sv:480"
  wire width 32 $5\read_data_wb[31:0]
  wire width 2 $6\alu_op[2:0]
  attribute \src "fwrisc.sv:674"
  wire width 32 $6\alu_op_a[31:0]
  attribute \src "fwrisc.sv:371"
  wire width 6 $6\ra_raddr[5:0]
  wire width 5 $6\rb_raddr[5:0]
  attribute \src "fwrisc.sv:371"
  wire width 6 $6\rd_waddr[5:0]
  attribute \src "fwrisc.sv:480"
  wire width 32 $6\read_data_wb[31:0]
  wire $7\alu_op[2:0]
  wire width 5 $7\rb_raddr[5:0]
  attribute \src "fwrisc.sv:371"
  wire width 6 $7\rd_waddr[5:0]
  attribute \src "fwrisc.sv:480"
  wire width 32 $7\read_data_wb[31:0]
  wire width 5 $8\rb_raddr[5:0]
  attribute \src "fwrisc.sv:480"
  wire width 32 $8\read_data_wb[31:0]
  attribute \src "fwrisc.sv:480"
  wire width 32 $9\read_data_wb[31:0]
  wire width 8 $add$fwrisc.sv:70$8_Y
  wire width 8 $add$fwrisc.sv:78$13_Y
  wire $auto$opt_reduce.cc:132:opt_mux$4920
  wire $auto$opt_reduce.cc:132:opt_mux$4922
  wire $auto$opt_reduce.cc:132:opt_mux$4924
  wire $auto$opt_reduce.cc:132:opt_mux$4926
  wire $auto$opt_reduce.cc:132:opt_mux$4928
  wire $auto$opt_reduce.cc:132:opt_mux$4930
  wire $auto$opt_reduce.cc:132:opt_mux$4932
  wire $auto$opt_reduce.cc:132:opt_mux$4934
  wire width 2 $auto$wreduce.cc:347:run$4949
  attribute \src "fwrisc.sv:100"
  wire $eq$fwrisc.sv:100$30_Y
  attribute \src "fwrisc.sv:105"
  wire $eq$fwrisc.sv:105$36_Y
  attribute \src "fwrisc.sv:115"
  wire $eq$fwrisc.sv:115$48_Y
  attribute \src "fwrisc.sv:116"
  wire $eq$fwrisc.sv:116$50_Y
  attribute \src "fwrisc.sv:291"
  wire $eq$fwrisc.sv:291$63_Y
  attribute \src "fwrisc.sv:353"
  wire $eq$fwrisc.sv:353$70_Y
  attribute \src "fwrisc.sv:461"
  wire $eq$fwrisc.sv:461$76_Y
  attribute \src "fwrisc.sv:58"
  wire $eq$fwrisc.sv:58$2_Y
  attribute \src "fwrisc.sv:612"
  wire $eq$fwrisc.sv:612$94_Y
  attribute \src "fwrisc.sv:619"
  wire $eq$fwrisc.sv:619$97_Y
  attribute \src "fwrisc.sv:67"
  wire $eq$fwrisc.sv:67$6_Y
  attribute \src "fwrisc.sv:75"
  wire $eq$fwrisc.sv:75$10_Y
  attribute \src "fwrisc.sv:92"
  wire $eq$fwrisc.sv:92$16_Y
  attribute \src "fwrisc.sv:93"
  wire $eq$fwrisc.sv:93$18_Y
  attribute \src "fwrisc.sv:94"
  wire $eq$fwrisc.sv:94$20_Y
  attribute \src "fwrisc.sv:95"
  wire $eq$fwrisc.sv:95$22_Y
  attribute \src "fwrisc.sv:98"
  wire $eq$fwrisc.sv:98$27_Y
  attribute \src "fwrisc.sv:108"
  wire $logic_and$fwrisc.sv:108$40_Y
  attribute \src "fwrisc.sv:141"
  wire $logic_and$fwrisc.sv:141$53_Y
  attribute \src "fwrisc.sv:193"
  wire $logic_and$fwrisc.sv:193$55_Y
  attribute \src "fwrisc.sv:461"
  wire $logic_and$fwrisc.sv:461$77_Y
  attribute \src "fwrisc.sv:485"
  wire $logic_and$fwrisc.sv:485$80_Y
  attribute \src "fwrisc.sv:492"
  wire $logic_and$fwrisc.sv:492$82_Y
  attribute \src "fwrisc.sv:499"
  wire $logic_and$fwrisc.sv:499$84_Y
  attribute \src "fwrisc.sv:506"
  wire $logic_and$fwrisc.sv:506$86_Y
  attribute \src "fwrisc.sv:619"
  wire $logic_and$fwrisc.sv:619$98_Y
  attribute \src "fwrisc.sv:638"
  wire $logic_and$fwrisc.sv:638$102_Y
  attribute \src "fwrisc.sv:638"
  wire $logic_and$fwrisc.sv:638$106_Y
  attribute \src "fwrisc.sv:641"
  wire $logic_and$fwrisc.sv:641$108_Y
  attribute \src "fwrisc.sv:714"
  wire $logic_and$fwrisc.sv:714$115_Y
  attribute \src "fwrisc.sv:792"
  wire $logic_and$fwrisc.sv:792$123_Y
  attribute \src "fwrisc.sv:823"
  wire $logic_and$fwrisc.sv:823$128_Y
  attribute \src "fwrisc.sv:827"
  wire $logic_and$fwrisc.sv:827$130_Y
  attribute \src "fwrisc.sv:108"
  wire $logic_not$fwrisc.sv:108$41_Y
  attribute \src "fwrisc.sv:366"
  wire $logic_not$fwrisc.sv:366$71_Y
  attribute \src "fwrisc.sv:485"
  wire $logic_not$fwrisc.sv:485$79_Y
  attribute \src "fwrisc.sv:58"
  wire $logic_not$fwrisc.sv:58$3_Y
  attribute \src "fwrisc.sv:638"
  wire $logic_not$fwrisc.sv:638$100_Y
  attribute \src "fwrisc.sv:638"
  wire $logic_not$fwrisc.sv:638$101_Y
  attribute \src "fwrisc.sv:714"
  wire $logic_not$fwrisc.sv:714$114_Y
  attribute \src "fwrisc.sv:352"
  wire $logic_or$fwrisc.sv:352$69_Y
  attribute \src "fwrisc.sv:403"
  wire $logic_or$fwrisc.sv:403$74_Y
  attribute \src "fwrisc.sv:617"
  wire $logic_or$fwrisc.sv:617$95_Y
  attribute \src "fwrisc.sv:638"
  wire $logic_or$fwrisc.sv:638$103_Y
  attribute \src "fwrisc.sv:638"
  wire $logic_or$fwrisc.sv:638$104_Y
  attribute \src "fwrisc.sv:67"
  wire $logic_or$fwrisc.sv:67$7_Y
  attribute \src "fwrisc.sv:712"
  wire $logic_or$fwrisc.sv:712$111_Y
  attribute \src "fwrisc.sv:712"
  wire $logic_or$fwrisc.sv:712$112_Y
  attribute \src "fwrisc.sv:714"
  wire $logic_or$fwrisc.sv:714$113_Y
  attribute \src "fwrisc.sv:714"
  wire $logic_or$fwrisc.sv:714$116_Y
  attribute \src "fwrisc.sv:75"
  wire $logic_or$fwrisc.sv:75$11_Y
  attribute \src "fwrisc.sv:792"
  wire $logic_or$fwrisc.sv:792$124_Y
  attribute \src "fwrisc.sv:794"
  wire $logic_or$fwrisc.sv:794$125_Y
  attribute \src "fwrisc.sv:837"
  wire $logic_or$fwrisc.sv:837$135_Y
  wire $procmux$3485_CMP
  wire $procmux$3506_CMP
  wire $procmux$3549_CMP
  wire width 3 $procmux$3562_CMP
  wire $procmux$3562_CTRL
  wire $procmux$3563_CMP
  wire width 2 $procmux$3581_CMP
  wire $procmux$3581_CTRL
  wire $procmux$3583_CMP
  wire $procmux$3584_CTRL
  wire width 2 $procmux$3699_CMP
  wire $procmux$3711_CMP
  wire $procmux$3715_CMP
  wire $procmux$3716_CMP
  wire $procmux$3813_CMP
  wire $procmux$3814_CMP
  wire $procmux$3815_CMP
  wire $procmux$3880_CMP
  wire $procmux$4210_CMP
  wire $procmux$4211_CMP
  wire $procmux$4232_CMP
  wire $procmux$4239_CMP
  wire width 5 $procmux$4249_Y
  wire $procmux$4250_CMP
  wire width 5 $procmux$4251_Y
  wire width 5 $procmux$4254_Y
  wire width 30 $procmux$4266_Y
  wire width 30 $procmux$4269_Y
  wire width 30 $procmux$4275_Y
  wire width 30 $procmux$4278_Y
  wire width 30 $procmux$4281_Y
  wire width 4 $procmux$4288_Y
  wire width 4 $procmux$4291_Y
  wire width 4 $procmux$4296_Y
  wire width 4 $procmux$4300_Y
  wire $procmux$4301_CMP
  wire width 4 $procmux$4304_Y
  wire $procmux$4305_CMP
  wire width 4 $procmux$4306_Y
  wire width 4 $procmux$4313_Y
  wire width 4 $procmux$4315_Y
  wire width 4 $procmux$4322_Y
  wire width 4 $procmux$4325_Y
  wire width 4 $procmux$4328_Y
  wire width 4 $procmux$4334_Y
  wire width 4 $procmux$4337_Y
  wire width 32 $procmux$4344_Y
  wire width 32 $procmux$4347_Y
  wire width 32 $procmux$4350_Y
  wire width 8 $procmux$4367_Y
  attribute \src "fwrisc.sv:106"
  wire $reduce_or$fwrisc.sv:106$38_Y
  attribute \src "fwrisc.sv:461"
  wire width 32 $reduce_or$fwrisc.sv:461$75_Y
  attribute \src "fwrisc.sv:638"
  wire $reduce_or$fwrisc.sv:638$105_Y
  attribute \src "fwrisc.sv:827"
  wire $reduce_or$fwrisc.sv:827$129_Y
  attribute \src "fwrisc.sv:219"
  wire width 5 $sub$fwrisc.sv:219$56_Y
  attribute \src "fwrisc.sv:226"
  wire width 5 $sub$fwrisc.sv:226$58_Y
  attribute \src "fwrisc.sv:238"
  wire width 32 $sub$fwrisc.sv:238$61_Y
  attribute \src "fwrisc.sv:537"
  wire width 4 $ternary$fwrisc.sv:537$92_Y
  attribute \src "fwrisc.sv:730"
  wire width 3 $ternary$fwrisc.sv:730$118_Y
  attribute \src "fwrisc.sv:761"
  wire width 3 $ternary$fwrisc.sv:761$120_Y
  attribute \src "fwrisc.sv:858"
  wire width 32 $ternary$fwrisc.sv:858$138_Y
  attribute \src "fwrisc.sv:87"
  attribute \unused_bits "0"
  wire \alu_carry
  attribute \src "fwrisc.sv:88"
  attribute \unused_bits "0"
  wire \alu_eqz
  attribute \src "fwrisc.sv:85"
  wire width 3 \alu_op
  attribute \src "fwrisc.sv:83"
  wire width 32 \alu_op_a
  attribute \src "fwrisc.sv:84"
  wire width 32 \alu_op_b
  attribute \src "fwrisc.sv:86"
  wire width 32 \alu_out
  attribute \src "fwrisc.sv:314"
  wire width 32 \auipc_imm_31_12
  attribute \src "fwrisc.sv:335"
  wire \branch_cond
  attribute \src "fwrisc.sv:29"
  wire input 1 \clock
  attribute \src "fwrisc.sv:333"
  wire width 2 \comp_op
  attribute \src "fwrisc.sv:331"
  wire width 32 \comp_op_a
  attribute \src "fwrisc.sv:332"
  wire width 32 \comp_op_b
  attribute \src "fwrisc.sv:334"
  wire \comp_out
  attribute \src "fwrisc.sv:268"
  wire width 12 \csr
  wire width 5 \csr_addr
  attribute \init 8'00000001
  attribute \src "fwrisc.sv:63"
  wire width 8 \cycle_counter
  attribute \src "fwrisc.sv:64"
  wire \cycle_counter_ovf
  attribute \src "fwrisc.sv:37"
  wire width 32 output 7 \daddr
  attribute \src "fwrisc.sv:39"
  wire width 32 input 9 \drdata
  attribute \src "fwrisc.sv:43"
  wire input 13 \dready
  attribute \src "fwrisc.sv:40"
  wire width 4 output 10 \dstrb
  attribute \src "fwrisc.sv:42"
  wire output 12 \dvalid
  attribute \src "fwrisc.sv:38"
  wire width 32 output 8 \dwdata
  attribute \src "fwrisc.sv:41"
  wire output 11 \dwrite
  attribute \src "fwrisc.sv:534"
  wire width 4 \exc_code
  attribute \src "fwrisc.sv:119"
  wire \exception
  attribute \src "fwrisc.sv:839"
  wire \exec_state
  attribute \src "fwrisc.sv:32"
  wire width 32 output 3 \iaddr
  attribute \src "fwrisc.sv:33"
  wire width 32 input 4 \idata
  attribute \src "fwrisc.sv:315"
  wire width 32 \imm_11_0
  attribute \src "fwrisc.sv:321"
  wire width 32 \imm_branch
  attribute \src "fwrisc.sv:320"
  wire width 32 \imm_lui
  attribute \src "fwrisc.sv:46"
  wire width 32 \instr
  attribute \init 8'00000000
  attribute \src "fwrisc.sv:65"
  wire width 8 \instr_counter
  attribute \src "fwrisc.sv:35"
  wire input 6 \iready
  attribute \src "fwrisc.sv:34"
  wire output 5 \ivalid
  attribute \src "fwrisc.sv:312"
  wire width 32 \jal_off
  attribute \src "fwrisc.sv:120"
  wire \misaligned_addr
  attribute \src "fwrisc.sv:93"
  wire \op_arith_imm
  attribute \src "fwrisc.sv:94"
  wire \op_arith_reg
  attribute \src "fwrisc.sv:103"
  wire \op_auipc
  attribute \src "fwrisc.sv:100"
  wire \op_branch
  attribute \src "fwrisc.sv:90"
  wire \op_branch_ld_st_arith
  attribute \src "fwrisc.sv:113"
  wire \op_csr
  attribute \src "fwrisc.sv:114"
  wire \op_csrr_cs
  attribute \src "fwrisc.sv:115"
  wire \op_csrrc
  attribute \src "fwrisc.sv:116"
  wire \op_csrrs
  attribute \src "fwrisc.sv:108"
  wire \op_ecall
  attribute \src "fwrisc.sv:111"
  wire \op_eret
  attribute \src "fwrisc.sv:101"
  wire \op_jal
  attribute \src "fwrisc.sv:102"
  wire \op_jalr
  attribute \src "fwrisc.sv:92"
  wire \op_ld
  attribute \src "fwrisc.sv:99"
  wire \op_ld_st
  attribute \src "fwrisc.sv:104"
  wire \op_lui
  attribute \src "fwrisc.sv:97"
  wire \op_shift
  attribute \src "fwrisc.sv:95"
  wire \op_shift_imm
  attribute \src "fwrisc.sv:96"
  wire \op_shift_reg
  attribute \src "fwrisc.sv:98"
  wire \op_st
  attribute \src "fwrisc.sv:105"
  wire \op_sys
  attribute \src "fwrisc.sv:106"
  wire \op_sys_prv
  attribute \src "fwrisc.sv:50"
  wire width 30 offset 2 \pc
  attribute \src "fwrisc.sv:53"
  wire width 30 offset 2 \pc_next
  attribute \src "fwrisc.sv:52"
  wire width 30 offset 2 \pc_plus4
  attribute \src "fwrisc.sv:122"
  wire width 6 \ra_raddr
  attribute \src "fwrisc.sv:124"
  wire width 32 \ra_rdata
  attribute \src "fwrisc.sv:123"
  wire width 6 \rb_raddr
  attribute \src "fwrisc.sv:125"
  wire width 32 \rb_rdata
  attribute \src "fwrisc.sv:133"
  wire width 5 \rd
  attribute \src "fwrisc.sv:126"
  wire width 6 \rd_waddr
  attribute \src "fwrisc.sv:127"
  wire width 32 \rd_wdata
  attribute \src "fwrisc.sv:128"
  wire \rd_wen
  attribute \src "fwrisc.sv:479"
  wire width 32 \read_data_wb
  attribute \src "fwrisc.sv:30"
  wire input 2 \reset
  attribute \src "fwrisc.sv:131"
  wire width 5 \rs1
  attribute \src "fwrisc.sv:132"
  wire width 5 \rs2
  attribute \src "fwrisc.sv:51"
  wire width 5 \shift_amt
  attribute \src "fwrisc.sv:316"
  wire width 32 \st_imm_11_0
  attribute \src "fwrisc.sv:49"
  wire width 4 \state
  attribute \src "fwrisc.sv:55"
  cell $add $add$fwrisc.sv:55$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 30
    connect \A \pc
    connect \B 1'1
    connect \Y \pc_plus4
  end
  attribute \src "fwrisc.sv:70"
  cell $add $add$fwrisc.sv:70$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \cycle_counter
    connect \B 1'1
    connect \Y $add$fwrisc.sv:70$8_Y
  end
  attribute \src "fwrisc.sv:78"
  cell $add $add$fwrisc.sv:78$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \instr_counter
    connect \B 1'1
    connect \Y $add$fwrisc.sv:78$13_Y
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$4919
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$fwrisc.sv:67$6_Y $procmux$3506_CMP $procmux$3583_CMP $procmux$3711_CMP }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$4920
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$4921
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$fwrisc.sv:58$2_Y $procmux$3581_CMP [1] $procmux$3699_CMP [1] }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$4922
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$4923
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $eq$fwrisc.sv:75$10_Y $procmux$3506_CMP $procmux$3583_CMP $procmux$3711_CMP $procmux$3715_CMP $procmux$3716_CMP }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$4924
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$4925
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$fwrisc.sv:75$10_Y $auto$wreduce.cc:347:run$4949 [0] $procmux$3715_CMP }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$4926
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$4927
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$fwrisc.sv:67$6_Y $procmux$3583_CMP $procmux$3711_CMP $procmux$3880_CMP }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$4928
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$4929
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$fwrisc.sv:75$10_Y $procmux$3581_CMP [0] $procmux$3581_CMP [1] $auto$wreduce.cc:347:run$4949 [0] }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$4930
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$4931
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$fwrisc.sv:75$10_Y $procmux$3715_CMP }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$4932
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$4933
    parameter \A_SIGNED 0
    parameter \A_WIDTH 13
    parameter \Y_WIDTH 1
    connect \A { \exec_state $eq$fwrisc.sv:67$6_Y $eq$fwrisc.sv:75$10_Y $procmux$3506_CMP $procmux$3581_CMP [0] $procmux$3581_CMP [1] $procmux$3583_CMP $auto$wreduce.cc:347:run$4949 [0] $procmux$3699_CMP [1] $procmux$3711_CMP $procmux$3715_CMP $procmux$3716_CMP $procmux$3880_CMP }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$4934
  end
  attribute \src "fwrisc.sv:100"
  cell $eq $eq$fwrisc.sv:100$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr [6:4]
    connect \B 3'110
    connect \Y $eq$fwrisc.sv:100$30_Y
  end
  attribute \src "fwrisc.sv:101"
  cell $eq $eq$fwrisc.sv:101$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr [6:0]
    connect \B 7'1101111
    connect \Y \op_jal
  end
  attribute \src "fwrisc.sv:102"
  cell $eq $eq$fwrisc.sv:102$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr [6:0]
    connect \B 7'1100111
    connect \Y \op_jalr
  end
  attribute \src "fwrisc.sv:103"
  cell $eq $eq$fwrisc.sv:103$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr [6:0]
    connect \B 5'10111
    connect \Y \op_auipc
  end
  attribute \src "fwrisc.sv:104"
  cell $eq $eq$fwrisc.sv:104$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr [6:0]
    connect \B 6'110111
    connect \Y \op_lui
  end
  attribute \src "fwrisc.sv:105"
  cell $eq $eq$fwrisc.sv:105$36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr [6:4]
    connect \B 3'111
    connect \Y $eq$fwrisc.sv:105$36_Y
  end
  attribute \src "fwrisc.sv:115"
  cell $eq $eq$fwrisc.sv:115$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr [13:12]
    connect \B 2'11
    connect \Y $eq$fwrisc.sv:115$48_Y
  end
  attribute \src "fwrisc.sv:116"
  cell $eq $eq$fwrisc.sv:116$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr [13:12]
    connect \B 2'10
    connect \Y $eq$fwrisc.sv:116$50_Y
  end
  attribute \src "fwrisc.sv:291"
  cell $logic_not $eq$fwrisc.sv:291$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr [27:24]
    connect \Y $eq$fwrisc.sv:291$63_Y
  end
  attribute \src "fwrisc.sv:353"
  cell $eq $eq$fwrisc.sv:353$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr [14:12]
    connect \B 2'10
    connect \Y $eq$fwrisc.sv:353$70_Y
  end
  attribute \src "fwrisc.sv:461"
  cell $logic_not $eq$fwrisc.sv:461$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $reduce_or$fwrisc.sv:461$75_Y [0] }
    connect \Y $eq$fwrisc.sv:461$76_Y
  end
  attribute \src "fwrisc.sv:58"
  cell $logic_not $eq$fwrisc.sv:58$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \state
    connect \Y $eq$fwrisc.sv:58$2_Y
  end
  attribute \src "fwrisc.sv:612"
  cell $eq $eq$fwrisc.sv:612$94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr [6:5]
    connect \B 2'11
    connect \Y $eq$fwrisc.sv:612$94_Y
  end
  attribute \src "fwrisc.sv:619"
  cell $eq $eq$fwrisc.sv:619$97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr [14:13]
    connect \B 1'1
    connect \Y $eq$fwrisc.sv:619$97_Y
  end
  attribute \src "fwrisc.sv:67"
  cell $eq $eq$fwrisc.sv:67$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 4'1011
    connect \Y $eq$fwrisc.sv:67$6_Y
  end
  attribute \src "fwrisc.sv:75"
  cell $eq $eq$fwrisc.sv:75$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 4'1101
    connect \Y $eq$fwrisc.sv:75$10_Y
  end
  attribute \src "fwrisc.sv:77"
  cell $eq $eq$fwrisc.sv:77$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'10
    connect \Y \exec_state
  end
  attribute \src "fwrisc.sv:90"
  cell $eq $eq$fwrisc.sv:90$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr [3:0]
    connect \B 2'11
    connect \Y \op_branch_ld_st_arith
  end
  attribute \src "fwrisc.sv:92"
  cell $logic_not $eq$fwrisc.sv:92$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr [6:4]
    connect \Y $eq$fwrisc.sv:92$16_Y
  end
  attribute \src "fwrisc.sv:93"
  cell $eq $eq$fwrisc.sv:93$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr [6:4]
    connect \B 1'1
    connect \Y $eq$fwrisc.sv:93$18_Y
  end
  attribute \src "fwrisc.sv:94"
  cell $eq $eq$fwrisc.sv:94$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr [6:4]
    connect \B 2'11
    connect \Y $eq$fwrisc.sv:94$20_Y
  end
  attribute \src "fwrisc.sv:95"
  cell $eq $eq$fwrisc.sv:95$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr [13:12]
    connect \B 1'1
    connect \Y $eq$fwrisc.sv:95$22_Y
  end
  attribute \src "fwrisc.sv:98"
  cell $eq $eq$fwrisc.sv:98$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr [6:4]
    connect \B 2'10
    connect \Y $eq$fwrisc.sv:98$27_Y
  end
  attribute \src "fwrisc.sv:100"
  cell $logic_and $logic_and$fwrisc.sv:100$31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_branch_ld_st_arith
    connect \B $eq$fwrisc.sv:100$30_Y
    connect \Y \op_branch
  end
  attribute \src "fwrisc.sv:105"
  cell $logic_and $logic_and$fwrisc.sv:105$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_branch_ld_st_arith
    connect \B $eq$fwrisc.sv:105$36_Y
    connect \Y \op_sys
  end
  attribute \src "fwrisc.sv:108"
  cell $logic_and $logic_and$fwrisc.sv:108$40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_sys
    connect \B \op_sys_prv
    connect \Y $logic_and$fwrisc.sv:108$40_Y
  end
  attribute \src "fwrisc.sv:108"
  cell $logic_and $logic_and$fwrisc.sv:108$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fwrisc.sv:108$40_Y
    connect \B $logic_not$fwrisc.sv:108$41_Y
    connect \Y \op_ecall
  end
  attribute \src "fwrisc.sv:111"
  cell $logic_and $logic_and$fwrisc.sv:111$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fwrisc.sv:108$40_Y
    connect \B \instr [28]
    connect \Y \op_eret
  end
  attribute \src "fwrisc.sv:113"
  cell $logic_and $logic_and$fwrisc.sv:113$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_sys
    connect \B $reduce_or$fwrisc.sv:106$38_Y
    connect \Y \op_csr
  end
  attribute \src "fwrisc.sv:114"
  cell $logic_and $logic_and$fwrisc.sv:114$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_csr
    connect \B \instr [13]
    connect \Y \op_csrr_cs
  end
  attribute \src "fwrisc.sv:115"
  cell $logic_and $logic_and$fwrisc.sv:115$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_csr
    connect \B $eq$fwrisc.sv:115$48_Y
    connect \Y \op_csrrc
  end
  attribute \src "fwrisc.sv:116"
  cell $logic_and $logic_and$fwrisc.sv:116$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_csr
    connect \B $eq$fwrisc.sv:116$50_Y
    connect \Y \op_csrrs
  end
  attribute \src "fwrisc.sv:141"
  cell $logic_and $logic_and$fwrisc.sv:141$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ivalid
    connect \B \iready
    connect \Y $logic_and$fwrisc.sv:141$53_Y
  end
  attribute \src "fwrisc.sv:193"
  cell $logic_and $logic_and$fwrisc.sv:193$55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dvalid
    connect \B \dready
    connect \Y $logic_and$fwrisc.sv:193$55_Y
  end
  attribute \src "fwrisc.sv:461"
  cell $logic_and $logic_and$fwrisc.sv:461$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_csrr_cs
    connect \B $eq$fwrisc.sv:461$76_Y
    connect \Y $logic_and$fwrisc.sv:461$77_Y
  end
  attribute \src "fwrisc.sv:485"
  cell $logic_and $logic_and$fwrisc.sv:485$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$fwrisc.sv:485$79_Y
    connect \B \drdata [7]
    connect \Y $logic_and$fwrisc.sv:485$80_Y
  end
  attribute \src "fwrisc.sv:492"
  cell $logic_and $logic_and$fwrisc.sv:492$82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$fwrisc.sv:485$79_Y
    connect \B \drdata [15]
    connect \Y $logic_and$fwrisc.sv:492$82_Y
  end
  attribute \src "fwrisc.sv:499"
  cell $logic_and $logic_and$fwrisc.sv:499$84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$fwrisc.sv:485$79_Y
    connect \B \drdata [23]
    connect \Y $logic_and$fwrisc.sv:499$84_Y
  end
  attribute \src "fwrisc.sv:506"
  cell $logic_and $logic_and$fwrisc.sv:506$86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$fwrisc.sv:485$79_Y
    connect \B \drdata [31]
    connect \Y $logic_and$fwrisc.sv:506$86_Y
  end
  attribute \src "fwrisc.sv:58"
  cell $logic_and $logic_and$fwrisc.sv:58$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$fwrisc.sv:58$2_Y
    connect \B $logic_not$fwrisc.sv:58$3_Y
    connect \Y \ivalid
  end
  attribute \src "fwrisc.sv:619"
  cell $logic_and $logic_and$fwrisc.sv:619$98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$fwrisc.sv:352$69_Y
    connect \B $eq$fwrisc.sv:619$97_Y
    connect \Y $logic_and$fwrisc.sv:619$98_Y
  end
  attribute \src "fwrisc.sv:638"
  cell $logic_and $logic_and$fwrisc.sv:638$102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$fwrisc.sv:638$100_Y
    connect \B $logic_not$fwrisc.sv:638$101_Y
    connect \Y $logic_and$fwrisc.sv:638$102_Y
  end
  attribute \src "fwrisc.sv:638"
  cell $logic_and $logic_and$fwrisc.sv:638$106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$fwrisc.sv:638$104_Y
    connect \B $reduce_or$fwrisc.sv:638$105_Y
    connect \Y $logic_and$fwrisc.sv:638$106_Y
  end
  attribute \src "fwrisc.sv:641"
  cell $logic_and $logic_and$fwrisc.sv:641$108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$fwrisc.sv:638$105_Y
    connect \B \dready
    connect \Y $logic_and$fwrisc.sv:641$108_Y
  end
  attribute \src "fwrisc.sv:714"
  cell $logic_and $logic_and$fwrisc.sv:714$115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_arith_imm
    connect \B $logic_not$fwrisc.sv:714$114_Y
    connect \Y $logic_and$fwrisc.sv:714$115_Y
  end
  attribute \src "fwrisc.sv:792"
  cell $logic_and $logic_and$fwrisc.sv:792$123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_branch
    connect \B \branch_cond
    connect \Y $logic_and$fwrisc.sv:792$123_Y
  end
  attribute \src "fwrisc.sv:823"
  cell $logic_and $logic_and$fwrisc.sv:823$128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_ld_st
    connect \B \alu_out [0]
    connect \Y $logic_and$fwrisc.sv:823$128_Y
  end
  attribute \src "fwrisc.sv:827"
  cell $logic_and $logic_and$fwrisc.sv:827$130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_ld_st
    connect \B $reduce_or$fwrisc.sv:827$129_Y
    connect \Y $logic_and$fwrisc.sv:827$130_Y
  end
  attribute \src "fwrisc.sv:837"
  cell $logic_and $logic_and$fwrisc.sv:837$136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \exec_state
    connect \B $logic_or$fwrisc.sv:837$135_Y
    connect \Y \exception
  end
  attribute \src "fwrisc.sv:92"
  cell $logic_and $logic_and$fwrisc.sv:92$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_branch_ld_st_arith
    connect \B $eq$fwrisc.sv:92$16_Y
    connect \Y \op_ld
  end
  attribute \src "fwrisc.sv:93"
  cell $logic_and $logic_and$fwrisc.sv:93$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_branch_ld_st_arith
    connect \B $eq$fwrisc.sv:93$18_Y
    connect \Y \op_arith_imm
  end
  attribute \src "fwrisc.sv:94"
  cell $logic_and $logic_and$fwrisc.sv:94$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_branch_ld_st_arith
    connect \B $eq$fwrisc.sv:94$20_Y
    connect \Y \op_arith_reg
  end
  attribute \src "fwrisc.sv:95"
  cell $logic_and $logic_and$fwrisc.sv:95$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_arith_imm
    connect \B $eq$fwrisc.sv:95$22_Y
    connect \Y \op_shift_imm
  end
  attribute \src "fwrisc.sv:96"
  cell $logic_and $logic_and$fwrisc.sv:96$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_arith_reg
    connect \B $eq$fwrisc.sv:95$22_Y
    connect \Y \op_shift_reg
  end
  attribute \src "fwrisc.sv:98"
  cell $logic_and $logic_and$fwrisc.sv:98$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_branch_ld_st_arith
    connect \B $eq$fwrisc.sv:98$27_Y
    connect \Y \op_st
  end
  attribute \src "fwrisc.sv:106"
  cell $logic_not $logic_not$fwrisc.sv:106$39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$fwrisc.sv:106$38_Y
    connect \Y \op_sys_prv
  end
  attribute \src "fwrisc.sv:108"
  cell $logic_not $logic_not$fwrisc.sv:108$41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr [28]
    connect \Y $logic_not$fwrisc.sv:108$41_Y
  end
  attribute \src "fwrisc.sv:366"
  cell $logic_not $logic_not$fwrisc.sv:366$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \comp_out
    connect \Y $logic_not$fwrisc.sv:366$71_Y
  end
  attribute \src "fwrisc.sv:485"
  cell $logic_not $logic_not$fwrisc.sv:485$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr [14]
    connect \Y $logic_not$fwrisc.sv:485$79_Y
  end
  attribute \src "fwrisc.sv:58"
  cell $logic_not $logic_not$fwrisc.sv:58$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $logic_not$fwrisc.sv:58$3_Y
  end
  attribute \src "fwrisc.sv:638"
  cell $logic_not $logic_not$fwrisc.sv:638$100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_branch
    connect \Y $logic_not$fwrisc.sv:638$100_Y
  end
  attribute \src "fwrisc.sv:638"
  cell $logic_not $logic_not$fwrisc.sv:638$101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_ld_st
    connect \Y $logic_not$fwrisc.sv:638$101_Y
  end
  attribute \src "fwrisc.sv:714"
  cell $logic_not $logic_not$fwrisc.sv:714$114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_shift
    connect \Y $logic_not$fwrisc.sv:714$114_Y
  end
  attribute \src "fwrisc.sv:352"
  cell $logic_or $logic_or$fwrisc.sv:352$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_arith_imm
    connect \B \op_arith_reg
    connect \Y $logic_or$fwrisc.sv:352$69_Y
  end
  attribute \src "fwrisc.sv:403"
  cell $logic_or $logic_or$fwrisc.sv:403$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_csrrc
    connect \B \op_csrrs
    connect \Y $logic_or$fwrisc.sv:403$74_Y
  end
  attribute \src "fwrisc.sv:617"
  cell $logic_or $logic_or$fwrisc.sv:617$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_jal
    connect \B \op_jalr
    connect \Y $logic_or$fwrisc.sv:617$95_Y
  end
  attribute \src "fwrisc.sv:638"
  cell $logic_or $logic_or$fwrisc.sv:638$103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fwrisc.sv:638$102_Y
    connect \B \exception
    connect \Y $logic_or$fwrisc.sv:638$103_Y
  end
  attribute \src "fwrisc.sv:638"
  cell $logic_or $logic_or$fwrisc.sv:638$104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$fwrisc.sv:638$103_Y
    connect \B \op_shift
    connect \Y $logic_or$fwrisc.sv:638$104_Y
  end
  attribute \src "fwrisc.sv:67"
  cell $logic_or $logic_or$fwrisc.sv:67$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \B $eq$fwrisc.sv:67$6_Y
    connect \Y $logic_or$fwrisc.sv:67$7_Y
  end
  attribute \src "fwrisc.sv:712"
  cell $logic_or $logic_or$fwrisc.sv:712$111
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_auipc
    connect \B \op_jal
    connect \Y $logic_or$fwrisc.sv:712$111_Y
  end
  attribute \src "fwrisc.sv:712"
  cell $logic_or $logic_or$fwrisc.sv:712$112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$fwrisc.sv:712$111_Y
    connect \B \op_branch
    connect \Y $logic_or$fwrisc.sv:712$112_Y
  end
  attribute \src "fwrisc.sv:714"
  cell $logic_or $logic_or$fwrisc.sv:714$113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_jalr
    connect \B \op_ld
    connect \Y $logic_or$fwrisc.sv:714$113_Y
  end
  attribute \src "fwrisc.sv:714"
  cell $logic_or $logic_or$fwrisc.sv:714$116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$fwrisc.sv:714$113_Y
    connect \B $logic_and$fwrisc.sv:714$115_Y
    connect \Y $logic_or$fwrisc.sv:714$116_Y
  end
  attribute \src "fwrisc.sv:75"
  cell $logic_or $logic_or$fwrisc.sv:75$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \B $eq$fwrisc.sv:75$10_Y
    connect \Y $logic_or$fwrisc.sv:75$11_Y
  end
  attribute \src "fwrisc.sv:792"
  cell $logic_or $logic_or$fwrisc.sv:792$124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$fwrisc.sv:617$95_Y
    connect \B $logic_and$fwrisc.sv:792$123_Y
    connect \Y $logic_or$fwrisc.sv:792$124_Y
  end
  attribute \src "fwrisc.sv:794"
  cell $logic_or $logic_or$fwrisc.sv:794$125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_eret
    connect \B \exception
    connect \Y $logic_or$fwrisc.sv:794$125_Y
  end
  attribute \src "fwrisc.sv:817"
  cell $logic_or $logic_or$fwrisc.sv:817$127
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_st
    connect \B \op_ld
    connect \Y \op_ld_st
  end
  attribute \src "fwrisc.sv:837"
  cell $logic_or $logic_or$fwrisc.sv:837$135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_ecall
    connect \B \misaligned_addr
    connect \Y $logic_or$fwrisc.sv:837$135_Y
  end
  attribute \src "fwrisc.sv:97"
  cell $logic_or $logic_or$fwrisc.sv:97$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_shift_imm
    connect \B \op_shift_reg
    connect \Y \op_shift
  end
  attribute \src "fwrisc.sv:135"
  cell $dff $procdff$4913
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clock
    connect \D $0\instr[31:0]
    connect \Q \instr
  end
  attribute \src "fwrisc.sv:135"
  cell $dff $procdff$4914
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 4
    connect \CLK \clock
    connect \D $0\state[3:0]
    connect \Q \state
  end
  attribute \src "fwrisc.sv:135"
  cell $dff $procdff$4915
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 30
    connect \CLK \clock
    connect \D $0\pc[29:0]
    connect \Q \pc
  end
  attribute \src "fwrisc.sv:135"
  cell $dff $procdff$4916
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 5
    connect \CLK \clock
    connect \D $0\shift_amt[4:0]
    connect \Q \shift_amt
  end
  attribute \src "fwrisc.sv:74"
  cell $dff $procdff$4917
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clock
    connect \D $0\instr_counter[7:0]
    connect \Q \instr_counter
  end
  attribute \src "fwrisc.sv:66"
  cell $dff $procdff$4918
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clock
    connect \D $0\cycle_counter[7:0]
    connect \Q \cycle_counter
  end
  attribute \src "fwrisc.sv:830"
  cell $mux $procmux$3476
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \alu_out [1]
    connect \S $logic_or$fwrisc.sv:792$124_Y
    connect \Y $3\misaligned_addr[0:0]
  end
  attribute \src "fwrisc.sv:818"
  cell $pmux $procmux$3483
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $logic_and$fwrisc.sv:827$130_Y
    connect \B { 1'0 $logic_and$fwrisc.sv:823$128_Y }
    connect \S { $procmux$3485_CMP $eq$fwrisc.sv:95$22_Y }
    connect \Y $2\misaligned_addr[0:0]
  end
  attribute \src "fwrisc.sv:818"
  cell $logic_not $procmux$3485_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr [13:12]
    connect \Y $procmux$3485_CMP
  end
  attribute \src "fwrisc.sv:817"
  cell $mux $procmux$3489
    parameter \WIDTH 1
    connect \A $3\misaligned_addr[0:0]
    connect \B $2\misaligned_addr[0:0]
    connect \S \op_ld_st
    connect \Y \misaligned_addr
  end
  attribute \src "fwrisc.sv:794"
  cell $mux $procmux$3492
    parameter \WIDTH 30
    connect \A \pc_plus4
    connect \B \comp_op_a [31:2]
    connect \S $logic_or$fwrisc.sv:794$125_Y
    connect \Y $2\pc_next[29:0]
  end
  attribute \src "fwrisc.sv:792"
  cell $mux $procmux$3498
    parameter \WIDTH 30
    connect \A $2\pc_next[29:0]
    connect \B \alu_out [31:2]
    connect \S $logic_or$fwrisc.sv:792$124_Y
    connect \Y \pc_next
  end
  attribute \src "fwrisc.sv:764"
  cell $mux $procmux$3503
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \op_csrrc
    connect \Y $7\alu_op[2:0]
  end
  attribute \src "fwrisc.sv:724"
  cell $eq $procmux$3506_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'11
    connect \Y $procmux$3506_CMP
  end
  attribute \src "fwrisc.sv:748"
  cell $mux $procmux$3513
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'11
    connect \S \op_sys
    connect \Y $6\alu_op[2:0]
  end
  attribute \src "fwrisc.sv:746"
  cell $mux $procmux$3529
    parameter \WIDTH 3
    connect \A { 1'0 $6\alu_op[2:0] }
    connect \B 3'100
    connect \S \op_csrrc
    connect \Y $5\alu_op[2:0]
  end
  attribute \src "fwrisc.sv:729"
  cell $mux $procmux$3546
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$fwrisc.sv:730$118_Y [0]
    connect \S \op_arith_reg
    connect \Y $4\alu_op[2:0]
  end
  attribute \src "fwrisc.sv:727"
  cell $logic_not $procmux$3549_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr [14:12]
    connect \Y $procmux$3549_CMP
  end
  attribute \src "fwrisc.sv:727"
  cell $pmux $procmux$3561
    parameter \S_WIDTH 3
    parameter \WIDTH 3
    connect \A 3'010
    connect \B { 2'00 $4\alu_op[2:0] 6'100011 }
    connect \S { $procmux$3549_CMP $procmux$3563_CMP $procmux$3562_CTRL }
    connect \Y $3\alu_op[2:0]
  end
  attribute \src "fwrisc.sv:727"
  cell $reduce_or $procmux$3562_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$3562_CMP [0] $procmux$3562_CMP [1] $procmux$3562_CMP [2] }
    connect \Y $procmux$3562_CTRL
  end
  attribute \src "fwrisc.sv:727"
  cell $eq $procmux$3562_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr [14:12]
    connect \B 1'1
    connect \Y $procmux$3562_CMP [0]
  end
  attribute \src "fwrisc.sv:727"
  cell $eq $procmux$3562_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr [14:12]
    connect \B 3'101
    connect \Y $procmux$3562_CMP [1]
  end
  attribute \src "fwrisc.sv:727"
  cell $eq $procmux$3562_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr [14:12]
    connect \B 3'110
    connect \Y $procmux$3562_CMP [2]
  end
  attribute \src "fwrisc.sv:727"
  cell $eq $procmux$3563_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr [14:12]
    connect \B 3'100
    connect \Y $procmux$3563_CMP
  end
  attribute \src "fwrisc.sv:726"
  cell $mux $procmux$3575
    parameter \WIDTH 3
    connect \A $5\alu_op[2:0]
    connect \B $3\alu_op[2:0]
    connect \S $logic_or$fwrisc.sv:352$69_Y
    connect \Y $2\alu_op[2:0]
  end
  attribute \src "fwrisc.sv:724"
  cell $pmux $procmux$3580
    parameter \S_WIDTH 4
    parameter \WIDTH 3
    connect \A 3'011
    connect \B { $2\alu_op[2:0] 1'1 $ternary$fwrisc.sv:761$120_Y [1:0] 2'01 $7\alu_op[2:0] 3'000 }
    connect \S { \exec_state $procmux$3583_CMP $procmux$3506_CMP $auto$opt_reduce.cc:132:opt_mux$4930 }
    connect \Y \alu_op
  end
  attribute \src "fwrisc.sv:724"
  cell $reduce_or $procmux$3581_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$3581_CMP [0] $procmux$3581_CMP [1] }
    connect \Y $procmux$3581_CTRL
  end
  attribute \src "fwrisc.sv:724"
  cell $eq $procmux$3581_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'110
    connect \Y $procmux$3581_CMP [0]
  end
  attribute \src "fwrisc.sv:724"
  cell $eq $procmux$3581_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'101
    connect \Y $procmux$3581_CMP [1]
  end
  attribute \src "fwrisc.sv:724"
  cell $eq $procmux$3583_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 4'1010
    connect \Y $procmux$3583_CMP
  end
  attribute \src "fwrisc.sv:724"
  cell $reduce_or $procmux$3584_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$fwrisc.sv:75$10_Y $auto$wreduce.cc:347:run$4949 [0] }
    connect \Y $procmux$3584_CTRL
  end
  attribute \src "fwrisc.sv:724"
  cell $eq $procmux$3584_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 4'1100
    connect \Y $auto$wreduce.cc:347:run$4949 [0]
  end
  attribute \src "fwrisc.sv:716"
  cell $mux $procmux$3587
    parameter \WIDTH 32
    connect \A \rb_rdata
    connect \B \st_imm_11_0
    connect \S \op_st
    connect \Y $5\alu_op_b[31:0]
  end
  attribute \src "fwrisc.sv:714"
  cell $mux $procmux$3602
    parameter \WIDTH 32
    connect \A $5\alu_op_b[31:0]
    connect \B \imm_11_0
    connect \S $logic_or$fwrisc.sv:714$116_Y
    connect \Y $4\alu_op_b[31:0]
  end
  attribute \src "fwrisc.sv:712"
  cell $mux $procmux$3614
    parameter \WIDTH 32
    connect \A $4\alu_op_b[31:0]
    connect \B { \pc 2'00 }
    connect \S $logic_or$fwrisc.sv:712$112_Y
    connect \Y $3\alu_op_b[31:0]
  end
  attribute \src "fwrisc.sv:710"
  cell $mux $procmux$3623
    parameter \WIDTH 32
    connect \A $3\alu_op_b[31:0]
    connect \B 0
    connect \S \op_lui
    connect \Y $2\alu_op_b[31:0]
  end
  attribute \src "fwrisc.sv:704"
  cell $mux $procmux$3629
    parameter \WIDTH 32
    connect \A $2\alu_op_b[31:0]
    connect \B \rb_rdata
    connect \S $procmux$3584_CTRL
    connect \Y \alu_op_b
  end
  attribute \src "fwrisc.sv:696"
  cell $mux $procmux$3632
    parameter \WIDTH 32
    connect \A \comp_op_a
    connect \B \imm_branch
    connect \S \op_branch
    connect \Y $6\alu_op_a[31:0]
  end
  attribute \src "fwrisc.sv:694"
  cell $mux $procmux$3649
    parameter \WIDTH 32
    connect \A $6\alu_op_a[31:0]
    connect \B \jal_off
    connect \S \op_jal
    connect \Y $5\alu_op_a[31:0]
  end
  attribute \src "fwrisc.sv:692"
  cell $mux $procmux$3663
    parameter \WIDTH 32
    connect \A $5\alu_op_a[31:0]
    connect \B { \instr [31:12] 12'000000000000 }
    connect \S \op_auipc
    connect \Y $4\alu_op_a[31:0]
  end
  attribute \src "fwrisc.sv:690"
  cell $mux $procmux$3674
    parameter \WIDTH 32
    connect \A $4\alu_op_a[31:0]
    connect \B { \instr [31:12] 12'000000000000 }
    connect \S \op_lui
    connect \Y $3\alu_op_a[31:0]
  end
  attribute \src "fwrisc.sv:678"
  cell $mux $procmux$3685
    parameter \WIDTH 32
    connect \A \comp_op_a
    connect \B { 27'000000000000000000000000000 \instr [19:15] }
    connect \S \instr [14]
    connect \Y $2\alu_op_a[31:0]
  end
  attribute \src "fwrisc.sv:676"
  cell $pmux $procmux$3690
    parameter \S_WIDTH 3
    parameter \WIDTH 32
    connect \A $3\alu_op_a[31:0]
    connect \B { $2\alu_op_a[31:0] \comp_op_a 24'000000000000000000000000 \instr_counter }
    connect \S { $procmux$3506_CMP $auto$wreduce.cc:347:run$4949 [0] $eq$fwrisc.sv:75$10_Y }
    connect \Y \alu_op_a
  end
  attribute \src "fwrisc.sv:633"
  cell $pmux $procmux$3695
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $reduce_or$fwrisc.sv:638$105_Y
    connect \B { $logic_and$fwrisc.sv:638$106_Y $logic_and$fwrisc.sv:641$108_Y 1'0 }
    connect \S { \exec_state $procmux$3581_CMP [0] $auto$opt_reduce.cc:132:opt_mux$4922 }
    connect \Y \rd_wen
  end
  attribute \src "fwrisc.sv:633"
  cell $eq $procmux$3699_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 1'1
    connect \Y $procmux$3699_CMP [1]
  end
  attribute \src "fwrisc.sv:619"
  cell $mux $procmux$3701
    parameter \WIDTH 32
    connect \A \alu_out
    connect \B { 31'0000000000000000000000000000000 \comp_out }
    connect \S $logic_and$fwrisc.sv:619$98_Y
    connect \Y $5\rd_wdata[31:0]
  end
  attribute \src "fwrisc.sv:554"
  cell $eq $procmux$3711_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 4'1001
    connect \Y $procmux$3711_CMP
  end
  attribute \src "fwrisc.sv:554"
  cell $eq $procmux$3715_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 4'1000
    connect \Y $procmux$3715_CMP
  end
  attribute \src "fwrisc.sv:554"
  cell $eq $procmux$3716_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'111
    connect \Y $procmux$3716_CMP
  end
  attribute \src "fwrisc.sv:617"
  cell $mux $procmux$3718
    parameter \WIDTH 32
    connect \A $5\rd_wdata[31:0]
    connect \B { \pc_plus4 2'00 }
    connect \S $logic_or$fwrisc.sv:617$95_Y
    connect \Y $4\rd_wdata[31:0]
  end
  attribute \src "fwrisc.sv:612"
  cell $mux $procmux$3733
    parameter \WIDTH 1
    connect \A \alu_out [0]
    connect \B 1'0
    connect \S $eq$fwrisc.sv:612$94_Y
    connect \Y $3\rd_wdata[31:0] [0]
  end
  attribute \src "fwrisc.sv:610"
  cell $mux $procmux$3746
    parameter \WIDTH 32
    connect \A $4\rd_wdata[31:0]
    connect \B { \alu_out [31:1] $3\rd_wdata[31:0] [0] }
    connect \S \exception
    connect \Y $2\rd_wdata[31:0]
  end
  attribute \src "fwrisc.sv:554"
  cell $pmux $procmux$3757
    parameter \S_WIDTH 6
    parameter \WIDTH 32
    connect \A $2\rd_wdata[31:0]
    connect \B { \pc 30'000000000000000000000000000000 \exc_code \read_data_wb 24'000000000000000000000000 \cycle_counter \alu_out \comp_op_a }
    connect \S { $procmux$3716_CMP $procmux$3715_CMP $procmux$3581_CMP [0] $eq$fwrisc.sv:67$6_Y $auto$wreduce.cc:347:run$4949 [0] $procmux$3711_CMP }
    connect \Y \rd_wdata
  end
  attribute \src "fwrisc.sv:540"
  cell $mux $procmux$3765
    parameter \WIDTH 3
    connect \A 3'000
    connect \B 3'110
    connect \S \op_st
    connect \Y $3\exc_code[3:0] [2:0]
  end
  attribute \src "fwrisc.sv:538"
  cell $mux $procmux$3774
    parameter \WIDTH 3
    connect \A $3\exc_code[3:0] [2:0]
    connect \B 3'100
    connect \S \op_ld
    connect \Y $2\exc_code[3:0]
  end
  attribute \src "fwrisc.sv:536"
  cell $mux $procmux$3780
    parameter \WIDTH 4
    connect \A { 1'0 $2\exc_code[3:0] }
    connect \B $ternary$fwrisc.sv:537$92_Y
    connect \S \op_ecall
    connect \Y \exc_code
  end
  attribute \src "fwrisc.sv:522"
  cell $mux $procmux$3784
    parameter \WIDTH 32
    connect \A { 16'0000000000000000 \drdata [15:0] }
    connect \B { 16'1111111111111111 \drdata [15:0] }
    connect \S $logic_and$fwrisc.sv:492$82_Y
    connect \Y $9\read_data_wb[31:0]
  end
  attribute \src "fwrisc.sv:516"
  cell $mux $procmux$3794
    parameter \WIDTH 32
    connect \A { 16'0000000000000000 \drdata [31:16] }
    connect \B { 16'1111111111111111 \drdata [31:16] }
    connect \S $logic_and$fwrisc.sv:506$86_Y
    connect \Y $8\read_data_wb[31:0]
  end
  attribute \src "fwrisc.sv:515"
  cell $mux $procmux$3802
    parameter \WIDTH 32
    connect \A $9\read_data_wb[31:0]
    connect \B $8\read_data_wb[31:0]
    connect \S \alu_out [1]
    connect \Y $7\read_data_wb[31:0]
  end
  attribute \src "fwrisc.sv:506"
  cell $mux $procmux$3809
    parameter \WIDTH 32
    connect \A { 24'000000000000000000000000 \drdata [31:24] }
    connect \B { 24'111111111111111111111111 \drdata [31:24] }
    connect \S $logic_and$fwrisc.sv:506$86_Y
    connect \Y $6\read_data_wb[31:0]
  end
  attribute \src "fwrisc.sv:483"
  cell $eq $procmux$3813_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \alu_out [1:0]
    connect \B 2'10
    connect \Y $procmux$3813_CMP
  end
  attribute \src "fwrisc.sv:483"
  cell $eq $procmux$3814_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_out [1:0]
    connect \B 1'1
    connect \Y $procmux$3814_CMP
  end
  attribute \src "fwrisc.sv:483"
  cell $logic_not $procmux$3815_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \alu_out [1:0]
    connect \Y $procmux$3815_CMP
  end
  attribute \src "fwrisc.sv:499"
  cell $mux $procmux$3822
    parameter \WIDTH 32
    connect \A { 24'000000000000000000000000 \drdata [23:16] }
    connect \B { 24'111111111111111111111111 \drdata [23:16] }
    connect \S $logic_and$fwrisc.sv:499$84_Y
    connect \Y $5\read_data_wb[31:0]
  end
  attribute \src "fwrisc.sv:492"
  cell $mux $procmux$3833
    parameter \WIDTH 32
    connect \A { 24'000000000000000000000000 \drdata [15:8] }
    connect \B { 24'111111111111111111111111 \drdata [15:8] }
    connect \S $logic_and$fwrisc.sv:492$82_Y
    connect \Y $4\read_data_wb[31:0]
  end
  attribute \src "fwrisc.sv:485"
  cell $mux $procmux$3845
    parameter \WIDTH 32
    connect \A { 24'000000000000000000000000 \drdata [7:0] }
    connect \B { 24'111111111111111111111111 \drdata [7:0] }
    connect \S $logic_and$fwrisc.sv:485$80_Y
    connect \Y $3\read_data_wb[31:0]
  end
  attribute \src "fwrisc.sv:483"
  cell $pmux $procmux$3854
    parameter \S_WIDTH 3
    parameter \WIDTH 32
    connect \A $6\read_data_wb[31:0]
    connect \B { $3\read_data_wb[31:0] $4\read_data_wb[31:0] $5\read_data_wb[31:0] }
    connect \S { $procmux$3815_CMP $procmux$3814_CMP $procmux$3813_CMP }
    connect \Y $2\read_data_wb[31:0]
  end
  attribute \src "fwrisc.sv:481"
  cell $pmux $procmux$3861
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A \drdata
    connect \B { $2\read_data_wb[31:0] $7\read_data_wb[31:0] }
    connect \S { $procmux$3485_CMP $eq$fwrisc.sv:95$22_Y }
    connect \Y \read_data_wb
  end
  attribute \src "fwrisc.sv:372"
  cell $eq $procmux$3880_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'100
    connect \Y $procmux$3880_CMP
  end
  attribute \src "fwrisc.sv:467"
  cell $mux $procmux$3884
    parameter \WIDTH 5
    connect \A \instr [24:20]
    connect \B 5'00000
    connect \S \op_shift
    connect \Y $8\rb_raddr[5:0]
  end
  attribute \src "fwrisc.sv:467"
  cell $mux $procmux$3904
    parameter \WIDTH 6
    connect \A { 1'0 \instr [19:15] }
    connect \B 6'111111
    connect \S \op_shift
    connect \Y $6\ra_raddr[5:0]
  end
  attribute \src "fwrisc.sv:461"
  cell $mux $procmux$3925
    parameter \WIDTH 6
    connect \A { 1'1 \csr_addr }
    connect \B 6'000000
    connect \S $logic_and$fwrisc.sv:461$77_Y
    connect \Y $7\rd_waddr[5:0]
  end
  attribute \src "fwrisc.sv:458"
  cell $mux $procmux$3944
    parameter \WIDTH 6
    connect \A { 1'0 \instr [11:7] }
    connect \B $7\rd_waddr[5:0]
    connect \S \op_csr
    connect \Y $6\rd_waddr[5:0]
  end
  attribute \src "fwrisc.sv:458"
  cell $mux $procmux$3961
    parameter \WIDTH 5
    connect \A $8\rb_raddr[5:0]
    connect \B 5'00000
    connect \S \op_csr
    connect \Y $7\rb_raddr[5:0]
  end
  attribute \src "fwrisc.sv:458"
  cell $mux $procmux$3978
    parameter \WIDTH 6
    connect \A $6\ra_raddr[5:0]
    connect \B 6'000000
    connect \S \op_csr
    connect \Y $5\ra_raddr[5:0]
  end
  attribute \src "fwrisc.sv:453"
  cell $mux $procmux$3996
    parameter \WIDTH 6
    connect \A 6'101011
    connect \B 6'000000
    connect \S \op_ecall
    connect \Y $5\rd_waddr[5:0]
  end
  attribute \src "fwrisc.sv:450"
  cell $mux $procmux$4012
    parameter \WIDTH 6
    connect \A $6\rd_waddr[5:0]
    connect \B $5\rd_waddr[5:0]
    connect \S \exception
    connect \Y $4\rd_waddr[5:0]
  end
  attribute \src "fwrisc.sv:450"
  cell $mux $procmux$4026
    parameter \WIDTH 5
    connect \A $7\rb_raddr[5:0]
    connect \B 5'00000
    connect \S \exception
    connect \Y $6\rb_raddr[5:0]
  end
  attribute \src "fwrisc.sv:450"
  cell $mux $procmux$4040
    parameter \WIDTH 6
    connect \A $5\ra_raddr[5:0]
    connect \B 6'000000
    connect \S \exception
    connect \Y $4\ra_raddr[5:0]
  end
  attribute \src "fwrisc.sv:403"
  cell $mux $procmux$4061
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B { 1'1 \csr_addr }
    connect \S $logic_or$fwrisc.sv:403$74_Y
    connect \Y $5\rb_raddr[5:0]
  end
  attribute \src "fwrisc.sv:382"
  cell $mux $procmux$4075
    parameter \WIDTH 5
    connect \A \instr [11:7]
    connect \B 5'00000
    connect \S \op_eret
    connect \Y $3\rd_waddr[5:0]
  end
  attribute \src "fwrisc.sv:382"
  cell $mux $procmux$4092
    parameter \WIDTH 5
    connect \A \instr [24:20]
    connect \B 5'00000
    connect \S \op_eret
    connect \Y $4\rb_raddr[5:0]
  end
  attribute \src "fwrisc.sv:382"
  cell $mux $procmux$4109
    parameter \WIDTH 6
    connect \A { 1'0 \instr [19:15] }
    connect \B 6'101001
    connect \S \op_eret
    connect \Y $3\ra_raddr[5:0]
  end
  attribute \src "fwrisc.sv:376"
  cell $mux $procmux$4127
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B { 1'1 \csr_addr }
    connect \S \op_csrrc
    connect \Y $3\rb_raddr[5:0]
  end
  attribute \src "fwrisc.sv:374"
  cell $mux $procmux$4143
    parameter \WIDTH 5
    connect \A $3\rd_waddr[5:0]
    connect \B 5'00000
    connect \S \op_csr
    connect \Y $2\rd_waddr[5:0]
  end
  attribute \src "fwrisc.sv:374"
  cell $mux $procmux$4157
    parameter \WIDTH 6
    connect \A { 1'0 $4\rb_raddr[5:0] }
    connect \B $3\rb_raddr[5:0]
    connect \S \op_csr
    connect \Y $2\rb_raddr[5:0]
  end
  attribute \src "fwrisc.sv:374"
  cell $mux $procmux$4171
    parameter \WIDTH 6
    connect \A $3\ra_raddr[5:0]
    connect \B { 1'0 \instr [19:15] }
    connect \S \op_csr
    connect \Y $2\ra_raddr[5:0]
  end
  attribute \src "fwrisc.sv:372"
  cell $pmux $procmux$4176
    parameter \S_WIDTH 7
    parameter \WIDTH 6
    connect \A $4\rd_waddr[5:0]
    connect \B { 1'0 $2\rd_waddr[5:0] 1'0 \instr [11:7] 30'101001101010111111110110110111 }
    connect \S { $procmux$3699_CMP [1] $procmux$3880_CMP $procmux$3716_CMP $procmux$3715_CMP $auto$opt_reduce.cc:132:opt_mux$4920 $auto$wreduce.cc:347:run$4949 [0] $eq$fwrisc.sv:75$10_Y }
    connect \Y \rd_waddr
  end
  attribute \src "fwrisc.sv:372"
  cell $pmux $procmux$4187
    parameter \S_WIDTH 5
    parameter \WIDTH 6
    connect \A { 1'0 $6\rb_raddr[5:0] }
    connect \B { $2\rb_raddr[5:0] $5\rb_raddr[5:0] 18'110110110111000000 }
    connect \S { $procmux$3699_CMP [1] $procmux$3880_CMP $eq$fwrisc.sv:67$6_Y $auto$wreduce.cc:347:run$4949 [0] $auto$opt_reduce.cc:132:opt_mux$4924 }
    connect \Y \rb_raddr
  end
  attribute \src "fwrisc.sv:372"
  cell $pmux $procmux$4198
    parameter \S_WIDTH 5
    parameter \WIDTH 6
    connect \A $4\ra_raddr[5:0]
    connect \B { $2\ra_raddr[5:0] 1'1 \csr_addr 18'100101111111000000 }
    connect \S { $procmux$3699_CMP [1] $procmux$3506_CMP $procmux$3716_CMP $auto$opt_reduce.cc:132:opt_mux$4928 $auto$opt_reduce.cc:132:opt_mux$4926 }
    connect \Y \ra_raddr
  end
  attribute \src "fwrisc.sv:359"
  cell $pmux $procmux$4209
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 4'0001
    connect \S { $procmux$4211_CMP $procmux$4210_CMP }
    connect \Y $3\comp_op[1:0]
  end
  attribute \src "fwrisc.sv:359"
  cell $eq $procmux$4210_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr [14:13]
    connect \B 2'10
    connect \Y $procmux$4210_CMP
  end
  attribute \src "fwrisc.sv:359"
  cell $logic_not $procmux$4211_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr [14:13]
    connect \Y $procmux$4211_CMP
  end
  attribute \src "fwrisc.sv:353"
  cell $mux $procmux$4217
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 2'01
    connect \S $eq$fwrisc.sv:353$70_Y
    connect \Y $2\comp_op[1:0]
  end
  attribute \src "fwrisc.sv:352"
  cell $mux $procmux$4222
    parameter \WIDTH 2
    connect \A $3\comp_op[1:0]
    connect \B $2\comp_op[1:0]
    connect \S $logic_or$fwrisc.sv:352$69_Y
    connect \Y \comp_op
  end
  attribute \src "fwrisc.sv:347"
  cell $mux $procmux$4225
    parameter \WIDTH 32
    connect \A \rb_rdata
    connect \B \imm_11_0
    connect \S \op_arith_imm
    connect \Y \comp_op_b
  end
  attribute \src "fwrisc.sv:298"
  cell $mux $procmux$4229
    parameter \WIDTH 4
    connect \A { 3'011 \instr [21] }
    connect \B { 3'100 \instr [21] }
    connect \S \instr [27]
    connect \Y $3\csr_addr[5:0]
  end
  attribute \src "fwrisc.sv:289"
  cell $eq $procmux$4232_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr [31:28]
    connect \B 4'1011
    connect \Y $procmux$4232_CMP
  end
  attribute \src "fwrisc.sv:291"
  cell $mux $procmux$4236
    parameter \WIDTH 4
    connect \A { 1'1 \instr [22:20] }
    connect \B \instr [23:20]
    connect \S $eq$fwrisc.sv:291$63_Y
    connect \Y $2\csr_addr[5:0]
  end
  attribute \src "fwrisc.sv:289"
  cell $eq $procmux$4239_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr [31:28]
    connect \B 2'11
    connect \Y $procmux$4239_CMP
  end
  attribute \src "fwrisc.sv:289"
  cell $pmux $procmux$4241
    parameter \S_WIDTH 2
    parameter \WIDTH 5
    connect \A { 1'1 \instr [23:20] }
    connect \B { 1'0 $2\csr_addr[5:0] 1'1 $3\csr_addr[5:0] }
    connect \S { $procmux$4239_CMP $procmux$4232_CMP }
    connect \Y \csr_addr
  end
  attribute \src "fwrisc.sv:237"
  cell $mux $procmux$4249
    parameter \WIDTH 5
    connect \A \shift_amt
    connect \B $sub$fwrisc.sv:238$61_Y [4:0]
    connect \S $procmux$4250_CMP
    connect \Y $procmux$4249_Y
  end
  attribute \src "fwrisc.sv:145"
  cell $pmux $procmux$4251
    parameter \S_WIDTH 2
    parameter \WIDTH 5
    connect \A \shift_amt
    connect \B { $procmux$4254_Y $procmux$4249_Y }
    connect \S { $procmux$3711_CMP $procmux$3583_CMP }
    connect \Y $procmux$4251_Y
  end
  attribute \src "fwrisc.sv:218"
  cell $mux $procmux$4254
    parameter \WIDTH 5
    connect \A $sub$fwrisc.sv:226$58_Y
    connect \B $sub$fwrisc.sv:219$56_Y
    connect \S \op_shift_reg
    connect \Y $procmux$4254_Y
  end
  attribute \src "fwrisc.sv:136"
  cell $mux $procmux$4258
    parameter \WIDTH 5
    connect \A $procmux$4251_Y
    connect \B \shift_amt
    connect \S \reset
    connect \Y $0\shift_amt[4:0]
  end
  attribute \src "fwrisc.sv:145"
  cell $pmux $procmux$4266
    parameter \S_WIDTH 3
    parameter \WIDTH 30
    connect \A \pc
    connect \B { $procmux$4281_Y $procmux$4269_Y \comp_op_a [31:2] }
    connect \S { \exec_state $procmux$3581_CTRL $procmux$3715_CMP }
    connect \Y $procmux$4266_Y
  end
  attribute \src "fwrisc.sv:193"
  cell $mux $procmux$4269
    parameter \WIDTH 30
    connect \A \pc
    connect \B \pc_next
    connect \S $logic_and$fwrisc.sv:193$55_Y
    connect \Y $procmux$4269_Y
  end
  attribute \src "fwrisc.sv:181"
  cell $mux $procmux$4275
    parameter \WIDTH 30
    connect \A \pc_next
    connect \B \pc
    connect \S \op_st
    connect \Y $procmux$4275_Y
  end
  attribute \src "fwrisc.sv:179"
  cell $mux $procmux$4278
    parameter \WIDTH 30
    connect \A $procmux$4275_Y
    connect \B \pc
    connect \S \op_ld
    connect \Y $procmux$4278_Y
  end
  attribute \src "fwrisc.sv:173"
  cell $mux $procmux$4281
    parameter \WIDTH 30
    connect \A $procmux$4278_Y
    connect \B \pc
    connect \S \exception
    connect \Y $procmux$4281_Y
  end
  attribute \src "fwrisc.sv:136"
  cell $mux $procmux$4285
    parameter \WIDTH 30
    connect \A $procmux$4266_Y
    connect \B 30'100000000000000000000000000000
    connect \S \reset
    connect \Y $0\pc[29:0]
  end
  attribute \src "fwrisc.sv:147"
  cell $mux $procmux$4288
    parameter \WIDTH 4
    connect \A \state
    connect \B 4'0001
    connect \S $logic_and$fwrisc.sv:141$53_Y
    connect \Y $procmux$4288_Y
  end
  attribute \src "fwrisc.sv:145"
  cell $pmux $procmux$4291
    parameter \S_WIDTH 11
    parameter \WIDTH 4
    connect \A $procmux$4288_Y
    connect \B { $procmux$4337_Y 8'01000010 $procmux$4328_Y $procmux$4315_Y 4'1000 $procmux$4306_Y $procmux$4296_Y 12'110011010000 }
    connect \S { $procmux$3699_CMP [1] $procmux$3506_CMP $procmux$3880_CMP \exec_state $procmux$3581_CTRL $procmux$3716_CMP $procmux$3711_CMP $procmux$3583_CMP $eq$fwrisc.sv:67$6_Y $auto$wreduce.cc:347:run$4949 [0] $auto$opt_reduce.cc:132:opt_mux$4932 }
    connect \Y $procmux$4291_Y
  end
  attribute \src "fwrisc.sv:237"
  cell $mux $procmux$4296
    parameter \WIDTH 4
    connect \A 4'0010
    connect \B \state
    connect \S $procmux$4250_CMP
    connect \Y $procmux$4296_Y
  end
  attribute \src "fwrisc.sv:227"
  cell $mux $procmux$4300
    parameter \WIDTH 4
    connect \A 4'0010
    connect \B 4'1010
    connect \S $procmux$4301_CMP
    connect \Y $procmux$4300_Y
  end
  attribute \src "fwrisc.sv:220"
  cell $mux $procmux$4304
    parameter \WIDTH 4
    connect \A 4'0010
    connect \B 4'1010
    connect \S $procmux$4305_CMP
    connect \Y $procmux$4304_Y
  end
  attribute \src "fwrisc.sv:218"
  cell $mux $procmux$4306
    parameter \WIDTH 4
    connect \A $procmux$4300_Y
    connect \B $procmux$4304_Y
    connect \S \op_shift_reg
    connect \Y $procmux$4306_Y
  end
  attribute \src "fwrisc.sv:196"
  cell $mux $procmux$4313
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 4'1011
    connect \S \cycle_counter [7]
    connect \Y $procmux$4313_Y
  end
  attribute \src "fwrisc.sv:193"
  cell $mux $procmux$4315
    parameter \WIDTH 4
    connect \A \state
    connect \B $procmux$4313_Y
    connect \S $logic_and$fwrisc.sv:193$55_Y
    connect \Y $procmux$4315_Y
  end
  attribute \src "fwrisc.sv:181"
  cell $mux $procmux$4322
    parameter \WIDTH 4
    connect \A $procmux$4313_Y
    connect \B 4'0101
    connect \S \op_st
    connect \Y $procmux$4322_Y
  end
  attribute \src "fwrisc.sv:179"
  cell $mux $procmux$4325
    parameter \WIDTH 4
    connect \A $procmux$4322_Y
    connect \B 4'0110
    connect \S \op_ld
    connect \Y $procmux$4325_Y
  end
  attribute \src "fwrisc.sv:173"
  cell $mux $procmux$4328
    parameter \WIDTH 4
    connect \A $procmux$4325_Y
    connect \B 4'0111
    connect \S \exception
    connect \Y $procmux$4328_Y
  end
  attribute \src "fwrisc.sv:157"
  cell $mux $procmux$4334
    parameter \WIDTH 4
    connect \A 4'0010
    connect \B 4'1001
    connect \S \op_shift
    connect \Y $procmux$4334_Y
  end
  attribute \src "fwrisc.sv:155"
  cell $mux $procmux$4337
    parameter \WIDTH 4
    connect \A $procmux$4334_Y
    connect \B 4'0011
    connect \S \op_csr
    connect \Y $procmux$4337_Y
  end
  attribute \src "fwrisc.sv:136"
  cell $mux $procmux$4341
    parameter \WIDTH 4
    connect \A $procmux$4291_Y
    connect \B 4'0000
    connect \S \reset
    connect \Y $0\state[3:0]
  end
  attribute \src "fwrisc.sv:141"
  cell $mux $procmux$4344
    parameter \WIDTH 32
    connect \A \instr
    connect \B \idata
    connect \S $logic_and$fwrisc.sv:141$53_Y
    connect \Y $procmux$4344_Y
  end
  attribute \src "fwrisc.sv:147"
  cell $mux $procmux$4347
    parameter \WIDTH 32
    connect \A $procmux$4344_Y
    connect \B \idata
    connect \S $logic_and$fwrisc.sv:141$53_Y
    connect \Y $procmux$4347_Y
  end
  attribute \src "fwrisc.sv:145"
  cell $mux $procmux$4350
    parameter \WIDTH 32
    connect \A $procmux$4347_Y
    connect \B $procmux$4344_Y
    connect \S $auto$opt_reduce.cc:132:opt_mux$4934
    connect \Y $procmux$4350_Y
  end
  attribute \src "fwrisc.sv:136"
  cell $mux $procmux$4364
    parameter \WIDTH 32
    connect \A $procmux$4350_Y
    connect \B 0
    connect \S \reset
    connect \Y $0\instr[31:0]
  end
  attribute \src "fwrisc.sv:77"
  cell $mux $procmux$4367
    parameter \WIDTH 8
    connect \A \instr_counter
    connect \B $add$fwrisc.sv:78$13_Y
    connect \S \exec_state
    connect \Y $procmux$4367_Y
  end
  attribute \src "fwrisc.sv:75"
  cell $mux $procmux$4370
    parameter \WIDTH 8
    connect \A $procmux$4367_Y
    connect \B 8'00000000
    connect \S $logic_or$fwrisc.sv:75$11_Y
    connect \Y $0\instr_counter[7:0]
  end
  attribute \src "fwrisc.sv:67"
  cell $mux $procmux$4373
    parameter \WIDTH 8
    connect \A $add$fwrisc.sv:70$8_Y
    connect \B 8'00000001
    connect \S $logic_or$fwrisc.sv:67$7_Y
    connect \Y $0\cycle_counter[7:0]
  end
  attribute \src "fwrisc.sv:106"
  cell $reduce_or $reduce_or$fwrisc.sv:106$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr [12] \instr [13] \instr [14] }
    connect \Y $reduce_or$fwrisc.sv:106$38_Y
  end
  attribute \src "fwrisc.sv:220"
  cell $reduce_or $reduce_or$fwrisc.sv:220$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \rb_rdata [0] \rb_rdata [1] \rb_rdata [2] \rb_rdata [3] \rb_rdata [4] }
    connect \Y $procmux$4305_CMP
  end
  attribute \src "fwrisc.sv:227"
  cell $reduce_or $reduce_or$fwrisc.sv:227$59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \instr [20] \instr [21] \instr [22] \instr [23] \instr [24] }
    connect \Y $procmux$4301_CMP
  end
  attribute \src "fwrisc.sv:237"
  cell $reduce_or $reduce_or$fwrisc.sv:237$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \shift_amt [0] \shift_amt [1] \shift_amt [2] \shift_amt [3] \shift_amt [4] }
    connect \Y $procmux$4250_CMP
  end
  attribute \src "fwrisc.sv:461"
  cell $reduce_or $reduce_or$fwrisc.sv:461$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \instr [15] \instr [16] \instr [17] \instr [18] \instr [19] }
    connect \Y $reduce_or$fwrisc.sv:461$75_Y [0]
  end
  attribute \src "fwrisc.sv:638"
  cell $reduce_or $reduce_or$fwrisc.sv:638$105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { \rd_waddr [0] \rd_waddr [1] \rd_waddr [2] \rd_waddr [3] \rd_waddr [4] \rd_waddr [5] }
    connect \Y $reduce_or$fwrisc.sv:638$105_Y
  end
  attribute \src "fwrisc.sv:827"
  cell $reduce_or $reduce_or$fwrisc.sv:827$129
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \alu_out [0] \alu_out [1] }
    connect \Y $reduce_or$fwrisc.sv:827$129_Y
  end
  attribute \src "fwrisc.sv:219"
  cell $sub $sub$fwrisc.sv:219$56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \rb_rdata [4:0]
    connect \B 1'1
    connect \Y $sub$fwrisc.sv:219$56_Y
  end
  attribute \src "fwrisc.sv:226"
  cell $sub $sub$fwrisc.sv:226$58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \instr [24:20]
    connect \B 1'1
    connect \Y $sub$fwrisc.sv:226$58_Y
  end
  attribute \src "fwrisc.sv:238"
  cell $sub $sub$fwrisc.sv:238$61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \shift_amt
    connect \B 1'1
    connect \Y $sub$fwrisc.sv:238$61_Y [4:0]
  end
  attribute \src "fwrisc.sv:313"
  cell $mux $ternary$fwrisc.sv:313$64
    parameter \WIDTH 32
    connect \A { 12'000000000000 \instr [19:12] \instr [20] \instr [30:21] 1'0 }
    connect \B { 12'111111111111 \instr [19:12] \instr [20] \instr [30:21] 1'0 }
    connect \S \instr [31]
    connect \Y \jal_off
  end
  attribute \src "fwrisc.sv:315"
  cell $mux $ternary$fwrisc.sv:315$65
    parameter \WIDTH 32
    connect \A { 21'000000000000000000000 \instr [30:20] }
    connect \B { 21'111111111111111111111 \instr [30:20] }
    connect \S \instr [31]
    connect \Y \imm_11_0
  end
  attribute \src "fwrisc.sv:318"
  cell $mux $ternary$fwrisc.sv:318$66
    parameter \WIDTH 32
    connect \A { 21'000000000000000000000 \instr [30:25] \instr [11:7] }
    connect \B { 21'111111111111111111111 \instr [30:25] \instr [11:7] }
    connect \S \instr [31]
    connect \Y \st_imm_11_0
  end
  attribute \src "fwrisc.sv:323"
  cell $mux $ternary$fwrisc.sv:323$67
    parameter \WIDTH 32
    connect \A { 20'00000000000000000000 \instr [7] \instr [30:25] \instr [11:8] 1'0 }
    connect \B { 20'11111111111111111111 \instr [7] \instr [30:25] \instr [11:8] 1'0 }
    connect \S \instr [31]
    connect \Y \imm_branch
  end
  attribute \src "fwrisc.sv:366"
  cell $mux $ternary$fwrisc.sv:366$72
    parameter \WIDTH 1
    connect \A \comp_out
    connect \B $logic_not$fwrisc.sv:366$71_Y
    connect \S \instr [12]
    connect \Y \branch_cond
  end
  attribute \src "fwrisc.sv:537"
  cell $mux $ternary$fwrisc.sv:537$92
    parameter \WIDTH 4
    connect \A 4'1011
    connect \B 4'0011
    connect \S \instr [20]
    connect \Y $ternary$fwrisc.sv:537$92_Y
  end
  attribute \src "fwrisc.sv:730"
  cell $mux $ternary$fwrisc.sv:730$118
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \instr [30]
    connect \Y $ternary$fwrisc.sv:730$118_Y [0]
  end
  attribute \src "fwrisc.sv:761"
  cell $mux $ternary$fwrisc.sv:761$120
    parameter \WIDTH 2
    connect \A 2'01
    connect \B { 1'1 $ternary$fwrisc.sv:730$118_Y [0] }
    connect \S \instr [14]
    connect \Y $ternary$fwrisc.sv:761$120_Y [1:0]
  end
  attribute \src "fwrisc.sv:858"
  cell $mux $ternary$fwrisc.sv:858$138
    parameter \WIDTH 32
    connect \A \drdata
    connect \B \dwdata
    connect \S \dwrite
    connect \Y $ternary$fwrisc.sv:858$138_Y
  end
  attribute \module_not_derived 1
  attribute \src "fwrisc.sv:778"
  cell \fwrisc_alu \u_alu
    connect \carry \alu_carry
    connect \clock \clock
    connect \eqz \alu_eqz
    connect \op \alu_op
    connect \op_a \alu_op_a
    connect \op_b \alu_op_b
    connect \out \alu_out
    connect \reset \reset
  end
  attribute \module_not_derived 1
  attribute \src "fwrisc.sv:338"
  cell \fwrisc_comparator \u_comp
    connect \clock \clock
    connect \in_a \comp_op_a
    connect \in_b \comp_op_b
    connect \op \comp_op
    connect \out \comp_out
    connect \reset \reset
  end
  attribute \module_not_derived 1
  attribute \src "fwrisc.sv:802"
  cell \fwrisc_dbus_if \u_dbus_if
    connect \alu_out \alu_out
    connect \clock \clock
    connect \daddr \daddr
    connect \dready \dready
    connect \dstrb \dstrb
    connect \dvalid \dvalid
    connect \dwdata \dwdata
    connect \dwrite \dwrite
    connect \instr \instr
    connect \rb_rdata \rb_rdata
    connect \state \state
  end
  attribute \module_not_derived 1
  attribute \src "fwrisc.sv:652"
  cell \fwrisc_regfile \u_regfile
    connect \clock \clock
    connect \ra_raddr \ra_raddr
    connect \ra_rdata \comp_op_a
    connect \rb_raddr \rb_raddr
    connect \rb_rdata \rb_rdata
    connect \rd_waddr \rd_waddr
    connect \rd_wdata \rd_wdata
    connect \rd_wen \rd_wen
    connect \reset \reset
  end
  attribute \module_not_derived 1
  attribute \src "fwrisc.sv:844"
  cell \fwrisc_tracer \u_tracer
    connect \clock \clock
    connect \instr \instr
    connect \ivalid \exec_state
    connect \maddr \daddr
    connect \mdata $ternary$fwrisc.sv:858$138_Y
    connect \mstrb \dstrb
    connect \mvalid $logic_and$fwrisc.sv:193$55_Y
    connect \mwrite \dwrite
    connect \pc { \pc 2'00 }
    connect \ra_raddr \ra_raddr
    connect \ra_rdata \comp_op_a
    connect \rb_raddr \rb_raddr
    connect \rb_rdata \rb_rdata
    connect \rd_waddr \rd_waddr
    connect \rd_wdata \rd_wdata
    connect \rd_write \rd_wen
    connect \reset \reset
  end
  connect \auipc_imm_31_12 { \instr [31:12] 12'000000000000 }
  connect \csr \instr [31:20]
  connect \cycle_counter_ovf \cycle_counter [7]
  connect \iaddr { \pc 2'00 }
  connect \imm_lui { \instr [31:12] 12'000000000000 }
  connect \ra_rdata \comp_op_a
  connect \rd \instr [11:7]
  connect \rs1 \instr [19:15]
  connect \rs2 \instr [24:20]
end
attribute \src "fwrisc_alu.sv:29"
module \fwrisc_alu
  attribute \src "fwrisc_alu.sv:40"
  wire width 32 $add$fwrisc_alu.sv:40$156_Y
  attribute \src "fwrisc_alu.sv:63"
  wire width 32 $and$fwrisc_alu.sv:63$165_Y
  attribute \src "fwrisc_alu.sv:39"
  wire $eq$fwrisc_alu.sv:39$151_Y
  attribute \src "fwrisc_alu.sv:40"
  wire $eq$fwrisc_alu.sv:40$155_Y
  attribute \src "fwrisc_alu.sv:39"
  wire width 32 $or$fwrisc_alu.sv:39$153_Y
  wire $procmux$3464_CMP
  wire $procmux$3465_CMP
  wire $procmux$3466_CMP
  wire $procmux$3467_CMP
  wire width 2 $procmux$3468_CMP
  wire $procmux$3468_CTRL
  attribute \src "fwrisc_alu.sv:40"
  wire width 32 $sub$fwrisc_alu.sv:40$157_Y
  attribute \src "fwrisc_alu.sv:39"
  wire width 32 $xor$fwrisc_alu.sv:39$152_Y
  attribute \src "fwrisc_alu.sv:40"
  wire width 32 \add_sub
  attribute \src "fwrisc_alu.sv:36"
  wire output 7 \carry
  attribute \src "fwrisc_alu.sv:30"
  wire input 1 \clock
  attribute \src "fwrisc_alu.sv:37"
  wire output 8 \eqz
  attribute \src "fwrisc_alu.sv:34"
  wire width 3 input 5 \op
  attribute \src "fwrisc_alu.sv:32"
  wire width 32 input 3 \op_a
  attribute \src "fwrisc_alu.sv:33"
  wire width 32 input 4 \op_b
  attribute \src "fwrisc_alu.sv:39"
  wire width 32 \or_xor
  attribute \src "fwrisc_alu.sv:35"
  wire width 32 output 6 \out
  attribute \src "fwrisc_alu.sv:31"
  wire input 2 \reset
  attribute \src "fwrisc_alu.sv:40"
  cell $add $add$fwrisc_alu.sv:40$156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \op_a
    connect \B \op_b
    connect \Y $add$fwrisc_alu.sv:40$156_Y
  end
  attribute \src "fwrisc_alu.sv:63"
  cell $and $and$fwrisc_alu.sv:63$165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \op_a
    connect \B \op_b
    connect \Y $and$fwrisc_alu.sv:63$165_Y
  end
  attribute \src "fwrisc_alu.sv:39"
  cell $eq $eq$fwrisc_alu.sv:39$151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \op
    connect \B 3'100
    connect \Y $eq$fwrisc_alu.sv:39$151_Y
  end
  attribute \src "fwrisc_alu.sv:40"
  cell $logic_not $eq$fwrisc_alu.sv:40$155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \op
    connect \Y $eq$fwrisc_alu.sv:40$155_Y
  end
  attribute \src "fwrisc_alu.sv:44"
  cell $eq $eq$fwrisc_alu.sv:44$160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \op_b
    connect \B \op_a
    connect \Y \eqz
  end
  attribute \src "fwrisc_alu.sv:43"
  cell $gt $gt$fwrisc_alu.sv:43$159
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \op_b
    connect \B \op_a
    connect \Y \carry
  end
  attribute \src "fwrisc_alu.sv:39"
  cell $or $or$fwrisc_alu.sv:39$153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \op_a
    connect \B \op_b
    connect \Y $or$fwrisc_alu.sv:39$153_Y
  end
  attribute \src "fwrisc_alu.sv:54"
  cell $pmux $procmux$3463
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A \or_xor
    connect \B { \add_sub \op_a [30:0] 2'00 \op_a [31:1] \op_a [31] \op_a [31:1] $and$fwrisc_alu.sv:63$165_Y }
    connect \S { $procmux$3468_CTRL $procmux$3467_CMP $procmux$3466_CMP $procmux$3465_CMP $procmux$3464_CMP }
    connect \Y \out
  end
  attribute \src "fwrisc_alu.sv:54"
  cell $eq $procmux$3464_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \op
    connect \B 2'10
    connect \Y $procmux$3464_CMP
  end
  attribute \src "fwrisc_alu.sv:54"
  cell $eq $procmux$3465_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \op
    connect \B 3'111
    connect \Y $procmux$3465_CMP
  end
  attribute \src "fwrisc_alu.sv:54"
  cell $eq $procmux$3466_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \op
    connect \B 3'110
    connect \Y $procmux$3466_CMP
  end
  attribute \src "fwrisc_alu.sv:54"
  cell $eq $procmux$3467_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \op
    connect \B 3'101
    connect \Y $procmux$3467_CMP
  end
  attribute \src "fwrisc_alu.sv:54"
  cell $reduce_or $procmux$3468_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$fwrisc_alu.sv:40$155_Y $procmux$3468_CMP [1] }
    connect \Y $procmux$3468_CTRL
  end
  attribute \src "fwrisc_alu.sv:54"
  cell $eq $procmux$3468_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op
    connect \B 1'1
    connect \Y $procmux$3468_CMP [1]
  end
  attribute \src "fwrisc_alu.sv:40"
  cell $sub $sub$fwrisc_alu.sv:40$157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \op_a
    connect \B \op_b
    connect \Y $sub$fwrisc_alu.sv:40$157_Y
  end
  attribute \src "fwrisc_alu.sv:39"
  cell $mux $ternary$fwrisc_alu.sv:39$154
    parameter \WIDTH 32
    connect \A $or$fwrisc_alu.sv:39$153_Y
    connect \B $xor$fwrisc_alu.sv:39$152_Y
    connect \S $eq$fwrisc_alu.sv:39$151_Y
    connect \Y \or_xor
  end
  attribute \src "fwrisc_alu.sv:40"
  cell $mux $ternary$fwrisc_alu.sv:40$158
    parameter \WIDTH 32
    connect \A $sub$fwrisc_alu.sv:40$157_Y
    connect \B $add$fwrisc_alu.sv:40$156_Y
    connect \S $eq$fwrisc_alu.sv:40$155_Y
    connect \Y \add_sub
  end
  attribute \src "fwrisc_alu.sv:39"
  cell $xor $xor$fwrisc_alu.sv:39$152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \op_a
    connect \B \op_b
    connect \Y $xor$fwrisc_alu.sv:39$152_Y
  end
end
attribute \src "fwrisc_comparator.sv:28"
module \fwrisc_comparator
  attribute \src "fwrisc_comparator.sv:39"
  wire $eq$fwrisc_comparator.sv:39$167_Y
  attribute \src "fwrisc_comparator.sv:40"
  wire $lt$fwrisc_comparator.sv:40$168_Y
  attribute \src "fwrisc_comparator.sv:41"
  wire $lt$fwrisc_comparator.sv:41$169_Y
  wire $procmux$3460_CMP
  wire $procmux$3461_CMP
  attribute \src "fwrisc_comparator.sv:29"
  wire input 1 \clock
  attribute \src "fwrisc_comparator.sv:31"
  wire width 32 input 3 \in_a
  attribute \src "fwrisc_comparator.sv:32"
  wire width 32 input 4 \in_b
  attribute \src "fwrisc_comparator.sv:33"
  wire width 2 input 5 \op
  attribute \src "fwrisc_comparator.sv:34"
  wire output 6 \out
  attribute \src "fwrisc_comparator.sv:30"
  wire input 2 \reset
  attribute \src "fwrisc_comparator.sv:39"
  cell $eq $eq$fwrisc_comparator.sv:39$167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \in_a
    connect \B \in_b
    connect \Y $eq$fwrisc_comparator.sv:39$167_Y
  end
  attribute \src "fwrisc_comparator.sv:40"
  cell $lt $lt$fwrisc_comparator.sv:40$168
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \in_a
    connect \B \in_b
    connect \Y $lt$fwrisc_comparator.sv:40$168_Y
  end
  attribute \src "fwrisc_comparator.sv:41"
  cell $lt $lt$fwrisc_comparator.sv:41$169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \in_a
    connect \B \in_b
    connect \Y $lt$fwrisc_comparator.sv:41$169_Y
  end
  attribute \src "fwrisc_comparator.sv:38"
  cell $pmux $procmux$3459
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $lt$fwrisc_comparator.sv:41$169_Y
    connect \B { $eq$fwrisc_comparator.sv:39$167_Y $lt$fwrisc_comparator.sv:40$168_Y }
    connect \S { $procmux$3461_CMP $procmux$3460_CMP }
    connect \Y \out
  end
  attribute \src "fwrisc_comparator.sv:38"
  cell $eq $procmux$3460_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op
    connect \B 1'1
    connect \Y $procmux$3460_CMP
  end
  attribute \src "fwrisc_comparator.sv:38"
  cell $logic_not $procmux$3461_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \op
    connect \Y $procmux$3461_CMP
  end
end
attribute \src "fwrisc_dbus_if.sv:12"
module \fwrisc_dbus_if
  attribute \src "fwrisc_dbus_if.sv:26"
  wire $eq$fwrisc_dbus_if.sv:26$170_Y
  wire $procmux$3452_CMP
  wire $procmux$3453_CMP
  attribute \src "fwrisc_dbus_if.sv:33"
  wire width 4 $shl$fwrisc_dbus_if.sv:33$175_Y
  attribute \src "fwrisc_dbus_if.sv:37"
  wire width 4 $shl$fwrisc_dbus_if.sv:37$176_Y
  attribute \src "fwrisc_dbus_if.sv:16"
  wire width 32 input 4 \alu_out
  attribute \src "fwrisc_dbus_if.sv:13"
  wire input 1 \clock
  attribute \src "fwrisc_dbus_if.sv:18"
  wire width 32 output 6 \daddr
  attribute \src "fwrisc_dbus_if.sv:23"
  wire input 11 \dready
  attribute \src "fwrisc_dbus_if.sv:22"
  wire width 4 output 10 \dstrb
  attribute \src "fwrisc_dbus_if.sv:19"
  wire output 7 \dvalid
  attribute \src "fwrisc_dbus_if.sv:21"
  wire width 32 output 9 \dwdata
  attribute \src "fwrisc_dbus_if.sv:20"
  wire output 8 \dwrite
  attribute \src "fwrisc_dbus_if.sv:14"
  wire width 32 input 2 \instr
  attribute \src "fwrisc_dbus_if.sv:15"
  wire width 32 input 3 \rb_rdata
  attribute \src "fwrisc_dbus_if.sv:17"
  wire width 4 input 5 \state
  attribute \src "fwrisc_dbus_if.sv:26"
  cell $eq $eq$fwrisc_dbus_if.sv:26$170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'110
    connect \Y $eq$fwrisc_dbus_if.sv:26$170_Y
  end
  attribute \src "fwrisc_dbus_if.sv:26"
  cell $eq $eq$fwrisc_dbus_if.sv:26$171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'101
    connect \Y \dwrite
  end
  attribute \src "fwrisc_dbus_if.sv:26"
  cell $logic_or $logic_or$fwrisc_dbus_if.sv:26$172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$fwrisc_dbus_if.sv:26$170_Y
    connect \B \dwrite
    connect \Y \dvalid
  end
  attribute \src "fwrisc_dbus_if.sv:31"
  cell $pmux $procmux$3451
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A \rb_rdata
    connect \B { \rb_rdata [7:0] \rb_rdata [7:0] \rb_rdata [7:0] \rb_rdata [7:0] \rb_rdata [15:0] \rb_rdata [15:0] }
    connect \S { $procmux$3453_CMP $procmux$3452_CMP }
    connect \Y \dwdata
  end
  attribute \src "fwrisc_dbus_if.sv:31"
  cell $eq $procmux$3452_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr [13:12]
    connect \B 1'1
    connect \Y $procmux$3452_CMP
  end
  attribute \src "fwrisc_dbus_if.sv:31"
  cell $logic_not $procmux$3453_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr [13:12]
    connect \Y $procmux$3453_CMP
  end
  attribute \src "fwrisc_dbus_if.sv:31"
  cell $pmux $procmux$3455
    parameter \S_WIDTH 2
    parameter \WIDTH 4
    connect \A 4'1111
    connect \B { $shl$fwrisc_dbus_if.sv:33$175_Y $shl$fwrisc_dbus_if.sv:37$176_Y }
    connect \S { $procmux$3453_CMP $procmux$3452_CMP }
    connect \Y \dstrb
  end
  attribute \src "fwrisc_dbus_if.sv:33"
  cell $shl $shl$fwrisc_dbus_if.sv:33$175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 1'1
    connect \B \alu_out [1:0]
    connect \Y $shl$fwrisc_dbus_if.sv:33$175_Y
  end
  attribute \src "fwrisc_dbus_if.sv:37"
  cell $shl $shl$fwrisc_dbus_if.sv:37$176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 2'11
    connect \B { \alu_out [1] 1'0 }
    connect \Y $shl$fwrisc_dbus_if.sv:37$176_Y
  end
  connect \daddr { \alu_out [31:2] 2'00 }
end
attribute \keep 1
attribute \top 1
attribute \src "fwrisc_formal_tb.sv:12"
module \fwrisc_formal_tb
  attribute \src "fwrisc_formal_tb.sv:17"
  wire $0\reset[0:0]
  attribute \src "fwrisc_formal_tb.sv:17"
  wire width 4 $0\reset_cnt[3:0]
  wire width 4 $add$fwrisc_formal_tb.sv:21$144_Y
  attribute \src "fwrisc_formal_tb.sv:18"
  wire $eq$fwrisc_formal_tb.sv:18$143_Y
  attribute \src "fwrisc_formal_tb.sv:12"
  wire input 1 \clock
  attribute \src "fwrisc_formal_tb.sv:43"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \daddr
  attribute \src "fwrisc_formal_tb.sv:44"
  wire width 32 \drdata
  attribute \src "fwrisc_formal_tb.sv:48"
  wire \dready
  attribute \src "fwrisc_formal_tb.sv:46"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \dstrb
  attribute \src "fwrisc_formal_tb.sv:47"
  wire \dvalid
  attribute \src "fwrisc_formal_tb.sv:45"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \dwdata
  attribute \src "fwrisc_formal_tb.sv:61"
  attribute \unused_bits "0"
  wire \dwrite
  attribute \src "fwrisc_formal_tb.sv:25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \iaddr
  wire width 25 \idata
  attribute \src "fwrisc_formal_tb.sv:42"
  wire \iready
  attribute \src "fwrisc_formal_tb.sv:42"
  wire \ivalid
  attribute \init 1'1
  attribute \src "fwrisc_formal_tb.sv:15"
  wire \reset
  attribute \init 4'0000
  attribute \src "fwrisc_formal_tb.sv:14"
  wire width 4 \reset_cnt
  attribute \src "fwrisc_formal_tb.sv:21"
  cell $add $add$fwrisc_formal_tb.sv:21$144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \reset_cnt
    connect \B 1'1
    connect \Y $add$fwrisc_formal_tb.sv:21$144_Y
  end
  attribute \src "fwrisc_formal_tb.sv:40"
  cell $anyconst $anyconst$145
    parameter \WIDTH 5
    connect \Y \idata [24:20]
  end
  attribute \src "fwrisc_formal_tb.sv:40"
  cell $anyconst $anyconst$146
    parameter \WIDTH 5
    connect \Y \idata [19:15]
  end
  attribute \src "fwrisc_formal_tb.sv:40"
  cell $anyconst $anyconst$147
    parameter \WIDTH 5
    connect \Y \idata [11:7]
  end
  attribute \src "fwrisc_formal_tb.sv:44"
  cell $anyconst $anyconst$148
    parameter \WIDTH 32
    connect \Y \drdata
  end
  attribute \src "fwrisc_formal_tb.sv:18"
  cell $eq $eq$fwrisc_formal_tb.sv:18$143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset_cnt
    connect \B 1'1
    connect \Y $eq$fwrisc_formal_tb.sv:18$143_Y
  end
  attribute \src "fwrisc_formal_tb.sv:17"
  cell $dff $procdff$4911
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0\reset[0:0]
    connect \Q \reset
  end
  attribute \src "fwrisc_formal_tb.sv:17"
  cell $dff $procdff$4912
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 4
    connect \CLK \clock
    connect \D $0\reset_cnt[3:0]
    connect \Q \reset_cnt
  end
  attribute \src "fwrisc_formal_tb.sv:18"
  cell $mux $procmux$3470
    parameter \WIDTH 4
    connect \A $add$fwrisc_formal_tb.sv:21$144_Y
    connect \B \reset_cnt
    connect \S $eq$fwrisc_formal_tb.sv:18$143_Y
    connect \Y $0\reset_cnt[3:0]
  end
  attribute \src "fwrisc_formal_tb.sv:18"
  cell $mux $procmux$3473
    parameter \WIDTH 1
    connect \A \reset
    connect \B 1'0
    connect \S $eq$fwrisc_formal_tb.sv:18$143_Y
    connect \Y $0\reset[0:0]
  end
  attribute \module_not_derived 1
  attribute \src "fwrisc_formal_tb.sv:50"
  cell \fwrisc \u_dut
    connect \clock \clock
    connect \daddr \daddr
    connect \drdata \drdata
    connect \dready \dready
    connect \dstrb \dstrb
    connect \dvalid \dready
    connect \dwdata \dwdata
    connect \dwrite \dwrite
    connect \iaddr \iaddr
    connect \idata { 7'0000000 \idata [24:15] 3'000 \idata [11:7] 7'0110011 }
    connect \iready \iready
    connect \ivalid \iready
    connect \reset \reset
  end
  connect \dvalid \dready
  connect { \idata [14:12] \idata [6:0] } 10'0000110011
  connect \ivalid \iready
end
attribute \src "fwrisc_regfile.sv:26"
module \fwrisc_regfile
  attribute \src "fwrisc_regfile.sv:54"
  wire width 32 $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182
  attribute \src "fwrisc_regfile.sv:27"
  wire input 1 \clock
  attribute \src "fwrisc_regfile.sv:29"
  wire width 6 input 3 \ra_raddr
  attribute \src "fwrisc_regfile.sv:38"
  wire width 6 \ra_raddr_r
  attribute \src "fwrisc_regfile.sv:30"
  wire width 32 output 4 \ra_rdata
  attribute \src "fwrisc_regfile.sv:31"
  wire width 6 input 5 \rb_raddr
  attribute \src "fwrisc_regfile.sv:39"
  wire width 6 \rb_raddr_r
  attribute \src "fwrisc_regfile.sv:32"
  wire width 32 output 6 \rb_rdata
  attribute \src "fwrisc_regfile.sv:33"
  wire width 6 input 7 \rd_waddr
  attribute \src "fwrisc_regfile.sv:34"
  wire width 32 input 8 \rd_wdata
  attribute \src "fwrisc_regfile.sv:35"
  wire input 9 \rd_wen
  attribute \src "fwrisc_regfile.sv:28"
  wire input 2 \reset
  attribute \src "fwrisc_regfile.sv:54"
  cell $dff $procdff$4906
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 6
    connect \CLK \clock
    connect \D \ra_raddr
    connect \Q \ra_raddr_r
  end
  attribute \src "fwrisc_regfile.sv:54"
  cell $dff $procdff$4907
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 6
    connect \CLK \clock
    connect \D \rb_raddr
    connect \Q \rb_raddr_r
  end
  attribute \src "fwrisc_regfile.sv:57"
  cell $mux $procmux$3442
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \rd_wen
    connect \Y $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31]
  end
  cell $mem \regs
    parameter \ABITS 6
    parameter \INIT 33'x00000000000000000000000000000000
    parameter \MEMID "\\regs"
    parameter \OFFSET 0
    parameter \RD_CLK_ENABLE 2'00
    parameter \RD_CLK_POLARITY 2'11
    parameter \RD_PORTS 2
    parameter \RD_TRANSPARENT 2'00
    parameter \SIZE 64
    parameter \WIDTH 32
    parameter \WR_CLK_ENABLE 1'1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_PORTS 1
    connect \RD_ADDR { \rb_raddr_r \ra_raddr_r }
    connect \RD_CLK 2'00
    connect \RD_DATA { \rb_rdata \ra_rdata }
    connect \RD_EN 2'11
    connect \WR_ADDR \rd_waddr
    connect \WR_CLK \clock
    connect \WR_DATA \rd_wdata
    connect \WR_EN { $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31] }
  end
end
attribute \keep 1
attribute \src "fwrisc_formal_arith_checker.sv:10"
module \fwrisc_tracer
  attribute \src "fwrisc_formal_arith_checker.sv:72"
  wire $0$formal$fwrisc_formal_arith_checker.sv:79$321_CHECK[0:0]$530
  attribute \src "fwrisc_formal_arith_checker.sv:72"
  wire $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531
  attribute \src "fwrisc_formal_arith_checker.sv:72"
  wire $0$formal$fwrisc_formal_arith_checker.sv:86$323_CHECK[0:0]$534
  attribute \src "fwrisc_formal_arith_checker.sv:72"
  wire $0$formal$fwrisc_formal_arith_checker.sv:86$323_EN[0:0]$535
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$388_CHECK[0:0]$803
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$390_CHECK[0:0]$814
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$392_CHECK[0:0]$825
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$394_CHECK[0:0]$836
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$396_CHECK[0:0]$847
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$398_CHECK[0:0]$858
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$400_CHECK[0:0]$869
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$402_CHECK[0:0]$880
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$404_CHECK[0:0]$891
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$406_CHECK[0:0]$902
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$408_CHECK[0:0]$913
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$410_CHECK[0:0]$924
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$412_CHECK[0:0]$935
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$414_CHECK[0:0]$946
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$416_CHECK[0:0]$957
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$418_CHECK[0:0]$968
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$420_CHECK[0:0]$979
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$422_CHECK[0:0]$990
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$424_CHECK[0:0]$1001
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$426_CHECK[0:0]$1012
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$428_CHECK[0:0]$1023
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$430_CHECK[0:0]$1034
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$432_CHECK[0:0]$1045
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$434_CHECK[0:0]$1056
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$436_CHECK[0:0]$1067
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$438_CHECK[0:0]$1078
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$440_CHECK[0:0]$1089
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$442_CHECK[0:0]$1100
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$444_CHECK[0:0]$1111
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$446_CHECK[0:0]$1122
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$448_CHECK[0:0]$1133
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$450_CHECK[0:0]$1144
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$452_CHECK[0:0]$1155
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$454_CHECK[0:0]$1166
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$456_CHECK[0:0]$1177
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$458_CHECK[0:0]$1188
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$460_CHECK[0:0]$1199
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$462_CHECK[0:0]$1210
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$464_CHECK[0:0]$1221
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$466_CHECK[0:0]$1232
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$468_CHECK[0:0]$1243
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$470_CHECK[0:0]$1254
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$472_CHECK[0:0]$1265
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$474_CHECK[0:0]$1276
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$476_CHECK[0:0]$1287
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$478_CHECK[0:0]$1298
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$480_CHECK[0:0]$1309
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$482_CHECK[0:0]$1320
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$484_CHECK[0:0]$1331
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$486_CHECK[0:0]$1342
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$488_CHECK[0:0]$1353
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$490_CHECK[0:0]$1364
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$492_CHECK[0:0]$1375
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$494_CHECK[0:0]$1386
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$496_CHECK[0:0]$1397
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$498_CHECK[0:0]$1408
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$500_CHECK[0:0]$1419
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$502_CHECK[0:0]$1430
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$504_CHECK[0:0]$1441
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$506_CHECK[0:0]$1452
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$508_CHECK[0:0]$1463
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$510_CHECK[0:0]$1474
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  wire $0$formal$fwrisc_formal_arith_checker.sv:96$512_CHECK[0:0]$1485
  attribute \src "fwrisc_formal_arith_checker.sv:57"
  wire width 32 $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521
  attribute \src "fwrisc_formal_arith_checker.sv:41"
  wire $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549
  attribute \src "fwrisc_formal_arith_checker.sv:72"
  wire $0\ivalid_r[0:0]
  attribute \src "fwrisc_formal_arith_checker.sv:46"
  wire width 6 $0\rd[5:0]
  attribute \src "fwrisc_formal_arith_checker.sv:46"
  wire width 6 $0\rs1[5:0]
  attribute \src "fwrisc_formal_arith_checker.sv:46"
  wire width 6 $0\rs2[5:0]
  attribute \src "fwrisc_formal_arith_checker.sv:86"
  wire width 32 $add$fwrisc_formal_arith_checker.sv:86$544_Y
  attribute \src "fwrisc_formal_arith_checker.sv:95"
  wire $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1009_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1020_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1031_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1042_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1053_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1064_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1075_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1086_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1097_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1108_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1119_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1130_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1141_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1152_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1163_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1174_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1185_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1196_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1207_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1218_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1229_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1240_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1251_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1262_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1273_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1284_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1295_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1306_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1317_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1328_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1339_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1350_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1361_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1372_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1383_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1394_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1405_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1416_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1427_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1438_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1449_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1460_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1471_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1482_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$1493_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$811_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$822_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$833_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$844_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$855_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$866_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$877_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$888_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$899_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$910_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$921_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$932_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$943_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$954_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$965_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$976_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$987_Y
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $eq$fwrisc_formal_arith_checker.sv:96$998_Y
  attribute \src "fwrisc_formal_arith_checker.sv:79"
  wire $formal$fwrisc_formal_arith_checker.sv:79$321_CHECK
  attribute \init 1'0
  attribute \src "fwrisc_formal_arith_checker.sv:79"
  wire $formal$fwrisc_formal_arith_checker.sv:79$321_EN
  attribute \src "fwrisc_formal_arith_checker.sv:86"
  wire $formal$fwrisc_formal_arith_checker.sv:86$323_CHECK
  attribute \init 1'0
  attribute \src "fwrisc_formal_arith_checker.sv:86"
  wire $formal$fwrisc_formal_arith_checker.sv:86$323_EN
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$388_CHECK
  attribute \init 1'0
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$390_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$392_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$394_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$396_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$398_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$400_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$402_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$404_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$406_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$408_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$410_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$412_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$414_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$416_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$418_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$420_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$422_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$424_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$426_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$428_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$430_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$432_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$434_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$436_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$438_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$440_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$442_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$444_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$446_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$448_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$450_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$452_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$454_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$456_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$458_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$460_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$462_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$464_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$466_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$468_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$470_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$472_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$474_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$476_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$478_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$480_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$482_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$484_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$486_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$488_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$490_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$492_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$494_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$496_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$498_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$500_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$502_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$504_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$506_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$508_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$510_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $formal$fwrisc_formal_arith_checker.sv:96$512_CHECK
  attribute \src "fwrisc_formal_arith_checker.sv:95"
  wire $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
  attribute \src "fwrisc_formal_arith_checker.sv:86"
  wire width 32 $memrd$\in_regs$fwrisc_formal_arith_checker.sv:86$542_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:86"
  wire width 32 $memrd$\in_regs$fwrisc_formal_arith_checker.sv:86$543_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:86"
  wire width 32 $memrd$\out_regs$fwrisc_formal_arith_checker.sv:86$541_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:79"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:79$537_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1008_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1019_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1030_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1041_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1052_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1063_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1074_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1085_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1096_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1107_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1118_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1129_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1140_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1151_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1162_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1173_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1184_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1195_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1206_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1217_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1228_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1239_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1250_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1261_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1272_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1283_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1294_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1305_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1316_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1327_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1338_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1349_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1360_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1371_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1382_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1393_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1404_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1415_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1426_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1437_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1448_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1459_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1470_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1481_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1492_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$810_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$821_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$832_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$843_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$854_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$865_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$876_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$887_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$898_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$909_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$920_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$931_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$942_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$953_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$964_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$975_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$986_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  wire $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$997_DATA
  attribute \src "fwrisc_formal_arith_checker.sv:84"
  wire $ne$fwrisc_formal_arith_checker.sv:84$540_Y
  wire $procmux$3359_Y
  wire $procmux$3361_Y
  wire $procmux$3380_Y
  attribute \src "fwrisc_formal_arith_checker.sv:11"
  wire input 1 \clock
  attribute \src "fwrisc_formal_arith_checker.sv:15"
  wire width 32 input 4 \instr
  attribute \src "fwrisc_formal_arith_checker.sv:18"
  wire input 5 \ivalid
  attribute \src "fwrisc_formal_arith_checker.sv:71"
  wire \ivalid_r
  attribute \src "fwrisc_formal_arith_checker.sv:29"
  wire width 32 input 13 \maddr
  attribute \src "fwrisc_formal_arith_checker.sv:30"
  wire width 32 input 14 \mdata
  attribute \src "fwrisc_formal_arith_checker.sv:31"
  wire width 4 input 15 \mstrb
  attribute \src "fwrisc_formal_arith_checker.sv:33"
  wire input 17 \mvalid
  attribute \src "fwrisc_formal_arith_checker.sv:32"
  wire input 16 \mwrite
  attribute \src "fwrisc_formal_arith_checker.sv:14"
  wire width 32 input 3 \pc
  attribute \src "fwrisc_formal_arith_checker.sv:20"
  wire width 6 input 6 \ra_raddr
  attribute \src "fwrisc_formal_arith_checker.sv:55"
  wire width 6 \ra_raddr_r
  attribute \src "fwrisc_formal_arith_checker.sv:21"
  wire width 32 input 7 \ra_rdata
  attribute \src "fwrisc_formal_arith_checker.sv:22"
  wire width 6 input 8 \rb_raddr
  attribute \src "fwrisc_formal_arith_checker.sv:55"
  wire width 6 \rb_raddr_r
  attribute \src "fwrisc_formal_arith_checker.sv:23"
  wire width 32 input 9 \rb_rdata
  attribute \src "fwrisc_formal_arith_checker.sv:44"
  wire width 6 \rd
  attribute \src "fwrisc_formal_arith_checker.sv:25"
  wire width 6 input 10 \rd_waddr
  attribute \src "fwrisc_formal_arith_checker.sv:26"
  wire width 32 input 11 \rd_wdata
  attribute \src "fwrisc_formal_arith_checker.sv:27"
  wire input 12 \rd_write
  attribute \src "fwrisc_formal_arith_checker.sv:12"
  wire input 2 \reset
  attribute \src "fwrisc_formal_arith_checker.sv:44"
  wire width 6 \rs1
  attribute \src "fwrisc_formal_arith_checker.sv:44"
  wire width 6 \rs2
  attribute \src "fwrisc_formal_arith_checker.sv:86"
  cell $add $add$fwrisc_formal_arith_checker.sv:86$544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $memrd$\in_regs$fwrisc_formal_arith_checker.sv:86$542_DATA
    connect \B $memrd$\in_regs$fwrisc_formal_arith_checker.sv:86$543_DATA
    connect \Y $add$fwrisc_formal_arith_checker.sv:86$544_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:79"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:79$1499
    connect \A $formal$fwrisc_formal_arith_checker.sv:79$321_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:79$321_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:86"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:86$1501
    connect \A $formal$fwrisc_formal_arith_checker.sv:86$323_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:86$323_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1566
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$388_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1568
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$390_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1570
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$392_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1572
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$394_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1574
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$396_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1576
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$398_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1578
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$400_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1580
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$402_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1582
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$404_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1584
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$406_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1586
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$408_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1588
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$410_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1590
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$412_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1592
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$414_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1594
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$416_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1596
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$418_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1598
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$420_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1600
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$422_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1602
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$424_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1604
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$426_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1606
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$428_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1608
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$430_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1610
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$432_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1612
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$434_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1614
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$436_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1616
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$438_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1618
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$440_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1620
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$442_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1622
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$444_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1624
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$446_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1626
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$448_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1628
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$450_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1630
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$452_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1632
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$454_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1634
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$456_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1636
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$458_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1638
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$460_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1640
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$462_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1642
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$464_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1644
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$466_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1646
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$468_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1648
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$470_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1650
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$472_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1652
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$474_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1654
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$476_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1656
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$478_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1658
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$480_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1660
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$482_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1662
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$484_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1664
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$486_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1666
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$488_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1668
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$490_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1670
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$492_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1672
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$494_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1674
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$496_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1676
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$498_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1678
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$500_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1680
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$502_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1682
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$504_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1684
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$506_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1686
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$508_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1688
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$510_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $assert $assert$fwrisc_formal_arith_checker.sv:96$1690
    connect \A $formal$fwrisc_formal_arith_checker.sv:96$512_CHECK
    connect \EN $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:79"
  cell $not $eq$fwrisc_formal_arith_checker.sv:79$538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:79$537_DATA
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:79$321_CHECK[0:0]$530
  end
  attribute \src "fwrisc_formal_arith_checker.sv:86"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:86$545
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs$fwrisc_formal_arith_checker.sv:86$541_DATA
    connect \B $add$fwrisc_formal_arith_checker.sv:86$544_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:86$323_CHECK[0:0]$534
  end
  attribute \src "fwrisc_formal_arith_checker.sv:95"
  cell $not $eq$fwrisc_formal_arith_checker.sv:95$1006
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1009
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 5'10011
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1009_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1010
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1008_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1009_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$424_CHECK[0:0]$1001
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1020
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 5'10100
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1020_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1021
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1019_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1020_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$426_CHECK[0:0]$1012
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1031
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 5'10101
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1031_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1032
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1030_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1031_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$428_CHECK[0:0]$1023
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1042
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 5'10110
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1042_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1043
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1041_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1042_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$430_CHECK[0:0]$1034
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1053
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 5'10111
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1053_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1054
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1052_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1053_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$432_CHECK[0:0]$1045
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1064
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 5'11000
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1064_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1065
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1063_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1064_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$434_CHECK[0:0]$1056
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1075
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 5'11001
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1075_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1076
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1074_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1075_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$436_CHECK[0:0]$1067
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1086
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 5'11010
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1086_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1087
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1085_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1086_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$438_CHECK[0:0]$1078
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1097
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 5'11011
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1097_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1098
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1096_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1097_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$440_CHECK[0:0]$1089
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 5'11100
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1108_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1107_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1108_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$442_CHECK[0:0]$1100
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 5'11101
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1119_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1118_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1119_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$444_CHECK[0:0]$1111
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 5'11110
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1130_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1129_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1130_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$446_CHECK[0:0]$1122
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 5'11111
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1141_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1140_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1141_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$448_CHECK[0:0]$1133
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'100000
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1152_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1151_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1152_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$450_CHECK[0:0]$1144
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'100001
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1163_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1162_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1163_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$452_CHECK[0:0]$1155
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'100010
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1174_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1173_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1174_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$454_CHECK[0:0]$1166
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'100011
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1185_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1184_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1185_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$456_CHECK[0:0]$1177
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'100100
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1196_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1195_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1196_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$458_CHECK[0:0]$1188
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'100101
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1207_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1206_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1207_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$460_CHECK[0:0]$1199
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'100110
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1218_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1217_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1218_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$462_CHECK[0:0]$1210
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'100111
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1229_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1228_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1229_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$464_CHECK[0:0]$1221
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'101000
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1240_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1239_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1240_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$466_CHECK[0:0]$1232
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'101001
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1251_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1250_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1251_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$468_CHECK[0:0]$1243
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'101010
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1262_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1261_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1262_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$470_CHECK[0:0]$1254
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1273
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'101011
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1273_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1272_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1273_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$472_CHECK[0:0]$1265
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'101100
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1284_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1283_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1284_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$474_CHECK[0:0]$1276
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'101101
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1295_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1294_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1295_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$476_CHECK[0:0]$1287
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'101110
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1306_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1305_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1306_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$478_CHECK[0:0]$1298
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'101111
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1317_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1316_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1317_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$480_CHECK[0:0]$1309
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'110000
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1328_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1327_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1328_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$482_CHECK[0:0]$1320
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'110001
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1339_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1338_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1339_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$484_CHECK[0:0]$1331
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'110010
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1350_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1349_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1350_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$486_CHECK[0:0]$1342
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'110011
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1361_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1360_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1361_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$488_CHECK[0:0]$1353
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'110100
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1372_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1371_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1372_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$490_CHECK[0:0]$1364
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1383
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'110101
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1383_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1382_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1383_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$492_CHECK[0:0]$1375
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'110110
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1394_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1395
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1393_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1394_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$494_CHECK[0:0]$1386
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1405
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'110111
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1405_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1404_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1405_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$496_CHECK[0:0]$1397
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'111000
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1416_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1417
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1415_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1416_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$498_CHECK[0:0]$1408
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1427
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'111001
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1427_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1428
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1426_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1427_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$500_CHECK[0:0]$1419
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1438
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'111010
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1438_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1439
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1437_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1438_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$502_CHECK[0:0]$1430
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1449
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'111011
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1449_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1448_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1449_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$504_CHECK[0:0]$1441
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1460
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'111100
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1460_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1461
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1459_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1460_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$506_CHECK[0:0]$1452
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'111101
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1471_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1470_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1471_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$508_CHECK[0:0]$1463
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1482
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'111110
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1482_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1483
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1481_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1482_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$510_CHECK[0:0]$1474
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 6'111111
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$1493_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$1494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1492_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$1493_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$512_CHECK[0:0]$1485
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$811
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$811_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$812
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$810_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$811_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$388_CHECK[0:0]$803
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$822
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 2'10
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$822_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$823
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$821_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$822_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$390_CHECK[0:0]$814
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$833
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 2'11
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$833_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$834
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$832_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$833_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$392_CHECK[0:0]$825
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$844
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 3'100
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$844_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$845
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$843_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$844_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$394_CHECK[0:0]$836
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$855
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 3'101
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$855_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$856
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$854_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$855_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$396_CHECK[0:0]$847
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$866
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 3'110
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$866_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$867
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$865_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$866_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$398_CHECK[0:0]$858
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$877
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 3'111
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$877_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$878
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$876_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$877_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$400_CHECK[0:0]$869
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$888
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 4'1000
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$888_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$889
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$887_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$888_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$402_CHECK[0:0]$880
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$899
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 4'1001
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$899_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$900
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$898_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$899_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$404_CHECK[0:0]$891
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$910
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 4'1010
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$910_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$911
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$909_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$910_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$406_CHECK[0:0]$902
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$921
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 4'1011
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$921_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$922
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$920_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$921_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$408_CHECK[0:0]$913
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$932
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 4'1100
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$932_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$933
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$931_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$932_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$410_CHECK[0:0]$924
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$943
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 4'1101
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$943_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$944
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$942_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$943_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$412_CHECK[0:0]$935
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$954
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 4'1110
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$954_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$955
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$953_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$954_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$414_CHECK[0:0]$946
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$965
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 4'1111
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$965_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$966
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$964_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$965_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$416_CHECK[0:0]$957
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$976
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 5'10000
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$976_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$977
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$975_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$976_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$418_CHECK[0:0]$968
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$987
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 5'10001
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$987_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$988
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$986_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$987_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$420_CHECK[0:0]$979
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$998
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 5'10010
    connect \B \rd
    connect \Y $eq$fwrisc_formal_arith_checker.sv:96$998_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:96"
  cell $eq $eq$fwrisc_formal_arith_checker.sv:96$999
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$997_DATA
    connect \B $eq$fwrisc_formal_arith_checker.sv:96$998_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$422_CHECK[0:0]$990
  end
  attribute \src "fwrisc_formal_arith_checker.sv:95"
  cell $logic_and $logic_and$fwrisc_formal_arith_checker.sv:95$1007
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    connect \B \ivalid_r
    connect \Y $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:84"
  cell $reduce_bool $ne$fwrisc_formal_arith_checker.sv:84$540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rd
    connect \Y $ne$fwrisc_formal_arith_checker.sv:84$540_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4375
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$512_CHECK[0:0]$1485
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$512_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4376
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$388_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4380
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$510_CHECK[0:0]$1474
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$510_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4385
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$508_CHECK[0:0]$1463
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$508_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4390
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$506_CHECK[0:0]$1452
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$506_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4395
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$504_CHECK[0:0]$1441
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$504_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4400
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$502_CHECK[0:0]$1430
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$502_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4405
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$500_CHECK[0:0]$1419
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$500_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4410
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$498_CHECK[0:0]$1408
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$498_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4415
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$496_CHECK[0:0]$1397
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$496_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4420
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$494_CHECK[0:0]$1386
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$494_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4425
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$492_CHECK[0:0]$1375
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$492_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4430
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$490_CHECK[0:0]$1364
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$490_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4435
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$488_CHECK[0:0]$1353
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$488_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4440
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$486_CHECK[0:0]$1342
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$486_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4445
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$484_CHECK[0:0]$1331
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$484_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4450
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$482_CHECK[0:0]$1320
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$482_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4455
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$480_CHECK[0:0]$1309
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$480_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4460
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$478_CHECK[0:0]$1298
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$478_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4465
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$476_CHECK[0:0]$1287
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$476_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4470
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$474_CHECK[0:0]$1276
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$474_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4475
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$472_CHECK[0:0]$1265
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$472_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4480
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$470_CHECK[0:0]$1254
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$470_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4485
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$468_CHECK[0:0]$1243
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$468_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4490
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$466_CHECK[0:0]$1232
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$466_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4495
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$464_CHECK[0:0]$1221
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$464_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4500
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$462_CHECK[0:0]$1210
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$462_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4505
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$460_CHECK[0:0]$1199
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$460_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4510
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$458_CHECK[0:0]$1188
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$458_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4515
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$456_CHECK[0:0]$1177
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$456_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4520
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$454_CHECK[0:0]$1166
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$454_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4525
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$452_CHECK[0:0]$1155
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$452_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4530
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$450_CHECK[0:0]$1144
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$450_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4535
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$448_CHECK[0:0]$1133
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$448_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4540
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$446_CHECK[0:0]$1122
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$446_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4545
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$444_CHECK[0:0]$1111
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$444_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4550
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$442_CHECK[0:0]$1100
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$442_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4555
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$440_CHECK[0:0]$1089
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$440_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4560
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$438_CHECK[0:0]$1078
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$438_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4565
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$436_CHECK[0:0]$1067
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$436_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4570
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$434_CHECK[0:0]$1056
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$434_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4575
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$432_CHECK[0:0]$1045
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$432_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4580
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$430_CHECK[0:0]$1034
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$430_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4585
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$428_CHECK[0:0]$1023
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$428_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4590
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$426_CHECK[0:0]$1012
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$426_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4595
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$424_CHECK[0:0]$1001
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$424_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4600
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$422_CHECK[0:0]$990
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$422_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4605
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$420_CHECK[0:0]$979
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$420_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4610
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$418_CHECK[0:0]$968
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$418_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4615
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$416_CHECK[0:0]$957
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$416_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4620
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$414_CHECK[0:0]$946
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$414_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4625
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$412_CHECK[0:0]$935
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$412_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4630
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$410_CHECK[0:0]$924
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$410_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4635
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$408_CHECK[0:0]$913
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$408_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4640
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$406_CHECK[0:0]$902
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$406_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4645
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$404_CHECK[0:0]$891
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$404_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4650
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$402_CHECK[0:0]$880
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$402_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4655
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$400_CHECK[0:0]$869
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$400_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4660
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$398_CHECK[0:0]$858
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$398_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4665
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$396_CHECK[0:0]$847
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$396_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4670
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$394_CHECK[0:0]$836
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$394_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4675
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$392_CHECK[0:0]$825
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$392_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4680
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$390_CHECK[0:0]$814
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$390_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:94"
  cell $dff $procdff$4685
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:96$388_CHECK[0:0]$803
    connect \Q $formal$fwrisc_formal_arith_checker.sv:96$388_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:72"
  cell $dff $procdff$4882
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0\ivalid_r[0:0]
    connect \Q \ivalid_r
  end
  attribute \src "fwrisc_formal_arith_checker.sv:72"
  cell $dff $procdff$4883
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:79$321_CHECK[0:0]$530
    connect \Q $formal$fwrisc_formal_arith_checker.sv:79$321_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:72"
  cell $dff $procdff$4884
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531
    connect \Q $formal$fwrisc_formal_arith_checker.sv:79$321_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:72"
  cell $dff $procdff$4887
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:86$323_CHECK[0:0]$534
    connect \Q $formal$fwrisc_formal_arith_checker.sv:86$323_CHECK
  end
  attribute \src "fwrisc_formal_arith_checker.sv:72"
  cell $dff $procdff$4888
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $0$formal$fwrisc_formal_arith_checker.sv:86$323_EN[0:0]$535
    connect \Q $formal$fwrisc_formal_arith_checker.sv:86$323_EN
  end
  attribute \src "fwrisc_formal_arith_checker.sv:57"
  cell $dff $procdff$4889
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 6
    connect \CLK \clock
    connect \D \ra_raddr
    connect \Q \ra_raddr_r
  end
  attribute \src "fwrisc_formal_arith_checker.sv:57"
  cell $dff $procdff$4890
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 6
    connect \CLK \clock
    connect \D \rb_raddr
    connect \Q \rb_raddr_r
  end
  attribute \src "fwrisc_formal_arith_checker.sv:46"
  cell $dff $procdff$4903
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 6
    connect \CLK \clock
    connect \D $0\rs1[5:0]
    connect \Q \rs1
  end
  attribute \src "fwrisc_formal_arith_checker.sv:46"
  cell $dff $procdff$4904
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 6
    connect \CLK \clock
    connect \D $0\rs2[5:0]
    connect \Q \rs2
  end
  attribute \src "fwrisc_formal_arith_checker.sv:46"
  cell $dff $procdff$4905
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 6
    connect \CLK \clock
    connect \D $0\rd[5:0]
    connect \Q \rd
  end
  attribute \src "fwrisc_formal_arith_checker.sv:95"
  cell $mux $procmux$1825
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804
  end
  attribute \src "fwrisc_formal_arith_checker.sv:41"
  cell $mux $procmux$2770
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \reset
    connect \Y $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549
  end
  attribute \src "fwrisc_formal_arith_checker.sv:73"
  cell $mux $procmux$3346
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \reset
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531
  end
  attribute \src "fwrisc_formal_arith_checker.sv:84"
  cell $mux $procmux$3359
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ne$fwrisc_formal_arith_checker.sv:84$540_Y
    connect \Y $procmux$3359_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:83"
  cell $mux $procmux$3361
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3359_Y
    connect \S \ivalid_r
    connect \Y $procmux$3361_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:73"
  cell $mux $procmux$3364
    parameter \WIDTH 1
    connect \A $procmux$3361_Y
    connect \B 1'0
    connect \S \reset
    connect \Y $0$formal$fwrisc_formal_arith_checker.sv:86$323_EN[0:0]$535
  end
  attribute \src "fwrisc_formal_arith_checker.sv:73"
  cell $mux $procmux$3376
    parameter \WIDTH 1
    connect \A \ivalid
    connect \B 1'0
    connect \S \reset
    connect \Y $0\ivalid_r[0:0]
  end
  attribute \src "fwrisc_formal_arith_checker.sv:62"
  cell $mux $procmux$3380
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \rd_write
    connect \Y $procmux$3380_Y
  end
  attribute \src "fwrisc_formal_arith_checker.sv:61"
  cell $mux $procmux$3382
    parameter \WIDTH 1
    connect \A $procmux$3380_Y
    connect \B 1'0
    connect \S \reset
    connect \Y $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31]
  end
  attribute \src "fwrisc_formal_arith_checker.sv:48"
  cell $mux $procmux$3433
    parameter \WIDTH 6
    connect \A \rd
    connect \B { 1'0 \instr [11:7] }
    connect \S \ivalid
    connect \Y $0\rd[5:0]
  end
  attribute \src "fwrisc_formal_arith_checker.sv:48"
  cell $mux $procmux$3436
    parameter \WIDTH 6
    connect \A \rs2
    connect \B { 1'0 \instr [24:20] }
    connect \S \ivalid
    connect \Y $0\rs2[5:0]
  end
  attribute \src "fwrisc_formal_arith_checker.sv:48"
  cell $mux $procmux$3439
    parameter \WIDTH 6
    connect \A \rs1
    connect \B { 1'0 \instr [19:15] }
    connect \S \ivalid
    connect \Y $0\rs1[5:0]
  end
  cell $mem \in_regs
    parameter \ABITS 6
    parameter \INIT 1'x
    parameter \MEMID "\\in_regs"
    parameter \OFFSET 0
    parameter \RD_CLK_ENABLE 2'00
    parameter \RD_CLK_POLARITY 2'11
    parameter \RD_PORTS 2
    parameter \RD_TRANSPARENT 2'00
    parameter \SIZE 64
    parameter \WIDTH 32
    parameter \WR_CLK_ENABLE 2'11
    parameter \WR_CLK_POLARITY 2'11
    parameter \WR_PORTS 2
    connect \RD_ADDR { \rs2 \rs1 }
    connect \RD_CLK 2'00
    connect \RD_DATA { $memrd$\in_regs$fwrisc_formal_arith_checker.sv:86$543_DATA $memrd$\in_regs$fwrisc_formal_arith_checker.sv:86$542_DATA }
    connect \RD_EN 2'11
    connect \WR_ADDR { \rb_raddr_r \ra_raddr_r }
    connect \WR_CLK { \clock \clock }
    connect \WR_DATA { \rb_rdata \ra_rdata }
    connect \WR_EN { $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531 }
  end
  cell $mem \out_regs
    parameter \ABITS 6
    parameter \INIT 1'x
    parameter \MEMID "\\out_regs"
    parameter \OFFSET 0
    parameter \RD_CLK_ENABLE 1'0
    parameter \RD_CLK_POLARITY 1'1
    parameter \RD_PORTS 1
    parameter \RD_TRANSPARENT 1'0
    parameter \SIZE 64
    parameter \WIDTH 32
    parameter \WR_CLK_ENABLE 1'1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_PORTS 1
    connect \RD_ADDR \rd
    connect \RD_CLK 1'0
    connect \RD_DATA $memrd$\out_regs$fwrisc_formal_arith_checker.sv:86$541_DATA
    connect \RD_EN 1'1
    connect \WR_ADDR \rd_waddr
    connect \WR_CLK \clock
    connect \WR_DATA \rd_wdata
    connect \WR_EN { $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] }
  end
  cell $mem \out_regs_w
    parameter \ABITS 6
    parameter \INIT 1'x
    parameter \MEMID "\\out_regs_w"
    parameter \OFFSET 0
    parameter \RD_CLK_ENABLE 64'0000000000000000000000000000000000000000000000000000000000000000
    parameter \RD_CLK_POLARITY 64'1111111111111111111111111111111111111111111111111111111111111111
    parameter \RD_PORTS 64
    parameter \RD_TRANSPARENT 64'0000000000000000000000000000000000000000000000000000000000000000
    parameter \SIZE 64
    parameter \WIDTH 1
    parameter \WR_CLK_ENABLE 128'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
    parameter \WR_CLK_POLARITY 128'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
    parameter \WR_PORTS 128
    connect \RD_ADDR 384'111111111110111101111100111011111010111001111000110111110110110101110100110011110010110001110000101111101110101101101100101011101010101001101000100111100110100101100100100011100010100001100000011111011110011101011100011011011010011001011000010111010110010101010100010011010010010001010000001111001110001101001100001011001010001001001000000111000110000101000100000011000010000001000000
    connect \RD_CLK 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \RD_DATA { $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1492_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1481_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1470_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1459_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1448_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1437_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1426_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1415_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1404_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1393_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1382_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1371_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1360_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1349_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1338_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1327_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1316_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1305_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1294_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1283_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1272_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1261_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1250_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1239_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1228_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1217_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1206_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1195_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1184_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1173_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1162_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1151_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1140_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1129_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1118_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1107_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1096_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1085_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1074_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1063_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1052_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1041_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1030_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1019_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1008_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$997_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$986_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$975_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$964_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$953_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$942_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$931_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$920_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$909_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$898_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$887_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$876_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$865_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$854_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$843_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$832_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$821_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$810_DATA $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:79$537_DATA }
    connect \RD_EN 64'1111111111111111111111111111111111111111111111111111111111111111
    connect \WR_ADDR { 762'111111111110111101111100111011111010111001111000110111110110110101110100110011110010110001110000101111101110101101101100101011101010101001101000100111100110100101100100100011100010100001100000011111011110011101011100011011011010011001011000010111010110010101010100010011010010010001010000001111001110001101001100001011001010001001001000000111000110000101000100000011000010000001111111111110111101111100111011111010111001111000110111110110110101110100110011110010110001110000101111101110101101101100101011101010101001101000100111100110100101100100100011100010100001100000011111011110011101011100011011011010011001011000010111010110010101010100010011010010010001010000001111001110001101001100001011001010001001001000000111000110000101000100000011000010000001000000 \rd_waddr }
    connect \WR_CLK { \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock \clock }
    connect \WR_DATA 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
    connect \WR_EN { $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31] }
  end
end
