

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use std.textio.all;
use ieee.std_logic_textio.all;

-----------------------------------------------------------

entity lab2_tb is

end entity lab2_tb;

-----------------------------------------------------------

architecture testbench of lab2_tb is

	-- Testbench DUT generics


	-- Testbench DUT ports
	signal rst         : std_logic:='1';
	signal clk         : std_logic;
	signal A_i         : std_logic_vector(2 downto 0);
	signal B_i         : std_logic_vector(2 downto 0);
	signal load_A_i    : std_logic:='0';
	signal load_B_i    : std_logic:='0';

	signal Sel_i       : std_logic:='1';
	signal opcode_i    : std_logic_vector(3 downto 0);
	
	signal A_hx_o      : std_logic_vector(6 downto 0);
	signal B_hx_o      : std_logic_vector(6 downto 0);
	signal led_Clock   : std_logic;
	signal result_hx_o : std_logic_vector(6 downto 0);
	signal Clk_div     : integer := 25_000_000;

	-- Other constants
	constant C_CLK_PERIOD : time := 5 ns; -- NS

begin
	-----------------------------------------------------------
	-- Clocks and Reset
	-----------------------------------------------------------
	CLK_GEN : process
	begin
		clk <= '0';
		wait for C_CLK_PERIOD ;
		clk <= '1';
		wait for C_CLK_PERIOD ;
	end process CLK_GEN;
	ST_GEN : process
	begin
		A_i<="101";
 		B_i<="110";
 		opcode_i<=x"0";
 		wait for 10 ns;
		wait for 10 ns;
 		opcode_i<=x"1";
		wait for 10 ns;
 		opcode_i<=x"2";
		wait for 10 ns;
 		opcode_i<=x"3";
		wait for 10 ns;
 		opcode_i<=x"4";
		wait for 10 ns;
 		opcode_i<=x"5";
		wait for 10 ns;
 		opcode_i<=x"6";
		wait for 10 ns;
 		opcode_i<=x"7";
		wait for 10 ns;
 		opcode_i<=x"8";
		wait for 10 ns;
 		opcode_i<=x"9";
		wait for 10 ns;
 		opcode_i<=x"a";
		wait for 10 ns;
 		opcode_i<=x"b";
		wait for 10 ns;
 		opcode_i<=x"c";
		wait for 10 ns;
 		opcode_i<=x"d";
		wait for 10 ns;
 		opcode_i<=x"e";
		wait for 10 ns;
 		opcode_i<=x"f";
		wait for 10 ns;

	end process ST_GEN;
	-----------------------------------------------------------
	-- Testbench Stimulus
	-----------------------------------------------------------

	-----------------------------------------------------------
	-- Entity Under Test
	-----------------------------------------------------------
	DUT : entity work.lab2
	generic map (
      Clk_div    =>Clk_div)
		port map (
			rst         => rst,
			clk         => clk,
			A_i         => A_i,
			B_i         => B_i,
			load_A_i    => load_A_i,
			load_B_i    => load_B_i,
			Sel_i       => Sel_i,
			opcode_i    => opcode_i,
			A_hx_o      => A_hx_o,
			B_hx_o      => B_hx_o,
			led_Clock   => led_Clock,
			result_hx_o => result_hx_o
		);

end architecture testbench;