<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ledripple.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ledripple.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ledripple.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ledripple.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ledripple.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ledripple.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ledripple.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ledripple.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ledripple.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ledripple.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ledripple.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ledripple.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ledripple.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ledripple.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ledripple.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ledripple.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ledripple.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ledripple.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ledripple.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ledripple.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ledripple.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ledripple.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ledripple.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ledripple.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ledripple_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ledripple_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ledripple_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ledripple_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ledripple_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ledripple_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ledripple_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ledripple_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ledripple_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ledripple_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ledripple_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ledripple_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ledripple_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ledripple_top_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ledripple_top_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ledripple_top_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ledripple_top_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ledripple_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ledripple_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1548841307" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1548841307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548842989" xil_pn:in_ck="5263706161393954972" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1548842989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ledripple.v"/>
      <outfile xil_pn:name="ledripple_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1548841333" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-388988631792314326" xil_pn:start_ts="1548841333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548841333" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8027316941623179540" xil_pn:start_ts="1548841333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548841333" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3421795609284639360" xil_pn:start_ts="1548841333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548842995" xil_pn:in_ck="5263706161393954972" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1548842995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ledripple.v"/>
      <outfile xil_pn:name="ledripple_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1548843008" xil_pn:in_ck="5263706161393954972" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7944598159788730987" xil_pn:start_ts="1548842995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="ledripple_top_beh.prj"/>
      <outfile xil_pn:name="ledripple_top_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1548843009" xil_pn:in_ck="4916301242331855362" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3491091268508036904" xil_pn:start_ts="1548843008">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="ledripple_top_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1548841571" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1548841571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548841571" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6674033400116172038" xil_pn:start_ts="1548841571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548841571" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3421795609284639360" xil_pn:start_ts="1548841571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548841571" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1548841571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548841571" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5860064340539337592" xil_pn:start_ts="1548841571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548841682" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1548841682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548841682" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6238982888018364214" xil_pn:start_ts="1548841682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548843063" xil_pn:in_ck="170243729821597957" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5600488438762208173" xil_pn:start_ts="1548843036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ledripple.lso"/>
      <outfile xil_pn:name="ledripple.ngc"/>
      <outfile xil_pn:name="ledripple.ngr"/>
      <outfile xil_pn:name="ledripple.prj"/>
      <outfile xil_pn:name="ledripple.stx"/>
      <outfile xil_pn:name="ledripple.syr"/>
      <outfile xil_pn:name="ledripple.xst"/>
      <outfile xil_pn:name="ledripple_top_beh.prj"/>
      <outfile xil_pn:name="ledripple_top_stx_beh.prj"/>
      <outfile xil_pn:name="ledripple_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1548842613" xil_pn:in_ck="927981038624661293" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119198687635707869" xil_pn:start_ts="1548842613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548843080" xil_pn:in_ck="5783093048867045492" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7961728213494191779" xil_pn:start_ts="1548843069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ledripple.bld"/>
      <outfile xil_pn:name="ledripple.ngd"/>
      <outfile xil_pn:name="ledripple_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1548843093" xil_pn:in_ck="5483214821186894357" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1548843080">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ledripple.pcf"/>
      <outfile xil_pn:name="ledripple_map.map"/>
      <outfile xil_pn:name="ledripple_map.mrp"/>
      <outfile xil_pn:name="ledripple_map.ncd"/>
      <outfile xil_pn:name="ledripple_map.ngm"/>
      <outfile xil_pn:name="ledripple_map.xrpt"/>
      <outfile xil_pn:name="ledripple_summary.xml"/>
      <outfile xil_pn:name="ledripple_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1548843124" xil_pn:in_ck="6246358840035247054" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1548843093">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ledripple.ncd"/>
      <outfile xil_pn:name="ledripple.pad"/>
      <outfile xil_pn:name="ledripple.par"/>
      <outfile xil_pn:name="ledripple.ptwx"/>
      <outfile xil_pn:name="ledripple.unroutes"/>
      <outfile xil_pn:name="ledripple.xpi"/>
      <outfile xil_pn:name="ledripple_pad.csv"/>
      <outfile xil_pn:name="ledripple_pad.txt"/>
      <outfile xil_pn:name="ledripple_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1548843148" xil_pn:in_ck="927981038624653668" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1548843134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ledripple.bgn"/>
      <outfile xil_pn:name="ledripple.bit"/>
      <outfile xil_pn:name="ledripple.drc"/>
      <outfile xil_pn:name="ledripple.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1548843154" xil_pn:in_ck="927981038624640814" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1548843153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548843124" xil_pn:in_ck="8173652727547740945" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1548843117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ledripple.twr"/>
      <outfile xil_pn:name="ledripple.twx"/>
    </transform>
  </transforms>

</generated_project>
