{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../project_1.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2"
    },
    "design_tree": {
      "R1_0": "",
      "R1_2": "",
      "R1_3": "",
      "R1_4": "",
      "R1_5": "",
      "R1_8": "",
      "R1_9": "",
      "MAR_0": "",
      "PC_0": "",
      "mux_0": "",
      "mux_1": "",
      "ir_module_0": "",
      "alu_16bit_0": "",
      "cu_0": "",
      "data_ram_0": "",
      "data_ram_1": "",
      "clockgen_0": "",
      "ROW_0": "",
      "COL_0": "",
      "Decoder_0": ""
    },
    "components": {
      "R1_0": {
        "vlnv": "xilinx.com:module_ref:R1:1.0",
        "xci_name": "design_1_R1_0_0",
        "xci_path": "ip\\design_1_R1_0_0\\design_1_R1_0_0.xci",
        "inst_hier_path": "R1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "R1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "writeC": {
            "direction": "I"
          },
          "D": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "A": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "R1_2": {
        "vlnv": "xilinx.com:module_ref:R1:1.0",
        "xci_name": "design_1_R1_2_0",
        "xci_path": "ip\\design_1_R1_2_0\\design_1_R1_2_0.xci",
        "inst_hier_path": "R1_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "R1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "writeC": {
            "direction": "I"
          },
          "D": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "A": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "R1_3": {
        "vlnv": "xilinx.com:module_ref:R1:1.0",
        "xci_name": "design_1_R1_3_0",
        "xci_path": "ip\\design_1_R1_3_0\\design_1_R1_3_0.xci",
        "inst_hier_path": "R1_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "R1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "writeC": {
            "direction": "I"
          },
          "D": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "A": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "R1_4": {
        "vlnv": "xilinx.com:module_ref:R1:1.0",
        "xci_name": "design_1_R1_4_0",
        "xci_path": "ip\\design_1_R1_4_0\\design_1_R1_4_0.xci",
        "inst_hier_path": "R1_4",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "R1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "writeC": {
            "direction": "I"
          },
          "D": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "A": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "R1_5": {
        "vlnv": "xilinx.com:module_ref:R1:1.0",
        "xci_name": "design_1_R1_5_0",
        "xci_path": "ip\\design_1_R1_5_0\\design_1_R1_5_0.xci",
        "inst_hier_path": "R1_5",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "R1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "writeC": {
            "direction": "I"
          },
          "D": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "A": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "R1_8": {
        "vlnv": "xilinx.com:module_ref:R1:1.0",
        "xci_name": "design_1_R1_8_0",
        "xci_path": "ip\\design_1_R1_8_0\\design_1_R1_8_0.xci",
        "inst_hier_path": "R1_8",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "R1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "writeC": {
            "direction": "I"
          },
          "D": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "A": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "R1_9": {
        "vlnv": "xilinx.com:module_ref:R1:1.0",
        "xci_name": "design_1_R1_9_0",
        "xci_path": "ip\\design_1_R1_9_0\\design_1_R1_9_0.xci",
        "inst_hier_path": "R1_9",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "R1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "writeC": {
            "direction": "I"
          },
          "D": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "A": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "MAR_0": {
        "vlnv": "xilinx.com:module_ref:MAR:1.0",
        "xci_name": "design_1_MAR_0_0",
        "xci_path": "ip\\design_1_MAR_0_0\\design_1_MAR_0_0.xci",
        "inst_hier_path": "MAR_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MAR",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "writeC": {
            "direction": "I"
          },
          "D": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "inc": {
            "direction": "I"
          },
          "A": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "PC_0": {
        "vlnv": "xilinx.com:module_ref:PC:1.0",
        "xci_name": "design_1_PC_0_0",
        "xci_path": "ip\\design_1_PC_0_0\\design_1_PC_0_0.xci",
        "inst_hier_path": "PC_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PC",
          "boundary_crc": "0x0"
        },
        "ports": {
          "pc_result": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "inc": {
            "direction": "I"
          },
          "Z": {
            "direction": "I"
          },
          "jump": {
            "direction": "I"
          }
        }
      },
      "mux_0": {
        "vlnv": "xilinx.com:module_ref:mux:1.0",
        "xci_name": "design_1_mux_0_0",
        "xci_path": "ip\\design_1_mux_0_0\\design_1_mux_0_0.xci",
        "inst_hier_path": "mux_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "en_op": {
            "direction": "I"
          },
          "en_out": {
            "direction": "I"
          },
          "sel": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "str_pointer": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pc": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ir": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "mar": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "mdr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pr1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pr2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pr3": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "col": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "row": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "r1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "r2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "mux_1": {
        "vlnv": "xilinx.com:module_ref:mux:1.0",
        "xci_name": "design_1_mux_1_0",
        "xci_path": "ip\\design_1_mux_1_0\\design_1_mux_1_0.xci",
        "inst_hier_path": "mux_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "en_op": {
            "direction": "I"
          },
          "en_out": {
            "direction": "I"
          },
          "sel": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "str_pointer": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pc": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ir": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "mar": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "mdr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pr1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pr2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pr3": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "col": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "row": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "r1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "r2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "ir_module_0": {
        "vlnv": "xilinx.com:module_ref:ir_module:1.0",
        "xci_name": "design_1_ir_module_0_0",
        "xci_path": "ip\\design_1_ir_module_0_0\\design_1_ir_module_0_0.xci",
        "inst_hier_path": "ir_module_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ir_module",
          "boundary_crc": "0x0"
        },
        "ports": {
          "din": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "write_en": {
            "direction": "I"
          },
          "A": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "addrA": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "addrB": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "addrC": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "opcode": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "alu_16bit_0": {
        "vlnv": "xilinx.com:module_ref:alu_16bit:1.0",
        "xci_name": "design_1_alu_16bit_0_0",
        "xci_path": "ip\\design_1_alu_16bit_0_0\\design_1_alu_16bit_0_0.xci",
        "inst_hier_path": "alu_16bit_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "alu_16bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "operand1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "operand2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "operation": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Z": {
            "direction": "O"
          }
        }
      },
      "cu_0": {
        "vlnv": "xilinx.com:module_ref:cu:1.0",
        "xci_name": "design_1_cu_0_0",
        "xci_path": "ip\\design_1_cu_0_0\\design_1_cu_0_0.xci",
        "inst_hier_path": "cu_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "cu",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ir": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "O"
          },
          "en_decAop": {
            "direction": "O"
          },
          "en_decBop": {
            "direction": "O"
          },
          "en_decCop": {
            "direction": "O"
          },
          "en_decAout": {
            "direction": "O"
          },
          "en_decBout": {
            "direction": "O"
          },
          "en_decCout": {
            "direction": "O"
          },
          "alu_ctrl": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "dmem_read": {
            "direction": "O"
          },
          "dmem_write": {
            "direction": "O"
          },
          "imem_read": {
            "direction": "O"
          },
          "pc_inc": {
            "direction": "O"
          },
          "mar_inc": {
            "direction": "O"
          },
          "col_zero": {
            "direction": "O"
          },
          "col_inc": {
            "direction": "O"
          },
          "row_inc": {
            "direction": "O"
          },
          "jump": {
            "direction": "O"
          },
          "clock_en": {
            "type": "clk",
            "direction": "O"
          }
        }
      },
      "data_ram_0": {
        "vlnv": "xilinx.com:module_ref:data_ram:1.0",
        "xci_name": "design_1_data_ram_0_0",
        "xci_path": "ip\\design_1_data_ram_0_0\\design_1_data_ram_0_0.xci",
        "inst_hier_path": "data_ram_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_ram",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "we": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "data_ram_1": {
        "vlnv": "xilinx.com:module_ref:data_ram:1.0",
        "xci_name": "design_1_data_ram_1_0",
        "xci_path": "ip\\design_1_data_ram_1_0\\design_1_data_ram_1_0.xci",
        "inst_hier_path": "data_ram_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_ram",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "we": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "clockgen_0": {
        "vlnv": "xilinx.com:module_ref:clockgen:1.0",
        "xci_name": "design_1_clockgen_0_0",
        "xci_path": "ip\\design_1_clockgen_0_0\\design_1_clockgen_0_0.xci",
        "inst_hier_path": "clockgen_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clockgen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "O"
          }
        }
      },
      "ROW_0": {
        "vlnv": "xilinx.com:module_ref:ROW:1.0",
        "xci_name": "design_1_ROW_0_0",
        "xci_path": "ip\\design_1_ROW_0_0\\design_1_ROW_0_0.xci",
        "inst_hier_path": "ROW_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ROW",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "writeC": {
            "direction": "I"
          },
          "D": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "inc": {
            "direction": "I"
          },
          "A": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "COL_0": {
        "vlnv": "xilinx.com:module_ref:COL:1.0",
        "xci_name": "design_1_COL_0_0",
        "xci_path": "ip\\design_1_COL_0_0\\design_1_COL_0_0.xci",
        "inst_hier_path": "COL_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "COL",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "writeC": {
            "direction": "I"
          },
          "D": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "inc": {
            "direction": "I"
          },
          "zero": {
            "direction": "I"
          },
          "A": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "Decoder_0": {
        "vlnv": "xilinx.com:module_ref:Decoder:1.0",
        "xci_name": "design_1_Decoder_0_0",
        "xci_path": "ip\\design_1_Decoder_0_0\\design_1_Decoder_0_0.xci",
        "inst_hier_path": "Decoder_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Decoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sel": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "EN_OP": {
            "direction": "I"
          },
          "EN_OUT": {
            "direction": "I"
          },
          "OUT": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "str_pointer": {
            "direction": "O"
          },
          "mar": {
            "direction": "O"
          },
          "mdr": {
            "direction": "O"
          },
          "pr1": {
            "direction": "O"
          },
          "pr2": {
            "direction": "O"
          },
          "pr3": {
            "direction": "O"
          },
          "col": {
            "direction": "O"
          },
          "row": {
            "direction": "O"
          },
          "r1": {
            "direction": "O"
          },
          "r2": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "COL_0_A": {
        "ports": [
          "COL_0/A",
          "mux_0/col"
        ]
      },
      "COL_0_B": {
        "ports": [
          "COL_0/B",
          "mux_1/col"
        ]
      },
      "MAR_0_A": {
        "ports": [
          "MAR_0/A",
          "mux_0/mar",
          "data_ram_1/addr"
        ]
      },
      "MAR_0_B": {
        "ports": [
          "MAR_0/B",
          "mux_1/mar"
        ]
      },
      "R1_0_A": {
        "ports": [
          "R1_0/A",
          "mux_0/str_pointer"
        ]
      },
      "R1_0_B": {
        "ports": [
          "R1_0/B",
          "mux_1/str_pointer"
        ]
      },
      "R1_2_A": {
        "ports": [
          "R1_2/A",
          "mux_0/mdr",
          "data_ram_1/data"
        ]
      },
      "R1_2_B": {
        "ports": [
          "R1_2/B",
          "mux_1/mdr"
        ]
      },
      "R1_3_A": {
        "ports": [
          "R1_3/A",
          "mux_0/pr1"
        ]
      },
      "R1_3_B": {
        "ports": [
          "R1_3/B",
          "mux_1/pr1"
        ]
      },
      "R1_4_A": {
        "ports": [
          "R1_4/A",
          "mux_0/pr2"
        ]
      },
      "R1_4_B": {
        "ports": [
          "R1_4/B",
          "mux_1/pr2"
        ]
      },
      "R1_5_A": {
        "ports": [
          "R1_5/A",
          "mux_0/pr3"
        ]
      },
      "R1_5_B": {
        "ports": [
          "R1_5/B",
          "mux_1/pr3"
        ]
      },
      "R1_8_A": {
        "ports": [
          "R1_8/A",
          "mux_0/r1"
        ]
      },
      "R1_8_B": {
        "ports": [
          "R1_8/B",
          "mux_1/r1"
        ]
      },
      "R1_9_A": {
        "ports": [
          "R1_9/A",
          "mux_0/r2"
        ]
      },
      "R1_9_B": {
        "ports": [
          "R1_9/B",
          "mux_1/r2"
        ]
      },
      "ROW_0_A": {
        "ports": [
          "ROW_0/A",
          "mux_0/row"
        ]
      },
      "ROW_0_B": {
        "ports": [
          "ROW_0/B",
          "mux_1/row"
        ]
      },
      "alu_16bit_0_Z": {
        "ports": [
          "alu_16bit_0/Z",
          "PC_0/Z"
        ]
      },
      "alu_16bit_0_out": {
        "ports": [
          "alu_16bit_0/out",
          "R1_9/D",
          "R1_8/D",
          "R1_5/D",
          "R1_4/D",
          "R1_3/D",
          "MAR_0/D",
          "R1_0/D",
          "COL_0/D",
          "ROW_0/D"
        ]
      },
      "clockgen_0_clk": {
        "ports": [
          "clockgen_0/clk",
          "data_ram_0/clk",
          "data_ram_1/clk",
          "R1_0/clk",
          "PC_0/clk",
          "ir_module_0/clk",
          "MAR_0/clk",
          "R1_2/clk",
          "R1_3/clk",
          "R1_4/clk",
          "R1_5/clk",
          "R1_9/clk",
          "R1_8/clk",
          "mux_1/clk",
          "alu_16bit_0/clk",
          "mux_0/clk",
          "cu_0/clk",
          "COL_0/clk",
          "ROW_0/clk"
        ]
      },
      "cu_0_alu_ctrl": {
        "ports": [
          "cu_0/alu_ctrl",
          "alu_16bit_0/operation"
        ]
      },
      "cu_0_clock_en": {
        "ports": [
          "cu_0/clock_en",
          "clockgen_0/enable"
        ]
      },
      "cu_0_col_inc": {
        "ports": [
          "cu_0/col_inc",
          "COL_0/inc"
        ]
      },
      "cu_0_col_zero": {
        "ports": [
          "cu_0/col_zero",
          "COL_0/zero"
        ]
      },
      "cu_0_dmem_read": {
        "ports": [
          "cu_0/dmem_read",
          "R1_2/writeC"
        ]
      },
      "cu_0_dmem_write": {
        "ports": [
          "cu_0/dmem_write",
          "data_ram_1/we"
        ]
      },
      "cu_0_en_decAop": {
        "ports": [
          "cu_0/en_decAop",
          "mux_0/en_op"
        ]
      },
      "cu_0_en_decAout": {
        "ports": [
          "cu_0/en_decAout",
          "mux_0/en_out"
        ]
      },
      "cu_0_en_decBop": {
        "ports": [
          "cu_0/en_decBop",
          "mux_1/en_op"
        ]
      },
      "cu_0_en_decBout": {
        "ports": [
          "cu_0/en_decBout",
          "mux_1/en_out"
        ]
      },
      "cu_0_en_decCop": {
        "ports": [
          "cu_0/en_decCop",
          "Decoder_0/EN_OP"
        ]
      },
      "cu_0_en_decCout": {
        "ports": [
          "cu_0/en_decCout",
          "Decoder_0/EN_OUT"
        ]
      },
      "cu_0_imem_read": {
        "ports": [
          "cu_0/imem_read",
          "ir_module_0/write_en"
        ]
      },
      "cu_0_jump": {
        "ports": [
          "cu_0/jump",
          "PC_0/jump"
        ]
      },
      "cu_0_mar_inc": {
        "ports": [
          "cu_0/mar_inc",
          "MAR_0/inc"
        ]
      },
      "cu_0_pc_inc": {
        "ports": [
          "cu_0/pc_inc",
          "PC_0/inc"
        ]
      },
      "cu_0_reset": {
        "ports": [
          "cu_0/reset",
          "R1_0/rst",
          "PC_0/reset",
          "ir_module_0/rst",
          "MAR_0/rst",
          "R1_2/rst",
          "R1_3/rst",
          "R1_4/rst",
          "R1_5/rst",
          "R1_8/rst",
          "R1_9/rst",
          "mux_1/reset",
          "mux_0/reset",
          "ROW_0/rst",
          "COL_0/rst"
        ]
      },
      "cu_0_row_inc": {
        "ports": [
          "cu_0/row_inc",
          "ROW_0/inc"
        ]
      },
      "data_ram_0_dout": {
        "ports": [
          "data_ram_0/dout",
          "ir_module_0/din"
        ]
      },
      "data_ram_1_dout": {
        "ports": [
          "data_ram_1/dout",
          "R1_2/D"
        ]
      },
      "ir_module_0_A": {
        "ports": [
          "ir_module_0/A",
          "mux_0/ir",
          "cu_0/ir"
        ]
      },
      "ir_module_0_B": {
        "ports": [
          "ir_module_0/B",
          "mux_1/ir"
        ]
      },
      "ir_module_0_addrA": {
        "ports": [
          "ir_module_0/addrA",
          "mux_0/sel"
        ]
      },
      "ir_module_0_addrB": {
        "ports": [
          "ir_module_0/addrB",
          "mux_1/sel"
        ]
      },
      "ir_module_0_addrC": {
        "ports": [
          "ir_module_0/addrC"
        ]
      },
      "mux_0_out": {
        "ports": [
          "mux_0/out",
          "alu_16bit_0/operand1"
        ]
      },
      "mux_1_out": {
        "ports": [
          "mux_1/out",
          "alu_16bit_0/operand2"
        ]
      },
      "pc_project_demo_1_PCResult": {
        "ports": [
          "PC_0/pc_result",
          "mux_0/pc",
          "mux_1/pc",
          "data_ram_0/addr"
        ]
      }
    },
    "comments": {
      "/": {
        "comment_0": "STR_POINTER",
        "comment_1": "PC",
        "comment_2": "IR",
        "comment_5": "PR1",
        "comment_6": "PR2",
        "comment_7": "PR3",
        "comment_8": "ROW",
        "comment_9": "COL",
        "comment_10": "R1",
        "comment_11": "R2"
      },
      "/R1_2": {
        "comment_4": "MDR"
      }
    }
  }
}