Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan 11 16:06:08 2023
| Host         : DESKTOP-RALUX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DLX_timing_summary_routed.rpt -pb DLX_timing_summary_routed.pb -rpx DLX_timing_summary_routed.rpx -warn_on_violation
| Design       : DLX
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.983      -40.668                     72                  926        0.192        0.000                      0                  926        3.750        0.000                       0                   175  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.983      -40.668                     72                  926        0.192        0.000                      0                  926        3.750        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           72  Failing Endpoints,  Worst Slack       -0.983ns,  Total Violation      -40.668ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.983ns  (required time - arrival time)
  Source:                 instrFetch/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instrDecode/reg_file_reg_r2_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.747ns  (logic 2.551ns (23.736%)  route 8.196ns (76.264%))
  Logic Levels:           13  (CARRY4=4 LUT3=3 LUT6=3 MUXF7=1 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    instrFetch/clock_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  instrFetch/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  instrFetch/PC_reg[4]/Q
                         net (fo=26, routed)          1.051     6.654    instrFetch/PC_reg_rep[4]
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.778 r  instrFetch/reg_file_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.287     7.066    instrFetch/reg_file_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X63Y30         LUT3 (Prop_lut3_I1_O)        0.124     7.190 r  instrFetch/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          1.187     8.377    instrDecode/reg_file_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y27         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.501 f  instrDecode/reg_file_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.584     9.085    instrFetch/RD2[5]
    SLICE_X61Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.209 r  instrFetch/minusOp_carry__0_i_6/O
                         net (fo=7, routed)           0.671     9.880    instrDecode/ResAux0_inferred__3/i__carry
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.004 r  instrDecode/i__carry_i_2__0/O
                         net (fo=1, routed)           0.703    10.707    instrEX/ResAux0_inferred__3/i__carry__0_0[2]
    SLICE_X58Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.105 r  instrEX/ResAux0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.105    instrEX/ResAux0_inferred__3/i__carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.219 r  instrEX/ResAux0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.219    instrEX/ResAux0_inferred__3/i__carry__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.333 r  instrEX/ResAux0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.333    instrEX/ResAux0_inferred__3/i__carry__1_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.447 r  instrEX/ResAux0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.873    12.320    instrFetch/CO[0]
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.444 r  instrFetch/MEM_reg_0_31_0_0_i_11/O
                         net (fo=1, routed)           0.000    12.444    instrFetch/MEM_reg_0_31_0_0_i_11_n_0
    SLICE_X60Y33         MUXF7 (Prop_muxf7_I0_O)      0.209    12.653 r  instrFetch/MEM_reg_0_31_0_0_i_2/O
                         net (fo=34, routed)          1.535    14.188    instrMEM/MEM_reg_0_31_12_12/A0
    SLICE_X54Y33         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.278    14.466 r  instrMEM/MEM_reg_0_31_12_12/SP/O
                         net (fo=2, routed)           0.820    15.286    instrFetch/MemData[12]
    SLICE_X60Y32         LUT3 (Prop_lut3_I0_O)        0.124    15.410 r  instrFetch/reg_file_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.484    15.895    instrDecode/reg_file_reg_r2_0_31_12_17/DIA0
    SLICE_X60Y29         RAMD32                                       r  instrDecode/reg_file_reg_r2_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.507    14.848    instrDecode/reg_file_reg_r2_0_31_12_17/WCLK
    SLICE_X60Y29         RAMD32                                       r  instrDecode/reg_file_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.912    instrDecode/reg_file_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -15.895    
  -------------------------------------------------------------------
                         slack                                 -0.983    

Slack (VIOLATED) :        -0.970ns  (required time - arrival time)
  Source:                 instrFetch/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instrDecode/reg_file_reg_r1_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.750ns  (logic 2.551ns (23.729%)  route 8.199ns (76.271%))
  Logic Levels:           13  (CARRY4=4 LUT3=3 LUT6=3 MUXF7=1 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    instrFetch/clock_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  instrFetch/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  instrFetch/PC_reg[4]/Q
                         net (fo=26, routed)          1.051     6.654    instrFetch/PC_reg_rep[4]
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.778 r  instrFetch/reg_file_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.287     7.066    instrFetch/reg_file_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X63Y30         LUT3 (Prop_lut3_I1_O)        0.124     7.190 r  instrFetch/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          1.187     8.377    instrDecode/reg_file_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y27         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.501 f  instrDecode/reg_file_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.584     9.085    instrFetch/RD2[5]
    SLICE_X61Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.209 r  instrFetch/minusOp_carry__0_i_6/O
                         net (fo=7, routed)           0.671     9.880    instrDecode/ResAux0_inferred__3/i__carry
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.004 r  instrDecode/i__carry_i_2__0/O
                         net (fo=1, routed)           0.703    10.707    instrEX/ResAux0_inferred__3/i__carry__0_0[2]
    SLICE_X58Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.105 r  instrEX/ResAux0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.105    instrEX/ResAux0_inferred__3/i__carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.219 r  instrEX/ResAux0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.219    instrEX/ResAux0_inferred__3/i__carry__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.333 r  instrEX/ResAux0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.333    instrEX/ResAux0_inferred__3/i__carry__1_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.447 r  instrEX/ResAux0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.873    12.320    instrFetch/CO[0]
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.444 r  instrFetch/MEM_reg_0_31_0_0_i_11/O
                         net (fo=1, routed)           0.000    12.444    instrFetch/MEM_reg_0_31_0_0_i_11_n_0
    SLICE_X60Y33         MUXF7 (Prop_muxf7_I0_O)      0.209    12.653 r  instrFetch/MEM_reg_0_31_0_0_i_2/O
                         net (fo=34, routed)          1.535    14.188    instrMEM/MEM_reg_0_31_12_12/A0
    SLICE_X54Y33         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.278    14.466 r  instrMEM/MEM_reg_0_31_12_12/SP/O
                         net (fo=2, routed)           0.820    15.286    instrFetch/MemData[12]
    SLICE_X60Y32         LUT3 (Prop_lut3_I0_O)        0.124    15.410 r  instrFetch/reg_file_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.487    15.898    instrDecode/reg_file_reg_r1_0_31_12_17/DIA0
    SLICE_X64Y31         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.509    14.850    instrDecode/reg_file_reg_r1_0_31_12_17/WCLK
    SLICE_X64Y31         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.928    instrDecode/reg_file_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -15.898    
  -------------------------------------------------------------------
                         slack                                 -0.970    

Slack (VIOLATED) :        -0.909ns  (required time - arrival time)
  Source:                 instrFetch/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instrDecode/reg_file_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.671ns  (logic 2.570ns (24.084%)  route 8.101ns (75.916%))
  Logic Levels:           13  (CARRY4=4 LUT3=3 LUT6=3 MUXF7=1 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    instrFetch/clock_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  instrFetch/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  instrFetch/PC_reg[4]/Q
                         net (fo=26, routed)          1.051     6.654    instrFetch/PC_reg_rep[4]
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.778 r  instrFetch/reg_file_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.287     7.066    instrFetch/reg_file_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X63Y30         LUT3 (Prop_lut3_I1_O)        0.124     7.190 r  instrFetch/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          1.187     8.377    instrDecode/reg_file_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y27         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.501 f  instrDecode/reg_file_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.584     9.085    instrFetch/RD2[5]
    SLICE_X61Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.209 r  instrFetch/minusOp_carry__0_i_6/O
                         net (fo=7, routed)           0.671     9.880    instrDecode/ResAux0_inferred__3/i__carry
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.004 r  instrDecode/i__carry_i_2__0/O
                         net (fo=1, routed)           0.703    10.707    instrEX/ResAux0_inferred__3/i__carry__0_0[2]
    SLICE_X58Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.105 r  instrEX/ResAux0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.105    instrEX/ResAux0_inferred__3/i__carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.219 r  instrEX/ResAux0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.219    instrEX/ResAux0_inferred__3/i__carry__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.333 r  instrEX/ResAux0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.333    instrEX/ResAux0_inferred__3/i__carry__1_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.447 r  instrEX/ResAux0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.873    12.320    instrFetch/CO[0]
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.444 r  instrFetch/MEM_reg_0_31_0_0_i_11/O
                         net (fo=1, routed)           0.000    12.444    instrFetch/MEM_reg_0_31_0_0_i_11_n_0
    SLICE_X60Y33         MUXF7 (Prop_muxf7_I0_O)      0.209    12.653 r  instrFetch/MEM_reg_0_31_0_0_i_2/O
                         net (fo=34, routed)          1.535    14.188    instrMEM/MEM_reg_0_31_0_0/A0
    SLICE_X54Y33         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.297    14.485 r  instrMEM/MEM_reg_0_31_0_0/SP/O
                         net (fo=2, routed)           0.422    14.907    instrFetch/MemData[0]
    SLICE_X57Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.031 r  instrFetch/reg_file_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.787    15.818    instrDecode/reg_file_reg_r2_0_31_0_5/DIA0
    SLICE_X60Y27         RAMD32                                       r  instrDecode/reg_file_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.504    14.845    instrDecode/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y27         RAMD32                                       r  instrDecode/reg_file_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y27         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.909    instrDecode/reg_file_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -15.818    
  -------------------------------------------------------------------
                         slack                                 -0.909    

Slack (VIOLATED) :        -0.902ns  (required time - arrival time)
  Source:                 instrFetch/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instrDecode/reg_file_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.666ns  (logic 2.570ns (24.095%)  route 8.096ns (75.905%))
  Logic Levels:           13  (CARRY4=4 LUT3=3 LUT6=3 MUXF7=1 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    instrFetch/clock_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  instrFetch/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  instrFetch/PC_reg[4]/Q
                         net (fo=26, routed)          1.051     6.654    instrFetch/PC_reg_rep[4]
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.778 r  instrFetch/reg_file_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.287     7.066    instrFetch/reg_file_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X63Y30         LUT3 (Prop_lut3_I1_O)        0.124     7.190 r  instrFetch/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          1.187     8.377    instrDecode/reg_file_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y27         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.501 f  instrDecode/reg_file_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.584     9.085    instrFetch/RD2[5]
    SLICE_X61Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.209 r  instrFetch/minusOp_carry__0_i_6/O
                         net (fo=7, routed)           0.671     9.880    instrDecode/ResAux0_inferred__3/i__carry
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.004 r  instrDecode/i__carry_i_2__0/O
                         net (fo=1, routed)           0.703    10.707    instrEX/ResAux0_inferred__3/i__carry__0_0[2]
    SLICE_X58Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.105 r  instrEX/ResAux0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.105    instrEX/ResAux0_inferred__3/i__carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.219 r  instrEX/ResAux0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.219    instrEX/ResAux0_inferred__3/i__carry__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.333 r  instrEX/ResAux0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.333    instrEX/ResAux0_inferred__3/i__carry__1_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.447 r  instrEX/ResAux0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.873    12.320    instrFetch/CO[0]
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.444 r  instrFetch/MEM_reg_0_31_0_0_i_11/O
                         net (fo=1, routed)           0.000    12.444    instrFetch/MEM_reg_0_31_0_0_i_11_n_0
    SLICE_X60Y33         MUXF7 (Prop_muxf7_I0_O)      0.209    12.653 r  instrFetch/MEM_reg_0_31_0_0_i_2/O
                         net (fo=34, routed)          1.535    14.188    instrMEM/MEM_reg_0_31_0_0/A0
    SLICE_X54Y33         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.297    14.485 r  instrMEM/MEM_reg_0_31_0_0/SP/O
                         net (fo=2, routed)           0.422    14.907    instrFetch/MemData[0]
    SLICE_X57Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.031 r  instrFetch/reg_file_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.782    15.813    instrDecode/reg_file_reg_r1_0_31_0_5/DIA0
    SLICE_X60Y28         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.506    14.847    instrDecode/reg_file_reg_r1_0_31_0_5/WCLK
    SLICE_X60Y28         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y28         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.911    instrDecode/reg_file_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -15.813    
  -------------------------------------------------------------------
                         slack                                 -0.902    

Slack (VIOLATED) :        -0.887ns  (required time - arrival time)
  Source:                 instrFetch/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instrDecode/reg_file_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.499ns  (logic 2.531ns (24.106%)  route 7.968ns (75.894%))
  Logic Levels:           13  (CARRY4=4 LUT3=3 LUT6=3 MUXF7=1 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    instrFetch/clock_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  instrFetch/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  instrFetch/PC_reg[4]/Q
                         net (fo=26, routed)          1.051     6.654    instrFetch/PC_reg_rep[4]
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.778 r  instrFetch/reg_file_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.287     7.066    instrFetch/reg_file_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X63Y30         LUT3 (Prop_lut3_I1_O)        0.124     7.190 r  instrFetch/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          1.187     8.377    instrDecode/reg_file_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y27         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.501 f  instrDecode/reg_file_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.584     9.085    instrFetch/RD2[5]
    SLICE_X61Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.209 r  instrFetch/minusOp_carry__0_i_6/O
                         net (fo=7, routed)           0.671     9.880    instrDecode/ResAux0_inferred__3/i__carry
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.004 r  instrDecode/i__carry_i_2__0/O
                         net (fo=1, routed)           0.703    10.707    instrEX/ResAux0_inferred__3/i__carry__0_0[2]
    SLICE_X58Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.105 r  instrEX/ResAux0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.105    instrEX/ResAux0_inferred__3/i__carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.219 r  instrEX/ResAux0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.219    instrEX/ResAux0_inferred__3/i__carry__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.333 r  instrEX/ResAux0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.333    instrEX/ResAux0_inferred__3/i__carry__1_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.447 r  instrEX/ResAux0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.873    12.320    instrFetch/CO[0]
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.444 r  instrFetch/MEM_reg_0_31_0_0_i_11/O
                         net (fo=1, routed)           0.000    12.444    instrFetch/MEM_reg_0_31_0_0_i_11_n_0
    SLICE_X60Y33         MUXF7 (Prop_muxf7_I0_O)      0.209    12.653 r  instrFetch/MEM_reg_0_31_0_0_i_2/O
                         net (fo=34, routed)          1.535    14.188    instrMEM/MEM_reg_0_31_11_11/A0
    SLICE_X54Y33         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.258    14.446 r  instrMEM/MEM_reg_0_31_11_11/SP/O
                         net (fo=2, routed)           0.437    14.883    instrFetch/MemData[11]
    SLICE_X57Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.007 r  instrFetch/reg_file_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.639    15.646    instrDecode/reg_file_reg_r1_0_31_6_11/DIC1
    SLICE_X56Y30         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.442    14.783    instrDecode/reg_file_reg_r1_0_31_6_11/WCLK
    SLICE_X56Y30         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.759    instrDecode/reg_file_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                         -15.646    
  -------------------------------------------------------------------
                         slack                                 -0.887    

Slack (VIOLATED) :        -0.883ns  (required time - arrival time)
  Source:                 instrFetch/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instrDecode/reg_file_reg_r1_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.569ns  (logic 2.541ns (24.040%)  route 8.028ns (75.960%))
  Logic Levels:           13  (CARRY4=4 LUT3=3 LUT6=3 MUXF7=1 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    instrFetch/clock_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  instrFetch/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  instrFetch/PC_reg[4]/Q
                         net (fo=26, routed)          1.051     6.654    instrFetch/PC_reg_rep[4]
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.778 r  instrFetch/reg_file_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.287     7.066    instrFetch/reg_file_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X63Y30         LUT3 (Prop_lut3_I1_O)        0.124     7.190 r  instrFetch/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          1.187     8.377    instrDecode/reg_file_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y27         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.501 f  instrDecode/reg_file_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.584     9.085    instrFetch/RD2[5]
    SLICE_X61Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.209 r  instrFetch/minusOp_carry__0_i_6/O
                         net (fo=7, routed)           0.671     9.880    instrDecode/ResAux0_inferred__3/i__carry
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.004 r  instrDecode/i__carry_i_2__0/O
                         net (fo=1, routed)           0.703    10.707    instrEX/ResAux0_inferred__3/i__carry__0_0[2]
    SLICE_X58Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.105 r  instrEX/ResAux0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.105    instrEX/ResAux0_inferred__3/i__carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.219 r  instrEX/ResAux0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.219    instrEX/ResAux0_inferred__3/i__carry__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.333 r  instrEX/ResAux0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.333    instrEX/ResAux0_inferred__3/i__carry__1_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.447 r  instrEX/ResAux0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.873    12.320    instrFetch/CO[0]
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.444 r  instrFetch/MEM_reg_0_31_0_0_i_11/O
                         net (fo=1, routed)           0.000    12.444    instrFetch/MEM_reg_0_31_0_0_i_11_n_0
    SLICE_X60Y33         MUXF7 (Prop_muxf7_I0_O)      0.209    12.653 r  instrFetch/MEM_reg_0_31_0_0_i_2/O
                         net (fo=34, routed)          1.535    14.188    instrMEM/MEM_reg_0_31_10_10/A0
    SLICE_X54Y33         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.268    14.456 r  instrMEM/MEM_reg_0_31_10_10/SP/O
                         net (fo=2, routed)           0.420    14.876    instrFetch/MemData[10]
    SLICE_X57Y32         LUT3 (Prop_lut3_I0_O)        0.124    15.000 r  instrFetch/reg_file_reg_r1_0_31_6_11_i_6/O
                         net (fo=2, routed)           0.716    15.716    instrDecode/reg_file_reg_r1_0_31_6_11/DIC0
    SLICE_X56Y30         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.442    14.783    instrDecode/reg_file_reg_r1_0_31_6_11/WCLK
    SLICE_X56Y30         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.833    instrDecode/reg_file_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -15.716    
  -------------------------------------------------------------------
                         slack                                 -0.883    

Slack (VIOLATED) :        -0.865ns  (required time - arrival time)
  Source:                 instrFetch/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instrDecode/reg_file_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.560ns  (logic 2.495ns (23.631%)  route 8.064ns (76.369%))
  Logic Levels:           13  (CARRY4=4 LUT3=3 LUT6=3 MUXF7=1 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    instrFetch/clock_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  instrFetch/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  instrFetch/PC_reg[4]/Q
                         net (fo=26, routed)          1.051     6.654    instrFetch/PC_reg_rep[4]
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.778 r  instrFetch/reg_file_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.287     7.066    instrFetch/reg_file_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X63Y30         LUT3 (Prop_lut3_I1_O)        0.124     7.190 r  instrFetch/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          1.187     8.377    instrDecode/reg_file_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y27         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.501 f  instrDecode/reg_file_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.584     9.085    instrFetch/RD2[5]
    SLICE_X61Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.209 r  instrFetch/minusOp_carry__0_i_6/O
                         net (fo=7, routed)           0.671     9.880    instrDecode/ResAux0_inferred__3/i__carry
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.004 r  instrDecode/i__carry_i_2__0/O
                         net (fo=1, routed)           0.703    10.707    instrEX/ResAux0_inferred__3/i__carry__0_0[2]
    SLICE_X58Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.105 r  instrEX/ResAux0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.105    instrEX/ResAux0_inferred__3/i__carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.219 r  instrEX/ResAux0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.219    instrEX/ResAux0_inferred__3/i__carry__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.333 r  instrEX/ResAux0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.333    instrEX/ResAux0_inferred__3/i__carry__1_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.447 r  instrEX/ResAux0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.873    12.320    instrFetch/CO[0]
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.444 r  instrFetch/MEM_reg_0_31_0_0_i_11/O
                         net (fo=1, routed)           0.000    12.444    instrFetch/MEM_reg_0_31_0_0_i_11_n_0
    SLICE_X60Y33         MUXF7 (Prop_muxf7_I0_O)      0.209    12.653 r  instrFetch/MEM_reg_0_31_0_0_i_2/O
                         net (fo=34, routed)          1.473    14.126    instrMEM/MEM_reg_0_31_3_3/A0
    SLICE_X56Y32         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.222    14.348 r  instrMEM/MEM_reg_0_31_3_3/SP/O
                         net (fo=2, routed)           0.428    14.776    instrFetch/MemData[3]
    SLICE_X55Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.900 r  instrFetch/reg_file_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.807    15.707    instrDecode/reg_file_reg_r2_0_31_0_5/DIB1
    SLICE_X60Y27         RAMD32                                       r  instrDecode/reg_file_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.504    14.845    instrDecode/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y27         RAMD32                                       r  instrDecode/reg_file_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y27         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.842    instrDecode/reg_file_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -15.707    
  -------------------------------------------------------------------
                         slack                                 -0.865    

Slack (VIOLATED) :        -0.854ns  (required time - arrival time)
  Source:                 instrFetch/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instrDecode/reg_file_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.487ns  (logic 2.551ns (24.326%)  route 7.936ns (75.674%))
  Logic Levels:           13  (CARRY4=4 LUT3=3 LUT6=3 MUXF7=1 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    instrFetch/clock_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  instrFetch/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  instrFetch/PC_reg[4]/Q
                         net (fo=26, routed)          1.051     6.654    instrFetch/PC_reg_rep[4]
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.778 r  instrFetch/reg_file_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.287     7.066    instrFetch/reg_file_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X63Y30         LUT3 (Prop_lut3_I1_O)        0.124     7.190 r  instrFetch/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          1.187     8.377    instrDecode/reg_file_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y27         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.501 f  instrDecode/reg_file_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.584     9.085    instrFetch/RD2[5]
    SLICE_X61Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.209 r  instrFetch/minusOp_carry__0_i_6/O
                         net (fo=7, routed)           0.671     9.880    instrDecode/ResAux0_inferred__3/i__carry
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.004 r  instrDecode/i__carry_i_2__0/O
                         net (fo=1, routed)           0.703    10.707    instrEX/ResAux0_inferred__3/i__carry__0_0[2]
    SLICE_X58Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.105 r  instrEX/ResAux0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.105    instrEX/ResAux0_inferred__3/i__carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.219 r  instrEX/ResAux0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.219    instrEX/ResAux0_inferred__3/i__carry__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.333 r  instrEX/ResAux0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.333    instrEX/ResAux0_inferred__3/i__carry__1_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.447 r  instrEX/ResAux0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.873    12.320    instrFetch/CO[0]
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.444 r  instrFetch/MEM_reg_0_31_0_0_i_11/O
                         net (fo=1, routed)           0.000    12.444    instrFetch/MEM_reg_0_31_0_0_i_11_n_0
    SLICE_X60Y33         MUXF7 (Prop_muxf7_I0_O)      0.209    12.653 r  instrFetch/MEM_reg_0_31_0_0_i_2/O
                         net (fo=34, routed)          1.337    13.990    instrMEM/MEM_reg_0_31_9_9/A0
    SLICE_X56Y33         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.278    14.268 r  instrMEM/MEM_reg_0_31_9_9/SP/O
                         net (fo=2, routed)           0.583    14.851    instrFetch/MemData[9]
    SLICE_X57Y31         LUT3 (Prop_lut3_I0_O)        0.124    14.975 r  instrFetch/reg_file_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.659    15.634    instrDecode/reg_file_reg_r1_0_31_6_11/DIB1
    SLICE_X56Y30         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.442    14.783    instrDecode/reg_file_reg_r1_0_31_6_11/WCLK
    SLICE_X56Y30         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.780    instrDecode/reg_file_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -15.634    
  -------------------------------------------------------------------
                         slack                                 -0.854    

Slack (VIOLATED) :        -0.840ns  (required time - arrival time)
  Source:                 instrFetch/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instrDecode/reg_file_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.538ns  (logic 2.551ns (24.208%)  route 7.987ns (75.792%))
  Logic Levels:           13  (CARRY4=4 LUT3=3 LUT6=3 MUXF7=1 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    instrFetch/clock_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  instrFetch/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  instrFetch/PC_reg[4]/Q
                         net (fo=26, routed)          1.051     6.654    instrFetch/PC_reg_rep[4]
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.778 r  instrFetch/reg_file_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.287     7.066    instrFetch/reg_file_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X63Y30         LUT3 (Prop_lut3_I1_O)        0.124     7.190 r  instrFetch/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          1.187     8.377    instrDecode/reg_file_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y27         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.501 f  instrDecode/reg_file_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.584     9.085    instrFetch/RD2[5]
    SLICE_X61Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.209 r  instrFetch/minusOp_carry__0_i_6/O
                         net (fo=7, routed)           0.671     9.880    instrDecode/ResAux0_inferred__3/i__carry
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.004 r  instrDecode/i__carry_i_2__0/O
                         net (fo=1, routed)           0.703    10.707    instrEX/ResAux0_inferred__3/i__carry__0_0[2]
    SLICE_X58Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.105 r  instrEX/ResAux0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.105    instrEX/ResAux0_inferred__3/i__carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.219 r  instrEX/ResAux0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.219    instrEX/ResAux0_inferred__3/i__carry__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.333 r  instrEX/ResAux0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.333    instrEX/ResAux0_inferred__3/i__carry__1_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.447 r  instrEX/ResAux0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.873    12.320    instrFetch/CO[0]
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.444 r  instrFetch/MEM_reg_0_31_0_0_i_11/O
                         net (fo=1, routed)           0.000    12.444    instrFetch/MEM_reg_0_31_0_0_i_11_n_0
    SLICE_X60Y33         MUXF7 (Prop_muxf7_I0_O)      0.209    12.653 r  instrFetch/MEM_reg_0_31_0_0_i_2/O
                         net (fo=34, routed)          1.337    13.990    instrMEM/MEM_reg_0_31_9_9/A0
    SLICE_X56Y33         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.278    14.268 r  instrMEM/MEM_reg_0_31_9_9/SP/O
                         net (fo=2, routed)           0.583    14.851    instrFetch/MemData[9]
    SLICE_X57Y31         LUT3 (Prop_lut3_I0_O)        0.124    14.975 r  instrFetch/reg_file_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.710    15.685    instrDecode/reg_file_reg_r2_0_31_6_11/DIB1
    SLICE_X60Y30         RAMD32                                       r  instrDecode/reg_file_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.507    14.848    instrDecode/reg_file_reg_r2_0_31_6_11/WCLK
    SLICE_X60Y30         RAMD32                                       r  instrDecode/reg_file_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.845    instrDecode/reg_file_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -15.685    
  -------------------------------------------------------------------
                         slack                                 -0.840    

Slack (VIOLATED) :        -0.809ns  (required time - arrival time)
  Source:                 instrFetch/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instrDecode/reg_file_reg_r2_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.486ns  (logic 2.531ns (24.135%)  route 7.955ns (75.865%))
  Logic Levels:           13  (CARRY4=4 LUT3=3 LUT6=3 MUXF7=1 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    instrFetch/clock_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  instrFetch/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  instrFetch/PC_reg[4]/Q
                         net (fo=26, routed)          1.051     6.654    instrFetch/PC_reg_rep[4]
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.778 r  instrFetch/reg_file_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.287     7.066    instrFetch/reg_file_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X63Y30         LUT3 (Prop_lut3_I1_O)        0.124     7.190 r  instrFetch/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          1.187     8.377    instrDecode/reg_file_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y27         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.501 f  instrDecode/reg_file_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.584     9.085    instrFetch/RD2[5]
    SLICE_X61Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.209 r  instrFetch/minusOp_carry__0_i_6/O
                         net (fo=7, routed)           0.671     9.880    instrDecode/ResAux0_inferred__3/i__carry
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.004 r  instrDecode/i__carry_i_2__0/O
                         net (fo=1, routed)           0.703    10.707    instrEX/ResAux0_inferred__3/i__carry__0_0[2]
    SLICE_X58Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.105 r  instrEX/ResAux0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.105    instrEX/ResAux0_inferred__3/i__carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.219 r  instrEX/ResAux0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.219    instrEX/ResAux0_inferred__3/i__carry__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.333 r  instrEX/ResAux0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.333    instrEX/ResAux0_inferred__3/i__carry__1_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.447 r  instrEX/ResAux0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.873    12.320    instrFetch/CO[0]
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.444 r  instrFetch/MEM_reg_0_31_0_0_i_11/O
                         net (fo=1, routed)           0.000    12.444    instrFetch/MEM_reg_0_31_0_0_i_11_n_0
    SLICE_X60Y33         MUXF7 (Prop_muxf7_I0_O)      0.209    12.653 r  instrFetch/MEM_reg_0_31_0_0_i_2/O
                         net (fo=34, routed)          1.535    14.188    instrMEM/MEM_reg_0_31_11_11/A0
    SLICE_X54Y33         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.258    14.446 r  instrMEM/MEM_reg_0_31_11_11/SP/O
                         net (fo=2, routed)           0.437    14.883    instrFetch/MemData[11]
    SLICE_X57Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.007 r  instrFetch/reg_file_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.626    15.633    instrDecode/reg_file_reg_r2_0_31_6_11/DIC1
    SLICE_X60Y30         RAMD32                                       r  instrDecode/reg_file_reg_r2_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.507    14.848    instrDecode/reg_file_reg_r2_0_31_6_11/WCLK
    SLICE_X60Y30         RAMD32                                       r  instrDecode/reg_file_reg_r2_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.824    instrDecode/reg_file_reg_r2_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                 -0.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 MPG2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.553     1.436    MPG2/clock_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  MPG2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  MPG2/Q1_reg/Q
                         net (fo=1, routed)           0.116     1.716    MPG2/Q1_reg_n_0
    SLICE_X55Y24         FDRE                                         r  MPG2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.821     1.948    MPG2/clock_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  MPG2/Q2_reg/C
                         clock pessimism             -0.499     1.449    
    SLICE_X55Y24         FDRE (Hold_fdre_C_D)         0.075     1.524    MPG2/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 MPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG2/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.362%)  route 0.126ns (49.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.553     1.436    MPG2/clock_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  MPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  MPG2/Q2_reg/Q
                         net (fo=2, routed)           0.126     1.690    MPG2/Q2
    SLICE_X56Y24         FDRE                                         r  MPG2/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.821     1.948    MPG2/clock_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  MPG2/Q3_reg/C
                         clock pessimism             -0.478     1.470    
    SLICE_X56Y24         FDRE (Hold_fdre_C_D)         0.005     1.475    MPG2/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.585     1.468    display/clock_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  display/tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  display/tmp_reg[10]/Q
                         net (fo=1, routed)           0.114     1.747    display/tmp_reg_n_0_[10]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  display/tmp_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    display/tmp_reg[8]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  display/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.853     1.980    display/clock_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  display/tmp_reg[10]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    display/tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.585     1.468    display/clock_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  display/tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  display/tmp_reg[6]/Q
                         net (fo=1, routed)           0.114     1.747    display/tmp_reg_n_0_[6]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  display/tmp_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    display/tmp_reg[4]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  display/tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.854     1.981    display/clock_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  display/tmp_reg[6]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    display/tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.586     1.469    display/clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  display/tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  display/tmp_reg[2]/Q
                         net (fo=1, routed)           0.114     1.748    display/tmp_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.858 r  display/tmp_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    display/tmp_reg[0]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  display/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.855     1.982    display/clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  display/tmp_reg[2]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    display/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 MPG1/count_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG1/count_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.553     1.436    MPG1/clock_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  MPG1/count_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  MPG1/count_int_reg[11]/Q
                         net (fo=2, routed)           0.117     1.694    MPG1/MPG2/count_int_reg[11]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  MPG1/count_int_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    MPG1/count_int_reg[8]_i_1_n_4
    SLICE_X55Y24         FDRE                                         r  MPG1/count_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.821     1.948    MPG1/clock_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  MPG1/count_int_reg[11]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X55Y24         FDRE (Hold_fdre_C_D)         0.105     1.541    MPG1/count_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MPG1/count_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG1/count_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.556     1.439    MPG1/clock_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  MPG1/count_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  MPG1/count_int_reg[3]/Q
                         net (fo=2, routed)           0.120     1.700    MPG1/MPG2/count_int_reg[3]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  MPG1/count_int_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    MPG1/count_int_reg[0]_i_1_n_4
    SLICE_X55Y22         FDRE                                         r  MPG1/count_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.824     1.951    MPG1/clock_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  MPG1/count_int_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    MPG1/count_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MPG1/count_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG1/count_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.554     1.437    MPG1/clock_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  MPG1/count_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  MPG1/count_int_reg[7]/Q
                         net (fo=2, routed)           0.120     1.698    MPG1/MPG2/count_int_reg[7]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  MPG1/count_int_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    MPG1/count_int_reg[4]_i_1_n_4
    SLICE_X55Y23         FDRE                                         r  MPG1/count_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.822     1.949    MPG1/clock_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  MPG1/count_int_reg[7]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    MPG1/count_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MPG1/count_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG1/count_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.553     1.436    MPG1/clock_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  MPG1/count_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  MPG1/count_int_reg[15]/Q
                         net (fo=2, routed)           0.120     1.697    MPG1/MPG2/count_int_reg[15]
    SLICE_X55Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  MPG1/count_int_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    MPG1/count_int_reg[12]_i_1_n_4
    SLICE_X55Y25         FDRE                                         r  MPG1/count_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.821     1.948    MPG1/clock_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  MPG1/count_int_reg[15]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X55Y25         FDRE (Hold_fdre_C_D)         0.105     1.541    MPG1/count_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 MPG1/count_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG1/count_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.554     1.437    MPG1/clock_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  MPG1/count_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  MPG1/count_int_reg[4]/Q
                         net (fo=2, routed)           0.115     1.693    MPG1/MPG2/count_int_reg[4]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.808 r  MPG1/count_int_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.808    MPG1/count_int_reg[4]_i_1_n_7
    SLICE_X55Y23         FDRE                                         r  MPG1/count_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.822     1.949    MPG1/clock_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  MPG1/count_int_reg[4]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    MPG1/count_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y24   MPG1/Q1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X63Y26   MPG1/Q2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X63Y26   MPG1/Q3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X55Y22   MPG1/count_int_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X55Y24   MPG1/count_int_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X55Y24   MPG1/count_int_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X55Y25   MPG1/count_int_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y20   display/tmp_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y22   display/tmp_reg[10]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y34   instrDecode/reg_file_reg_r1_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y34   instrDecode/reg_file_reg_r1_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y34   instrDecode/reg_file_reg_r1_0_31_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y34   instrDecode/reg_file_reg_r1_0_31_30_31/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y34   instrDecode/reg_file_reg_r1_0_31_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y34   instrDecode/reg_file_reg_r1_0_31_30_31/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y30   instrDecode/reg_file_reg_r2_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y30   instrDecode/reg_file_reg_r2_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y30   instrDecode/reg_file_reg_r2_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y30   instrDecode/reg_file_reg_r2_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y27   instrDecode/reg_file_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y27   instrDecode/reg_file_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y27   instrDecode/reg_file_reg_r2_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y27   instrDecode/reg_file_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y27   instrDecode/reg_file_reg_r2_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y27   instrDecode/reg_file_reg_r2_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y27   instrDecode/reg_file_reg_r2_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y27   instrDecode/reg_file_reg_r2_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y33   instrDecode/reg_file_reg_r2_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y33   instrDecode/reg_file_reg_r2_0_31_18_23/RAMC_D1/CLK



