Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat May  2 18:10:36 2020
| Host         : DESKTOP-BJ5EQ9A running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/fp_sop_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.612ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 3.033ns (40.913%)  route 4.380ns (59.087%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/P[1]
                         net (fo=1, routed)           1.695     3.102    bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg_n_104
    SLICE_X58Y80         LUT2 (Prop_lut2_I1_O)        0.124     3.226 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[7]_i_17/O
                         net (fo=1, routed)           0.000     3.226    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[7]_i_17_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.759 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[7]_i_13_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.074 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_13/O[3]
                         net (fo=3, routed)           1.169     5.243    bd_0_i/hls_inst/inst/add_ln178_38_fu_1322_p2[7]
    SLICE_X59Y66         LUT3 (Prop_lut3_I2_O)        0.307     5.550 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_14/O
                         net (fo=2, routed)           0.650     6.200    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_14_n_0
    SLICE_X59Y65         LUT5 (Prop_lut5_I1_O)        0.152     6.352 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_5/O
                         net (fo=2, routed)           0.867     7.218    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_5_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.332     7.550 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_9/O
                         net (fo=1, routed)           0.000     7.550    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_9_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.063 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.386 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.386    bd_0_i/hls_inst/inst/add_ln178_46_fu_1331_p2[13]
    SLICE_X58Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X58Y67         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[13]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  2.612    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 3.025ns (40.850%)  route 4.380ns (59.150%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/P[1]
                         net (fo=1, routed)           1.695     3.102    bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg_n_104
    SLICE_X58Y80         LUT2 (Prop_lut2_I1_O)        0.124     3.226 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[7]_i_17/O
                         net (fo=1, routed)           0.000     3.226    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[7]_i_17_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.759 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[7]_i_13_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.074 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_13/O[3]
                         net (fo=3, routed)           1.169     5.243    bd_0_i/hls_inst/inst/add_ln178_38_fu_1322_p2[7]
    SLICE_X59Y66         LUT3 (Prop_lut3_I2_O)        0.307     5.550 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_14/O
                         net (fo=2, routed)           0.650     6.200    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_14_n_0
    SLICE_X59Y65         LUT5 (Prop_lut5_I1_O)        0.152     6.352 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_5/O
                         net (fo=2, routed)           0.867     7.218    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_5_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.332     7.550 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_9/O
                         net (fo=1, routed)           0.000     7.550    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_9_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.063 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.378 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.378    bd_0_i/hls_inst/inst/add_ln178_46_fu_1331_p2[15]
    SLICE_X58Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X58Y67         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[15]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 5.203ns (70.510%)  route 2.176ns (29.490%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/P[0]
                         net (fo=1, routed)           2.167     7.149    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/P[0]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     7.273 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5/O
                         net (fo=1, routed)           0.000     7.273    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.786 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.795    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.912 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.029 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.029    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[11]_i_1_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.352 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.352    bd_0_i/hls_inst/inst/add_ln178_20_fu_1279_p2[13]
    SLICE_X12Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y77         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[13]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.654ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 5.195ns (70.478%)  route 2.176ns (29.522%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/P[0]
                         net (fo=1, routed)           2.167     7.149    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/P[0]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     7.273 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5/O
                         net (fo=1, routed)           0.000     7.273    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.786 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.795    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.912 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.029 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.029    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[11]_i_1_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.344 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.344    bd_0_i/hls_inst/inst/add_ln178_20_fu_1279_p2[15]
    SLICE_X12Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y77         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[15]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  2.654    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 2.949ns (40.236%)  route 4.380ns (59.764%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/P[1]
                         net (fo=1, routed)           1.695     3.102    bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg_n_104
    SLICE_X58Y80         LUT2 (Prop_lut2_I1_O)        0.124     3.226 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[7]_i_17/O
                         net (fo=1, routed)           0.000     3.226    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[7]_i_17_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.759 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[7]_i_13_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.074 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_13/O[3]
                         net (fo=3, routed)           1.169     5.243    bd_0_i/hls_inst/inst/add_ln178_38_fu_1322_p2[7]
    SLICE_X59Y66         LUT3 (Prop_lut3_I2_O)        0.307     5.550 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_14/O
                         net (fo=2, routed)           0.650     6.200    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_14_n_0
    SLICE_X59Y65         LUT5 (Prop_lut5_I1_O)        0.152     6.352 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_5/O
                         net (fo=2, routed)           0.867     7.218    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_5_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.332     7.550 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_9/O
                         net (fo=1, routed)           0.000     7.550    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_9_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.063 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.302 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.302    bd_0_i/hls_inst/inst/add_ln178_46_fu_1331_p2[14]
    SLICE_X58Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[14]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X58Y67         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[14]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 2.929ns (40.073%)  route 4.380ns (59.927%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/P[1]
                         net (fo=1, routed)           1.695     3.102    bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg_n_104
    SLICE_X58Y80         LUT2 (Prop_lut2_I1_O)        0.124     3.226 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[7]_i_17/O
                         net (fo=1, routed)           0.000     3.226    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[7]_i_17_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.759 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[7]_i_13_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.074 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_13/O[3]
                         net (fo=3, routed)           1.169     5.243    bd_0_i/hls_inst/inst/add_ln178_38_fu_1322_p2[7]
    SLICE_X59Y66         LUT3 (Prop_lut3_I2_O)        0.307     5.550 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_14/O
                         net (fo=2, routed)           0.650     6.200    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_14_n_0
    SLICE_X59Y65         LUT5 (Prop_lut5_I1_O)        0.152     6.352 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_5/O
                         net (fo=2, routed)           0.867     7.218    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_5_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.332     7.550 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_9/O
                         net (fo=1, routed)           0.000     7.550    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_9_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.063 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.282 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.282    bd_0_i/hls_inst/inst/add_ln178_46_fu_1331_p2[12]
    SLICE_X58Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X58Y67         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[12]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 5.119ns (70.171%)  route 2.176ns (29.829%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/P[0]
                         net (fo=1, routed)           2.167     7.149    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/P[0]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     7.273 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5/O
                         net (fo=1, routed)           0.000     7.273    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.786 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.795    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.912 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.029 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.029    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[11]_i_1_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.268 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.268    bd_0_i/hls_inst/inst/add_ln178_20_fu_1279_p2[14]
    SLICE_X12Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[14]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y77         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[14]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 5.099ns (70.089%)  route 2.176ns (29.911%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/P[0]
                         net (fo=1, routed)           2.167     7.149    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/P[0]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     7.273 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5/O
                         net (fo=1, routed)           0.000     7.273    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.786 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.795    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.912 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.029 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.029    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[11]_i_1_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.248 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.248    bd_0_i/hls_inst/inst/add_ln178_20_fu_1279_p2[12]
    SLICE_X12Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y77         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[12]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.248    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 5.086ns (70.035%)  route 2.176ns (29.965%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/P[0]
                         net (fo=1, routed)           2.167     7.149    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/P[0]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     7.273 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5/O
                         net (fo=1, routed)           0.000     7.273    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.786 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.795    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.912 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.235 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.235    bd_0_i/hls_inst/inst/add_ln178_20_fu_1279_p2[9]
    SLICE_X12Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y76         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[9]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 5.078ns (70.002%)  route 2.176ns (29.998%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/P[0]
                         net (fo=1, routed)           2.167     7.149    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/P[0]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     7.273 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5/O
                         net (fo=1, routed)           0.000     7.273    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.786 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.795    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.912 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.227 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.227    bd_0_i/hls_inst/inst/add_ln178_20_fu_1279_p2[11]
    SLICE_X12Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y76         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[11]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  2.771    




