// Seed: 1905426571
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = id_7++;
  initial begin : LABEL_0
    if (id_1) id_5 <= id_7;
  end
  assign id_4 = id_13;
  wire id_15;
  wire id_16;
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_17,
      id_6,
      id_17,
      id_10,
      id_15,
      id_8
  );
  wire id_18;
endmodule
