# vsim -c -assertdebug -voptargs="+acc" work.test -do "run -all; exit" 
# Start time: 12:07:17 on Sep 02,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../rtl/ibex_alu.sv(23): (vopt-13314) Defaulting port 'imd_val_q_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# //  ModelSim SE-64 2019.4 Oct 15 2019 Linux 5.15.0-141-generic
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.test(fast)
# Loading work.ibex_alu(fast)
# run -all
# ** Note: $finish    : testbench_operator_29.sv(882)
#    Time: 1360 ns  Iteration: 0  Instance: /test
# End time: 12:07:18 on Sep 02,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
