<div id="pf8e" class="pf w0 h0" data-page-no="8e"><div class="pc pc8e w0 h0"><img class="bi x15 y5ba we h48" alt="" src="bg8e.png"/><div class="t m0 x15 h7 y147 ff3 fs4 fc0 sc0 ls0 ws0">11.4.<span class="_ _19"> </span>SOFTW<span class="_ _23"></span>ARE<span class="_ _2"> </span>INTERRUPTS</div><div class="t m0 xd h7 y1e ff3 fs4 fc0 sc0 ls0 ws0">Exceptions<span class="_ _3"> </span>usually<span class="_ _b"> </span>trigger<span class="_ _3"> </span>an<span class="_ _3"> </span>exception<span class="_ _b"> </span>handling<span class="_ _3"> </span>mechanism<span class="_ _b"> </span>so<span class="_ _3"> </span>that<span class="_ _b"> </span>the<span class="_ _3"> </span>excep-</div><div class="t m0 x15 h7 yd4 ff3 fs4 fc0 sc0 ls0 ws0">tional<span class="_ _2"> </span>condition<span class="_ _2"> </span>may<span class="_ _2"> </span>be<span class="_ _b"> </span>dealt<span class="_ _5"> </span>with<span class="_ _b"> </span>before<span class="_ _2"> </span>the<span class="_ _2"> </span>CPU<span class="_ _b"> </span>ma<span class="_ _8"></span>y<span class="_ _2"> </span>contin<span class="_ _8"></span>ue<span class="_ _b"> </span>executing<span class="_ _5"> </span>the<span class="_ _2"> </span>pro-</div><div class="t m0 x15 h7 yd5 ff3 fs4 fc0 sc0 ls0 ws0">gram.<span class="_ _25"> </span>This<span class="_ _b"> </span>mec<span class="_ _8"></span>hanism<span class="_ _b"> </span>normally<span class="_ _2"> </span>causes<span class="_ _2"> </span>the<span class="_ _b"> </span>CPU<span class="_ _2"> </span>to<span class="_ _2"> </span>redirect<span class="_ _b"> </span>the<span class="_ _2"> </span>execution<span class="_ _2"> </span>ﬂow<span class="_ _2"> </span>to<span class="_ _2"> </span>a</div><div class="t m0 x15 h7 yfd ff3 fs4 fc0 sc0 ls0 ws0">system<span class="_ _2"> </span>routine<span class="_ _2"> </span>that<span class="_ _2"> </span>ma<span class="_ _1"></span>y:</div><div class="t m0 x10f h7 y178e ff3 fs4 fc0 sc0 ls0 ws0">1.<span class="_ _9"> </span>sa<span class="_ _1"></span>v<span class="_ _1"></span>e<span class="_ _2"> </span>the<span class="_ _2"> </span>curren<span class="_ _1"></span>t<span class="_ _2"> </span>program<span class="_ _2"> </span>con<span class="_ _1"></span>text;</div><div class="t m0 x10f h7 y178f ff3 fs4 fc0 sc0 ls0 ws0">2.<span class="_ _9"> </span>handle<span class="_ _2"> </span>the<span class="_ _2"> </span>exceptional<span class="_ _2"> </span>condition;<span class="_ _2"> </span>and</div><div class="t m0 x10f h7 y1790 ff3 fs4 fc0 sc0 ls0 ws0">3.<span class="_ _9"> </span>restore<span class="_ _2"> </span>the<span class="_ _2"> </span>con<span class="_ _1"></span>text<span class="_ _2"> </span>of<span class="_ _2"> </span>the<span class="_ _2"> </span>sa<span class="_ _1"></span>v<span class="_ _1"></span>ed<span class="_ _2"> </span>program<span class="_ _2"> </span>to<span class="_ _2"> </span>con<span class="_ _1"></span>tin<span class="_ _1"></span>ue<span class="_ _2"> </span>the<span class="_ _2"> </span>execution</div><div class="t m0 x120 h11 y1791 ffc fs7 fc0 sc0 ls0 ws0">2</div><div class="t m0 xbc h7 y1790 ff3 fs4 fc0 sc0 ls0 ws0">.</div><div class="t m0 xd h7 y1792 ff3 fs4 fc0 sc0 ls0 ws0">Notice<span class="_ _3"> </span>that<span class="_ _3"> </span>the<span class="_ _3"> </span>exception<span class="_ _a"> </span>handling<span class="_ _3"> </span>ﬂow<span class="_ _b"> </span>is<span class="_ _a"> </span>v<span class="_ _1"></span>ery<span class="_ _3"> </span>similar<span class="_ _3"> </span>to<span class="_ _3"> </span>the<span class="_ _a"> </span>one<span class="_ _3"> </span>employ<span class="_ _8"></span>ed<span class="_ _3"> </span>to</div><div class="t m0 x15 h7 y1793 ff3 fs4 fc0 sc0 ls0 ws0">handle<span class="_ _25"> </span>hardware<span class="_ _25"> </span>interrupts.<span class="_ _f"> </span>In<span class="_ _9"> </span>fact,<span class="_ _31"> </span>RISC-V<span class="_ _9"> </span>CPUs<span class="_ _9"> </span>use<span class="_ _9"> </span>the<span class="_ _9"> </span>same<span class="_ _9"> </span>mechanism<span class="_ _25"> </span>to</div><div class="t m0 x15 h7 y1794 ff3 fs4 fc0 sc0 ls0 ws0">handle<span class="_ _5"> </span>b<span class="_ _4"></span>oth<span class="_ _5"> </span>interrupts<span class="_ _5"> </span>and<span class="_ _2"> </span>exceptions,<span class="_ _5"> </span><span class="ff8">i.e.</span>,<span class="_ _2"> </span>it<span class="_ _2"> </span>sav<span class="_ _8"></span>es<span class="_ _5"> </span>part<span class="_ _2"> </span>of<span class="_ _2"> </span>the<span class="_ _5"> </span>current<span class="_ _5"> </span>context<span class="_ _5"> </span>(<span class="ff8">e.g.</span>,</div><div class="t m0 x15 h7 y1795 ff3 fs4 fc0 sc0 ls0 ws0">PC<span class="_ _2"> </span>con<span class="_ _1"></span>ten<span class="_ _1"></span>ts),<span class="_ _2"> </span>sets<span class="_ _2"> </span>the<span class="_ _2"> </span><span class="ff5">mcause<span class="_ _2"> </span></span>CSR,<span class="_ _2"> </span>and<span class="_ _2"> </span>redirects<span class="_ _2"> </span>the<span class="_ _2"> </span>execution<span class="_ _2"> </span>ﬂow<span class="_ _2"> </span>to<span class="_ _2"> </span>an<span class="_ _2"> </span>in<span class="_ _1"></span>terrupt</div><div class="t m0 x15 h7 y1796 ff3 fs4 fc0 sc0 ls0 ws0">service<span class="_ _25"> </span>routine.<span class="_ _f"> </span>As<span class="_ _25"> </span>discussed<span class="_ _25"> </span>in<span class="_ _9"> </span>Section<span class="_ _25"> </span>10.3.4,<span class="_ _31"> </span>the<span class="_ _9"> </span>interrupt<span class="_ _a"> </span>service<span class="_ _9"> </span>routine<span class="_ _25"> </span>can</div><div class="t m0 x15 h7 y1797 ff3 fs4 fc0 sc0 ls0 ws0">distinguish<span class="_ _2"> </span>betw<span class="_ _8"></span>een<span class="_ _2"> </span>an<span class="_ _2"> </span>interrupt<span class="_ _5"> </span>and<span class="_ _2"> </span>an<span class="_ _2"> </span>exception<span class="_ _2"> </span>b<span class="_ _1"></span>y<span class="_ _5"> </span>insp<span class="_ _4"></span>ecting<span class="_ _2"> </span>the<span class="_ _2"> </span><span class="ff5">mcause<span class="_ _5"> </span></span>Control</div><div class="t m0 x15 h7 y1798 ff3 fs4 fc0 sc0 ls0 ws0">and<span class="_ _3"> </span>Status<span class="_ _a"> </span>Register.<span class="_ _19"> </span>More<span class="_ _a"> </span>sp<span class="_ _4"></span>eciﬁcally<span class="_ _7"></span>,<span class="_ _a"> </span>the<span class="_ _a"> </span><span class="ff5">mcause</span>.<span class="ff5">INTERRUPT<span class="_ _3"> </span></span>CSR<span class="_ _a"> </span>ﬁeld<span class="_ _a"> </span>indicates</div><div class="t m0 x15 h7 y1799 ff3 fs4 fc0 sc0 ls0 ws0">whether the CPU is handling an in<span class="_ _8"></span>terrupt or an exception.<span class="_ _3"> </span>Also, the <span class="ff5">mcause</span>.<span class="ff5">EXCCODE</span></div><div class="t m0 x15 h7 y179a ff3 fs4 fc0 sc0 ls0 ws0">CSR ﬁeld indicates the source of the in<span class="_ _8"></span>terrupt or the exception.<span class="_ _3"> </span>There ma<span class="_ _1"></span>y be several</div><div class="t m0 x15 h7 y179b ff3 fs4 fc0 sc0 ls0 ws0">sources<span class="_ _25"> </span>of<span class="_ _25"> </span>exceptions<span class="_ _25"> </span>and<span class="_ _25"> </span>interrupts<span class="_ _a"> </span>on<span class="_ _25"> </span>RISC-V.<span class="_ _9"> </span>T<span class="_ _7"></span>able<span class="_ _25"> </span>11.1<span class="_ _25"> </span>shows<span class="_ _a"> </span>the<span class="_ _25"> </span>sources<span class="_ _9"> </span>of</div><div class="t m0 x15 h7 y179c ff3 fs4 fc0 sc0 ls0 ws0">in<span class="_ _1"></span>terrupts<span class="_ _2"> </span>and<span class="_ _2"> </span>exceptions</div><div class="t m0 x98 h11 y179d ffc fs7 fc0 sc0 ls0 ws0">3</div><div class="t m0 xbe h7 y179c ff3 fs4 fc0 sc0 ls0 ws0">and<span class="_ _2"> </span>their<span class="_ _2"> </span>resp<span class="_ _4"></span>ectiv<span class="_ _8"></span>e<span class="_ _2"> </span>co<span class="_ _4"></span>des<span class="_ _5"> </span>on<span class="_ _2"> </span>the<span class="_ _2"> </span><span class="ff5">mcause<span class="_ _2"> </span></span>CSR.</div><div class="t m0 xd h7 y179e ff3 fs4 fc0 sc0 ls0 ws0">The exception<span class="_ _30"> </span>handling mec<span class="_ _8"></span>hanism is<span class="_ _2f"> </span>usually<span class="_ _2f"> </span>emplo<span class="_ _8"></span>yed<span class="_ _2f"> </span>to<span class="_ _2f"> </span>protect<span class="_ _2f"> </span>the<span class="_ _2f"> </span>system<span class="_ _2f"> </span>from</div><div class="t m0 x15 h7 y179f ff3 fs4 fc0 sc0 ls0 ws0">illegal user co<span class="_ _4"></span>de operations.<span class="_ _3"> </span>In this<span class="_ _5"> </span>con<span class="_ _1"></span>text, the hardware is conﬁgured b<span class="_ _1"></span>y the system</div><div class="t m0 x15 h7 y17a0 ff3 fs4 fc0 sc0 ls0 ws0">soft<span class="_ _1"></span>w<span class="_ _1"></span>are<span class="_ _5"> </span>to<span class="_ _2"> </span>generate<span class="_ _2"> </span>exceptions<span class="_ _5"> </span>in<span class="_ _2"> </span>case<span class="_ _2"> </span>the<span class="_ _5"> </span>privilege<span class="_ _2"> </span>mo<span class="_ _4"></span>de<span class="_ _5"> </span>is<span class="_ _2"> </span>set<span class="_ _5"> </span>as<span class="_ _2"> </span>User/Application</div><div class="t m0 x15 h7 y17a1 ff3 fs4 fc0 sc0 ls0 ws0">and<span class="_ _3"> </span>the<span class="_ _a"> </span>CPU<span class="_ _a"> </span>tries<span class="_ _3"> </span>to<span class="_ _a"> </span>execute<span class="_ _a"> </span>certain<span class="_ _3"> </span>op<span class="_ _4"></span>erations,<span class="_ _a"> </span>such<span class="_ _3"> </span>as<span class="_ _a"> </span>accessing<span class="_ _3"> </span>addresses<span class="_ _a"> </span>that</div><div class="t m0 x15 h7 y17a2 ff3 fs4 fc0 sc0 ls0 ws0">are<span class="_ _5"> </span>mapp<span class="_ _4"></span>ed<span class="_ _2"> </span>to<span class="_ _5"> </span>p<span class="_ _4"></span>eripheral<span class="_ _5"> </span>devices<span class="_ _2"> </span>or<span class="_ _2"> </span>accessing<span class="_ _2"> </span>Control<span class="_ _5"> </span>and<span class="_ _5"> </span>Status<span class="_ _2"> </span>Registers<span class="_ _2"> </span>that<span class="_ _2"> </span>can</div><div class="t m0 x15 h7 y17a3 ff3 fs4 fc0 sc0 ls0 ws0">only<span class="_ _5"> </span>b<span class="_ _4"></span>e accessed<span class="_ _5"> </span>in<span class="_ _2"> </span>Mac<span class="_ _1"></span>hine<span class="_ _5"> </span>mo<span class="_ _4"></span>de.<span class="_ _3"> </span>Up<span class="_ _4"></span>on an<span class="_ _5"> </span>exception,<span class="_ _2"> </span>the<span class="_ _5"> </span>interrupt service<span class="_ _5"> </span>routine,</div><div class="t m0 x15 h7 y17a4 ff3 fs4 fc0 sc0 ls0 ws0">whic<span class="_ _1"></span>h<span class="_ _5"> </span>b<span class="_ _4"></span>elongs to<span class="_ _5"> </span>the<span class="_ _2"> </span>system<span class="_ _5"> </span>softw<span class="_ _8"></span>are,<span class="_ _5"> </span>may decide<span class="_ _2"> </span>what<span class="_ _5"> </span>to<span class="_ _5"> </span>do<span class="_ _5"> </span>with<span class="_ _5"> </span>the<span class="_ _2"> </span>user<span class="_ _5"> </span>program.</div><div class="t m0 xd h7 y17a5 ff6 fs4 fc0 sc0 ls0 ws0">NOTE:<span class="_ _11"> </span><span class="ff3">Exceptions<span class="_ _30"> </span>o<span class="_ _4"></span>ccur<span class="_ _2f"> </span>as a<span class="_ _30"> </span>result of<span class="_ _2f"> </span>executing<span class="_ _2f"> </span>an instruction; hence,<span class="_ _2f"> </span>they</span></div><div class="t m0 xd h7 y17a6 ff3 fs4 fc0 sc0 ls0 ws0">are<span class="_ _b"> </span>sync<span class="_ _8"></span>hronous<span class="_ _b"> </span>even<span class="_ _8"></span>ts.<span class="_ _12"> </span>In<span class="_ _8"></span>terrupts<span class="_ _b"> </span>may<span class="_ _2"> </span>o<span class="_ _4"></span>ccur<span class="_ _b"> </span>at<span class="_ _b"> </span>an<span class="_ _8"></span>y<span class="_ _b"> </span>time,<span class="_ _b"> </span>indep<span class="_ _4"></span>enden<span class="_ _1"></span>tly<span class="_ _b"> </span>of</div><div class="t m0 xd h7 y17a7 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>CPU<span class="_ _2"> </span>execution<span class="_ _2"> </span>cycle;<span class="_ _2"> </span>therefore,<span class="_ _2"> </span>they<span class="_ _2"> </span>are<span class="_ _2"> </span>async<span class="_ _1"></span>hronous<span class="_ _2"> </span>ev<span class="_ _1"></span>en<span class="_ _1"></span>ts.</div><div class="t m0 x15 hd y17a8 ff7 fs3 fc0 sc0 ls0 ws0">11.4<span class="_ _32"> </span>Soft<span class="_ _8"></span>w<span class="_ _8"></span>are<span class="_ _16"> </span>In<span class="_ _8"></span>terrupts</div><div class="t m0 x15 h7 y17a9 ff6 fs4 fc0 sc0 ls0 ws0">Soft<span class="_ _8"></span>ware<span class="_ _25"> </span>interrupts<span class="_ _25"> </span>are<span class="_ _9"> </span>even<span class="_ _8"></span>ts<span class="_ _9"> </span>generated<span class="_ _9"> </span>by<span class="_ _25"> </span>the<span class="_ _9"> </span>CPU<span class="_ _31"> </span>when<span class="_ _9"> </span>it<span class="_ _9"> </span>executes</div><div class="t m0 x15 h7 y17aa ff6 fs4 fc0 sc0 ls0 ws0">sp<span class="_ _4"></span>ecial<span class="_ _3"> </span>instructions<span class="ff3">.<span class="_ _12"> </span>F<span class="_ _7"></span>or<span class="_ _3"> </span>example,<span class="_ _b"> </span>in<span class="_ _3"> </span>RISC-V,<span class="_ _b"> </span>the<span class="_ _b"> </span>environmen<span class="_ _8"></span>t<span class="_ _b"> </span>call<span class="_ _b"> </span>(<span class="ff5">ecall</span>)<span class="_ _3"> </span>and</span></div><div class="t m0 x15 h7 y17ab ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _b"> </span>breakp<span class="_ _4"></span>oin<span class="_ _1"></span>t<span class="_ _b"> </span>(<span class="ff5">break</span>)<span class="_ _3"> </span>instructions<span class="_ _b"> </span>cause<span class="_ _3"> </span>the<span class="_ _b"> </span>CPU<span class="_ _3"> </span>to<span class="_ _3"> </span>generate<span class="_ _b"> </span>softw<span class="_ _8"></span>are<span class="_ _3"> </span>in<span class="_ _8"></span>terrupts</div><div class="t m0 x15 h7 y17ac ff3 fs4 fc0 sc0 ls0 ws0">up<span class="_ _4"></span>on<span class="_ _30"> </span>execution.<span class="_ _3"> </span>They are similar<span class="_ _2f"> </span>to<span class="_ _2f"> </span>exceptions in<span class="_ _30"> </span>the sense that<span class="_ _2f"> </span>they<span class="_ _2f"> </span>are sync<span class="_ _8"></span>hronous</div><div class="t m0 x15 h7 y17ad ff3 fs4 fc0 sc0 ls0 ws0">ev<span class="_ _1"></span>en<span class="_ _1"></span>ts<span class="_ _b"> </span>that<span class="_ _b"> </span>occur<span class="_ _b"> </span>due<span class="_ _b"> </span>to<span class="_ _2"> </span>executing<span class="_ _b"> </span>an<span class="_ _b"> </span>instruction.<span class="_ _16"> </span>Nonetheless,<span class="_ _b"> </span>exceptions<span class="_ _b"> </span>are<span class="_ _2"> </span>only</div><div class="t m0 x15 h7 y17ae ff3 fs4 fc0 sc0 ls0 ws0">generated<span class="_ _b"> </span>on<span class="_ _b"> </span>exceptional<span class="_ _b"> </span>conditions,<span class="_ _b"> </span>while<span class="_ _b"> </span>softw<span class="_ _8"></span>are<span class="_ _b"> </span>interrupts<span class="_ _b"> </span>are<span class="_ _2"> </span>alwa<span class="_ _1"></span>ys<span class="_ _b"> </span>generated</div><div class="t m0 x15 h7 y17af ff3 fs4 fc0 sc0 ls0 ws0">when<span class="_ _2"> </span>the<span class="_ _2"> </span>CPU<span class="_ _2"> </span>executes<span class="_ _2"> </span>these<span class="_ _2"> </span>sp<span class="_ _4"></span>ecial<span class="_ _5"> </span>instructions.</div><div class="t m0 xd h7 y17b0 ff3 fs4 fc0 sc0 ls0 ws0">Soft<span class="_ _1"></span>w<span class="_ _1"></span>are<span class="_ _2"> </span>interrupts<span class="_ _2"> </span>usually<span class="_ _2"> </span>trigger<span class="_ _b"> </span>a<span class="_ _5"> </span>mechanism<span class="_ _2"> </span>that<span class="_ _b"> </span>c<span class="_ _8"></span>hanges<span class="_ _2"> </span>the<span class="_ _b"> </span>privilege<span class="_ _2"> </span>mode</div><div class="t m0 x15 h7 y17b1 ff3 fs4 fc0 sc0 ls0 ws0">and redirects<span class="_ _30"> </span>the execution<span class="_ _2f"> </span>to a<span class="_ _30"> </span>routine designed<span class="_ _2f"> </span>to<span class="_ _2f"> </span>handle the<span class="_ _30"> </span>interrupt.<span class="_ _3"> </span>This<span class="_ _2f"> </span>mec<span class="_ _8"></span>ha-</div><div class="t m0 x15 h7 y17b2 ff3 fs4 fc0 sc0 ls0 ws0">nism allo<span class="_ _8"></span>ws user programs to in<span class="_ _8"></span>vok<span class="_ _8"></span>e a system softw<span class="_ _8"></span>are that requires a higher privilege</div><div class="t m0 x15 h7 y17b3 ff3 fs4 fc0 sc0 ls0 ws0">lev<span class="_ _1"></span>el.</div><div class="t m0 xd h7 y17b4 ff3 fs4 fc0 sc0 ls0 ws0">Most<span class="_ _25"> </span>ISAs<span class="_ _9"> </span>emplo<span class="_ _1"></span>y<span class="_ _25"> </span>the<span class="_ _25"> </span>same<span class="_ _9"> </span>mechanism<span class="_ _a"> </span>to<span class="_ _9"> </span>handle<span class="_ _25"> </span>interrupts,<span class="_ _9"> </span>exceptions,<span class="_ _31"> </span>and</div><div class="t m0 x15 h7 y17b5 ff3 fs4 fc0 sc0 ls0 ws0">soft<span class="_ _1"></span>w<span class="_ _1"></span>are<span class="_ _3"> </span>in<span class="_ _1"></span>terrupts,<span class="_ _a"> </span><span class="ff8">i.e.</span>,<span class="_ _3"> </span>they<span class="_ _3"> </span>sav<span class="_ _8"></span>e<span class="_ _3"> </span>part<span class="_ _a"> </span>of<span class="_ _3"> </span>the<span class="_ _3"> </span>curren<span class="_ _1"></span>t<span class="_ _3"> </span>context<span class="_ _b"> </span>(<span class="ff8">e.g.</span>,<span class="_ _a"> </span>PC<span class="_ _3"> </span>conten<span class="_ _8"></span>ts),</div><div class="t m0 x15 h7 y17b6 ff3 fs4 fc0 sc0 ls0 ws0">sets the<span class="_ _5"> </span>cause (<span class="ff8">e.g.</span>,<span class="_ _5"> </span>the<span class="_ _5"> </span><span class="ff5">mcause<span class="_ _5"> </span></span>CSR), and<span class="_ _5"> </span>redirect<span class="_ _5"> </span>the execution<span class="_ _5"> </span>ﬂow to an<span class="_ _5"> </span>interrupt</div><div class="t m0 x15 h7 y17b7 ff3 fs4 fc0 sc0 ls0 ws0">service<span class="_ _2"> </span>routine.</div><div class="t m0 x3d h1e y5f3 ff12 fse fc0 sc0 ls0 ws0">2</div><div class="t m0 xd h1f y5f4 ff13 fsf fc0 sc0 ls0 ws0">Depending on<span class="_ _36"> </span>the<span class="_ _30"> </span>exception,<span class="_ _30"> </span>the<span class="_ _36"> </span>system ma<span class="_ _8"></span>y<span class="_ _30"> </span>decide<span class="_ _36"> </span>to terminate<span class="_ _36"> </span>the<span class="_ _30"> </span>program<span class="_ _36"> </span>that<span class="_ _30"> </span>w<span class="_ _8"></span>as executing.</div><div class="t m0 x15 h1f y537 ff13 fsf fc0 sc0 ls0 ws0">In<span class="_ _37"> </span>these<span class="_ _37"> </span>cases,<span class="_ _37"> </span>there<span class="_ _37"> </span>is<span class="_ _5"> </span>no<span class="_ _37"> </span>need<span class="_ _37"> </span>to<span class="_ _37"> </span>restore<span class="_ _37"> </span>the<span class="_ _5"> </span>program<span class="_ _37"> </span>context.</div><div class="t m0 x3d h1e y208 ff12 fse fc0 sc0 ls0 ws0">3</div><div class="t m0 xd h1f y209 ff13 fsf fc0 sc0 ls0 ws0">Some of these exceptions and in<span class="_ _8"></span>terrupts are only caused on system that implemen<span class="_ _1"></span>t the User/Ap-</div><div class="t m0 x15 h1f y48 ff13 fsf fc0 sc0 ls0 ws0">plication<span class="_ _37"> </span>and<span class="_ _37"> </span>the<span class="_ _37"> </span>Sup<span class="_ _4"></span>ervisor<span class="_ _2f"> </span>privilege<span class="_ _5"> </span>mo<span class="_ _4"></span>des.</div><div class="t m0 x1f h7 yc ff5 fs4 fc0 sc0 ls0 ws0">http://riscv-<span class="_ _4"></span>programming.org<span class="_ _2"> </span><span class="ff3">(V<span class="_ _7"></span>ersion:<span class="_ _a"> </span>Marc<span class="_ _8"></span>h<span class="_ _2"> </span>29,<span class="_ _2"> </span>2021)<span class="_ _9c"> </span>129</span></div><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:292.146000px;bottom:746.172000px;width:23.440000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:283.912000px;bottom:734.217000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf8e" data-dest-detail='[142,"XYZ",105.952,108.764,null]'><div class="d m1" style="border-style:none;position:absolute;left:405.695000px;bottom:647.074000px;width:6.462000px;height:12.040000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:301.807000px;bottom:610.991000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,449.092,null]'><div class="d m1" style="border-style:none;position:absolute;left:89.712000px;bottom:586.527000px;width:15.968000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:224.455000px;bottom:586.527000px;width:22.056000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:419.141000px;bottom:586.527000px;width:41.068000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:89.712000px;bottom:575.125000px;width:67.018000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf88" data-dest-detail='[136,"XYZ",90.709,302.663,null]'><div class="d m1" style="border-style:none;position:absolute;left:277.273000px;bottom:575.125000px;width:27.453000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:329.447000px;bottom:575.125000px;width:110.956000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",136.063,378.163,null]'><div class="d m1" style="border-style:none;position:absolute;left:425.256000px;bottom:563.170000px;width:34.953000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",136.063,378.163,null]'><div class="d m1" style="border-style:none;position:absolute;left:89.712000px;bottom:551.215000px;width:90.229000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:372.831000px;bottom:551.215000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:143.924000px;bottom:539.260000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:89.712000px;bottom:527.304000px;width:22.057000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf8f" data-dest-detail='[143,"XYZ",136.063,777.001,null]'><div class="d m1" style="border-style:none;position:absolute;left:343.112000px;bottom:515.349000px;width:19.704000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf8e" data-dest-detail='[142,"XYZ",105.952,89.795,null]'><div class="d m1" style="border-style:none;position:absolute;left:200.575000px;bottom:503.394000px;width:6.462000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:390.460000px;bottom:503.394000px;width:22.056000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,146.478,null]'><div class="d m1" style="border-style:none;position:absolute;left:278.544000px;bottom:465.574000px;width:65.573000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:128.361000px;bottom:454.172000px;width:23.439000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",136.063,378.163,null]'><div class="d m1" style="border-style:none;position:absolute;left:292.402000px;bottom:442.217000px;width:128.081000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:350.036000px;bottom:430.262000px;width:107.405000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:122.461000px;bottom:368.832000px;width:23.440000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:342.098000px;bottom:287.776000px;width:26.913000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:296.518000px;bottom:263.312000px;width:23.440000px;height:11.956000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:132.884000px;bottom:216.045000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,146.478,null]'><div class="d m1" style="border-style:none;position:absolute;left:394.395000px;bottom:202.689000px;width:65.814000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,506.875,null]'><div class="d m1" style="border-style:none;position:absolute;left:131.429000px;bottom:153.467000px;width:18.597000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,449.092,null]'><div class="d m1" style="border-style:none;position:absolute;left:397.361000px;bottom:140.959000px;width:15.968000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:227.805000px;bottom:129.003000px;width:22.056000px;height:11.956000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:419.141000px;bottom:129.003000px;width:41.068000px;height:11.956000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:89.712000px;bottom:119.539000px;width:65.477000px;height:8.646000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,146.478,null]'><div class="d m1" style="border-style:none;position:absolute;left:197.510000px;bottom:67.030000px;width:59.443000px;height:10.367000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:141.766000px;bottom:36.395000px;width:148.940000px;height:13.948000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
