

================================================================
== Vivado HLS Report for 'biquadv2end'
================================================================
* Date:           Mon Dec 23 23:08:51 2024

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Biquadv2End
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   49|   49|   50|   50|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_PROCESSING  |   40|   40|         8|          -|          -|     5|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    518|    424|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|      3|    426|    586|
|Memory           |        2|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    379|
|Register         |        -|      -|    722|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      3|   1666|   1389|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      3|      4|      7|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |biquadv2end_biquadv2_s_axi_U  |biquadv2end_biquadv2_s_axi  |        0|      0|  261|  406|
    |biquadv2end_mul_2bkb_U0       |biquadv2end_mul_2bkb        |        0|      3|  165|  180|
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                         |                            |        0|      3|  426|  586|
    +------------------------------+----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+---------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------+---------+---+----+------+-----+------+-------------+
    |array_r_U  |biquadv2end_array_r  |        2|  0|   0|    15|   27|     1|          405|
    +-----------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                     |        2|  0|   0|    15|   27|     1|          405|
    +-----------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |addr1_fu_347_p2                   |     +    |      0|   17|   9|           4|           4|
    |addr5_fu_332_p2                   |     +    |      0|   17|   9|           3|           4|
    |i_V_fu_317_p2                     |     +    |      0|   14|   9|           3|           1|
    |p_Val2_2_fu_385_p2                |     +    |      0|  158|  56|          51|          51|
    |p_Val2_4_fu_420_p2                |     +    |      0|   77|  29|          24|          24|
    |p_Val2_7_fu_579_p2                |     +    |      0|  158|  56|          51|          51|
    |p_Val2_9_fu_614_p2                |     +    |      0|   77|  29|          24|          24|
    |brmerge40_demorgan_i_1_fu_762_p2  |    and   |      0|    0|   2|           1|           1|
    |brmerge40_demorgan_i_fu_539_p2    |    and   |      0|    0|   2|           1|           1|
    |carry_1_fu_634_p2                 |    and   |      0|    0|   2|           1|           1|
    |carry_fu_440_p2                   |    and   |      0|    0|   2|           1|           1|
    |overflow_1_fu_756_p2              |    and   |      0|    0|   2|           1|           1|
    |overflow_fu_533_p2                |    and   |      0|    0|   2|           1|           1|
    |p_38_i_i1_fu_736_p2               |    and   |      0|    0|   2|           1|           1|
    |p_38_i_i_fu_513_p2                |    and   |      0|    0|   2|           1|           1|
    |p_41_i_i1_fu_725_p2               |    and   |      0|    0|   2|           1|           1|
    |p_41_i_i_fu_502_p2                |    and   |      0|    0|   2|           1|           1|
    |underflow_1_fu_779_p2             |    and   |      0|    0|   2|           1|           1|
    |underflow_fu_556_p2               |    and   |      0|    0|   2|           1|           1|
    |Range1_all_ones_1_fu_666_p2       |   icmp   |      0|    0|   1|           3|           2|
    |Range1_all_ones_fu_472_p2         |   icmp   |      0|    0|   1|           3|           2|
    |Range1_all_zeros_1_fu_672_p2      |   icmp   |      0|    0|   1|           3|           1|
    |Range1_all_zeros_fu_478_p2        |   icmp   |      0|    0|   1|           3|           1|
    |Range2_all_ones_1_fu_650_p2       |   icmp   |      0|    0|   1|           2|           2|
    |Range2_all_ones_fu_456_p2         |   icmp   |      0|    0|   1|           2|           2|
    |tmp_2_fu_311_p2                   |   icmp   |      0|    0|   1|           3|           3|
    |ap_block_state1                   |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i1_fu_746_p2            |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_fu_523_p2             |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_i1_fu_784_p2          |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_i_fu_561_p2           |    or    |      0|    0|   2|           1|           1|
    |tmp1_fu_678_p2                    |    or    |      0|    0|   2|           1|           1|
    |tmp2_demorgan_fu_767_p2           |    or    |      0|    0|   2|           1|           1|
    |tmp3_fu_790_p2                    |    or    |      0|    0|   2|           1|           1|
    |tmp_demorgan_fu_544_p2            |    or    |      0|    0|   2|           1|           1|
    |underflow_1_not_fu_794_p2         |    or    |      0|    0|   2|           1|           1|
    |underflow_not_fu_682_p2           |    or    |      0|    0|   2|           1|           1|
    |deleted_ones_1_fu_730_p3          |  select  |      0|    0|   2|           1|           1|
    |deleted_ones_fu_507_p3            |  select  |      0|    0|   2|           1|           1|
    |deleted_zeros_1_fu_714_p3         |  select  |      0|    0|   2|           1|           1|
    |deleted_zeros_fu_491_p3           |  select  |      0|    0|   2|           1|           1|
    |p_Val2_4_4_fu_693_p3              |  select  |      0|    0|  25|           1|          25|
    |p_Val2_4_mux_fu_687_p3            |  select  |      0|    0|  24|           1|          23|
    |p_Val2_9_5_fu_805_p3              |  select  |      0|    0|  25|           1|          25|
    |p_Val2_9_mux_fu_799_p3            |  select  |      0|    0|  24|           1|          23|
    |resultLeft_V_fu_699_p3            |  select  |      0|    0|  24|           1|          24|
    |resultRight_V_fu_811_p3           |  select  |      0|    0|  24|           1|          24|
    |p_not_i_i1_fu_740_p2              |    xor   |      0|    0|   2|           1|           2|
    |p_not_i_i_fu_517_p2               |    xor   |      0|    0|   2|           1|           2|
    |tmp2_fu_773_p2                    |    xor   |      0|    0|   2|           1|           2|
    |tmp_12_fu_628_p2                  |    xor   |      0|    0|   2|           1|           2|
    |tmp_15_fu_719_p2                  |    xor   |      0|    0|   2|           1|           2|
    |tmp_16_fu_751_p2                  |    xor   |      0|    0|   2|           1|           2|
    |tmp_1_fu_496_p2                   |    xor   |      0|    0|   2|           1|           2|
    |tmp_9_fu_528_p2                   |    xor   |      0|    0|   2|           1|           2|
    |tmp_fu_550_p2                     |    xor   |      0|    0|   2|           1|           2|
    |tmp_s_fu_434_p2                   |    xor   |      0|    0|   2|           1|           2|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                             |          |      0|  518| 424|         222|         363|
    +----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  89|         18|    1|         18|
    |array_r_address0     |  65|         12|    4|         48|
    |array_r_address1     |  55|         10|    4|         40|
    |array_r_d0           |  50|          9|   27|        243|
    |array_r_d1           |  45|          8|   27|        216|
    |grp_fu_277_p0        |  15|          3|   27|         81|
    |grp_fu_277_p1        |  15|          3|   24|         72|
    |inDataLeft_V_blk_n   |   9|          2|    1|          2|
    |inDataRight_V_blk_n  |   9|          2|    1|          2|
    |p_Val2_5_reg_240     |   9|          2|   24|         48|
    |p_Val2_s_reg_253     |   9|          2|   24|         48|
    |p_s_reg_266          |   9|          2|    3|          6|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 379|         73|  167|        824|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |OP1_V_reg_934                    |  51|   0|   51|          0|
    |Range1_all_ones_1_reg_1071       |   1|   0|    1|          0|
    |Range1_all_ones_reg_994          |   1|   0|    1|          0|
    |Range1_all_zeros_1_reg_1078      |   1|   0|    1|          0|
    |Range1_all_zeros_reg_1001        |   1|   0|    1|          0|
    |Range2_all_ones_1_reg_1066       |   1|   0|    1|          0|
    |Range2_all_ones_reg_989          |   1|   0|    1|          0|
    |a1_a0_V_read_reg_876             |  27|   0|   27|          0|
    |a2_a0_V_read_reg_871             |  27|   0|   27|          0|
    |ap_CS_fsm                        |  17|   0|   17|          0|
    |array_load_4_reg_919             |  27|   0|   27|          0|
    |b2_a0_V_read_reg_881             |  27|   0|   27|          0|
    |brmerge40_demorgan_i_1_reg_1098  |   1|   0|    1|          0|
    |brmerge40_demorgan_i_reg_1021    |   1|   0|    1|          0|
    |brmerge_i_i_i1_reg_1108          |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_1031           |   1|   0|    1|          0|
    |carry_1_reg_1059                 |   1|   0|    1|          0|
    |carry_reg_982                    |   1|   0|    1|          0|
    |i_V_reg_899                      |   3|   0|    3|          0|
    |inDataLeft_V_read_reg_866        |  24|   0|   24|          0|
    |inDataLeft_V_trunc_reg_886       |  24|   0|   27|          3|
    |inDataRight_V_read_reg_861       |  24|   0|   24|          0|
    |inDataRight_V_trunc_reg_891      |  24|   0|   27|          3|
    |newsignbit_1_reg_1053            |   1|   0|    1|          0|
    |newsignbit_reg_976               |   1|   0|    1|          0|
    |p_38_i_i1_reg_1088               |   1|   0|    1|          0|
    |p_38_i_i_reg_1011                |   1|   0|    1|          0|
    |p_Val2_2_reg_959                 |  51|   0|   51|          0|
    |p_Val2_4_reg_970                 |  24|   0|   24|          0|
    |p_Val2_5_reg_240                 |  24|   0|   24|          0|
    |p_Val2_7_reg_1036                |  51|   0|   51|          0|
    |p_Val2_9_reg_1047                |  24|   0|   24|          0|
    |p_Val2_s_reg_253                 |  24|   0|   24|          0|
    |p_s_reg_266                      |   3|   0|    3|          0|
    |reg_299                          |  51|   0|   51|          0|
    |resultLeft_V_reg_1083            |  24|   0|   24|          0|
    |signbit_1_reg_1041               |   1|   0|    1|          0|
    |signbit_reg_964                  |   1|   0|    1|          0|
    |tmp_16_reg_1093                  |   1|   0|    1|          0|
    |tmp_17_reg_1123                  |  24|   0|   24|          0|
    |tmp_18_reg_1128                  |  24|   0|   24|          0|
    |tmp_19_reg_1133                  |  24|   0|   24|          0|
    |tmp_20_reg_924                   |  24|   0|   24|          0|
    |tmp_22_reg_949                   |   1|   0|    1|          0|
    |tmp_26_reg_944                   |  24|   0|   24|          0|
    |tmp_28_reg_1006                  |   1|   0|    1|          0|
    |tmp_3_cast_reg_904               |   3|   0|    4|          1|
    |tmp_4_reg_1118                   |  24|   0|   24|          0|
    |tmp_9_reg_1016                   |   1|   0|    1|          0|
    |underflow_1_reg_1103             |   1|   0|    1|          0|
    |underflow_reg_1026               |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 722|   0|  729|          7|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_biquadv2_AWVALID  |  in |    1|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_AWREADY  | out |    1|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_AWADDR   |  in |    7|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_WVALID   |  in |    1|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_WREADY   | out |    1|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_WDATA    |  in |   32|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_WSTRB    |  in |    4|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_ARVALID  |  in |    1|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_ARREADY  | out |    1|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_ARADDR   |  in |    7|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_RVALID   | out |    1|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_RREADY   |  in |    1|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_RDATA    | out |   32|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_RRESP    | out |    2|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_BVALID   | out |    1|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_BREADY   |  in |    1|    s_axi   |    biquadv2   |    pointer   |
|s_axi_biquadv2_BRESP    | out |    2|    s_axi   |    biquadv2   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |  biquadv2end  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  biquadv2end  | return value |
|interrupt               | out |    1| ap_ctrl_hs |  biquadv2end  | return value |
|inDataLeft_V            |  in |   24|    ap_hs   |  inDataLeft_V |    scalar    |
|inDataLeft_V_ap_vld     |  in |    1|    ap_hs   |  inDataLeft_V |    scalar    |
|inDataLeft_V_ap_ack     | out |    1|    ap_hs   |  inDataLeft_V |    scalar    |
|inDataRight_V           |  in |   24|    ap_hs   | inDataRight_V |    scalar    |
|inDataRight_V_ap_vld    |  in |    1|    ap_hs   | inDataRight_V |    scalar    |
|inDataRight_V_ap_ack    | out |    1|    ap_hs   | inDataRight_V |    scalar    |
+------------------------+-----+-----+------------+---------------+--------------+

