# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do IITB_CPU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Mux16_8x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:02 on Nov 30,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Mux16_8x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux16_8x1
# -- Compiling architecture Dataflow of Mux16_8x1
# End time: 23:01:02 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Shifter7.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:02 on Nov 30,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Shifter7.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Shifter7
# -- Compiling architecture struct of Shifter7
# End time: 23:01:02 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/SE10.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:02 on Nov 30,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/SE10.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SE10
# -- Compiling architecture struct of SE10
# End time: 23:01:02 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/SE7.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:02 on Nov 30,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/SE7.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SE7
# -- Compiling architecture struct of SE7
# End time: 23:01:02 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Register_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:02 on Nov 30,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Register_file
# -- Compiling architecture struct of Register_File
# End time: 23:01:02 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Register_16bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:02 on Nov 30,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Register_16bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Register_16bit
# -- Compiling architecture struct of Register_16bit
# End time: 23:01:03 on Nov 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Mux16_4x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:03 on Nov 30,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Mux16_4x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux16_4x1
# -- Compiling architecture Dataflow of Mux16_4x1
# End time: 23:01:03 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Mux16_2x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:03 on Nov 30,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Mux16_2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux16_2x1
# -- Compiling architecture Dataflow of Mux16_2x1
# End time: 23:01:03 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Mux3_8x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:03 on Nov 30,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Mux3_8x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux3_8x1
# -- Compiling architecture Dataflow of Mux3_8x1
# End time: 23:01:03 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Mux3_2x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:03 on Nov 30,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Mux3_2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux3_4x1
# -- Compiling architecture Dataflow1 of Mux3_4x1
# End time: 23:01:03 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:03 on Nov 30,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memory
# -- Compiling architecture struct of Memory
# End time: 23:01:03 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/dff_en.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:03 on Nov 30,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/dff_en.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_en
# -- Compiling architecture behave of dff_en
# End time: 23:01:03 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:03 on Nov 30,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behave of ALU
# End time: 23:01:03 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Datapath.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:03 on Nov 30,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Datapath.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Datapath
# -- Compiling architecture Struct of Datapath
# ** Warning: D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Datapath.vhdl(189): Cannot associate port "DataOut" of mode OUT with port "T2_out" of mode BUFFER.
# ** Warning: D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Datapath.vhdl(192): Cannot associate port "DataOut" of mode OUT with port "loop_count" of mode BUFFER.
# ** Warning: D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/Datapath.vhdl(241): Cannot associate port "Instruction_out" of mode OUT with port "instruc" of mode BUFFER.
# End time: 23:01:03 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vcom -93 -work work {D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/FSM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:03 on Nov 30,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behave of FSM
# End time: 23:01:03 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/IITB_CPU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:03 on Nov 30,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU_hrc/CPU_hrc/VHDL_Implementation/IITB_CPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IITB_CPU
# -- Compiling architecture arch of IITB_CPU
# End time: 23:01:03 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.iitb_cpu
# vsim work.iitb_cpu 
# Start time: 23:01:21 on Nov 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.iitb_cpu(arch)
# Loading work.fsm(behave)
# Loading work.datapath(struct)
# Loading work.register_16bit(struct)
# Loading work.mux16_2x1(dataflow)
# Loading work.register_file(struct)
# Loading work.mux3_4x1(dataflow1)
# Loading work.mux3_8x1(dataflow)
# Loading work.mux16_8x1(dataflow)
# Loading work.se7(struct)
# Loading work.se10(struct)
# Loading work.shifter7(struct)
# Loading work.alu(behave)
# Loading work.mux16_4x1(dataflow)
# Loading work.dff_en(behave)
# Loading work.memory(struct)
add wave -position insertpoint  \
sim:/iitb_cpu/clock \
sim:/iitb_cpu/Reset \
sim:/iitb_cpu/Mem_Ext_WR \
sim:/iitb_cpu/S_instruc
add wave -position insertpoint  \
sim:/iitb_cpu/S_T2_out
add wave -position insertpoint  \
sim:/iitb_cpu/My_Datapath/T2/DataIn \
sim:/iitb_cpu/My_Datapath/T2/Data
add wave -position insertpoint  \
sim:/iitb_cpu/My_Datapath/T2/DataIn \
sim:/iitb_cpu/My_Datapath/T2/Data
add wave -position insertpoint  \
sim:/iitb_cpu/My_Datapath/T2/DataOut
add wave -position insertpoint  \
sim:/iitb_cpu/My_Datapath/T1/DataOut
add wave -position insertpoint  \
sim:/iitb_cpu/My_Datapath/T3/DataOut
add wave -position insertpoint  \
sim:/iitb_cpu/My_Datapath/T4/DataOut
add wave -position insertpoint  \
sim:/iitb_cpu/My_Datapath/T4/DataOut
add wave -position insertpoint  \
sim:/iitb_cpu/My_Datapath/Reg_File/Data
add wave -position insertpoint  \
sim:/iitb_cpu/My_Datapath/Reg_File/Data
add wave -position insertpoint  \
sim:/iitb_cpu/My_FSM/State
add wave -position insertpoint  \
sim:/iitb_cpu/My_Datapath/Reg_File/A1 \
sim:/iitb_cpu/My_Datapath/Reg_File/A2 \
sim:/iitb_cpu/My_Datapath/Reg_File/A3 \
sim:/iitb_cpu/My_Datapath/Reg_File/D3 \
sim:/iitb_cpu/My_Datapath/Reg_File/PC \
sim:/iitb_cpu/My_Datapath/Reg_File/clock \
sim:/iitb_cpu/My_Datapath/Reg_File/Write_Enable \
sim:/iitb_cpu/My_Datapath/Reg_File/D1 \
sim:/iitb_cpu/My_Datapath/Reg_File/D2 \
sim:/iitb_cpu/My_Datapath/Reg_File/Data
add wave -position insertpoint  \
sim:/iitb_cpu/My_FSM/Z_flag \
sim:/iitb_cpu/My_FSM/C_flag
add wave -position insertpoint  \
sim:/iitb_cpu/My_FSM/Flag
add wave -position insertpoint  \
sim:/iitb_cpu/My_Datapath/mem/Data
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Harsh Raj  Hostname: LAPTOP-DQHRK4AS  ProcessID: 41980
#           Attempting to use alternate WLF file "./wlftyngh6m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyngh6m
# (vsim-4077) Logging very large object: /iitb_cpu/My_Datapath/mem/Data
add wave -position insertpoint  \
sim:/iitb_cpu/My_Datapath/mem/Mem_Add \
sim:/iitb_cpu/My_Datapath/mem/Mem_Data_In \
sim:/iitb_cpu/My_Datapath/mem/Mem_Data_Out
add wave -position insertpoint  \
sim:/iitb_cpu/My_Datapath/mem_WR_Internal

force -freeze sim:/iitb_cpu/clock 1 0, 0 {50 ps} -r 100
force -freeze sim:/iitb_cpu/Reset 0 0
force -freeze sim:/iitb_cpu/Mem_Ext_WR 0 0
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /iitb_cpu/My_Datapath/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /iitb_cpu/My_Datapath/Reg_File
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /iitb_cpu/My_Datapath/Reg_File
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /iitb_cpu/My_Datapath/Reg_File
