Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Oct 23 20:08:32 2017
| Host         : LAPTOP-QUI0SV4S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file DARC_DCT_Design_wrapper_timing_summary_routed.rpt -rpx DARC_DCT_Design_wrapper_timing_summary_routed.rpx
| Design       : DARC_DCT_Design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.263      -14.997                     16                10808        0.045        0.000                      0                10808        3.750        0.000                       0                  4362  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.263      -14.997                     16                10808        0.045        0.000                      0                10808        3.750        0.000                       0                  4362  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           16  Failing Endpoints,  Worst Slack       -1.263ns,  Total Violation      -14.997ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.263ns  (required time - arrival time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.000ns  (logic 3.430ns (31.182%)  route 7.570ns (68.818%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        1.619     2.913    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/s00_axi_aclk
    SLICE_X50Y74         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.518     3.431 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         0.511     3.942    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/out[1]
    SLICE_X50Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.066 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/dct_output_r_reg_0_63_0_0_i_22/O
                         net (fo=27, routed)          1.252     5.318    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/dct_output_r_reg_0_63_0_0_i_22_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I5_O)        0.124     5.442 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_92/O
                         net (fo=6, routed)           1.200     6.642    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/ST1_62d
    SLICE_X52Y79         LUT4 (Prop_lut4_I3_O)        0.124     6.766 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__1_i_36/O
                         net (fo=1, routed)           0.559     7.325    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__1_i_36_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I4_O)        0.124     7.449 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__1_i_22/O
                         net (fo=1, routed)           0.829     8.278    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__1_i_22_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I2_O)        0.124     8.402 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__1_i_16__0/O
                         net (fo=8, routed)           0.681     9.082    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_68_reg[6]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.150     9.232 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry__0_i_9__0/O
                         net (fo=3, routed)           0.607     9.839    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry__0_i_9__0_n_0
    SLICE_X49Y75         LUT3 (Prop_lut3_I0_O)        0.326    10.165 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry__0_i_1__0/O
                         net (fo=1, routed)           0.419    10.584    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/RG_80_reg[0][3]
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.969 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.978    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.217 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__1/O[2]
                         net (fo=3, routed)           0.810    12.027    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__1_n_5
    SLICE_X46Y75         LUT5 (Prop_lut5_I1_O)        0.302    12.329 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000    12.329    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0_i_5__0_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.705 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.705    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.924 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__1/O[0]
                         net (fo=1, routed)           0.694    13.618    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_68_reg[8]_0[10]
    SLICE_X45Y79         LUT4 (Prop_lut4_I1_O)        0.295    13.913 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_74[10]_i_1/O
                         net (fo=1, routed)           0.000    13.913    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/FSM_sequential_B01_streg_reg[3]_4[10]
    SLICE_X45Y79         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        1.467    12.646    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X45Y79         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[10]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X45Y79         FDRE (Setup_fdre_C_D)        0.029    12.650    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[10]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                         -13.913    
  -------------------------------------------------------------------
                         slack                                 -1.263    

Slack (VIOLATED) :        -1.243ns  (required time - arrival time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.983ns  (logic 3.458ns (31.485%)  route 7.525ns (68.515%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        1.619     2.913    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/s00_axi_aclk
    SLICE_X50Y74         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.518     3.431 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         0.473     3.904    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/out[1]
    SLICE_X51Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.028 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3/O
                         net (fo=36, routed)          1.185     5.213    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124     5.337 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__36_carry_i_13/O
                         net (fo=8, routed)           0.660     5.997    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__36_carry_i_13_n_0
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.124     6.121 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[1]_i_9/O
                         net (fo=10, routed)          0.843     6.964    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[1]_i_9_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I2_O)        0.152     7.116 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_31__0/O
                         net (fo=1, routed)           0.940     8.056    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_31__0_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I1_O)        0.326     8.382 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_14__0/O
                         net (fo=16, routed)          0.712     9.094    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_86_reg[2]_0
    SLICE_X48Y73         LUT2 (Prop_lut2_I0_O)        0.124     9.218 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_10__0/O
                         net (fo=4, routed)           0.888    10.106    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_10__0_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I2_O)        0.124    10.230 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_1__0/O
                         net (fo=1, routed)           0.190    10.420    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/DI[2]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.805 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.805    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.044 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0/O[2]
                         net (fo=3, routed)           0.823    11.867    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0_n_5
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.302    12.169 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.169    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_i_4__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.545 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry/CO[3]
                         net (fo=1, routed)           0.009    12.554    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.793 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0/O[2]
                         net (fo=2, routed)           0.802    13.595    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_68_reg[8]_0[8]
    SLICE_X45Y81         LUT4 (Prop_lut4_I1_O)        0.301    13.896 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_74[8]_i_1/O
                         net (fo=1, routed)           0.000    13.896    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/FSM_sequential_B01_streg_reg[3]_4[8]
    SLICE_X45Y81         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        1.468    12.647    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X45Y81         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[8]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X45Y81         FDRE (Setup_fdre_C_D)        0.031    12.653    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[8]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -13.896    
  -------------------------------------------------------------------
                         slack                                 -1.243    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.975ns  (logic 3.547ns (32.319%)  route 7.428ns (67.681%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        1.619     2.913    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/s00_axi_aclk
    SLICE_X50Y74         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.518     3.431 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         0.473     3.904    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/out[1]
    SLICE_X51Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.028 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3/O
                         net (fo=36, routed)          1.185     5.213    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124     5.337 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__36_carry_i_13/O
                         net (fo=8, routed)           0.660     5.997    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__36_carry_i_13_n_0
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.124     6.121 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[1]_i_9/O
                         net (fo=10, routed)          0.843     6.964    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[1]_i_9_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I2_O)        0.152     7.116 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_31__0/O
                         net (fo=1, routed)           0.940     8.056    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_31__0_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I1_O)        0.326     8.382 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_14__0/O
                         net (fo=16, routed)          0.712     9.094    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_86_reg[2]_0
    SLICE_X48Y73         LUT2 (Prop_lut2_I0_O)        0.124     9.218 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_10__0/O
                         net (fo=4, routed)           0.888    10.106    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_10__0_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I2_O)        0.124    10.230 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_1__0/O
                         net (fo=1, routed)           0.190    10.420    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/DI[2]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.805 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.805    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.044 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0/O[2]
                         net (fo=3, routed)           0.823    11.867    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0_n_5
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.302    12.169 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.169    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_i_4__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.545 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry/CO[3]
                         net (fo=1, routed)           0.009    12.554    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.877 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0/O[1]
                         net (fo=2, routed)           0.705    13.582    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/FSM_sequential_B01_streg_reg[0]_0[7]
    SLICE_X44Y78         LUT4 (Prop_lut4_I3_O)        0.306    13.888 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86[8]_i_1/O
                         net (fo=1, routed)           0.000    13.888    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_t[8]
    SLICE_X44Y78         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        1.466    12.645    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X44Y78         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[8]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X44Y78         FDRE (Setup_fdre_C_D)        0.029    12.649    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[8]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -13.888    
  -------------------------------------------------------------------
                         slack                                 -1.239    

Slack (VIOLATED) :        -1.230ns  (required time - arrival time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.016ns  (logic 3.545ns (32.182%)  route 7.471ns (67.818%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        1.619     2.913    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/s00_axi_aclk
    SLICE_X50Y74         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.518     3.431 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         0.511     3.942    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/out[1]
    SLICE_X50Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.066 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/dct_output_r_reg_0_63_0_0_i_22/O
                         net (fo=27, routed)          1.252     5.318    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/dct_output_r_reg_0_63_0_0_i_22_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I5_O)        0.124     5.442 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_92/O
                         net (fo=6, routed)           1.200     6.642    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/ST1_62d
    SLICE_X52Y79         LUT4 (Prop_lut4_I3_O)        0.124     6.766 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__1_i_36/O
                         net (fo=1, routed)           0.559     7.325    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__1_i_36_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I4_O)        0.124     7.449 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__1_i_22/O
                         net (fo=1, routed)           0.829     8.278    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__1_i_22_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I2_O)        0.124     8.402 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__1_i_16__0/O
                         net (fo=8, routed)           0.681     9.082    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_68_reg[6]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.150     9.232 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry__0_i_9__0/O
                         net (fo=3, routed)           0.607     9.839    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry__0_i_9__0_n_0
    SLICE_X49Y75         LUT3 (Prop_lut3_I0_O)        0.326    10.165 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry__0_i_1__0/O
                         net (fo=1, routed)           0.419    10.584    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/RG_80_reg[0][3]
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.969 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.978    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.217 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__1/O[2]
                         net (fo=3, routed)           0.810    12.027    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__1_n_5
    SLICE_X46Y75         LUT5 (Prop_lut5_I1_O)        0.302    12.329 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000    12.329    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0_i_5__0_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.705 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.705    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.028 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__1/O[1]
                         net (fo=1, routed)           0.594    13.623    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_68_reg[8]_0[11]
    SLICE_X46Y77         LUT4 (Prop_lut4_I1_O)        0.306    13.929 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_74[11]_i_1/O
                         net (fo=1, routed)           0.000    13.929    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/FSM_sequential_B01_streg_reg[3]_4[11]
    SLICE_X46Y77         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        1.464    12.643    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X46Y77         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[11]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X46Y77         FDRE (Setup_fdre_C_D)        0.081    12.699    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[11]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                 -1.230    

Slack (VIOLATED) :        -1.222ns  (required time - arrival time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.959ns  (logic 3.432ns (31.318%)  route 7.527ns (68.682%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        1.619     2.913    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/s00_axi_aclk
    SLICE_X50Y74         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.518     3.431 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         0.473     3.904    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/out[1]
    SLICE_X51Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.028 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3/O
                         net (fo=36, routed)          1.185     5.213    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124     5.337 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__36_carry_i_13/O
                         net (fo=8, routed)           0.660     5.997    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__36_carry_i_13_n_0
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.124     6.121 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[1]_i_9/O
                         net (fo=10, routed)          0.843     6.964    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[1]_i_9_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I2_O)        0.152     7.116 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_31__0/O
                         net (fo=1, routed)           0.940     8.056    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_31__0_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I1_O)        0.326     8.382 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_14__0/O
                         net (fo=16, routed)          0.712     9.094    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_86_reg[2]_0
    SLICE_X48Y73         LUT2 (Prop_lut2_I0_O)        0.124     9.218 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_10__0/O
                         net (fo=4, routed)           0.888    10.106    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_10__0_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I2_O)        0.124    10.230 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_1__0/O
                         net (fo=1, routed)           0.190    10.420    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/DI[2]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.805 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.805    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.044 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0/O[2]
                         net (fo=3, routed)           0.823    11.867    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0_n_5
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.302    12.169 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.169    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_i_4__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.545 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry/CO[3]
                         net (fo=1, routed)           0.009    12.554    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.773 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0/O[0]
                         net (fo=2, routed)           0.804    13.577    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_68_reg[8]_0[6]
    SLICE_X44Y79         LUT4 (Prop_lut4_I1_O)        0.295    13.872 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_74[6]_i_1/O
                         net (fo=1, routed)           0.000    13.872    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/FSM_sequential_B01_streg_reg[3]_4[6]
    SLICE_X44Y79         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        1.467    12.646    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X44Y79         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[6]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X44Y79         FDRE (Setup_fdre_C_D)        0.029    12.650    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[6]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                         -13.872    
  -------------------------------------------------------------------
                         slack                                 -1.222    

Slack (VIOLATED) :        -1.183ns  (required time - arrival time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.919ns  (logic 3.540ns (32.421%)  route 7.379ns (67.579%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        1.619     2.913    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/s00_axi_aclk
    SLICE_X50Y74         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.518     3.431 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         0.473     3.904    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/out[1]
    SLICE_X51Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.028 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3/O
                         net (fo=36, routed)          1.185     5.213    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124     5.337 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__36_carry_i_13/O
                         net (fo=8, routed)           0.660     5.997    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__36_carry_i_13_n_0
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.124     6.121 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[1]_i_9/O
                         net (fo=10, routed)          0.843     6.964    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[1]_i_9_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I2_O)        0.152     7.116 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_31__0/O
                         net (fo=1, routed)           0.940     8.056    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_31__0_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I1_O)        0.326     8.382 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_14__0/O
                         net (fo=16, routed)          0.712     9.094    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_86_reg[2]_0
    SLICE_X48Y73         LUT2 (Prop_lut2_I0_O)        0.124     9.218 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_10__0/O
                         net (fo=4, routed)           0.888    10.106    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_10__0_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I2_O)        0.124    10.230 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_1__0/O
                         net (fo=1, routed)           0.190    10.420    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/DI[2]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.805 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.805    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.044 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0/O[2]
                         net (fo=3, routed)           0.823    11.867    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0_n_5
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.302    12.169 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.169    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_i_4__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.545 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry/CO[3]
                         net (fo=1, routed)           0.009    12.554    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.869 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0/O[3]
                         net (fo=2, routed)           0.656    13.525    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/FSM_sequential_B01_streg_reg[0]_0[9]
    SLICE_X44Y73         LUT4 (Prop_lut4_I3_O)        0.307    13.832 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86[10]_i_1/O
                         net (fo=1, routed)           0.000    13.832    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_t[10]
    SLICE_X44Y73         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        1.463    12.642    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X44Y73         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[10]/C
                         clock pessimism              0.129    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X44Y73         FDRE (Setup_fdre_C_D)        0.032    12.649    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[10]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -13.832    
  -------------------------------------------------------------------
                         slack                                 -1.183    

Slack (VIOLATED) :        -1.092ns  (required time - arrival time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.876ns  (logic 3.557ns (32.706%)  route 7.319ns (67.294%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        1.619     2.913    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/s00_axi_aclk
    SLICE_X50Y74         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.518     3.431 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         0.473     3.904    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/out[1]
    SLICE_X51Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.028 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3/O
                         net (fo=36, routed)          1.179     5.208    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3_n_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I5_O)        0.124     5.332 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[0]_i_3/O
                         net (fo=18, routed)          1.031     6.363    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/ST1_56d
    SLICE_X50Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.487 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_32/O
                         net (fo=3, routed)           0.468     6.955    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/FSM_sequential_B01_streg_reg[5]
    SLICE_X49Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.079 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry__0_i_27__0/O
                         net (fo=1, routed)           0.728     7.807    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80_reg[2]_1
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.124     7.931 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry__0_i_9/O
                         net (fo=18, routed)          0.358     8.289    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry__0_i_9_n_0
    SLICE_X47Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.413 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_10/O
                         net (fo=3, routed)           1.217     9.631    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_10_n_0
    SLICE_X48Y73         LUT3 (Prop_lut3_I2_O)        0.152     9.783 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_1/O
                         net (fo=1, routed)           0.497    10.280    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86_reg[3][2]
    SLICE_X44Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    10.867 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry/CO[3]
                         net (fo=1, routed)           0.009    10.876    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.098 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry__0/O[0]
                         net (fo=3, routed)           0.501    11.599    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86_reg[10][0]
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.299    11.898 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_i_2/O
                         net (fo=1, routed)           0.337    12.234    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_i_2_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.632 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry/CO[3]
                         net (fo=1, routed)           0.000    12.632    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.966 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry__0/O[1]
                         net (fo=2, routed)           0.519    13.486    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/mul12s2ot[7]
    SLICE_X46Y77         LUT4 (Prop_lut4_I3_O)        0.303    13.789 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_74[7]_i_1/O
                         net (fo=1, routed)           0.000    13.789    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/FSM_sequential_B01_streg_reg[3]_4[7]
    SLICE_X46Y77         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        1.464    12.643    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X46Y77         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[7]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X46Y77         FDRE (Setup_fdre_C_D)        0.079    12.697    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[7]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                         -13.789    
  -------------------------------------------------------------------
                         slack                                 -1.092    

Slack (VIOLATED) :        -1.090ns  (required time - arrival time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.874ns  (logic 3.432ns (31.561%)  route 7.442ns (68.439%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        1.619     2.913    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/s00_axi_aclk
    SLICE_X50Y74         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.518     3.431 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         0.473     3.904    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/out[1]
    SLICE_X51Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.028 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3/O
                         net (fo=36, routed)          1.185     5.213    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124     5.337 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__36_carry_i_13/O
                         net (fo=8, routed)           0.660     5.997    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__36_carry_i_13_n_0
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.124     6.121 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[1]_i_9/O
                         net (fo=10, routed)          0.843     6.964    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[1]_i_9_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I2_O)        0.152     7.116 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_31__0/O
                         net (fo=1, routed)           0.940     8.056    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_31__0_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I1_O)        0.326     8.382 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_14__0/O
                         net (fo=16, routed)          0.712     9.094    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_86_reg[2]_0
    SLICE_X48Y73         LUT2 (Prop_lut2_I0_O)        0.124     9.218 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_10__0/O
                         net (fo=4, routed)           0.888    10.106    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_10__0_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I2_O)        0.124    10.230 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_1__0/O
                         net (fo=1, routed)           0.190    10.420    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/DI[2]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.805 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.805    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.044 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0/O[2]
                         net (fo=3, routed)           0.823    11.867    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0_n_5
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.302    12.169 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.169    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_i_4__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.545 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry/CO[3]
                         net (fo=1, routed)           0.009    12.554    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.773 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0/O[0]
                         net (fo=2, routed)           0.719    13.492    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/FSM_sequential_B01_streg_reg[0]_0[6]
    SLICE_X46Y79         LUT4 (Prop_lut4_I3_O)        0.295    13.787 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86[7]_i_1/O
                         net (fo=1, routed)           0.000    13.787    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_t[7]
    SLICE_X46Y79         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        1.467    12.646    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X46Y79         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[7]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X46Y79         FDRE (Setup_fdre_C_D)        0.077    12.698    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[7]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -13.787    
  -------------------------------------------------------------------
                         slack                                 -1.090    

Slack (VIOLATED) :        -1.085ns  (required time - arrival time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.866ns  (logic 3.458ns (31.823%)  route 7.408ns (68.177%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        1.619     2.913    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/s00_axi_aclk
    SLICE_X50Y74         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.518     3.431 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         0.473     3.904    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/out[1]
    SLICE_X51Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.028 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3/O
                         net (fo=36, routed)          1.185     5.213    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124     5.337 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__36_carry_i_13/O
                         net (fo=8, routed)           0.660     5.997    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__36_carry_i_13_n_0
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.124     6.121 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[1]_i_9/O
                         net (fo=10, routed)          0.843     6.964    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[1]_i_9_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I2_O)        0.152     7.116 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_31__0/O
                         net (fo=1, routed)           0.940     8.056    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_31__0_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I1_O)        0.326     8.382 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_14__0/O
                         net (fo=16, routed)          0.712     9.094    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_86_reg[2]_0
    SLICE_X48Y73         LUT2 (Prop_lut2_I0_O)        0.124     9.218 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_10__0/O
                         net (fo=4, routed)           0.888    10.106    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_10__0_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I2_O)        0.124    10.230 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_1__0/O
                         net (fo=1, routed)           0.190    10.420    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/DI[2]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.805 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.805    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.044 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0/O[2]
                         net (fo=3, routed)           0.823    11.867    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0_n_5
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.302    12.169 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.169    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_i_4__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.545 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry/CO[3]
                         net (fo=1, routed)           0.009    12.554    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.793 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0/O[2]
                         net (fo=2, routed)           0.685    13.478    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/FSM_sequential_B01_streg_reg[0]_0[8]
    SLICE_X46Y77         LUT4 (Prop_lut4_I3_O)        0.301    13.779 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86[9]_i_1/O
                         net (fo=1, routed)           0.000    13.779    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_t[9]
    SLICE_X46Y77         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        1.464    12.643    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X46Y77         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[9]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X46Y77         FDRE (Setup_fdre_C_D)        0.077    12.695    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[9]
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -13.779    
  -------------------------------------------------------------------
                         slack                                 -1.085    

Slack (VIOLATED) :        -1.067ns  (required time - arrival time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.850ns  (logic 3.540ns (32.626%)  route 7.310ns (67.374%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        1.619     2.913    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/s00_axi_aclk
    SLICE_X50Y74         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.518     3.431 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         0.473     3.904    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/out[1]
    SLICE_X51Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.028 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3/O
                         net (fo=36, routed)          1.185     5.213    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124     5.337 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__36_carry_i_13/O
                         net (fo=8, routed)           0.660     5.997    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__36_carry_i_13_n_0
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.124     6.121 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[1]_i_9/O
                         net (fo=10, routed)          0.843     6.964    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[1]_i_9_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I2_O)        0.152     7.116 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_31__0/O
                         net (fo=1, routed)           0.940     8.056    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_31__0_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I1_O)        0.326     8.382 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_14__0/O
                         net (fo=16, routed)          0.712     9.094    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_86_reg[2]_0
    SLICE_X48Y73         LUT2 (Prop_lut2_I0_O)        0.124     9.218 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_10__0/O
                         net (fo=4, routed)           0.888    10.106    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_10__0_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I2_O)        0.124    10.230 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_1__0/O
                         net (fo=1, routed)           0.190    10.420    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/DI[2]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.805 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.805    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.044 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0/O[2]
                         net (fo=3, routed)           0.823    11.867    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0_n_5
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.302    12.169 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.169    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_i_4__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.545 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry/CO[3]
                         net (fo=1, routed)           0.009    12.554    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.869 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0/O[3]
                         net (fo=2, routed)           0.587    13.456    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_68_reg[8]_0[9]
    SLICE_X42Y75         LUT4 (Prop_lut4_I1_O)        0.307    13.763 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_74[9]_i_1/O
                         net (fo=1, routed)           0.000    13.763    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/FSM_sequential_B01_streg_reg[3]_4[9]
    SLICE_X42Y75         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        1.462    12.641    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X42Y75         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[9]/C
                         clock pessimism              0.129    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X42Y75         FDRE (Setup_fdre_C_D)        0.081    12.697    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[9]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                         -13.763    
  -------------------------------------------------------------------
                         slack                                 -1.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/slv_reg37_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_line_buffer_37_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.546%)  route 0.235ns (62.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        0.542     0.878    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y72         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/slv_reg37_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/slv_reg37_reg[0]/Q
                         net (fo=2, routed)           0.235     1.253    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/slv_reg37_reg[7][0]
    SLICE_X40Y72         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_line_buffer_37_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        0.811     1.177    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X40Y72         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_line_buffer_37_reg[0]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.066     1.208    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_line_buffer_37_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.920%)  route 0.204ns (59.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        0.639     0.975    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y101        FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_rdata_reg[16]/Q
                         net (fo=1, routed)           0.204     1.320    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X36Y93         SRLC32E                                      r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        0.824     1.190    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y93         SRLC32E                                      r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X36Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.270    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/slv_reg18_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_line_buffer_18_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.871%)  route 0.231ns (62.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        0.548     0.884    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y65         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/slv_reg18_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/slv_reg18_reg[1]/Q
                         net (fo=2, routed)           0.231     1.256    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/slv_reg18_reg[7][1]
    SLICE_X49Y67         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_line_buffer_18_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        0.816     1.182    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X49Y67         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_line_buffer_18_reg[1]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y67         FDRE (Hold_fdre_C_D)         0.047     1.194    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_line_buffer_18_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/slv_reg55_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_line_buffer_55_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.508%)  route 0.256ns (64.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        0.545     0.881    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y77         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/slv_reg55_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/slv_reg55_reg[6]/Q
                         net (fo=2, routed)           0.256     1.278    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/slv_reg55_reg[7][6]
    SLICE_X52Y79         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_line_buffer_55_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        0.809     1.175    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X52Y79         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_line_buffer_55_reg[6]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.075     1.215    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_line_buffer_55_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.138%)  route 0.199ns (54.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        0.641     0.977    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y102        FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.199     1.340    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X34Y97         SRLC32E                                      r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        0.826     1.192    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.274    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.781%)  route 0.202ns (55.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        0.639     0.975    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_rdata_reg[20]/Q
                         net (fo=1, routed)           0.202     1.341    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X34Y96         SRLC32E                                      r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        0.825     1.191    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.273    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/slv_reg25_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_line_buffer_25_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        0.547     0.883    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y66         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/slv_reg25_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/slv_reg25_reg[1]/Q
                         net (fo=2, routed)           0.247     1.271    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/slv_reg25_reg[7][1]
    SLICE_X46Y68         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_line_buffer_25_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        0.815     1.181    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X46Y68         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_line_buffer_25_reg[1]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.052     1.198    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_line_buffer_25_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.258%)  route 0.228ns (61.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        0.656     0.992    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.228     1.361    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y98         SRL16E                                       r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        0.844     1.210    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/slv_reg29_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_line_buffer_29_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.116%)  route 0.272ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        0.546     0.882    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y82         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/slv_reg29_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/slv_reg29_reg[6]/Q
                         net (fo=2, routed)           0.272     1.295    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/slv_reg29_reg[7][6]
    SLICE_X48Y80         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_line_buffer_29_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        0.814     1.180    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X48Y80         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_line_buffer_29_reg[6]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X48Y80         FDRE (Hold_fdre_C_D)         0.070     1.215    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_line_buffer_29_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.198%)  route 0.289ns (63.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        0.641     0.977    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y101        FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.289     1.430    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y97         SRLC32E                                      r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4362, routed)        0.826     1.192    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.340    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y100   DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y100   DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y97    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y87    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__1/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y87    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y87    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y100   DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y100   DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y97    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep__0/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y87    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_0_0/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y87    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y87    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_10_10/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y87    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y85    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y85    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y85    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y85    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y86    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_11_11/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y86    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y87    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_0_0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y87    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y87    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_10_10/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y87    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y86    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_11_11/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y86    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y86    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_1_1/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y86    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y85    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y85    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_6_6/SP/CLK



