[submodule "verilog-eval"]
	path = verilog-eval
	url = git@github.com:NVlabs/verilog-eval.git
