-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_weights_AWVALID : OUT STD_LOGIC;
    m_axi_weights_AWREADY : IN STD_LOGIC;
    m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WVALID : OUT STD_LOGIC;
    m_axi_weights_WREADY : IN STD_LOGIC;
    m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_WLAST : OUT STD_LOGIC;
    m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARVALID : OUT STD_LOGIC;
    m_axi_weights_ARREADY : IN STD_LOGIC;
    m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RVALID : IN STD_LOGIC;
    m_axi_weights_RREADY : OUT STD_LOGIC;
    m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_weights_RLAST : IN STD_LOGIC;
    m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BVALID : IN STD_LOGIC;
    m_axi_weights_BREADY : OUT STD_LOGIC;
    m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    trunc_ln130_1 : IN STD_LOGIC_VECTOR (6 downto 0);
    bias_src : IN STD_LOGIC_VECTOR (63 downto 0);
    zext_ln137 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_31 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_32 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_33 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_34 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_35 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_36 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_37 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_38 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_39 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_40 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_41 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_42 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_43 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_44 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln130 : IN STD_LOGIC_VECTOR (7 downto 0);
    bias_dst_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    bias_dst_ce0 : OUT STD_LOGIC;
    bias_dst_we0 : OUT STD_LOGIC;
    bias_dst_d0 : OUT STD_LOGIC_VECTOR (287 downto 0) );
end;


architecture behav of ViT_act_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv12_4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_const_lv12_6 : STD_LOGIC_VECTOR (11 downto 0) := "000000000110";
    constant ap_const_lv12_8 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_const_lv12_A : STD_LOGIC_VECTOR (11 downto 0) := "000000001010";
    constant ap_const_lv12_C : STD_LOGIC_VECTOR (11 downto 0) := "000000001100";
    constant ap_const_lv12_E : STD_LOGIC_VECTOR (11 downto 0) := "000000001110";
    constant ap_const_lv12_10 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_const_lv12_12 : STD_LOGIC_VECTOR (11 downto 0) := "000000010010";
    constant ap_const_lv12_14 : STD_LOGIC_VECTOR (11 downto 0) := "000000010100";
    constant ap_const_lv12_16 : STD_LOGIC_VECTOR (11 downto 0) := "000000010110";
    constant ap_const_lv12_18 : STD_LOGIC_VECTOR (11 downto 0) := "000000011000";
    constant ap_const_lv12_1A : STD_LOGIC_VECTOR (11 downto 0) := "000000011010";
    constant ap_const_lv12_1C : STD_LOGIC_VECTOR (11 downto 0) := "000000011100";
    constant ap_const_lv12_1E : STD_LOGIC_VECTOR (11 downto 0) := "000000011110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal icmp_ln130_reg_1517 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state9_io : BOOLEAN;
    signal ap_block_state25_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage8 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_state16_io : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal weights_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal weights_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln130_cast_fu_467_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln130_cast_reg_1432 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_44_cast_fu_471_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_44_cast_reg_1437 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_43_cast_fu_475_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_43_cast_reg_1442 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_42_cast_fu_479_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_42_cast_reg_1447 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_41_cast_fu_483_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_41_cast_reg_1452 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_40_cast_fu_487_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_40_cast_reg_1457 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_39_cast_fu_491_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_39_cast_reg_1462 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_38_cast_fu_495_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_38_cast_reg_1467 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_37_cast_fu_499_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_37_cast_reg_1472 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_36_cast_fu_503_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_36_cast_reg_1477 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_35_cast_fu_507_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_35_cast_reg_1482 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_34_cast_fu_511_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_34_cast_reg_1487 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_33_cast_fu_515_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_33_cast_reg_1492 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_32_cast_fu_519_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_32_cast_reg_1497 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_31_cast_fu_523_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_31_cast_reg_1502 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_cast_fu_527_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_cast_reg_1507 : STD_LOGIC_VECTOR (255 downto 0);
    signal next_dst_block_reg_1512 : STD_LOGIC_VECTOR (6 downto 0);
    signal next_dst_block_reg_1512_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln130_fu_539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln137_s_fu_551_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln137_s_reg_1521 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln137_s_reg_1540 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal trunc_ln137_16_reg_1551 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal trunc_ln137_17_reg_1562 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal ap_block_state20_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal trunc_ln137_18_reg_1573 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal ap_block_state21_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal trunc_ln137_19_reg_1584 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state6_io : BOOLEAN;
    signal ap_block_state22_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal trunc_ln137_20_reg_1595 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state7_io : BOOLEAN;
    signal ap_block_state23_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal trunc_ln137_21_reg_1606 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state8_io : BOOLEAN;
    signal ap_block_state24_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal trunc_ln137_22_reg_1617 : STD_LOGIC_VECTOR (58 downto 0);
    signal weights_addr_read_reg_1622 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal trunc_ln137_23_reg_1633 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln137_fu_860_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln137_reg_1638 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state10_io : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal weights_addr_67_read_reg_1643 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln137_24_reg_1654 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln137_1_fu_902_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln137_1_reg_1659 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state11_io : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal weights_addr_68_read_reg_1664 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln137_25_reg_1675 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln137_2_fu_944_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln137_2_reg_1680 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_state12_io : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal weights_addr_69_read_reg_1685 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln137_26_reg_1696 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln137_3_fu_986_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln137_3_reg_1701 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_state13_io : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal weights_addr_70_read_reg_1706 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln137_27_reg_1717 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln137_4_fu_1028_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln137_4_reg_1722 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_state14_io : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal weights_addr_71_read_reg_1727 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln137_28_reg_1738 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln137_5_fu_1070_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln137_5_reg_1743 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_state15_io : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal weights_addr_72_read_reg_1748 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln137_29_reg_1759 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln137_6_fu_1112_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln137_6_reg_1764 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal weights_addr_73_read_reg_1769 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln137_30_reg_1780 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln137_7_fu_1154_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln137_7_reg_1785 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_74_read_reg_1790 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln137_8_fu_1172_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln137_8_reg_1801 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_75_read_reg_1806 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln137_9_fu_1180_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln137_9_reg_1811 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_76_read_reg_1816 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln137_10_fu_1188_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln137_10_reg_1821 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_77_read_reg_1826 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln137_11_fu_1196_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln137_11_reg_1831 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_78_read_reg_1836 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln137_12_fu_1204_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln137_12_reg_1841 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_79_read_reg_1846 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln137_13_fu_1212_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln137_13_reg_1851 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_80_read_reg_1856 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln137_14_fu_1220_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln137_14_reg_1861 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_81_read_reg_1866 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal zext_ln130_2_fu_1224_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_fu_584_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_16_fu_618_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_17_fu_652_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_18_fu_686_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_19_fu_720_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_20_fu_754_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_21_fu_788_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_22_fu_822_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_23_fu_864_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_24_fu_906_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_25_fu_948_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_26_fu_990_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_27_fu_1032_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_28_fu_1074_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_29_fu_1116_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_30_fu_1158_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal dst_block_fu_150 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln142_fu_545_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_next_dst_block : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln137_45_fu_559_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_fu_563_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln137_fu_594_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln137_46_fu_599_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_16_fu_603_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln137_15_fu_628_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln137_47_fu_633_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_17_fu_637_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln137_16_fu_662_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln137_48_fu_667_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_18_fu_671_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln137_17_fu_696_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln137_49_fu_701_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_19_fu_705_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln137_18_fu_730_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln137_50_fu_735_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_20_fu_739_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln137_19_fu_764_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln137_51_fu_769_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_21_fu_773_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln137_20_fu_798_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln137_52_fu_803_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_22_fu_807_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln137_21_fu_832_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln137_53_fu_837_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_23_fu_841_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln137_fu_856_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln137_22_fu_874_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln137_54_fu_879_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_24_fu_883_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln137_16_fu_898_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln137_23_fu_916_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln137_55_fu_921_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_25_fu_925_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln137_17_fu_940_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln137_24_fu_958_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln137_56_fu_963_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_26_fu_967_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln137_18_fu_982_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln137_25_fu_1000_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln137_57_fu_1005_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_27_fu_1009_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln137_19_fu_1024_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln137_26_fu_1042_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln137_58_fu_1047_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_28_fu_1051_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln137_20_fu_1066_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln137_27_fu_1084_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln137_59_fu_1089_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_29_fu_1093_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln137_21_fu_1108_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln137_28_fu_1126_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln137_60_fu_1131_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_30_fu_1135_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln137_22_fu_1150_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln137_23_fu_1168_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln137_24_fu_1176_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln137_25_fu_1184_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln137_26_fu_1192_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln137_27_fu_1200_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln137_28_fu_1208_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln137_29_fu_1216_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln137_30_fu_1228_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal sext_ln813_fu_1236_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_fu_1239_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln152_fu_1246_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_s_fu_1250_p3 : STD_LOGIC_VECTOR (51 downto 0);
    signal sext_ln152_1_fu_1257_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_173_fu_1261_p3 : STD_LOGIC_VECTOR (69 downto 0);
    signal sext_ln152_2_fu_1268_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_174_fu_1272_p3 : STD_LOGIC_VECTOR (87 downto 0);
    signal sext_ln152_3_fu_1279_p1 : STD_LOGIC_VECTOR (89 downto 0);
    signal tmp_175_fu_1283_p3 : STD_LOGIC_VECTOR (105 downto 0);
    signal sext_ln152_4_fu_1290_p1 : STD_LOGIC_VECTOR (107 downto 0);
    signal tmp_176_fu_1294_p3 : STD_LOGIC_VECTOR (123 downto 0);
    signal sext_ln152_5_fu_1301_p1 : STD_LOGIC_VECTOR (125 downto 0);
    signal tmp_177_fu_1305_p3 : STD_LOGIC_VECTOR (141 downto 0);
    signal sext_ln152_6_fu_1312_p1 : STD_LOGIC_VECTOR (143 downto 0);
    signal tmp_178_fu_1316_p3 : STD_LOGIC_VECTOR (159 downto 0);
    signal sext_ln152_7_fu_1323_p1 : STD_LOGIC_VECTOR (161 downto 0);
    signal tmp_179_fu_1327_p3 : STD_LOGIC_VECTOR (177 downto 0);
    signal sext_ln152_8_fu_1334_p1 : STD_LOGIC_VECTOR (179 downto 0);
    signal tmp_180_fu_1338_p3 : STD_LOGIC_VECTOR (195 downto 0);
    signal sext_ln152_9_fu_1345_p1 : STD_LOGIC_VECTOR (197 downto 0);
    signal tmp_181_fu_1349_p3 : STD_LOGIC_VECTOR (213 downto 0);
    signal sext_ln152_10_fu_1356_p1 : STD_LOGIC_VECTOR (215 downto 0);
    signal tmp_182_fu_1360_p3 : STD_LOGIC_VECTOR (231 downto 0);
    signal sext_ln152_11_fu_1367_p1 : STD_LOGIC_VECTOR (233 downto 0);
    signal tmp_183_fu_1371_p3 : STD_LOGIC_VECTOR (249 downto 0);
    signal sext_ln152_12_fu_1378_p1 : STD_LOGIC_VECTOR (251 downto 0);
    signal tmp_184_fu_1382_p3 : STD_LOGIC_VECTOR (267 downto 0);
    signal trunc_ln137_15_fu_1232_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln152_13_fu_1389_p1 : STD_LOGIC_VECTOR (269 downto 0);
    signal tmp_185_fu_1393_p3 : STD_LOGIC_VECTOR (285 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component ViT_act_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage8,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage8)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    dst_block_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln130_fu_539_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    dst_block_fu_150 <= add_ln142_fu_545_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    dst_block_fu_150 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln130_reg_1517 <= icmp_ln130_fu_539_p2;
                next_dst_block_reg_1512 <= ap_sig_allocacmp_next_dst_block;
                next_dst_block_reg_1512_pp0_iter1_reg <= next_dst_block_reg_1512;
                trunc_ln137_7_reg_1785 <= trunc_ln137_7_fu_1154_p1;
                weights_addr_74_read_reg_1790 <= m_axi_weights_RDATA;
                    zext_ln130_cast_reg_1432(7 downto 0) <= zext_ln130_cast_fu_467_p1(7 downto 0);
                    zext_ln137_31_cast_reg_1502(7 downto 0) <= zext_ln137_31_cast_fu_523_p1(7 downto 0);
                    zext_ln137_32_cast_reg_1497(7 downto 0) <= zext_ln137_32_cast_fu_519_p1(7 downto 0);
                    zext_ln137_33_cast_reg_1492(7 downto 0) <= zext_ln137_33_cast_fu_515_p1(7 downto 0);
                    zext_ln137_34_cast_reg_1487(7 downto 0) <= zext_ln137_34_cast_fu_511_p1(7 downto 0);
                    zext_ln137_35_cast_reg_1482(7 downto 0) <= zext_ln137_35_cast_fu_507_p1(7 downto 0);
                    zext_ln137_36_cast_reg_1477(7 downto 0) <= zext_ln137_36_cast_fu_503_p1(7 downto 0);
                    zext_ln137_37_cast_reg_1472(7 downto 0) <= zext_ln137_37_cast_fu_499_p1(7 downto 0);
                    zext_ln137_38_cast_reg_1467(7 downto 0) <= zext_ln137_38_cast_fu_495_p1(7 downto 0);
                    zext_ln137_39_cast_reg_1462(7 downto 0) <= zext_ln137_39_cast_fu_491_p1(7 downto 0);
                    zext_ln137_40_cast_reg_1457(7 downto 0) <= zext_ln137_40_cast_fu_487_p1(7 downto 0);
                    zext_ln137_41_cast_reg_1452(7 downto 0) <= zext_ln137_41_cast_fu_483_p1(7 downto 0);
                    zext_ln137_42_cast_reg_1447(7 downto 0) <= zext_ln137_42_cast_fu_479_p1(7 downto 0);
                    zext_ln137_43_cast_reg_1442(7 downto 0) <= zext_ln137_43_cast_fu_475_p1(7 downto 0);
                    zext_ln137_44_cast_reg_1437(7 downto 0) <= zext_ln137_44_cast_fu_471_p1(7 downto 0);
                    zext_ln137_cast_reg_1507(7 downto 0) <= zext_ln137_cast_fu_527_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln130_fu_539_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    shl_ln137_s_reg_1521(11 downto 5) <= shl_ln137_s_fu_551_p3(11 downto 5);
                trunc_ln137_s_reg_1540 <= add_ln137_fu_563_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                trunc_ln137_10_reg_1821 <= trunc_ln137_10_fu_1188_p1;
                weights_addr_77_read_reg_1826 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                trunc_ln137_11_reg_1831 <= trunc_ln137_11_fu_1196_p1;
                weights_addr_78_read_reg_1836 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then
                trunc_ln137_12_reg_1841 <= trunc_ln137_12_fu_1204_p1;
                weights_addr_79_read_reg_1846 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then
                trunc_ln137_13_reg_1851 <= trunc_ln137_13_fu_1212_p1;
                weights_addr_80_read_reg_1856 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then
                trunc_ln137_14_reg_1861 <= trunc_ln137_14_fu_1220_p1;
                weights_addr_81_read_reg_1866 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then
                trunc_ln137_16_reg_1551 <= add_ln137_16_fu_603_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then
                trunc_ln137_17_reg_1562 <= add_ln137_17_fu_637_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then
                trunc_ln137_18_reg_1573 <= add_ln137_18_fu_671_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then
                trunc_ln137_19_reg_1584 <= add_ln137_19_fu_705_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then
                trunc_ln137_1_reg_1659 <= trunc_ln137_1_fu_902_p1;
                trunc_ln137_25_reg_1675 <= add_ln137_25_fu_925_p2(63 downto 5);
                weights_addr_68_read_reg_1664 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then
                trunc_ln137_20_reg_1595 <= add_ln137_20_fu_739_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then
                trunc_ln137_21_reg_1606 <= add_ln137_21_fu_773_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then
                trunc_ln137_22_reg_1617 <= add_ln137_22_fu_807_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then
                trunc_ln137_23_reg_1633 <= add_ln137_23_fu_841_p2(63 downto 5);
                weights_addr_read_reg_1622 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then
                trunc_ln137_24_reg_1654 <= add_ln137_24_fu_883_p2(63 downto 5);
                trunc_ln137_reg_1638 <= trunc_ln137_fu_860_p1;
                weights_addr_67_read_reg_1643 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then
                trunc_ln137_26_reg_1696 <= add_ln137_26_fu_967_p2(63 downto 5);
                trunc_ln137_2_reg_1680 <= trunc_ln137_2_fu_944_p1;
                weights_addr_69_read_reg_1685 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then
                trunc_ln137_27_reg_1717 <= add_ln137_27_fu_1009_p2(63 downto 5);
                trunc_ln137_3_reg_1701 <= trunc_ln137_3_fu_986_p1;
                weights_addr_70_read_reg_1706 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then
                trunc_ln137_28_reg_1738 <= add_ln137_28_fu_1051_p2(63 downto 5);
                trunc_ln137_4_reg_1722 <= trunc_ln137_4_fu_1028_p1;
                weights_addr_71_read_reg_1727 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then
                trunc_ln137_29_reg_1759 <= add_ln137_29_fu_1093_p2(63 downto 5);
                trunc_ln137_5_reg_1743 <= trunc_ln137_5_fu_1070_p1;
                weights_addr_72_read_reg_1748 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then
                trunc_ln137_30_reg_1780 <= add_ln137_30_fu_1135_p2(63 downto 5);
                trunc_ln137_6_reg_1764 <= trunc_ln137_6_fu_1112_p1;
                weights_addr_73_read_reg_1769 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                trunc_ln137_8_reg_1801 <= trunc_ln137_8_fu_1172_p1;
                weights_addr_75_read_reg_1806 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                trunc_ln137_9_reg_1811 <= trunc_ln137_9_fu_1180_p1;
                weights_addr_76_read_reg_1816 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    zext_ln130_cast_reg_1432(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_44_cast_reg_1437(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_43_cast_reg_1442(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_42_cast_reg_1447(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_41_cast_reg_1452(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_40_cast_reg_1457(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_39_cast_reg_1462(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_38_cast_reg_1467(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_37_cast_reg_1472(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_36_cast_reg_1477(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_35_cast_reg_1482(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_34_cast_reg_1487(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_33_cast_reg_1492(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_32_cast_reg_1497(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_31_cast_reg_1502(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_cast_reg_1507(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    shl_ln137_s_reg_1521(4 downto 0) <= "00000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage8_subdone, ap_condition_exit_pp0_iter0_stage8, ap_block_pp0_stage15_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage8)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln137_16_fu_603_p2 <= std_logic_vector(unsigned(zext_ln137_46_fu_599_p1) + unsigned(bias_src));
    add_ln137_17_fu_637_p2 <= std_logic_vector(unsigned(zext_ln137_47_fu_633_p1) + unsigned(bias_src));
    add_ln137_18_fu_671_p2 <= std_logic_vector(unsigned(zext_ln137_48_fu_667_p1) + unsigned(bias_src));
    add_ln137_19_fu_705_p2 <= std_logic_vector(unsigned(zext_ln137_49_fu_701_p1) + unsigned(bias_src));
    add_ln137_20_fu_739_p2 <= std_logic_vector(unsigned(zext_ln137_50_fu_735_p1) + unsigned(bias_src));
    add_ln137_21_fu_773_p2 <= std_logic_vector(unsigned(zext_ln137_51_fu_769_p1) + unsigned(bias_src));
    add_ln137_22_fu_807_p2 <= std_logic_vector(unsigned(zext_ln137_52_fu_803_p1) + unsigned(bias_src));
    add_ln137_23_fu_841_p2 <= std_logic_vector(unsigned(zext_ln137_53_fu_837_p1) + unsigned(bias_src));
    add_ln137_24_fu_883_p2 <= std_logic_vector(unsigned(zext_ln137_54_fu_879_p1) + unsigned(bias_src));
    add_ln137_25_fu_925_p2 <= std_logic_vector(unsigned(zext_ln137_55_fu_921_p1) + unsigned(bias_src));
    add_ln137_26_fu_967_p2 <= std_logic_vector(unsigned(zext_ln137_56_fu_963_p1) + unsigned(bias_src));
    add_ln137_27_fu_1009_p2 <= std_logic_vector(unsigned(zext_ln137_57_fu_1005_p1) + unsigned(bias_src));
    add_ln137_28_fu_1051_p2 <= std_logic_vector(unsigned(zext_ln137_58_fu_1047_p1) + unsigned(bias_src));
    add_ln137_29_fu_1093_p2 <= std_logic_vector(unsigned(zext_ln137_59_fu_1089_p1) + unsigned(bias_src));
    add_ln137_30_fu_1135_p2 <= std_logic_vector(unsigned(zext_ln137_60_fu_1131_p1) + unsigned(bias_src));
    add_ln137_fu_563_p2 <= std_logic_vector(unsigned(zext_ln137_45_fu_559_p1) + unsigned(bias_src));
    add_ln142_fu_545_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_next_dst_block) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_weights_ARREADY, m_axi_weights_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_weights_RVALID = ap_const_logic_0) or (m_axi_weights_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_weights_ARREADY, m_axi_weights_RVALID)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_weights_RVALID = ap_const_logic_0) or (m_axi_weights_ARREADY = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1517, ap_block_state11_io)
    begin
                ap_block_pp0_stage10_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state11_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage10_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1517, ap_block_state11_io)
    begin
                ap_block_pp0_stage10_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state11_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1517, ap_block_state12_io)
    begin
                ap_block_pp0_stage11_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state12_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage11_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1517, ap_block_state12_io)
    begin
                ap_block_pp0_stage11_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state12_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1517, ap_block_state13_io)
    begin
                ap_block_pp0_stage12_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state13_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage12_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1517, ap_block_state13_io)
    begin
                ap_block_pp0_stage12_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state13_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1517, ap_block_state14_io)
    begin
                ap_block_pp0_stage13_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state14_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage13_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1517, ap_block_state14_io)
    begin
                ap_block_pp0_stage13_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state14_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1517, ap_block_state15_io)
    begin
                ap_block_pp0_stage14_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state15_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage14_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1517, ap_block_state15_io)
    begin
                ap_block_pp0_stage14_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state15_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1517, ap_block_state16_io)
    begin
                ap_block_pp0_stage15_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state16_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage15_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1517, ap_block_state16_io)
    begin
                ap_block_pp0_stage15_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state16_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state2_io)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state2_io)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state3_io)
    begin
                ap_block_pp0_stage2_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state3_io)
    begin
                ap_block_pp0_stage2_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state4_io)
    begin
                ap_block_pp0_stage3_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state4_io)
    begin
                ap_block_pp0_stage3_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state5_io)
    begin
                ap_block_pp0_stage4_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state5_io)
    begin
                ap_block_pp0_stage4_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state6_io)
    begin
                ap_block_pp0_stage5_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state6_io)
    begin
                ap_block_pp0_stage5_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state7_io)
    begin
                ap_block_pp0_stage6_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state7_io)
    begin
                ap_block_pp0_stage6_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state8_io)
    begin
                ap_block_pp0_stage7_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state8_io)
    begin
                ap_block_pp0_stage7_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1517, ap_block_state9_io)
    begin
                ap_block_pp0_stage8_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state9_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1517, ap_block_state9_io)
    begin
                ap_block_pp0_stage8_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state9_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1517, ap_block_state10_io)
    begin
                ap_block_pp0_stage9_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state10_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1517, ap_block_state10_io)
    begin
                ap_block_pp0_stage9_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state10_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0))));
    end process;


    ap_block_state10_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1517)
    begin
                ap_block_state10_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;


    ap_block_state10_pp0_stage9_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln130_reg_1517)
    begin
                ap_block_state10_pp0_stage9_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;


    ap_block_state11_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1517)
    begin
                ap_block_state11_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;


    ap_block_state11_pp0_stage10_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln130_reg_1517)
    begin
                ap_block_state11_pp0_stage10_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;


    ap_block_state12_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1517)
    begin
                ap_block_state12_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;


    ap_block_state12_pp0_stage11_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln130_reg_1517)
    begin
                ap_block_state12_pp0_stage11_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;


    ap_block_state13_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1517)
    begin
                ap_block_state13_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;


    ap_block_state13_pp0_stage12_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln130_reg_1517)
    begin
                ap_block_state13_pp0_stage12_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;


    ap_block_state14_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1517)
    begin
                ap_block_state14_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;


    ap_block_state14_pp0_stage13_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln130_reg_1517)
    begin
                ap_block_state14_pp0_stage13_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;


    ap_block_state15_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1517)
    begin
                ap_block_state15_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;


    ap_block_state15_pp0_stage14_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln130_reg_1517)
    begin
                ap_block_state15_pp0_stage14_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;


    ap_block_state16_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1517)
    begin
                ap_block_state16_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;


    ap_block_state16_pp0_stage15_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln130_reg_1517)
    begin
                ap_block_state16_pp0_stage15_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;


    ap_block_state17_pp0_stage0_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state17_pp0_stage0_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state18_pp0_stage1_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state18_pp0_stage1_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state19_pp0_stage2_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state19_pp0_stage2_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state20_pp0_stage3_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state20_pp0_stage3_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state21_pp0_stage4_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state21_pp0_stage4_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state22_pp0_stage5_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state22_pp0_stage5_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state23_pp0_stage6_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state23_pp0_stage6_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage7_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state24_pp0_stage7_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;

        ap_block_state25_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1517)
    begin
                ap_block_state2_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1517)
    begin
                ap_block_state3_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;

        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1517)
    begin
                ap_block_state4_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;

        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1517)
    begin
                ap_block_state5_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;

        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1517)
    begin
                ap_block_state6_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;

        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1517)
    begin
                ap_block_state7_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;

        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1517)
    begin
                ap_block_state8_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;

        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1517)
    begin
                ap_block_state9_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;


    ap_block_state9_pp0_stage8_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln130_reg_1517)
    begin
                ap_block_state9_pp0_stage8_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1517 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage8_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage8, icmp_ln130_reg_1517, ap_block_pp0_stage8_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (icmp_ln130_reg_1517 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage8 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage8;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_next_dst_block_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, dst_block_fu_150, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_next_dst_block <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_next_dst_block <= dst_block_fu_150;
        end if; 
    end process;

    bias_dst_address0 <= zext_ln130_2_fu_1224_p1(6 - 1 downto 0);

    bias_dst_ce0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001))) then 
            bias_dst_ce0 <= ap_const_logic_1;
        else 
            bias_dst_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        bias_dst_d0 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_185_fu_1393_p3),288));


    bias_dst_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001))) then 
            bias_dst_we0 <= ap_const_logic_1;
        else 
            bias_dst_we0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln130_fu_539_p2 <= "1" when (ap_sig_allocacmp_next_dst_block = trunc_ln130_1) else "0";
    lshr_ln137_16_fu_898_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_67_read_reg_1643),to_integer(unsigned('0' & zext_ln137_31_cast_reg_1502(31-1 downto 0)))));
    lshr_ln137_17_fu_940_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_68_read_reg_1664),to_integer(unsigned('0' & zext_ln137_32_cast_reg_1497(31-1 downto 0)))));
    lshr_ln137_18_fu_982_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_69_read_reg_1685),to_integer(unsigned('0' & zext_ln137_33_cast_reg_1492(31-1 downto 0)))));
    lshr_ln137_19_fu_1024_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_70_read_reg_1706),to_integer(unsigned('0' & zext_ln137_34_cast_reg_1487(31-1 downto 0)))));
    lshr_ln137_20_fu_1066_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_71_read_reg_1727),to_integer(unsigned('0' & zext_ln137_35_cast_reg_1482(31-1 downto 0)))));
    lshr_ln137_21_fu_1108_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_72_read_reg_1748),to_integer(unsigned('0' & zext_ln137_36_cast_reg_1477(31-1 downto 0)))));
    lshr_ln137_22_fu_1150_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_73_read_reg_1769),to_integer(unsigned('0' & zext_ln137_37_cast_reg_1472(31-1 downto 0)))));
    lshr_ln137_23_fu_1168_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_74_read_reg_1790),to_integer(unsigned('0' & zext_ln137_38_cast_reg_1467(31-1 downto 0)))));
    lshr_ln137_24_fu_1176_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_75_read_reg_1806),to_integer(unsigned('0' & zext_ln137_39_cast_reg_1462(31-1 downto 0)))));
    lshr_ln137_25_fu_1184_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_76_read_reg_1816),to_integer(unsigned('0' & zext_ln137_40_cast_reg_1457(31-1 downto 0)))));
    lshr_ln137_26_fu_1192_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_77_read_reg_1826),to_integer(unsigned('0' & zext_ln137_41_cast_reg_1452(31-1 downto 0)))));
    lshr_ln137_27_fu_1200_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_78_read_reg_1836),to_integer(unsigned('0' & zext_ln137_42_cast_reg_1447(31-1 downto 0)))));
    lshr_ln137_28_fu_1208_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_79_read_reg_1846),to_integer(unsigned('0' & zext_ln137_43_cast_reg_1442(31-1 downto 0)))));
    lshr_ln137_29_fu_1216_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_80_read_reg_1856),to_integer(unsigned('0' & zext_ln137_44_cast_reg_1437(31-1 downto 0)))));
    lshr_ln137_30_fu_1228_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_81_read_reg_1866),to_integer(unsigned('0' & zext_ln130_cast_reg_1432(31-1 downto 0)))));
    lshr_ln137_fu_856_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_read_reg_1622),to_integer(unsigned('0' & zext_ln137_cast_reg_1507(31-1 downto 0)))));

    m_axi_weights_ARADDR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, icmp_ln130_reg_1517, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, sext_ln137_fu_584_p1, sext_ln137_16_fu_618_p1, sext_ln137_17_fu_652_p1, sext_ln137_18_fu_686_p1, sext_ln137_19_fu_720_p1, sext_ln137_20_fu_754_p1, sext_ln137_21_fu_788_p1, sext_ln137_22_fu_822_p1, sext_ln137_23_fu_864_p1, sext_ln137_24_fu_906_p1, sext_ln137_25_fu_948_p1, sext_ln137_26_fu_990_p1, sext_ln137_27_fu_1032_p1, sext_ln137_28_fu_1074_p1, sext_ln137_29_fu_1116_p1, sext_ln137_30_fu_1158_p1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_weights_ARADDR <= sext_ln137_30_fu_1158_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_29_fu_1116_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_28_fu_1074_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_27_fu_1032_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_26_fu_990_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_25_fu_948_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_24_fu_906_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_23_fu_864_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_22_fu_822_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_21_fu_788_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_20_fu_754_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_19_fu_720_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_18_fu_686_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_17_fu_652_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_16_fu_618_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_fu_584_p1;
        else 
            m_axi_weights_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_weights_ARBURST <= ap_const_lv2_0;
    m_axi_weights_ARCACHE <= ap_const_lv4_0;
    m_axi_weights_ARID <= ap_const_lv1_0;
    m_axi_weights_ARLEN <= ap_const_lv32_1;
    m_axi_weights_ARLOCK <= ap_const_lv2_0;
    m_axi_weights_ARPROT <= ap_const_lv3_0;
    m_axi_weights_ARQOS <= ap_const_lv4_0;
    m_axi_weights_ARREGION <= ap_const_lv4_0;
    m_axi_weights_ARSIZE <= ap_const_lv3_0;
    m_axi_weights_ARUSER <= ap_const_lv1_0;

    m_axi_weights_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, icmp_ln130_reg_1517, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)))) then 
            m_axi_weights_ARVALID <= ap_const_logic_1;
        else 
            m_axi_weights_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_AWADDR <= ap_const_lv64_0;
    m_axi_weights_AWBURST <= ap_const_lv2_0;
    m_axi_weights_AWCACHE <= ap_const_lv4_0;
    m_axi_weights_AWID <= ap_const_lv1_0;
    m_axi_weights_AWLEN <= ap_const_lv32_0;
    m_axi_weights_AWLOCK <= ap_const_lv2_0;
    m_axi_weights_AWPROT <= ap_const_lv3_0;
    m_axi_weights_AWQOS <= ap_const_lv4_0;
    m_axi_weights_AWREGION <= ap_const_lv4_0;
    m_axi_weights_AWSIZE <= ap_const_lv3_0;
    m_axi_weights_AWUSER <= ap_const_lv1_0;
    m_axi_weights_AWVALID <= ap_const_logic_0;
    m_axi_weights_BREADY <= ap_const_logic_0;

    m_axi_weights_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, icmp_ln130_reg_1517, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln130_reg_1517 = ap_const_lv1_0)))) then 
            m_axi_weights_RREADY <= ap_const_logic_1;
        else 
            m_axi_weights_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_WDATA <= ap_const_lv256_lc_1;
    m_axi_weights_WID <= ap_const_lv1_0;
    m_axi_weights_WLAST <= ap_const_logic_0;
    m_axi_weights_WSTRB <= ap_const_lv32_0;
    m_axi_weights_WUSER <= ap_const_lv1_0;
    m_axi_weights_WVALID <= ap_const_logic_0;
    or_ln137_15_fu_628_p2 <= (shl_ln137_s_reg_1521 or ap_const_lv12_4);
    or_ln137_16_fu_662_p2 <= (shl_ln137_s_reg_1521 or ap_const_lv12_6);
    or_ln137_17_fu_696_p2 <= (shl_ln137_s_reg_1521 or ap_const_lv12_8);
    or_ln137_18_fu_730_p2 <= (shl_ln137_s_reg_1521 or ap_const_lv12_A);
    or_ln137_19_fu_764_p2 <= (shl_ln137_s_reg_1521 or ap_const_lv12_C);
    or_ln137_20_fu_798_p2 <= (shl_ln137_s_reg_1521 or ap_const_lv12_E);
    or_ln137_21_fu_832_p2 <= (shl_ln137_s_reg_1521 or ap_const_lv12_10);
    or_ln137_22_fu_874_p2 <= (shl_ln137_s_reg_1521 or ap_const_lv12_12);
    or_ln137_23_fu_916_p2 <= (shl_ln137_s_reg_1521 or ap_const_lv12_14);
    or_ln137_24_fu_958_p2 <= (shl_ln137_s_reg_1521 or ap_const_lv12_16);
    or_ln137_25_fu_1000_p2 <= (shl_ln137_s_reg_1521 or ap_const_lv12_18);
    or_ln137_26_fu_1042_p2 <= (shl_ln137_s_reg_1521 or ap_const_lv12_1A);
    or_ln137_27_fu_1084_p2 <= (shl_ln137_s_reg_1521 or ap_const_lv12_1C);
    or_ln137_28_fu_1126_p2 <= (shl_ln137_s_reg_1521 or ap_const_lv12_1E);
    or_ln137_fu_594_p2 <= (shl_ln137_s_reg_1521 or ap_const_lv12_2);
        sext_ln137_16_fu_618_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_16_reg_1551),64));

        sext_ln137_17_fu_652_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_17_reg_1562),64));

        sext_ln137_18_fu_686_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_18_reg_1573),64));

        sext_ln137_19_fu_720_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_19_reg_1584),64));

        sext_ln137_20_fu_754_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_20_reg_1595),64));

        sext_ln137_21_fu_788_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_21_reg_1606),64));

        sext_ln137_22_fu_822_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_22_reg_1617),64));

        sext_ln137_23_fu_864_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_23_reg_1633),64));

        sext_ln137_24_fu_906_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_24_reg_1654),64));

        sext_ln137_25_fu_948_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_25_reg_1675),64));

        sext_ln137_26_fu_990_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_26_reg_1696),64));

        sext_ln137_27_fu_1032_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_27_reg_1717),64));

        sext_ln137_28_fu_1074_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_28_reg_1738),64));

        sext_ln137_29_fu_1116_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_29_reg_1759),64));

        sext_ln137_30_fu_1158_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_30_reg_1780),64));

        sext_ln137_fu_584_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_s_reg_1540),64));

        sext_ln152_10_fu_1356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_181_fu_1349_p3),216));

        sext_ln152_11_fu_1367_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_182_fu_1360_p3),234));

        sext_ln152_12_fu_1378_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_183_fu_1371_p3),252));

        sext_ln152_13_fu_1389_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_184_fu_1382_p3),270));

        sext_ln152_1_fu_1257_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_1250_p3),54));

        sext_ln152_2_fu_1268_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_173_fu_1261_p3),72));

        sext_ln152_3_fu_1279_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_174_fu_1272_p3),90));

        sext_ln152_4_fu_1290_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_175_fu_1283_p3),108));

        sext_ln152_5_fu_1301_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_176_fu_1294_p3),126));

        sext_ln152_6_fu_1312_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_177_fu_1305_p3),144));

        sext_ln152_7_fu_1323_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_178_fu_1316_p3),162));

        sext_ln152_8_fu_1334_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_179_fu_1327_p3),180));

        sext_ln152_9_fu_1345_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_180_fu_1338_p3),198));

        sext_ln152_fu_1246_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_1239_p3),36));

        sext_ln813_fu_1236_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_reg_1638),18));

    shl_ln137_s_fu_551_p3 <= (ap_sig_allocacmp_next_dst_block & ap_const_lv5_0);
    tmp_173_fu_1261_p3 <= (trunc_ln137_3_reg_1701 & sext_ln152_1_fu_1257_p1);
    tmp_174_fu_1272_p3 <= (trunc_ln137_4_reg_1722 & sext_ln152_2_fu_1268_p1);
    tmp_175_fu_1283_p3 <= (trunc_ln137_5_reg_1743 & sext_ln152_3_fu_1279_p1);
    tmp_176_fu_1294_p3 <= (trunc_ln137_6_reg_1764 & sext_ln152_4_fu_1290_p1);
    tmp_177_fu_1305_p3 <= (trunc_ln137_7_reg_1785 & sext_ln152_5_fu_1301_p1);
    tmp_178_fu_1316_p3 <= (trunc_ln137_8_reg_1801 & sext_ln152_6_fu_1312_p1);
    tmp_179_fu_1327_p3 <= (trunc_ln137_9_reg_1811 & sext_ln152_7_fu_1323_p1);
    tmp_180_fu_1338_p3 <= (trunc_ln137_10_reg_1821 & sext_ln152_8_fu_1334_p1);
    tmp_181_fu_1349_p3 <= (trunc_ln137_11_reg_1831 & sext_ln152_9_fu_1345_p1);
    tmp_182_fu_1360_p3 <= (trunc_ln137_12_reg_1841 & sext_ln152_10_fu_1356_p1);
    tmp_183_fu_1371_p3 <= (trunc_ln137_13_reg_1851 & sext_ln152_11_fu_1367_p1);
    tmp_184_fu_1382_p3 <= (trunc_ln137_14_reg_1861 & sext_ln152_12_fu_1378_p1);
    tmp_185_fu_1393_p3 <= (trunc_ln137_15_fu_1232_p1 & sext_ln152_13_fu_1389_p1);
    tmp_fu_1239_p3 <= (trunc_ln137_1_reg_1659 & sext_ln813_fu_1236_p1);
    tmp_s_fu_1250_p3 <= (trunc_ln137_2_reg_1680 & sext_ln152_fu_1246_p1);
    trunc_ln137_10_fu_1188_p1 <= lshr_ln137_25_fu_1184_p2(16 - 1 downto 0);
    trunc_ln137_11_fu_1196_p1 <= lshr_ln137_26_fu_1192_p2(16 - 1 downto 0);
    trunc_ln137_12_fu_1204_p1 <= lshr_ln137_27_fu_1200_p2(16 - 1 downto 0);
    trunc_ln137_13_fu_1212_p1 <= lshr_ln137_28_fu_1208_p2(16 - 1 downto 0);
    trunc_ln137_14_fu_1220_p1 <= lshr_ln137_29_fu_1216_p2(16 - 1 downto 0);
    trunc_ln137_15_fu_1232_p1 <= lshr_ln137_30_fu_1228_p2(16 - 1 downto 0);
    trunc_ln137_1_fu_902_p1 <= lshr_ln137_16_fu_898_p2(16 - 1 downto 0);
    trunc_ln137_2_fu_944_p1 <= lshr_ln137_17_fu_940_p2(16 - 1 downto 0);
    trunc_ln137_3_fu_986_p1 <= lshr_ln137_18_fu_982_p2(16 - 1 downto 0);
    trunc_ln137_4_fu_1028_p1 <= lshr_ln137_19_fu_1024_p2(16 - 1 downto 0);
    trunc_ln137_5_fu_1070_p1 <= lshr_ln137_20_fu_1066_p2(16 - 1 downto 0);
    trunc_ln137_6_fu_1112_p1 <= lshr_ln137_21_fu_1108_p2(16 - 1 downto 0);
    trunc_ln137_7_fu_1154_p1 <= lshr_ln137_22_fu_1150_p2(16 - 1 downto 0);
    trunc_ln137_8_fu_1172_p1 <= lshr_ln137_23_fu_1168_p2(16 - 1 downto 0);
    trunc_ln137_9_fu_1180_p1 <= lshr_ln137_24_fu_1176_p2(16 - 1 downto 0);
    trunc_ln137_fu_860_p1 <= lshr_ln137_fu_856_p2(16 - 1 downto 0);

    weights_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, m_axi_weights_ARREADY, icmp_ln130_reg_1517, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15) and (icmp_ln130_reg_1517 = ap_const_lv1_0)))) then 
            weights_blk_n_AR <= m_axi_weights_ARREADY;
        else 
            weights_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    weights_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, m_axi_weights_RVALID, icmp_ln130_reg_1517, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (icmp_ln130_reg_1517 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15) and (icmp_ln130_reg_1517 = ap_const_lv1_0)))) then 
            weights_blk_n_R <= m_axi_weights_RVALID;
        else 
            weights_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    zext_ln130_2_fu_1224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(next_dst_block_reg_1512_pp0_iter1_reg),64));
    zext_ln130_cast_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln130),256));
    zext_ln137_31_cast_fu_523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_31),256));
    zext_ln137_32_cast_fu_519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_32),256));
    zext_ln137_33_cast_fu_515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_33),256));
    zext_ln137_34_cast_fu_511_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_34),256));
    zext_ln137_35_cast_fu_507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_35),256));
    zext_ln137_36_cast_fu_503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_36),256));
    zext_ln137_37_cast_fu_499_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_37),256));
    zext_ln137_38_cast_fu_495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_38),256));
    zext_ln137_39_cast_fu_491_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_39),256));
    zext_ln137_40_cast_fu_487_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_40),256));
    zext_ln137_41_cast_fu_483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_41),256));
    zext_ln137_42_cast_fu_479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_42),256));
    zext_ln137_43_cast_fu_475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_43),256));
    zext_ln137_44_cast_fu_471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_44),256));
    zext_ln137_45_fu_559_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln137_s_fu_551_p3),64));
    zext_ln137_46_fu_599_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_fu_594_p2),64));
    zext_ln137_47_fu_633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_15_fu_628_p2),64));
    zext_ln137_48_fu_667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_16_fu_662_p2),64));
    zext_ln137_49_fu_701_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_17_fu_696_p2),64));
    zext_ln137_50_fu_735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_18_fu_730_p2),64));
    zext_ln137_51_fu_769_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_19_fu_764_p2),64));
    zext_ln137_52_fu_803_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_20_fu_798_p2),64));
    zext_ln137_53_fu_837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_21_fu_832_p2),64));
    zext_ln137_54_fu_879_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_22_fu_874_p2),64));
    zext_ln137_55_fu_921_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_23_fu_916_p2),64));
    zext_ln137_56_fu_963_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_24_fu_958_p2),64));
    zext_ln137_57_fu_1005_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_25_fu_1000_p2),64));
    zext_ln137_58_fu_1047_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_26_fu_1042_p2),64));
    zext_ln137_59_fu_1089_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_27_fu_1084_p2),64));
    zext_ln137_60_fu_1131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_28_fu_1126_p2),64));
    zext_ln137_cast_fu_527_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137),256));
end behav;
