Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Oct  8 22:36:28 2023
| Host         : harigovind-MS-7C91 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                4           
ULMTCS-1   Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.026        0.000                      0                23544        0.016        0.000                      0                23544        2.812        0.000                       0                 10362  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.063}        8.125           123.077         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.026        0.000                      0                23544        0.016        0.000                      0                23544        2.812        0.000                       0                 10362  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/variable_2_assignment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.125ns  (clk_fpga_0 rise@8.125ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 2.614ns (34.448%)  route 4.974ns (65.552%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 11.367 - 8.125 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.677     3.716    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/s01_axi_aclk
    SLICE_X16Y3          FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/variable_2_assignment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.518     4.234 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/variable_2_assignment_reg[1]/Q
                         net (fo=17, routed)          0.965     5.200    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/assigned_vars0
    SLICE_X16Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.324 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_SAT_inferred_i_340/O
                         net (fo=2, routed)           0.407     5.731    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_SAT_inferred_i_340_n_0
    SLICE_X17Y6          LUT5 (Prop_lut5_I4_O)        0.119     5.850 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_conflict_inferred_i_340/O
                         net (fo=8, routed)           0.659     6.509    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_conflict_inferred_i_340_n_0
    SLICE_X17Y6          LUT4 (Prop_lut4_I0_O)        0.358     6.867 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_unit_inferred_i_170/O
                         net (fo=2, routed)           0.768     7.635    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_3_0[0]
    SLICE_X22Y9          LUT6 (Prop_lut6_I5_O)        0.326     7.961 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_106/O
                         net (fo=1, routed)           0.000     7.961    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_106_n_0
    SLICE_X22Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     8.199 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_60/O
                         net (fo=1, routed)           0.000     8.199    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_60_n_0
    SLICE_X22Y9          MUXF8 (Prop_muxf8_I0_O)      0.104     8.303 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_24/O
                         net (fo=1, routed)           1.191     9.494    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_24_n_0
    SLICE_X22Y23         LUT6 (Prop_lut6_I5_O)        0.316     9.810 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_9/O
                         net (fo=1, routed)           0.000     9.810    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_9_n_0
    SLICE_X22Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    10.022 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_4/O
                         net (fo=3, routed)           0.320    10.341    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_4_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I2_O)        0.299    10.640 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1/O
                         net (fo=7, routed)           0.664    11.305    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1_n_0
    SLICE_X22Y22         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.125     8.125 r  
    PS7_X0Y0             PS7                          0.000     8.125 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     9.791    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.882 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.484    11.367    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/s01_axi_aclk
    SLICE_X22Y22         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]/C
                         clock pessimism              0.296    11.663    
                         clock uncertainty           -0.127    11.536    
    SLICE_X22Y22         FDRE (Setup_fdre_C_CE)      -0.205    11.331    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                         -11.305    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/variable_2_assignment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.125ns  (clk_fpga_0 rise@8.125ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.613ns  (logic 2.614ns (34.337%)  route 4.999ns (65.663%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 11.369 - 8.125 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.677     3.716    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/s01_axi_aclk
    SLICE_X16Y3          FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/variable_2_assignment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.518     4.234 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/variable_2_assignment_reg[1]/Q
                         net (fo=17, routed)          0.965     5.200    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/assigned_vars0
    SLICE_X16Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.324 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_SAT_inferred_i_340/O
                         net (fo=2, routed)           0.407     5.731    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_SAT_inferred_i_340_n_0
    SLICE_X17Y6          LUT5 (Prop_lut5_I4_O)        0.119     5.850 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_conflict_inferred_i_340/O
                         net (fo=8, routed)           0.659     6.509    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_conflict_inferred_i_340_n_0
    SLICE_X17Y6          LUT4 (Prop_lut4_I0_O)        0.358     6.867 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_unit_inferred_i_170/O
                         net (fo=2, routed)           0.768     7.635    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_3_0[0]
    SLICE_X22Y9          LUT6 (Prop_lut6_I5_O)        0.326     7.961 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_106/O
                         net (fo=1, routed)           0.000     7.961    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_106_n_0
    SLICE_X22Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     8.199 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_60/O
                         net (fo=1, routed)           0.000     8.199    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_60_n_0
    SLICE_X22Y9          MUXF8 (Prop_muxf8_I0_O)      0.104     8.303 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_24/O
                         net (fo=1, routed)           1.191     9.494    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_24_n_0
    SLICE_X22Y23         LUT6 (Prop_lut6_I5_O)        0.316     9.810 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_9/O
                         net (fo=1, routed)           0.000     9.810    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_9_n_0
    SLICE_X22Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    10.022 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_4/O
                         net (fo=3, routed)           0.320    10.341    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_4_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I2_O)        0.299    10.640 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1/O
                         net (fo=7, routed)           0.689    11.329    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1_n_0
    SLICE_X24Y21         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.125     8.125 r  
    PS7_X0Y0             PS7                          0.000     8.125 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     9.791    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.882 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.486    11.369    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/s01_axi_aclk
    SLICE_X24Y21         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[1]/C
                         clock pessimism              0.296    11.665    
                         clock uncertainty           -0.127    11.538    
    SLICE_X24Y21         FDRE (Setup_fdre_C_CE)      -0.169    11.369    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[1]
  -------------------------------------------------------------------
                         required time                         11.369    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/variable_2_assignment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_assignment_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.125ns  (clk_fpga_0 rise@8.125ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 2.614ns (34.612%)  route 4.938ns (65.388%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 11.364 - 8.125 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.677     3.716    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/s01_axi_aclk
    SLICE_X16Y3          FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/variable_2_assignment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.518     4.234 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/variable_2_assignment_reg[1]/Q
                         net (fo=17, routed)          0.965     5.200    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/assigned_vars0
    SLICE_X16Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.324 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_SAT_inferred_i_340/O
                         net (fo=2, routed)           0.407     5.731    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_SAT_inferred_i_340_n_0
    SLICE_X17Y6          LUT5 (Prop_lut5_I4_O)        0.119     5.850 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_conflict_inferred_i_340/O
                         net (fo=8, routed)           0.659     6.509    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_conflict_inferred_i_340_n_0
    SLICE_X17Y6          LUT4 (Prop_lut4_I0_O)        0.358     6.867 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_unit_inferred_i_170/O
                         net (fo=2, routed)           0.768     7.635    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_3_0[0]
    SLICE_X22Y9          LUT6 (Prop_lut6_I5_O)        0.326     7.961 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_106/O
                         net (fo=1, routed)           0.000     7.961    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_106_n_0
    SLICE_X22Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     8.199 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_60/O
                         net (fo=1, routed)           0.000     8.199    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_60_n_0
    SLICE_X22Y9          MUXF8 (Prop_muxf8_I0_O)      0.104     8.303 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_24/O
                         net (fo=1, routed)           1.191     9.494    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_24_n_0
    SLICE_X22Y23         LUT6 (Prop_lut6_I5_O)        0.316     9.810 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_9/O
                         net (fo=1, routed)           0.000     9.810    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_9_n_0
    SLICE_X22Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    10.022 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_4/O
                         net (fo=3, routed)           0.320    10.341    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_4_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I2_O)        0.299    10.640 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1/O
                         net (fo=7, routed)           0.628    11.269    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1_n_0
    SLICE_X24Y24         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_assignment_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.125     8.125 r  
    PS7_X0Y0             PS7                          0.000     8.125 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     9.791    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.882 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.481    11.364    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/s01_axi_aclk
    SLICE_X24Y24         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_assignment_reg[0]/C
                         clock pessimism              0.296    11.660    
                         clock uncertainty           -0.127    11.533    
    SLICE_X24Y24         FDRE (Setup_fdre_C_CE)      -0.169    11.364    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_assignment_reg[0]
  -------------------------------------------------------------------
                         required time                         11.364    
                         arrival time                         -11.269    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/variable_2_assignment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.125ns  (clk_fpga_0 rise@8.125ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 2.614ns (34.798%)  route 4.898ns (65.202%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 11.366 - 8.125 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.677     3.716    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/s01_axi_aclk
    SLICE_X16Y3          FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/variable_2_assignment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.518     4.234 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/variable_2_assignment_reg[1]/Q
                         net (fo=17, routed)          0.965     5.200    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/assigned_vars0
    SLICE_X16Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.324 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_SAT_inferred_i_340/O
                         net (fo=2, routed)           0.407     5.731    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_SAT_inferred_i_340_n_0
    SLICE_X17Y6          LUT5 (Prop_lut5_I4_O)        0.119     5.850 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_conflict_inferred_i_340/O
                         net (fo=8, routed)           0.659     6.509    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_conflict_inferred_i_340_n_0
    SLICE_X17Y6          LUT4 (Prop_lut4_I0_O)        0.358     6.867 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_unit_inferred_i_170/O
                         net (fo=2, routed)           0.768     7.635    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_3_0[0]
    SLICE_X22Y9          LUT6 (Prop_lut6_I5_O)        0.326     7.961 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_106/O
                         net (fo=1, routed)           0.000     7.961    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_106_n_0
    SLICE_X22Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     8.199 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_60/O
                         net (fo=1, routed)           0.000     8.199    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_60_n_0
    SLICE_X22Y9          MUXF8 (Prop_muxf8_I0_O)      0.104     8.303 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_24/O
                         net (fo=1, routed)           1.191     9.494    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_24_n_0
    SLICE_X22Y23         LUT6 (Prop_lut6_I5_O)        0.316     9.810 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_9/O
                         net (fo=1, routed)           0.000     9.810    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_9_n_0
    SLICE_X22Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    10.022 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_4/O
                         net (fo=3, routed)           0.320    10.341    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_4_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I2_O)        0.299    10.640 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1/O
                         net (fo=7, routed)           0.588    11.228    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1_n_0
    SLICE_X24Y23         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.125     8.125 r  
    PS7_X0Y0             PS7                          0.000     8.125 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     9.791    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.882 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.483    11.366    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/s01_axi_aclk
    SLICE_X24Y23         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[0]/C
                         clock pessimism              0.296    11.662    
                         clock uncertainty           -0.127    11.535    
    SLICE_X24Y23         FDRE (Setup_fdre_C_CE)      -0.169    11.366    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[0]
  -------------------------------------------------------------------
                         required time                         11.366    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/variable_2_assignment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.125ns  (clk_fpga_0 rise@8.125ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 2.614ns (35.003%)  route 4.854ns (64.997%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 11.369 - 8.125 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.677     3.716    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/s01_axi_aclk
    SLICE_X16Y3          FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/variable_2_assignment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.518     4.234 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/variable_2_assignment_reg[1]/Q
                         net (fo=17, routed)          0.965     5.200    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/assigned_vars0
    SLICE_X16Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.324 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_SAT_inferred_i_340/O
                         net (fo=2, routed)           0.407     5.731    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_SAT_inferred_i_340_n_0
    SLICE_X17Y6          LUT5 (Prop_lut5_I4_O)        0.119     5.850 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_conflict_inferred_i_340/O
                         net (fo=8, routed)           0.659     6.509    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_conflict_inferred_i_340_n_0
    SLICE_X17Y6          LUT4 (Prop_lut4_I0_O)        0.358     6.867 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_unit_inferred_i_170/O
                         net (fo=2, routed)           0.768     7.635    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_3_0[0]
    SLICE_X22Y9          LUT6 (Prop_lut6_I5_O)        0.326     7.961 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_106/O
                         net (fo=1, routed)           0.000     7.961    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_106_n_0
    SLICE_X22Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     8.199 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_60/O
                         net (fo=1, routed)           0.000     8.199    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_60_n_0
    SLICE_X22Y9          MUXF8 (Prop_muxf8_I0_O)      0.104     8.303 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_24/O
                         net (fo=1, routed)           1.191     9.494    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_24_n_0
    SLICE_X22Y23         LUT6 (Prop_lut6_I5_O)        0.316     9.810 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_9/O
                         net (fo=1, routed)           0.000     9.810    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_9_n_0
    SLICE_X22Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    10.022 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_4/O
                         net (fo=3, routed)           0.320    10.341    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_4_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I2_O)        0.299    10.640 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1/O
                         net (fo=7, routed)           0.544    11.184    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1_n_0
    SLICE_X22Y21         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.125     8.125 r  
    PS7_X0Y0             PS7                          0.000     8.125 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     9.791    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.882 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.486    11.369    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/s01_axi_aclk
    SLICE_X22Y21         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[2]/C
                         clock pessimism              0.296    11.665    
                         clock uncertainty           -0.127    11.538    
    SLICE_X22Y21         FDRE (Setup_fdre_C_CE)      -0.205    11.333    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[2]
  -------------------------------------------------------------------
                         required time                         11.333    
                         arrival time                         -11.184    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[28].clauseModule/variable_2_assignment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/axi_reg4_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.125ns  (clk_fpga_0 rise@8.125ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 4.052ns (52.388%)  route 3.683ns (47.612%))
  Logic Levels:           19  (CARRY4=13 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 11.371 - 8.125 ) 
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.681     3.720    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[28].clauseModule/s01_axi_aclk
    SLICE_X12Y11         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[28].clauseModule/variable_2_assignment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.518     4.238 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[28].clauseModule/variable_2_assignment_reg[1]/Q
                         net (fo=17, routed)          1.177     5.415    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[28].clauseModule/variable_2_assignment_reg_n_0_[1]
    SLICE_X16Y11         LUT6 (Prop_lut6_I3_O)        0.124     5.539 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[28].clauseModule/is_SAT_inferred_i_312/O
                         net (fo=2, routed)           0.495     6.034    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[28].clauseModule/is_SAT_inferred_i_312_n_0
    SLICE_X17Y11         LUT5 (Prop_lut5_I4_O)        0.149     6.183 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[28].clauseModule/is_conflict_inferred_i_312/O
                         net (fo=8, routed)           0.614     6.797    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[28].clauseModule/is_conflict_inferred_i_312_n_0
    SLICE_X19Y11         LUT4 (Prop_lut4_I1_O)        0.357     7.154 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[28].clauseModule/is_conflict_inferred_i_142/O
                         net (fo=1, routed)           0.572     7.726    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/is_conflict[28]
    SLICE_X21Y14         LUT3 (Prop_lut3_I1_O)        0.332     8.058 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_62/O
                         net (fo=1, routed)           0.000     8.058    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_62_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.608 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_54/CO[3]
                         net (fo=1, routed)           0.000     8.608    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_54_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.722    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_49_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.836    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_44_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.950    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_39_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.064    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_34_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.178    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_29_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.292    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_24_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.406    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_19_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.520    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_14_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.634    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_9_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.757    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_4_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.871    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_2_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.142 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_1/CO[0]
                         net (fo=6, routed)           0.465    10.607    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.373    10.980 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/axi_reg4_o[0]_i_2/O
                         net (fo=1, routed)           0.351    11.331    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/axi_reg4_o[0]_i_2_n_0
    SLICE_X18Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.455 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/axi_reg4_o[0]_i_1/O
                         net (fo=1, routed)           0.000    11.455    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/axi_reg4_o[0]_i_1_n_0
    SLICE_X18Y26         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/axi_reg4_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.125     8.125 r  
    PS7_X0Y0             PS7                          0.000     8.125 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     9.791    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.882 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.488    11.371    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/s01_axi_aclk
    SLICE_X18Y26         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/axi_reg4_o_reg[0]/C
                         clock pessimism              0.397    11.767    
                         clock uncertainty           -0.127    11.640    
    SLICE_X18Y26         FDRE (Setup_fdre_C_D)        0.032    11.672    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/axi_reg4_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.672    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/variable_2_assignment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.125ns  (clk_fpga_0 rise@8.125ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 2.614ns (35.781%)  route 4.692ns (64.219%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 11.364 - 8.125 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.677     3.716    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/s01_axi_aclk
    SLICE_X16Y3          FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/variable_2_assignment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.518     4.234 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/variable_2_assignment_reg[1]/Q
                         net (fo=17, routed)          0.965     5.200    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/assigned_vars0
    SLICE_X16Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.324 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_SAT_inferred_i_340/O
                         net (fo=2, routed)           0.407     5.731    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_SAT_inferred_i_340_n_0
    SLICE_X17Y6          LUT5 (Prop_lut5_I4_O)        0.119     5.850 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_conflict_inferred_i_340/O
                         net (fo=8, routed)           0.659     6.509    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_conflict_inferred_i_340_n_0
    SLICE_X17Y6          LUT4 (Prop_lut4_I0_O)        0.358     6.867 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_unit_inferred_i_170/O
                         net (fo=2, routed)           0.768     7.635    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_3_0[0]
    SLICE_X22Y9          LUT6 (Prop_lut6_I5_O)        0.326     7.961 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_106/O
                         net (fo=1, routed)           0.000     7.961    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_106_n_0
    SLICE_X22Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     8.199 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_60/O
                         net (fo=1, routed)           0.000     8.199    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_60_n_0
    SLICE_X22Y9          MUXF8 (Prop_muxf8_I0_O)      0.104     8.303 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_24/O
                         net (fo=1, routed)           1.191     9.494    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_24_n_0
    SLICE_X22Y23         LUT6 (Prop_lut6_I5_O)        0.316     9.810 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_9/O
                         net (fo=1, routed)           0.000     9.810    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_9_n_0
    SLICE_X22Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    10.022 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_4/O
                         net (fo=3, routed)           0.320    10.341    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_4_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I2_O)        0.299    10.640 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1/O
                         net (fo=7, routed)           0.381    11.022    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1_n_0
    SLICE_X22Y24         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.125     8.125 r  
    PS7_X0Y0             PS7                          0.000     8.125 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     9.791    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.882 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.481    11.364    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/s01_axi_aclk
    SLICE_X22Y24         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[4]/C
                         clock pessimism              0.296    11.660    
                         clock uncertainty           -0.127    11.533    
    SLICE_X22Y24         FDRE (Setup_fdre_C_CE)      -0.205    11.328    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[4]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                         -11.022    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[146].clauseModule/variable_1_polarity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.125ns  (clk_fpga_0 rise@8.125ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.495ns  (logic 0.718ns (9.579%)  route 6.777ns (90.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 11.374 - 8.125 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.724     3.763    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X5Y34          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.419     4.182 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2235, routed)        6.777    10.960    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[146].clauseModule/s01_axi_aresetn
    SLICE_X26Y30         LUT4 (Prop_lut4_I2_O)        0.299    11.259 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[146].clauseModule/variable_1_polarity_i_1__24/O
                         net (fo=1, routed)           0.000    11.259    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[146].clauseModule/variable_1_polarity_i_1__24_n_0
    SLICE_X26Y30         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[146].clauseModule/variable_1_polarity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.125     8.125 r  
    PS7_X0Y0             PS7                          0.000     8.125 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     9.791    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.882 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.491    11.374    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[146].clauseModule/s01_axi_aclk
    SLICE_X26Y30         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[146].clauseModule/variable_1_polarity_reg/C
                         clock pessimism              0.296    11.670    
                         clock uncertainty           -0.127    11.543    
    SLICE_X26Y30         FDRE (Setup_fdre_C_D)        0.031    11.574    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[146].clauseModule/variable_1_polarity_reg
  -------------------------------------------------------------------
                         required time                         11.574    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/variable_2_assignment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.125ns  (clk_fpga_0 rise@8.125ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 2.614ns (35.677%)  route 4.713ns (64.323%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 11.367 - 8.125 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.677     3.716    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/s01_axi_aclk
    SLICE_X16Y3          FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/variable_2_assignment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.518     4.234 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/variable_2_assignment_reg[1]/Q
                         net (fo=17, routed)          0.965     5.200    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/assigned_vars0
    SLICE_X16Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.324 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_SAT_inferred_i_340/O
                         net (fo=2, routed)           0.407     5.731    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_SAT_inferred_i_340_n_0
    SLICE_X17Y6          LUT5 (Prop_lut5_I4_O)        0.119     5.850 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_conflict_inferred_i_340/O
                         net (fo=8, routed)           0.659     6.509    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_conflict_inferred_i_340_n_0
    SLICE_X17Y6          LUT4 (Prop_lut4_I0_O)        0.358     6.867 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[0].clauseModule/is_unit_inferred_i_170/O
                         net (fo=2, routed)           0.768     7.635    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_3_0[0]
    SLICE_X22Y9          LUT6 (Prop_lut6_I5_O)        0.326     7.961 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_106/O
                         net (fo=1, routed)           0.000     7.961    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_106_n_0
    SLICE_X22Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     8.199 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_60/O
                         net (fo=1, routed)           0.000     8.199    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_60_n_0
    SLICE_X22Y9          MUXF8 (Prop_muxf8_I0_O)      0.104     8.303 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_24/O
                         net (fo=1, routed)           1.191     9.494    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_24_n_0
    SLICE_X22Y23         LUT6 (Prop_lut6_I5_O)        0.316     9.810 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_9/O
                         net (fo=1, routed)           0.000     9.810    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_9_n_0
    SLICE_X22Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    10.022 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_4/O
                         net (fo=3, routed)           0.320    10.341    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_4_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I2_O)        0.299    10.640 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1/O
                         net (fo=7, routed)           0.403    11.043    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1_n_0
    SLICE_X24Y22         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.125     8.125 r  
    PS7_X0Y0             PS7                          0.000     8.125 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     9.791    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.882 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.484    11.367    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/s01_axi_aclk
    SLICE_X24Y22         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[3]/C
                         clock pessimism              0.296    11.663    
                         clock uncertainty           -0.127    11.536    
    SLICE_X24Y22         FDRE (Setup_fdre_C_CE)      -0.169    11.367    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[3]
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[134].clauseModule/variable_2_polarity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.125ns  (clk_fpga_0 rise@8.125ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.529ns  (logic 0.718ns (9.537%)  route 6.811ns (90.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 11.374 - 8.125 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.724     3.763    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X5Y34          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.419     4.182 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2235, routed)        6.811    10.993    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[134].clauseModule/s01_axi_aresetn
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.299    11.292 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[134].clauseModule/variable_2_polarity_i_1__38/O
                         net (fo=1, routed)           0.000    11.292    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[134].clauseModule/variable_2_polarity_i_1__38_n_0
    SLICE_X28Y29         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[134].clauseModule/variable_2_polarity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.125     8.125 r  
    PS7_X0Y0             PS7                          0.000     8.125 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     9.791    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.882 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.491    11.374    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[134].clauseModule/s01_axi_aclk
    SLICE_X28Y29         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[134].clauseModule/variable_2_polarity_reg/C
                         clock pessimism              0.296    11.670    
                         clock uncertainty           -0.127    11.543    
    SLICE_X28Y29         FDRE (Setup_fdre_C_D)        0.079    11.622    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[134].clauseModule/variable_2_polarity_reg
  -------------------------------------------------------------------
                         required time                         11.622    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                  0.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1091]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1091]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.246ns (61.484%)  route 0.154ns (38.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.586     1.416    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X0Y49          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1091]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.564 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1091]/Q
                         net (fo=1, routed)           0.154     1.718    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg_n_0_[1091]
    SLICE_X0Y50          LUT3 (Prop_lut3_I0_O)        0.098     1.816 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i[1091]_i_1/O
                         net (fo=1, routed)           0.000     1.816    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i[1091]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1091]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.849     1.797    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1091]/C
                         clock pessimism             -0.118     1.679    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.121     1.800    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1091]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.853%)  route 0.262ns (67.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.560     1.390    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aclk
    SLICE_X31Y51         FDRE                                         r  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.128     1.518 r  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i_reg[5]/Q
                         net (fo=1, routed)           0.262     1.780    design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIB0
    SLICE_X30Y44         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.833     1.781    design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X30Y44         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.118     1.663    
    SLICE_X30Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.756    design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/mesg_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_shelf_reg[1][35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.083%)  route 0.217ns (56.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.563     1.393    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/aclk
    SLICE_X8Y50          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/mesg_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     1.557 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/mesg_reg_reg[35]/Q
                         net (fo=2, routed)           0.217     1.774    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_i[1]_4[35]
    SLICE_X9Y47          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_shelf_reg[1][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.837     1.785    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X9Y47          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_shelf_reg[1][35]/C
                         clock pessimism             -0.118     1.667    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.076     1.743    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_shelf_reg[1][35]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.148ns (40.115%)  route 0.221ns (59.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.546     1.376    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X20Y71         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y71         FDRE (Prop_fdre_C_Q)         0.148     1.524 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1126]/Q
                         net (fo=1, routed)           0.221     1.745    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DIB1
    SLICE_X24Y71         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.813     1.761    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X24Y71         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.123     1.638    
    SLICE_X24Y71         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.071     1.709    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.836%)  route 0.229ns (64.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.556     1.386    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X19Y62         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y62         FDRE (Prop_fdre_C_Q)         0.128     1.514 r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][47]/Q
                         net (fo=2, routed)           0.229     1.743    design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIC1
    SLICE_X24Y62         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.821     1.769    design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X24Y62         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/CLK
                         clock pessimism             -0.123     1.646    
    SLICE_X24Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.707    design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer_reg[1027]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.015%)  route 0.230ns (61.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.555     1.385    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aclk
    SLICE_X21Y57         FDRE                                         r  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[2]/Q
                         net (fo=2, routed)           0.230     1.756    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/D[2]
    SLICE_X25Y58         FDRE                                         r  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer_reg[1027]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.824     1.772    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/aclk
    SLICE_X25Y58         FDRE                                         r  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer_reg[1027]/C
                         clock pessimism             -0.123     1.649    
    SLICE_X25Y58         FDRE (Hold_fdre_C_D)         0.070     1.719    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer_reg[1027]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/mesg_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_shelf_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.751%)  route 0.211ns (56.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.568     1.398    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/aclk
    SLICE_X6Y45          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/mesg_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164     1.562 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/mesg_reg_reg[12]/Q
                         net (fo=2, routed)           0.211     1.773    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_i[3]_8[12]
    SLICE_X9Y51          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_shelf_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.832     1.780    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X9Y51          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_shelf_reg[3][12]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.070     1.732    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_shelf_reg[3][12]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1047]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.566%)  route 0.177ns (54.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.554     1.384    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X20Y61         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y61         FDRE (Prop_fdre_C_Q)         0.148     1.532 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[42]/Q
                         net (fo=2, routed)           0.177     1.709    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[23]
    SLICE_X22Y62         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1047]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.821     1.769    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X22Y62         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1047]/C
                         clock pessimism             -0.123     1.646    
    SLICE_X22Y62         FDRE (Hold_fdre_C_D)         0.022     1.668    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1047]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.623%)  route 0.212ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.566     1.396    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X16Y47         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.164     1.560 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[6]/Q
                         net (fo=2, routed)           0.212     1.772    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_i[0]_2[6]
    SLICE_X13Y51         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.832     1.780    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X13Y51         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][6]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.066     1.728    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][107]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.874%)  route 0.193ns (54.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.565     1.395    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X34Y45         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.559 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[107]/Q
                         net (fo=1, routed)           0.193     1.752    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[46]
    SLICE_X35Y50         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.830     1.778    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y50         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][107]/C
                         clock pessimism             -0.118     1.660    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.047     1.707    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][107]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.062 }
Period(ns):         8.125
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.125       5.970      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         8.125       7.125      SLICE_X24Y54    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.125       7.125      SLICE_X24Y54    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.125       7.125      SLICE_X24Y54    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.125       7.125      SLICE_X24Y54    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][3]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.125       7.125      SLICE_X24Y52    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][4]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.125       7.125      SLICE_X24Y52    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][5]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.125       7.125      SLICE_X24Y52    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][6]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.125       7.125      SLICE_X24Y52    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][7]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.125       7.125      SLICE_X24Y53    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][10]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.063       2.813      SLICE_X24Y54    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.063       2.813      SLICE_X24Y54    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.063       2.813      SLICE_X24Y54    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.063       2.813      SLICE_X24Y54    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.063       2.813      SLICE_X24Y54    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.063       2.813      SLICE_X24Y54    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.063       2.813      SLICE_X24Y54    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.063       2.813      SLICE_X24Y54    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.062       2.812      SLICE_X24Y52    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.063       2.813      SLICE_X24Y52    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.062       2.812      SLICE_X24Y54    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.063       2.813      SLICE_X24Y54    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.062       2.812      SLICE_X24Y54    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.063       2.813      SLICE_X24Y54    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.062       2.812      SLICE_X24Y54    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.063       2.813      SLICE_X24Y54    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.062       2.812      SLICE_X24Y54    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.063       2.813      SLICE_X24Y54    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.063       2.813      SLICE_X24Y52    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.063       2.813      SLICE_X24Y52    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.128ns  (logic 0.124ns (10.995%)  route 1.004ns (89.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.004     1.004    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y39          LUT1 (Prop_lut1_I0_O)        0.124     1.128 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.128    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y39          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.552     3.310    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y39          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.045ns (11.486%)  route 0.347ns (88.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.347     0.347    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.392 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.392    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y39          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.853     1.801    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y39          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.853ns  (logic 0.718ns (14.796%)  route 4.135ns (85.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.315ns
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.724     3.763    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X5Y34          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.419     4.182 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2235, routed)        3.649     7.832    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X41Y64         LUT1 (Prop_lut1_I0_O)        0.299     8.131 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.485     8.616    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X41Y64         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.558     3.315    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X41Y64         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.223ns  (logic 0.580ns (13.735%)  route 3.643ns (86.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.729     3.768    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X43Y68         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     4.224 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          3.074     7.298    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X25Y66         LUT1 (Prop_lut1_I0_O)        0.124     7.422 f  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.569     7.991    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X25Y66         FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.475     3.232    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X25Y66         FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.223ns  (logic 0.580ns (13.735%)  route 3.643ns (86.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.729     3.768    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X43Y68         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     4.224 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          3.074     7.298    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X25Y66         LUT1 (Prop_lut1_I0_O)        0.124     7.422 f  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.569     7.991    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X25Y66         FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.475     3.232    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X25Y66         FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.223ns  (logic 0.580ns (13.735%)  route 3.643ns (86.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.729     3.768    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X43Y68         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     4.224 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          3.074     7.298    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X25Y66         LUT1 (Prop_lut1_I0_O)        0.124     7.422 f  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.569     7.991    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X25Y66         FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.475     3.232    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X25Y66         FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.984ns  (logic 0.580ns (14.556%)  route 3.404ns (85.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.729     3.768    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X43Y68         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     4.224 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          2.783     7.007    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.131 f  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     7.753    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X23Y69         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.471     3.228    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X23Y69         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.984ns  (logic 0.580ns (14.556%)  route 3.404ns (85.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.729     3.768    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X43Y68         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     4.224 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          2.783     7.007    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.131 f  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     7.753    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X23Y69         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.471     3.228    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X23Y69         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.984ns  (logic 0.580ns (14.556%)  route 3.404ns (85.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.729     3.768    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X43Y68         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     4.224 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          2.783     7.007    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.131 f  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     7.753    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X23Y69         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.471     3.228    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X23Y69         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.929ns  (logic 0.610ns (15.526%)  route 3.319ns (84.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.729     3.768    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X43Y68         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     4.224 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          2.783     7.007    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y69         LUT1 (Prop_lut1_I0_O)        0.154     7.161 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.536     7.697    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X22Y69         FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.471     3.228    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X22Y69         FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.929ns  (logic 0.610ns (15.526%)  route 3.319ns (84.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.729     3.768    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X43Y68         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     4.224 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          2.783     7.007    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y69         LUT1 (Prop_lut1_I0_O)        0.154     7.161 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.536     7.697    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X22Y69         FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.471     3.228    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X22Y69         FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.929ns  (logic 0.610ns (15.526%)  route 3.319ns (84.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.729     3.768    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X43Y68         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     4.224 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          2.783     7.007    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y69         LUT1 (Prop_lut1_I0_O)        0.154     7.161 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.536     7.697    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X22Y69         FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.471     3.228    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X22Y69         FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.185ns (27.841%)  route 0.479ns (72.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.581     1.411    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X43Y68         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.303     1.855    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y67         LUT1 (Prop_lut1_I0_O)        0.044     1.899 f  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     2.076    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y67         FDCE                                         f  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.850     1.798    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y67         FDCE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.185ns (27.841%)  route 0.479ns (72.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.581     1.411    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X43Y68         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.303     1.855    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y67         LUT1 (Prop_lut1_I0_O)        0.044     1.899 f  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     2.076    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y67         FDCE                                         f  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.850     1.798    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y67         FDCE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.185ns (27.841%)  route 0.479ns (72.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.581     1.411    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X43Y68         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.303     1.855    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y67         LUT1 (Prop_lut1_I0_O)        0.044     1.899 f  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     2.076    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y67         FDCE                                         f  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.850     1.798    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y67         FDCE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.185ns (27.802%)  route 0.480ns (72.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.581     1.411    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X43Y68         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.304     1.856    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.044     1.900 f  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     2.076    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y68         FDCE                                         f  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.849     1.797    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y68         FDCE                                         r  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.185ns (27.802%)  route 0.480ns (72.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.581     1.411    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X43Y68         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.304     1.856    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.044     1.900 f  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     2.076    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y68         FDCE                                         f  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.849     1.797    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y68         FDCE                                         r  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.185ns (27.802%)  route 0.480ns (72.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.581     1.411    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X43Y68         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.304     1.856    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.044     1.900 f  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     2.076    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y68         FDCE                                         f  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.849     1.797    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y68         FDCE                                         r  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.914%)  route 0.505ns (73.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.581     1.411    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X43Y68         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.304     1.856    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.901 f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.201     2.102    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y73         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.843     1.791    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y73         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.914%)  route 0.505ns (73.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.581     1.411    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X43Y68         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.304     1.856    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.901 f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.201     2.102    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y73         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.843     1.791    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y73         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.914%)  route 0.505ns (73.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.581     1.411    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X43Y68         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.304     1.856    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.901 f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.201     2.102    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y73         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.843     1.791    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y73         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.911%)  route 0.505ns (73.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.581     1.411    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X43Y68         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.303     1.855    design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.900 f  design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.202     2.102    design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y62         FDCE                                         f  design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.854     1.802    design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y62         FDCE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.811ns  (logic 4.005ns (58.801%)  route 2.806ns (41.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.676     3.715    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X26Y43         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDRE (Prop_fdre_C_Q)         0.456     4.171 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=8, routed)           2.806     6.977    led_o_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.549    10.526 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.526    led_o[0]
    N20                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.732ns  (logic 4.005ns (59.495%)  route 2.727ns (40.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.671     3.710    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X27Y35         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.456     4.166 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.727     6.893    lopt
    P20                  OBUF (Prop_obuf_I_O)         3.549    10.442 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.442    led_o[1]
    P20                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.493ns  (logic 4.055ns (62.456%)  route 2.438ns (37.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.674     3.713    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X32Y38         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.518     4.231 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.438     6.669    lopt_2
    T20                  OBUF (Prop_obuf_I_O)         3.537    10.206 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.206    led_o[3]
    T20                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.315ns  (logic 4.008ns (63.474%)  route 2.307ns (36.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       1.677     3.716    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X31Y46         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.307     6.479    lopt_1
    R19                  OBUF (Prop_obuf_I_O)         3.552    10.031 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.031    led_o[2]
    R19                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.394ns (68.313%)  route 0.647ns (31.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.565     1.395    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X31Y46         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.647     2.182    lopt_1
    R19                  OBUF (Prop_obuf_I_O)         1.253     3.435 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.435    led_o[2]
    R19                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.402ns (65.706%)  route 0.732ns (34.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.563     1.393    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X32Y38         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.164     1.557 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.732     2.289    lopt_2
    T20                  OBUF (Prop_obuf_I_O)         1.238     3.527 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.527    led_o[3]
    T20                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.391ns (62.075%)  route 0.850ns (37.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.561     1.391    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X27Y35         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.141     1.532 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.850     2.382    lopt
    P20                  OBUF (Prop_obuf_I_O)         1.250     3.631 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.631    led_o[1]
    P20                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.062ns period=8.125ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.391ns (60.603%)  route 0.904ns (39.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.244ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10362, routed)       0.565     1.395    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X26Y43         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=8, routed)           0.904     2.440    led_o_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.250     3.689 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.689    led_o[0]
    N20                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





