gpasm-2.0.0_beta2 (Nov  6 2017)_divuint.asm       2018-1-12  10:18:13          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : SinoMCU ANSI-C Compiler
                      00003 ; Version 1.1.0 (Dec 19 2017) (MINGW32)
                      00004 ; This file was generated Fri Jan 12 10:18:13 2018
                      00005 ;--------------------------------------------------------
                      00006 ; MC35 port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../../libsdcc_mc35/_divuint.c"
                      00009         list    p=7030
                      00010         radix dec
                      00011         include "7030.inc"
                      00001                 LIST
                      00002 ;mc32p7030.inc    Standard Header File, Version 1.00 by Sinomcu
                      00396                 LIST
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015 
                      00016         extern STK06
                      00017         extern STK05
                      00018         extern STK04
                      00019         extern STK03
                      00020         extern STK02
                      00021         extern STK01
                      00022         extern STK00
                      00023 ;--------------------------------------------------------
                      00024 ; global declarations
                      00025 ;--------------------------------------------------------
                      00026         global  __divuint
                      00027 
                      00028 ;--------------------------------------------------------
                      00029 ; global definitions
                      00030 ;--------------------------------------------------------
                      00031 ;--------------------------------------------------------
                      00032 ; absolute symbol definitions
                      00033 ;--------------------------------------------------------
                      00034 ;--------------------------------------------------------
                      00035 ; compiler-defined variables
                      00036 ;--------------------------------------------------------
                      00037 UDL__divuint_0  udata
0000                  00038 r0x1001 res     1
0000                  00039 r0x1000 res     1
0001                  00040 r0x1003 res     1
0001                  00041 r0x1002 res     1
0002                  00042 r0x1004 res     1
0002                  00043 r0x1005 res     1
0003                  00044 r0x1006 res     1
0003                  00045 r0x1007 res     1
0004                  00046 r0x1009 res     1
                      00047 ;--------------------------------------------------------
                      00048 ; initialized data
                      00049 ;--------------------------------------------------------
                      00050 
                      00051 ;@Allocation info for local variables in function '_divuint'
                      00052 ;@_divuint b                         Allocated to registers r0x1003 r0x1002 ;size:2
                      00053 ;@_divuint a                         Allocated to registers r0x1001 r0x1000 ;size:2
                      00054 ;@_divuint result                    Allocated to registers r0x1004 r0x1005 ;size:2
                      00055 ;@_divuint mask                      Allocated to registers r0x1006 r0x1007 ;size:2
                      00056 ;@end Allocation info for local variables in function '_divuint';
                      00057 
                      00058 ;--------------------------------------------------------
                      00059 ; overlayable items in internal ram 
                      00060 ;--------------------------------------------------------
                      00061 ;       udata_ovr
                      00062 ;--------------------------------------------------------
                      00063 ; code
                      00064 ;--------------------------------------------------------
                      00065 code__divuint   code
                      00066 ;***
                      00067 ;  pBlock Stats: dbName = C
                      00068 ;***
                      00069 ;entry:  __divuint      ;Function start
                      00070 ; 2 exit points
                      00071 ;has an exit
                      00072 ;15 compiler assigned registers:
                      00073 ;   r0x1000
                      00074 ;   STK00
                      00075 ;   r0x1001
                      00076 ;   STK01
                      00077 ;   r0x1002
                      00078 ;   STK02
                      00079 ;   r0x1003
                      00080 ;   r0x1004
                      00081 ;   r0x1005
                      00082 ;   r0x1006
                      00083 ;   r0x1007
                      00084 ;   r0x1008
                      00085 ;   r0x1009
                      00086 ;   r0x100A
                      00087 ;   r0x100B
                      00088 ;; Starting pCode block
                      00089 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:30:  _entry($12) :
                      00090 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:30:     proc __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
0000                  00091 __divuint       ;Function start
                      00092 ; 2 exit points
                      00093 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:30: iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] = recv __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00094 ;       .line   30; "../../libsdcc_mc35/_divuint.c"     _divuint (unsigned int a, unsigned int b)
0000   1F00           00095         MOVRA   r0x1000
0001   1E00           00096         MOVAR   STK00
0002   1F00           00097         MOVRA   r0x1001
                      00098 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:30: iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] = recv __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
0003   1E00           00099         MOVAR   STK01
0004   1F00           00100         MOVRA   r0x1002
0005   1E00           00101         MOVAR   STK02
0006   1F00           00102         MOVRA   r0x1003
                      00103 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:32:     iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ] := 0x0 {unsigned-int literal}
                      00104 ;       .line   32; "../../libsdcc_mc35/_divuint.c"     unsigned int result = 0;
0007   2B00           00105         CLRR    r0x1004
0008   2B00           00106         CLRR    r0x1005
                      00107 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:33:     iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] := 0x1 {unsigned-int literal}
                      00108 ;       .line   33; "../../libsdcc_mc35/_divuint.c"     unsigned int mask = 0x01;
0009   2D01           00109         MOVAI   0x01
000A   1F00           00110         MOVRA   r0x1006
000B   2B00           00111         CLRR    r0x1007
                      00112 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:36:     if iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] != 0 goto _whilecontinue_0($3)
                      00113 ;       .line   36; "../../libsdcc_mc35/_divuint.c"     if (!b) return (unsigned int)-1;
000C   1E00           00114         MOVAR   r0x1003
000D   1800           00115         ORAR    r0x1002
000E   5886           00116         JBSET   PFLAG,0
000F   8000           00117         GOTO    _00107_DS_
                      00118 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:36:     ret 0xffff {unsigned-int literal}
0010   2DFF           00119         MOVAI   0xff
0011   1F00           00120         MOVRA   STK00
0012   2DFF           00121         MOVAI   0xff
0013   8000           00122         GOTO    _00115_DS_
                      00123 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:40:  _whilecontinue_0($3) :
                      00124 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:40:     iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1008 r0x1009 r0x100A r0x100B ] = (unsigned-long-int register)iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ]
0014                  00125 _00107_DS_
                      00126 ;       .line   40; "../../libsdcc_mc35/_divuint.c"     while (!(b & (1UL << (8*sizeof(unsigned int)-1)))) {
0014   1E00           00127         MOVAR   r0x1003
                      00128 ;;1     MOVRA   r0x1008
0015   1E00           00129         MOVAR   r0x1002
0016   1F00           00130         MOVRA   r0x1009
                      00131 ;;1     CLRR    r0x100A
                      00132 ;;1     CLRR    r0x100B
                      00133 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:40:     iTemp5 [k11 lr12:13 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1008 r0x1009 r0x100A r0x100B ] & 0x8000 {unsigned-long-int literal}
0017   5700           00134         JBCLR   r0x1009,7
0018   8000           00135         GOTO    _00112_DS_
                      00136 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:40:     if iTemp5 [k11 lr12:13 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} != 0 goto _whilecontinue_1($8)
                      00137 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:41:     iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] = iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] << 0x1 {const-unsigned-char literal}
                      00138 ;       .line   41; "../../libsdcc_mc35/_divuint.c"     b <<= 1;
0019   4286           00139         BCLR    PFLAG,2
001A   0B00           00140         RLR     r0x1003
001B   0B00           00141         RLR     r0x1002
                      00142 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:42:     iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] = iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] << 0x1 {const-unsigned-char literal}
                      00143 ;       .line   42; "../../libsdcc_mc35/_divuint.c"     mask <<= 1;
001C   4286           00144         BCLR    PFLAG,2
001D   0B00           00145         RLR     r0x1006
001E   0B00           00146         RLR     r0x1007
                      00147 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:42:      goto _whilecontinue_0($3)
001F   8000           00148         GOTO    _00107_DS_
                      00149 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:47:  _whilecontinue_1($8) :
                      00150 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:47:     if iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] == 0 goto _whilebreak_1($10)
0020                  00151 _00112_DS_
                      00152 ;       .line   47; "../../libsdcc_mc35/_divuint.c"     while (mask) {
0020   1E00           00153         MOVAR   r0x1006
0021   1800           00154         ORAR    r0x1007
0022   5086           00155         JBCLR   PFLAG,0
0023   8000           00156         GOTO    _00114_DS_
                      00157 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:48:     iTemp8 [k14 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] < iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ]
                      00158 ;       .line   48; "../../libsdcc_mc35/_divuint.c"     if (a >= b) {
0024   1E00           00159         MOVAR   r0x1002
0025   2C00           00160         XCH     r0x1000
0026   2300           00161         ASUBRA  r0x1000
0027   2C00           00162         XCH     r0x1000
0028   5886           00163         JBSET   PFLAG,0
0029   8000           00164         GOTO    _00129_DS_
002A   1E00           00165         MOVAR   r0x1003
002B   2C00           00166         XCH     r0x1001
002C   2300           00167         ASUBRA  r0x1001
002D   2C00           00168         XCH     r0x1001
002E                  00169 _00129_DS_
002E   5A86           00170         JBSET   PFLAG,2
002F   8000           00171         GOTO    _00111_DS_
                      00172 ;;genSkipc:3223: created from rifx:00DE608C
                      00173 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:48:     if iTemp8 [k14 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} != 0 goto _iffalse_1($7)
                      00174 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:49:     iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ] = iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ] + iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ]
                      00175 ;       .line   49; "../../libsdcc_mc35/_divuint.c"     result += mask;
0030   1E00           00176         MOVAR   r0x1006
0031   1300           00177         ADDRA   r0x1004
0032   1E00           00178         MOVAR   r0x1007
0033   5286           00179         JBCLR   PFLAG,2
0034   1500           00180         JZAR    r0x1007
0035   1300           00181         ADDRA   r0x1005
                      00182 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:50:     iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] = iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] - iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ]
                      00183 ;       .line   50; "../../libsdcc_mc35/_divuint.c"     a -= b;
0036   1E00           00184         MOVAR   r0x1003
0037   2C00           00185         XCH     r0x1001
0038   2200           00186         ASUBAR  r0x1001
0039   2C00           00187         XCH     r0x1001
003A   1E00           00188         MOVAR   r0x1002
003B   2C00           00189         XCH     r0x1000
003C   5A86           00190         JBSET   PFLAG,2
003D   1600           00191         JZR     r0x1000
003E   2200           00192         ASUBAR  r0x1000
003F   2C00           00193         XCH     r0x1000
                      00194 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:50:  _iffalse_1($7) :
                      00195 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:52:     iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] = iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] >> 0x1 {const-unsigned-char literal}
                      00196 ;;shiftRight_Left2ResultLit:5270: shCount=1, size=2, sign=0, same=1, offr=0
0040                  00197 _00111_DS_
                      00198 ;       .line   52; "../../libsdcc_mc35/_divuint.c"     b >>= 1;
0040   4286           00199         BCLR    PFLAG,2
0041   0900           00200         RRR     r0x1002
0042   0900           00201         RRR     r0x1003
                      00202 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:53:     iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] = iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] >> 0x1 {const-unsigned-char literal}
                      00203 ;;shiftRight_Left2ResultLit:5270: shCount=1, size=2, sign=0, same=1, offr=0
                      00204 ;       .line   53; "../../libsdcc_mc35/_divuint.c"     mask >>= 1;
0043   4286           00205         BCLR    PFLAG,2
0044   0900           00206         RRR     r0x1007
0045   0900           00207         RRR     r0x1006
                      00208 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:53:      goto _whilecontinue_1($8)
0046   8000           00209         GOTO    _00112_DS_
                      00210 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:53:  _whilebreak_1($10) :
                      00211 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:56:     ret iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ]
0047                  00212 _00114_DS_
                      00213 ;       .line   56; "../../libsdcc_mc35/_divuint.c"     return result;
0047   1E00           00214         MOVAR   r0x1004
0048   1F00           00215         MOVRA   STK00
0049   1E00           00216         MOVAR   r0x1005
                      00217 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:56:  _return($11) :
                      00218 ;;[ICODE] ../../libsdcc_mc35/_divuint.c:56:     eproc __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
004A                  00219 _00115_DS_
004A   0E00           00220         RETURN  
                      00221 ; exit point of __divuint
                      00222 
                      00223 
                      00224 ;       code size estimation:
                      00225 ;          75+    0 =    75 instructions (  150 byte)
                      00226 
                      00227         end
gpasm-2.0.0_beta2 (Nov  6 2017)_divuint.asm       2018-1-12  10:18:13          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

ADCHS0                            00000000
ADCHS1                            00000001
ADCHS2                            00000002
ADCKS0                            00000004
ADCKS1                            00000006
ADCR                              000000B1
ADEOC                             00000005
ADIE                              00000007
ADIF                              00000007
ADON                              00000007
ADR0                              00000000
ADR1                              00000001
ADR10                             00000006
ADR11                             00000007
ADR2                              00000002
ADR3                              00000003
ADR4                              00000000
ADR5                              00000001
ADR6                              00000002
ADR7                              00000003
ADR8                              00000004
ADR9                              00000005
ADRH                              000000B2
ADRL                              000000B3
ADST                              00000006
ANSEL                             000000AE
BUZ0OE                            00000001
BUZ1OE                            00000001
C                                 00000002
CLKS                              00000002
CPUM0                             00000003
CPUM1                             00000004
DC                                00000001
FSR0                              00000083
FSR00                             00000000
FSR01                             00000001
FSR02                             00000002
FSR03                             00000003
FSR04                             00000004
FSR05                             00000005
FSR06                             00000006
FSR07                             00000007
FSR1                              00000084
FSR10                             00000000
FSR11                             00000001
FSR12                             00000002
FSR13                             00000003
FSR14                             00000004
FSR15                             00000005
FSR16                             00000006
FSR17                             00000007
GCHS                              00000004
GIE                               00000007
HIBYTE                            00000082
HIBYTE0                           00000000
HIBYTE1                           00000001
HIBYTE2                           00000002
HIBYTE3                           00000003
HIBYTE4                           00000004
HIBYTE5                           00000005
HIBYTE6                           00000006
HIBYTE7                           00000007
HOFF                              00000001
INDF                              000000E7
INDF0                             00000000
INDF1                             00000001
INDF2                             00000002
INDF3                             00000003
INDF4                             00000004
INDF5                             00000005
INDF6                             00000006
INDF7                             00000007
INT0IE                            00000000
INT0IF                            00000000
INT1IE                            00000001
INT1IF                            00000001
INTE                              000000C9
INTF                              000000C8
IOP0                              000000D0
IOP4                              000000D4
IOP5                              000000D5
LVD24                             00000004
LVD36                             00000005
MINT00                            00000003
MINT01                            00000004
NPD                               00000006
NT0                               00000007
OEP0                              000000B8
OEP4                              000000C4
OEP5                              000000C5
OSCM                              000000CA
P00D                              00000000
P00OE                             00000000
P00PU                             00000000
P01D                              00000001
P01OE                             00000001
P01PU                             00000001
P02D                              00000002
P02OE                             00000002
P02PU                             00000002
P03D                              00000003
P03OE                             00000003
P03PU                             00000003
P04D                              00000004
P40ANS                            00000000
P40D                              00000000
P40OE                             00000000
P40PU                             00000000
P41ANS                            00000001
P41D                              00000001
P41OE                             00000001
P41PU                             00000001
P42ANS                            00000002
P42D                              00000002
P42OE                             00000002
P42PU                             00000002
P43ANS                            00000003
P43D                              00000003
P43OE                             00000003
P43PU                             00000003
P44ANS                            00000004
P44D                              00000004
P44OE                             00000004
P44PU                             00000004
P53D                              00000003
P53OE                             00000003
P53PU                             00000003
P54D                              00000004
P54OE                             00000004
P54PU                             00000004
PC0                               00000000
PC1                               00000001
PC2                               00000002
PC3                               00000003
PC4                               00000004
PC5                               00000005
PC6                               00000006
PC7                               00000007
PC8                               00000000
PC9                               00000001
PCH                               000000CF
PCL                               000000CE
PEDGE                             000000BF
PFLAG                             00000086
PUP0                              000000E0
PUP4                              000000E4
PUP5                              000000E5
PWM0OE                            00000000
PWM1OE                            00000000
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
STK0H                             000000FF
STK0L                             000000FE
STK1H                             000000FD
STK1L                             000000FC
STK2H                             000000FB
STK2L                             000000FA
STK3H                             000000F9
STK3L                             000000F8
STKP                              000000DF
STKP0                             00000000
STKP1                             00000001
STKP2                             00000002
T0ALOAD                           00000002
T0C                               000000DB
T0C0                              00000000
T0C1                              00000001
T0C2                              00000002
T0C3                              00000003
T0C4                              00000004
T0C5                              00000005
T0C6                              00000006
T0C7                              00000007
T0CR                              000000DA
T0D                               000000CD
T0D0                              00000000
T0D1                              00000001
T0D2                              00000002
T0D3                              00000003
T0D4                              00000004
T0D5                              00000005
T0D6                              00000006
T0D7                              00000007
T0GE                              00000001
T0IE                              00000005
T0IF                              00000005
T0PR0                             00000004
T0PR1                             00000005
T0PR2                             00000006
T0PTS                             00000003
T0PTSX                            00000002
T1ALOAD                           00000002
T1C                               000000DD
T1C0                              00000000
T1C1                              00000001
T1C2                              00000002
T1C3                              00000003
T1C4                              00000004
T1C5                              00000005
T1C6                              00000006
T1C7                              00000007
T1CR                              000000DC
T1D                               000000DE
T1D0                              00000000
T1D1                              00000001
T1D2                              00000002
T1D3                              00000003
T1D4                              00000004
T1D5                              00000005
T1D6                              00000006
T1D7                              00000007
T1IE                              00000006
T1IF                              00000006
T1PR0                             00000004
T1PR1                             00000005
T1PR2                             00000006
T1PTS                             00000003
T1PTSX                            00000003
TC0EN                             00000007
TC1EN                             00000007
TXCR                              000000D8
VREF                              000000AF
VREFS                             00000007
VRS0                              00000000
VRS1                              00000001
WDTR                              000000CC
WDTR0                             00000000
WDTR1                             00000001
WDTR2                             00000002
WDTR3                             00000003
WDTR4                             00000004
WDTR5                             00000005
WDTR6                             00000006
WDTR7                             00000007
Z                                 00000000
_00107_DS_                        00000014
_00111_DS_                        00000040
_00112_DS_                        00000020
_00114_DS_                        00000047
_00115_DS_                        0000004A
_00129_DS_                        0000002E
_CONFIG0                          00008000
_CONFIG1                          00008001
__32P7030                         00000001
__divuint                         00000000
r0x1000                           00000001
r0x1001                           00000000
r0x1002                           00000003
r0x1003                           00000002
r0x1004                           00000004
r0x1005                           00000005
r0x1006                           00000006
r0x1007                           00000007
r0x1009                           00000008

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

