#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fced0f38610 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7fced0f54380_0 .var "Clk", 0 0;
v0x7fced0f54510_0 .var "Reset", 0 0;
v0x7fced0f545a0_0 .var "Start", 0 0;
v0x7fced0f54630_0 .var/i "counter", 31 0;
v0x7fced0f546c0_0 .var/i "flush", 31 0;
v0x7fced0f54750_0 .var/i "i", 31 0;
v0x7fced0f547e0_0 .var/i "outfile", 31 0;
v0x7fced0f54880_0 .var/i "stall", 31 0;
S_0x7fced0f2db00 .scope module, "CPU" "CPU" 2 13, 3 1 0, S_0x7fced0f38610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v0x7fced0f53580_0 .net "PCIn", 31 0, v0x7fced0f4a410_0;  1 drivers
v0x7fced0f53630_0 .net "RDdataIn", 31 0, v0x7fced0f52370_0;  1 drivers
v0x7fced0f53750_0 .net "RSdataOut", 31 0, v0x7fced0f53040_0;  1 drivers
v0x7fced0f537e0_0 .net "RTdataOut", 31 0, v0x7fced0f531f0_0;  1 drivers
v0x7fced0f53870_0 .net *"_s10", 5 0, L_0x7fced0f554a0;  1 drivers
v0x7fced0f53940_0 .net *"_s11", 3 0, L_0x7fced0f55560;  1 drivers
v0x7fced0f539e0_0 .net *"_s14", 6 0, L_0x7fced0f557e0;  1 drivers
v0x7fced0f53a90_0 .net *"_s15", 6 0, L_0x7fced0f55880;  1 drivers
v0x7fced0f53b40_0 .net *"_s17", 2 0, L_0x7fced0f55960;  1 drivers
v0x7fced0f53c50_0 .net *"_s18", 2 0, L_0x7fced0f55a80;  1 drivers
L_0x10f374050 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fced0f53d00_0 .net/2u *"_s6", 19 0, L_0x10f374050;  1 drivers
v0x7fced0f53db0_0 .net *"_s8", 0 0, L_0x7fced0f55210;  1 drivers
v0x7fced0f53e60_0 .net *"_s9", 0 0, L_0x7fced0f55300;  1 drivers
v0x7fced0f53f10_0 .net "clk_i", 0 0, v0x7fced0f54380_0;  1 drivers
v0x7fced0f53fa0_0 .net "instr", 31 0, L_0x7fced0f54c60;  1 drivers
v0x7fced0f54040_0 .net "instr_addr", 31 0, v0x7fced0f52920_0;  1 drivers
v0x7fced0f54160_0 .net "rst_i", 0 0, v0x7fced0f54510_0;  1 drivers
v0x7fced0f542f0_0 .net "start_i", 0 0, v0x7fced0f545a0_0;  1 drivers
LS_0x7fced0f55600_0_0 .concat [ 4 6 1 1], L_0x7fced0f55560, L_0x7fced0f554a0, L_0x7fced0f55300, L_0x7fced0f55210;
LS_0x7fced0f55600_0_4 .concat [ 20 0 0 0], L_0x10f374050;
L_0x7fced0f55600 .concat [ 12 20 0 0], LS_0x7fced0f55600_0_0, LS_0x7fced0f55600_0_4;
L_0x7fced0f55880 .concat [ 7 0 0 0], L_0x7fced0f557e0;
L_0x7fced0f55a80 .concat [ 3 0 0 0], L_0x7fced0f55960;
L_0x7fced0f55b20 .concat [ 3 7 0 0], L_0x7fced0f55a80, L_0x7fced0f55880;
S_0x7fced0f2c040 .scope module, "ALU" "ALU" 3 169, 4 1 0, S_0x7fced0f2db00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALU_Control_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
v0x7fced0f20000_0 .net "ALU_Control_i", 3 0, v0x7fced0f49db0_0;  1 drivers
o0x10f342038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fced0f49800_0 .net "Zero_o", 0 0, o0x10f342038;  0 drivers
v0x7fced0f498a0_0 .net "data1_i", 31 0, v0x7fced0f51780_0;  1 drivers
v0x7fced0f49960_0 .net "data2_i", 31 0, v0x7fced0f51e20_0;  1 drivers
v0x7fced0f49a10_0 .var "data_o", 31 0;
E_0x7fced0f38df0 .event edge, v0x7fced0f20000_0, v0x7fced0f49960_0, v0x7fced0f498a0_0;
S_0x7fced0f49b80 .scope module, "ALU_Control" "ALU_Control" 3 163, 5 1 0, S_0x7fced0f2db00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "EX_signal_i"
    .port_info 1 /INPUT 10 "func"
    .port_info 2 /OUTPUT 4 "ALUCtrl_o"
v0x7fced0f49db0_0 .var "ALUCtrl_o", 3 0;
v0x7fced0f49e70_0 .net "EX_signal_i", 1 0, v0x7fced0f4dd20_0;  1 drivers
v0x7fced0f49f10_0 .net "func", 9 0, L_0x7fced0f55b20;  1 drivers
E_0x7fced0f49d80 .event edge, v0x7fced0f49f10_0, v0x7fced0f49e70_0;
S_0x7fced0f4a020 .scope module, "Add_PC" "Adder" 3 18, 6 1 0, S_0x7fced0f2db00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /INPUT 1 "stall_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fced0f4a2a0_0 .net "data1_in", 31 0, v0x7fced0f52920_0;  alias, 1 drivers
v0x7fced0f4a360_0 .net "data2_in", 31 0, v0x7fced0f4c3f0_0;  1 drivers
v0x7fced0f4a410_0 .var "data_o", 31 0;
v0x7fced0f4a4d0_0 .net "stall_i", 0 0, v0x7fced0f4d750_0;  1 drivers
E_0x7fced0f4a250 .event edge, v0x7fced0f4a4d0_0, v0x7fced0f4a360_0, v0x7fced0f4a2a0_0;
S_0x7fced0f4a5d0 .scope module, "Control" "Control" 3 71, 7 1 0, S_0x7fced0f2db00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst_i"
    .port_info 1 /OUTPUT 2 "EX_signal_o"
    .port_info 2 /OUTPUT 3 "MEM_signal_o"
    .port_info 3 /OUTPUT 2 "WB_signal_o"
v0x7fced0f4a830_0 .var "EX_signal_o", 1 0;
v0x7fced0f4a8f0_0 .var "MEM_signal_o", 2 0;
v0x7fced0f4a9a0_0 .var "WB_signal_o", 1 0;
v0x7fced0f4aa60_0 .net "inst_i", 31 0, v0x7fced0f4edb0_0;  1 drivers
E_0x7fced0f4a7e0 .event edge, v0x7fced0f4aa60_0;
S_0x7fced0f4ab70 .scope module, "Data_Memory" "Data_Memory" 3 204, 8 1 0, S_0x7fced0f2db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "data_i"
    .port_info 3 /INPUT 3 "MEM_signal_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fced0f4ae80_0 .net "MEM_signal_i", 2 0, v0x7fced0f4b860_0;  1 drivers
v0x7fced0f4af40_0 .net "addr_i", 31 0, v0x7fced0f4b720_0;  1 drivers
v0x7fced0f4afe0_0 .net "clk_i", 0 0, v0x7fced0f54380_0;  alias, 1 drivers
v0x7fced0f4b090_0 .net "data_i", 31 0, v0x7fced0f4b9f0_0;  1 drivers
v0x7fced0f4b130_0 .var "data_o", 31 0;
v0x7fced0f4b220 .array "memory", 0 31, 7 0;
E_0x7fced0f4ae10 .event negedge, v0x7fced0f4afe0_0;
E_0x7fced0f4ae40 .event posedge, v0x7fced0f4afe0_0;
S_0x7fced0f4b340 .scope module, "EX_MEM_Reg" "EX_MEM_Reg" 3 188, 9 1 0, S_0x7fced0f2db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "inst_i"
    .port_info 2 /INPUT 3 "MEM_signal_i"
    .port_info 3 /INPUT 2 "WB_signal_i"
    .port_info 4 /INPUT 32 "ALUResult_i"
    .port_info 5 /INPUT 32 "RTdata_i"
    .port_info 6 /OUTPUT 32 "inst_o"
    .port_info 7 /OUTPUT 3 "MEM_signal_o"
    .port_info 8 /OUTPUT 2 "WB_signal_o"
    .port_info 9 /OUTPUT 32 "ALUResult_o"
    .port_info 10 /OUTPUT 32 "RTdata_o"
    .port_info 11 /NODIR 0 ""
v0x7fced0f4b670_0 .net "ALUResult_i", 31 0, v0x7fced0f49a10_0;  1 drivers
v0x7fced0f4b720_0 .var "ALUResult_o", 31 0;
v0x7fced0f4b7b0_0 .net "MEM_signal_i", 2 0, v0x7fced0f4dff0_0;  1 drivers
v0x7fced0f4b860_0 .var "MEM_signal_o", 2 0;
v0x7fced0f4b910_0 .net "RTdata_i", 31 0, v0x7fced0f51090_0;  1 drivers
v0x7fced0f4b9f0_0 .var "RTdata_o", 31 0;
v0x7fced0f4ba90_0 .net "WB_signal_i", 1 0, v0x7fced0f4e500_0;  1 drivers
v0x7fced0f4bb30_0 .var "WB_signal_o", 1 0;
v0x7fced0f4bbe0_0 .net "clk_i", 0 0, v0x7fced0f54380_0;  alias, 1 drivers
v0x7fced0f4bd10_0 .net "inst_i", 31 0, v0x7fced0f4e710_0;  1 drivers
v0x7fced0f4bda0_0 .var "inst_o", 31 0;
L_0x7fced0f55dd0 .part v0x7fced0f4bda0_0, 7, 5;
S_0x7fced0f4bf30 .scope module, "Flush_Unit" "Flush_Unit" 3 116, 10 5 0, S_0x7fced0f2db00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "EX_signal_i"
    .port_info 1 /INPUT 32 "Imm_i"
    .port_info 2 /INPUT 32 "RSdata_i"
    .port_info 3 /INPUT 32 "RTdata_i"
    .port_info 4 /OUTPUT 1 "If_flush_o"
    .port_info 5 /OUTPUT 32 "Imm_o"
v0x7fced0f4c200_0 .net "EX_signal_i", 1 0, v0x7fced0f4a830_0;  1 drivers
v0x7fced0f4c2d0_0 .var "If_flush_o", 0 0;
v0x7fced0f4c360_0 .net "Imm_i", 31 0, L_0x7fced0f55600;  1 drivers
v0x7fced0f4c3f0_0 .var "Imm_o", 31 0;
v0x7fced0f4c480_0 .net "RSdata_i", 31 0, v0x7fced0f53040_0;  alias, 1 drivers
v0x7fced0f4c560_0 .net "RTdata_i", 31 0, v0x7fced0f531f0_0;  alias, 1 drivers
v0x7fced0f4c610_0 .var/i "i", 31 0;
v0x7fced0f4c6c0_0 .var "tmp", 31 0;
E_0x7fced0f4c1a0 .event edge, v0x7fced0f4c560_0, v0x7fced0f4c480_0, v0x7fced0f4a830_0;
S_0x7fced0f4c800 .scope module, "FowardUnit" "FowardUnit" 3 177, 11 1 0, S_0x7fced0f2db00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_EX_RS_i"
    .port_info 1 /INPUT 5 "ID_EX_RT_i"
    .port_info 2 /INPUT 5 "EX_MEM_RD_i"
    .port_info 3 /INPUT 2 "EX_MEM_RegWrite_i"
    .port_info 4 /INPUT 5 "MEM_WB_RD_i"
    .port_info 5 /INPUT 2 "MEM_WB_RegWrite_i"
    .port_info 6 /OUTPUT 2 "forwardA_o"
    .port_info 7 /OUTPUT 2 "forwardB_o"
v0x7fced0f4cb40_0 .net "EX_MEM_RD_i", 4 0, L_0x7fced0f55dd0;  1 drivers
v0x7fced0f4cbf0_0 .net "EX_MEM_RegWrite_i", 1 0, v0x7fced0f4bb30_0;  1 drivers
v0x7fced0f4ccb0_0 .net "ID_EX_RS_i", 4 0, L_0x7fced0f55c60;  1 drivers
v0x7fced0f4cd60_0 .net "ID_EX_RT_i", 4 0, L_0x7fced0f55d00;  1 drivers
v0x7fced0f4ce10_0 .net "MEM_WB_RD_i", 4 0, L_0x7fced0f55eb0;  1 drivers
v0x7fced0f4cf00_0 .net "MEM_WB_RegWrite_i", 1 0, v0x7fced0f4fed0_0;  1 drivers
v0x7fced0f4cfb0_0 .var "forwardA_o", 1 0;
v0x7fced0f4d060_0 .var "forwardB_o", 1 0;
E_0x7fced0f4c0e0/0 .event edge, v0x7fced0f4cd60_0, v0x7fced0f4ce10_0, v0x7fced0f4cf00_0, v0x7fced0f4cb40_0;
E_0x7fced0f4c0e0/1 .event edge, v0x7fced0f4bb30_0;
E_0x7fced0f4c0e0 .event/or E_0x7fced0f4c0e0/0, E_0x7fced0f4c0e0/1;
E_0x7fced0f4cae0/0 .event edge, v0x7fced0f4ccb0_0, v0x7fced0f4ce10_0, v0x7fced0f4cf00_0, v0x7fced0f4cb40_0;
E_0x7fced0f4cae0/1 .event edge, v0x7fced0f4bb30_0;
E_0x7fced0f4cae0 .event/or E_0x7fced0f4cae0/0, E_0x7fced0f4cae0/1;
S_0x7fced0f4d1d0 .scope module, "HazzardDetectUnit" "HazzardDetectUnit" 3 97, 12 1 0, S_0x7fced0f2db00;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "MEM_signal_i"
    .port_info 1 /INPUT 5 "RS_addr_i"
    .port_info 2 /INPUT 5 "RT_addr_i"
    .port_info 3 /INPUT 5 "RD_addr_i"
    .port_info 4 /OUTPUT 1 "stall_o"
v0x7fced0f4d4b0_0 .net "MEM_signal_i", 2 0, v0x7fced0f4dff0_0;  alias, 1 drivers
v0x7fced0f4d580_0 .net "RD_addr_i", 4 0, L_0x7fced0f550f0;  1 drivers
v0x7fced0f4d610_0 .net "RS_addr_i", 4 0, L_0x7fced0f54f70;  1 drivers
v0x7fced0f4d6a0_0 .net "RT_addr_i", 4 0, L_0x7fced0f55030;  1 drivers
v0x7fced0f4d750_0 .var "stall_o", 0 0;
E_0x7fced0f4d480 .event edge, v0x7fced0f4d580_0, v0x7fced0f4d6a0_0, v0x7fced0f4d610_0, v0x7fced0f4b7b0_0;
S_0x7fced0f4d890 .scope module, "ID_EX_Reg" "ID_EX_Reg" 3 78, 13 1 0, S_0x7fced0f2db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "inst_i"
    .port_info 2 /INPUT 32 "RSdata_i"
    .port_info 3 /INPUT 32 "RTdata_i"
    .port_info 4 /INPUT 2 "EX_signal_i"
    .port_info 5 /INPUT 3 "MEM_signal_i"
    .port_info 6 /INPUT 2 "WB_signal_i"
    .port_info 7 /OUTPUT 32 "RS2Data_o"
    .port_info 8 /OUTPUT 2 "EX_signal_o"
    .port_info 9 /OUTPUT 3 "MEM_signal_o"
    .port_info 10 /OUTPUT 2 "WB_signal_o"
    .port_info 11 /OUTPUT 32 "inst_o"
    .port_info 12 /OUTPUT 32 "RSdata_o"
    .port_info 13 /OUTPUT 32 "RTdata_o"
    .port_info 14 /OUTPUT 32 "ImmData_o"
    .port_info 15 /OUTPUT 1 "Immsig_o"
    .port_info 16 /NODIR 0 ""
v0x7fced0f4dc60_0 .net "EX_signal_i", 1 0, v0x7fced0f50650_0;  1 drivers
v0x7fced0f4dd20_0 .var "EX_signal_o", 1 0;
v0x7fced0f4ddc0_0 .var "ImmData_o", 31 0;
v0x7fced0f4de70_0 .var "Immsig_o", 0 0;
v0x7fced0f4df00_0 .net "MEM_signal_i", 2 0, v0x7fced0f507c0_0;  1 drivers
v0x7fced0f4dff0_0 .var "MEM_signal_o", 2 0;
v0x7fced0f4e0d0_0 .var "RS2Data_o", 31 0;
v0x7fced0f4e160_0 .net "RSdata_i", 31 0, v0x7fced0f53040_0;  alias, 1 drivers
v0x7fced0f4e200_0 .var "RSdata_o", 31 0;
v0x7fced0f4e320_0 .net "RTdata_i", 31 0, v0x7fced0f531f0_0;  alias, 1 drivers
v0x7fced0f4e3e0_0 .var "RTdata_o", 31 0;
v0x7fced0f4e470_0 .net "WB_signal_i", 1 0, v0x7fced0f50940_0;  1 drivers
v0x7fced0f4e500_0 .var "WB_signal_o", 1 0;
v0x7fced0f4e5b0_0 .net "clk_i", 0 0, v0x7fced0f54380_0;  alias, 1 drivers
v0x7fced0f4e680_0 .net "inst_i", 31 0, v0x7fced0f4edb0_0;  alias, 1 drivers
v0x7fced0f4e710_0 .var "inst_o", 31 0;
L_0x7fced0f550f0 .part v0x7fced0f4e710_0, 7, 5;
L_0x7fced0f557e0 .part v0x7fced0f4e710_0, 25, 7;
L_0x7fced0f55960 .part v0x7fced0f4e710_0, 12, 3;
L_0x7fced0f55c60 .part v0x7fced0f4e710_0, 15, 5;
L_0x7fced0f55d00 .part v0x7fced0f4e710_0, 20, 5;
S_0x7fced0f4e930 .scope module, "IF_ID_Reg" "IF_ID_Reg" 3 48, 14 1 0, S_0x7fced0f2db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "inst_i"
    .port_info 2 /INPUT 32 "pc_i"
    .port_info 3 /INPUT 1 "stall_i"
    .port_info 4 /INPUT 1 "flush_i"
    .port_info 5 /OUTPUT 32 "inst_o"
    .port_info 6 /OUTPUT 32 "pc_o"
    .port_info 7 /NODIR 0 ""
v0x7fced0f4ebe0_0 .net "clk_i", 0 0, v0x7fced0f54380_0;  alias, 1 drivers
v0x7fced0f4ec80_0 .net "flush_i", 0 0, v0x7fced0f4c2d0_0;  1 drivers
v0x7fced0f4ed20_0 .net "inst_i", 31 0, L_0x7fced0f54c60;  alias, 1 drivers
v0x7fced0f4edb0_0 .var "inst_o", 31 0;
v0x7fced0f4ee40_0 .net "pc_i", 31 0, v0x7fced0f52920_0;  alias, 1 drivers
v0x7fced0f4ef10_0 .var "pc_o", 31 0;
v0x7fced0f4efa0_0 .net "stall_i", 0 0, v0x7fced0f4d750_0;  alias, 1 drivers
L_0x7fced0f54d10 .part v0x7fced0f4edb0_0, 15, 5;
L_0x7fced0f54db0 .part v0x7fced0f4edb0_0, 20, 5;
L_0x7fced0f54f70 .part v0x7fced0f4edb0_0, 15, 5;
L_0x7fced0f55030 .part v0x7fced0f4edb0_0, 20, 5;
L_0x7fced0f55210 .part v0x7fced0f4edb0_0, 31, 1;
L_0x7fced0f55300 .part v0x7fced0f4edb0_0, 7, 1;
L_0x7fced0f554a0 .part v0x7fced0f4edb0_0, 25, 6;
L_0x7fced0f55560 .part v0x7fced0f4edb0_0, 8, 4;
S_0x7fced0f4f120 .scope module, "Instruction_Memory" "Instruction_Memory" 3 43, 15 1 0, S_0x7fced0f2db00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7fced0f54c60 .functor BUFZ 32, L_0x7fced0f54930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fced0f4f300_0 .net *"_s0", 31 0, L_0x7fced0f54930;  1 drivers
v0x7fced0f4f3b0_0 .net *"_s2", 31 0, L_0x7fced0f54ae0;  1 drivers
v0x7fced0f4f450_0 .net *"_s4", 29 0, L_0x7fced0f54a00;  1 drivers
L_0x10f374008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fced0f4f4e0_0 .net *"_s6", 1 0, L_0x10f374008;  1 drivers
v0x7fced0f4f590_0 .net "addr_i", 31 0, v0x7fced0f52920_0;  alias, 1 drivers
v0x7fced0f4f6b0_0 .net "instr_o", 31 0, L_0x7fced0f54c60;  alias, 1 drivers
v0x7fced0f4f740 .array "memory", 255 0, 31 0;
L_0x7fced0f54930 .array/port v0x7fced0f4f740, L_0x7fced0f54ae0;
L_0x7fced0f54a00 .part v0x7fced0f52920_0, 2, 30;
L_0x7fced0f54ae0 .concat [ 30 2 0 0], L_0x7fced0f54a00, L_0x10f374008;
S_0x7fced0f4f7f0 .scope module, "MEM_WB_Reg" "MEM_WB_Reg" 3 212, 16 1 0, S_0x7fced0f2db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "inst_i"
    .port_info 2 /INPUT 2 "WB_signal_i"
    .port_info 3 /INPUT 32 "MEMdata_i"
    .port_info 4 /INPUT 32 "ALUResult_i"
    .port_info 5 /OUTPUT 32 "inst_o"
    .port_info 6 /OUTPUT 2 "WB_signal_o"
    .port_info 7 /OUTPUT 32 "MEMdata_o"
    .port_info 8 /OUTPUT 32 "ALUResult_o"
v0x7fced0f4fad0_0 .net "ALUResult_i", 31 0, v0x7fced0f4b720_0;  alias, 1 drivers
v0x7fced0f4fbb0_0 .var "ALUResult_o", 31 0;
v0x7fced0f4fc50_0 .net "MEMdata_i", 31 0, v0x7fced0f4b130_0;  1 drivers
v0x7fced0f4fd20_0 .var "MEMdata_o", 31 0;
v0x7fced0f4fdb0_0 .net "WB_signal_i", 1 0, v0x7fced0f4bb30_0;  alias, 1 drivers
v0x7fced0f4fed0_0 .var "WB_signal_o", 1 0;
v0x7fced0f4ff60_0 .net "clk_i", 0 0, v0x7fced0f54380_0;  alias, 1 drivers
v0x7fced0f50070_0 .net "inst_i", 31 0, v0x7fced0f4bda0_0;  1 drivers
v0x7fced0f50120_0 .var "inst_o", 31 0;
L_0x7fced0f54ed0 .part v0x7fced0f50120_0, 7, 5;
L_0x7fced0f55eb0 .part v0x7fced0f50120_0, 7, 5;
L_0x7fced0f55f90 .part v0x7fced0f4fed0_0, 0, 1;
S_0x7fced0f502d0 .scope module, "MUX_Control" "MUX8" 3 105, 17 1 0, S_0x7fced0f2db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "stall_select_i"
    .port_info 1 /INPUT 1 "flush_select_i"
    .port_info 2 /INPUT 2 "EX_signal_i"
    .port_info 3 /INPUT 3 "MEM_signal_i"
    .port_info 4 /INPUT 2 "WB_signal_i"
    .port_info 5 /OUTPUT 2 "EX_signal_o"
    .port_info 6 /OUTPUT 3 "MEM_signal_o"
    .port_info 7 /OUTPUT 2 "WB_signal_o"
v0x7fced0f50560_0 .net "EX_signal_i", 1 0, v0x7fced0f4a830_0;  alias, 1 drivers
v0x7fced0f50650_0 .var "EX_signal_o", 1 0;
v0x7fced0f506f0_0 .net "MEM_signal_i", 2 0, v0x7fced0f4a8f0_0;  1 drivers
v0x7fced0f507c0_0 .var "MEM_signal_o", 2 0;
v0x7fced0f50870_0 .net "WB_signal_i", 1 0, v0x7fced0f4a9a0_0;  1 drivers
v0x7fced0f50940_0 .var "WB_signal_o", 1 0;
v0x7fced0f509f0_0 .net "flush_select_i", 0 0, v0x7fced0f4c2d0_0;  alias, 1 drivers
v0x7fced0f50ac0_0 .net "stall_select_i", 0 0, v0x7fced0f4d750_0;  alias, 1 drivers
E_0x7fced0f504f0/0 .event edge, v0x7fced0f4c2d0_0, v0x7fced0f4a9a0_0, v0x7fced0f4a8f0_0, v0x7fced0f4a830_0;
E_0x7fced0f504f0/1 .event edge, v0x7fced0f4a4d0_0;
E_0x7fced0f504f0 .event/or E_0x7fced0f504f0/0, E_0x7fced0f504f0/1;
S_0x7fced0f50bf0 .scope module, "MUX_R2Src" "EX_MUX" 3 152, 18 1 0, S_0x7fced0f2db00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataOrigin_i"
    .port_info 1 /INPUT 32 "dataEx_i"
    .port_info 2 /INPUT 32 "dataMem_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fced0f50ea0_0 .net "dataEx_i", 31 0, v0x7fced0f4b720_0;  alias, 1 drivers
v0x7fced0f50f40_0 .net "dataMem_i", 31 0, v0x7fced0f52370_0;  alias, 1 drivers
v0x7fced0f50fe0_0 .net "dataOrigin_i", 31 0, v0x7fced0f4e0d0_0;  1 drivers
v0x7fced0f51090_0 .var "data_o", 31 0;
v0x7fced0f51140_0 .net "select_i", 1 0, v0x7fced0f4d060_0;  1 drivers
E_0x7fced0f50e50 .event edge, v0x7fced0f50f40_0, v0x7fced0f4af40_0, v0x7fced0f4e0d0_0, v0x7fced0f4d060_0;
S_0x7fced0f51270 .scope module, "MUX_RSSrc" "EX_MUX" 3 137, 18 1 0, S_0x7fced0f2db00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataOrigin_i"
    .port_info 1 /INPUT 32 "dataEx_i"
    .port_info 2 /INPUT 32 "dataMem_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fced0f51500_0 .net "dataEx_i", 31 0, v0x7fced0f4b720_0;  alias, 1 drivers
v0x7fced0f51630_0 .net "dataMem_i", 31 0, v0x7fced0f52370_0;  alias, 1 drivers
v0x7fced0f516d0_0 .net "dataOrigin_i", 31 0, v0x7fced0f4e200_0;  1 drivers
v0x7fced0f51780_0 .var "data_o", 31 0;
v0x7fced0f51830_0 .net "select_i", 1 0, v0x7fced0f4cfb0_0;  1 drivers
E_0x7fced0f514a0 .event edge, v0x7fced0f50f40_0, v0x7fced0f4af40_0, v0x7fced0f4e200_0, v0x7fced0f4cfb0_0;
S_0x7fced0f51960 .scope module, "MUX_RTSrc" "MUX32" 3 145, 19 1 0, S_0x7fced0f2db00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fced0f51cc0_0 .net/s "data1_i", 31 0, v0x7fced0f4ddc0_0;  1 drivers
v0x7fced0f51d90_0 .net/s "data2_i", 31 0, v0x7fced0f51090_0;  alias, 1 drivers
v0x7fced0f51e20_0 .var/s "data_o", 31 0;
v0x7fced0f51eb0_0 .net "select_i", 0 0, v0x7fced0f4de70_0;  1 drivers
E_0x7fced0f51c70 .event edge, v0x7fced0f4ddc0_0, v0x7fced0f4b910_0, v0x7fced0f4de70_0;
S_0x7fced0f51f80 .scope module, "MUX_WriteBackSrc" "MUX32" 3 225, 19 1 0, S_0x7fced0f2db00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fced0f521f0_0 .net/s "data1_i", 31 0, v0x7fced0f4fd20_0;  1 drivers
v0x7fced0f522c0_0 .net/s "data2_i", 31 0, v0x7fced0f4fbb0_0;  1 drivers
v0x7fced0f52370_0 .var/s "data_o", 31 0;
v0x7fced0f52460_0 .net "select_i", 0 0, L_0x7fced0f55f90;  1 drivers
E_0x7fced0f52190 .event edge, v0x7fced0f4fd20_0, v0x7fced0f4fbb0_0, v0x7fced0f52460_0;
S_0x7fced0f52530 .scope module, "PC" "PC" 3 26, 20 1 0, S_0x7fced0f2db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x7fced0f527e0_0 .net "clk_i", 0 0, v0x7fced0f54380_0;  alias, 1 drivers
v0x7fced0f52880_0 .net "pc_i", 31 0, v0x7fced0f4a410_0;  alias, 1 drivers
v0x7fced0f52920_0 .var "pc_o", 31 0;
v0x7fced0f529d0_0 .net "rst_i", 0 0, v0x7fced0f54510_0;  alias, 1 drivers
v0x7fced0f52a60_0 .net "start_i", 0 0, v0x7fced0f545a0_0;  alias, 1 drivers
E_0x7fced0f52790/0 .event negedge, v0x7fced0f529d0_0;
E_0x7fced0f52790/1 .event posedge, v0x7fced0f4afe0_0;
E_0x7fced0f52790 .event/or E_0x7fced0f52790/0, E_0x7fced0f52790/1;
S_0x7fced0f52bc0 .scope module, "Registers" "Registers" 3 60, 21 1 0, S_0x7fced0f2db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 2 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
v0x7fced0f52e70_0 .net "RDaddr_i", 4 0, L_0x7fced0f54ed0;  1 drivers
v0x7fced0f52f10_0 .net/s "RDdata_i", 31 0, v0x7fced0f52370_0;  alias, 1 drivers
v0x7fced0f52fb0_0 .net "RSaddr_i", 4 0, L_0x7fced0f54d10;  1 drivers
v0x7fced0f53040_0 .var "RSdata_o", 31 0;
v0x7fced0f53120_0 .net "RTaddr_i", 4 0, L_0x7fced0f54db0;  1 drivers
v0x7fced0f531f0_0 .var "RTdata_o", 31 0;
v0x7fced0f532d0_0 .net "RegWrite_i", 1 0, v0x7fced0f4fed0_0;  alias, 1 drivers
v0x7fced0f533a0_0 .net "clk_i", 0 0, v0x7fced0f54380_0;  alias, 1 drivers
v0x7fced0f53430 .array/s "register", 31 0, 31 0;
    .scope S_0x7fced0f4a020;
T_0 ;
    %wait E_0x7fced0f4a250;
    %load/vec4 v0x7fced0f4a4d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fced0f4a2a0_0;
    %load/vec4 v0x7fced0f4a360_0;
    %add;
    %store/vec4 v0x7fced0f4a410_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fced0f4a2a0_0;
    %store/vec4 v0x7fced0f4a410_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fced0f52530;
T_1 ;
    %wait E_0x7fced0f52790;
    %load/vec4 v0x7fced0f529d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fced0f52920_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fced0f52a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fced0f52880_0;
    %assign/vec4 v0x7fced0f52920_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fced0f52920_0;
    %assign/vec4 v0x7fced0f52920_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fced0f4e930;
T_2 ;
    %wait E_0x7fced0f4ae40;
    %load/vec4 v0x7fced0f4efa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fced0f4ed20_0;
    %assign/vec4 v0x7fced0f4edb0_0, 0;
    %load/vec4 v0x7fced0f4ee40_0;
    %assign/vec4 v0x7fced0f4ef10_0, 0;
T_2.0 ;
    %load/vec4 v0x7fced0f4ec80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fced0f4edb0_0, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fced0f52bc0;
T_3 ;
    %wait E_0x7fced0f4ae40;
    %load/vec4 v0x7fced0f532d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fced0f52f10_0;
    %load/vec4 v0x7fced0f52e70_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fced0f53430, 4, 0;
T_3.0 ;
    %load/vec4 v0x7fced0f52fb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fced0f53430, 4;
    %store/vec4 v0x7fced0f53040_0, 0, 32;
    %load/vec4 v0x7fced0f53120_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fced0f53430, 4;
    %store/vec4 v0x7fced0f531f0_0, 0, 32;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fced0f52bc0;
T_4 ;
    %wait E_0x7fced0f4ae10;
    %load/vec4 v0x7fced0f52fb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fced0f53430, 4;
    %store/vec4 v0x7fced0f53040_0, 0, 32;
    %load/vec4 v0x7fced0f53120_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fced0f53430, 4;
    %store/vec4 v0x7fced0f531f0_0, 0, 32;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fced0f4a5d0;
T_5 ;
    %wait E_0x7fced0f4a7e0;
    %load/vec4 v0x7fced0f4aa60_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fced0f4a9a0_0, 0, 2;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fced0f4a9a0_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 1, 2;
    %store/vec4 v0x7fced0f4a9a0_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 1, 1, 2;
    %store/vec4 v0x7fced0f4a9a0_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7fced0f4aa60_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fced0f4a8f0_0, 0, 3;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fced0f4a8f0_0, 0, 3;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fced0f4a8f0_0, 0, 3;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fced0f4a8f0_0, 0, 3;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7fced0f4aa60_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fced0f4a830_0, 0, 2;
    %jmp T_5.15;
T_5.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fced0f4a830_0, 0, 2;
    %jmp T_5.15;
T_5.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fced0f4a830_0, 0, 2;
    %jmp T_5.15;
T_5.12 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fced0f4a830_0, 0, 2;
    %jmp T_5.15;
T_5.13 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fced0f4a830_0, 0, 2;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fced0f4d890;
T_6 ;
    %wait E_0x7fced0f4ae40;
    %load/vec4 v0x7fced0f4e680_0;
    %assign/vec4 v0x7fced0f4e710_0, 0;
    %load/vec4 v0x7fced0f4dc60_0;
    %assign/vec4 v0x7fced0f4dd20_0, 0;
    %load/vec4 v0x7fced0f4df00_0;
    %assign/vec4 v0x7fced0f4dff0_0, 0;
    %load/vec4 v0x7fced0f4e470_0;
    %assign/vec4 v0x7fced0f4e500_0, 0;
    %load/vec4 v0x7fced0f4e160_0;
    %assign/vec4 v0x7fced0f4e200_0, 0;
    %load/vec4 v0x7fced0f4e320_0;
    %assign/vec4 v0x7fced0f4e0d0_0, 0;
    %load/vec4 v0x7fced0f4e680_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %load/vec4 v0x7fced0f4e320_0;
    %assign/vec4 v0x7fced0f4e3e0_0, 0;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7fced0f4e680_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fced0f4e3e0_0, 0;
    %jmp T_6.5;
T_6.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7fced0f4e680_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced0f4e680_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fced0f4e3e0_0, 0;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7fced0f4e680_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fced0f4e3e0_0, 0;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x7fced0f4e320_0;
    %assign/vec4 v0x7fced0f4e3e0_0, 0;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %load/vec4 v0x7fced0f4e680_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7fced0f4ddc0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7fced0f4e680_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fced0f4ddc0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7fced0f4e680_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced0f4e680_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fced0f4ddc0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7fced0f4e680_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fced0f4ddc0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7fced0f4ddc0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7fced0f4e680_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fced0f4de70_0, 0;
    %jmp T_6.17;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fced0f4de70_0, 0;
    %jmp T_6.17;
T_6.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fced0f4de70_0, 0;
    %jmp T_6.17;
T_6.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fced0f4de70_0, 0;
    %jmp T_6.17;
T_6.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fced0f4de70_0, 0;
    %jmp T_6.17;
T_6.17 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fced0f4d1d0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced0f4d750_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7fced0f4d1d0;
T_8 ;
    %wait E_0x7fced0f4d480;
    %load/vec4 v0x7fced0f4d4b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7fced0f4d580_0;
    %load/vec4 v0x7fced0f4d610_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced0f4d580_0;
    %load/vec4 v0x7fced0f4d6a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fced0f4d750_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced0f4d750_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fced0f502d0;
T_9 ;
    %wait E_0x7fced0f504f0;
    %load/vec4 v0x7fced0f50ac0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fced0f509f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_9.0, 9;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fced0f50650_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7fced0f507c0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fced0f50940_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fced0f50560_0;
    %assign/vec4 v0x7fced0f50650_0, 0;
    %load/vec4 v0x7fced0f506f0_0;
    %assign/vec4 v0x7fced0f507c0_0, 0;
    %load/vec4 v0x7fced0f50870_0;
    %assign/vec4 v0x7fced0f50940_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fced0f4bf30;
T_10 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fced0f4c3f0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fced0f4bf30;
T_11 ;
    %wait E_0x7fced0f4c1a0;
    %load/vec4 v0x7fced0f4c360_0;
    %store/vec4 v0x7fced0f4c6c0_0, 0, 32;
    %load/vec4 v0x7fced0f4c6c0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fced0f4c610_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x7fced0f4c610_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 12, 0, 32;
    %load/vec4 v0x7fced0f4c610_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x7fced0f4c6c0_0, 4, 1;
    %load/vec4 v0x7fced0f4c610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fced0f4c610_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
T_11.0 ;
    %load/vec4 v0x7fced0f4c200_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced0f4c480_0;
    %load/vec4 v0x7fced0f4c560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fced0f4c2d0_0, 0, 1;
    %load/vec4 v0x7fced0f4c6c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 4, 0, 32;
    %store/vec4 v0x7fced0f4c3f0_0, 0, 32;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced0f4c2d0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fced0f4c3f0_0, 0, 32;
T_11.5 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fced0f51270;
T_12 ;
    %wait E_0x7fced0f514a0;
    %load/vec4 v0x7fced0f51830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x7fced0f516d0_0;
    %store/vec4 v0x7fced0f51780_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x7fced0f51500_0;
    %store/vec4 v0x7fced0f51780_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7fced0f51630_0;
    %store/vec4 v0x7fced0f51780_0, 0, 32;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fced0f51960;
T_13 ;
    %wait E_0x7fced0f51c70;
    %load/vec4 v0x7fced0f51eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7fced0f51cc0_0;
    %assign/vec4 v0x7fced0f51e20_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fced0f51d90_0;
    %assign/vec4 v0x7fced0f51e20_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fced0f50bf0;
T_14 ;
    %wait E_0x7fced0f50e50;
    %load/vec4 v0x7fced0f51140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v0x7fced0f50fe0_0;
    %store/vec4 v0x7fced0f51090_0, 0, 32;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0x7fced0f50ea0_0;
    %store/vec4 v0x7fced0f51090_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7fced0f50f40_0;
    %store/vec4 v0x7fced0f51090_0, 0, 32;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fced0f49b80;
T_15 ;
    %wait E_0x7fced0f49d80;
    %load/vec4 v0x7fced0f49e70_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fced0f49db0_0, 0;
T_15.0 ;
    %load/vec4 v0x7fced0f49e70_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fced0f49db0_0, 0;
T_15.2 ;
    %load/vec4 v0x7fced0f49e70_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x7fced0f49f10_0;
    %cmpi/e 6, 0, 10;
    %jmp/0xz  T_15.6, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fced0f49db0_0, 0;
T_15.6 ;
    %load/vec4 v0x7fced0f49f10_0;
    %cmpi/e 7, 0, 10;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fced0f49db0_0, 0;
T_15.8 ;
    %load/vec4 v0x7fced0f49f10_0;
    %cmpi/e 0, 0, 10;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fced0f49db0_0, 0;
T_15.10 ;
    %load/vec4 v0x7fced0f49f10_0;
    %cmpi/e 256, 0, 10;
    %jmp/0xz  T_15.12, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fced0f49db0_0, 0;
T_15.12 ;
    %load/vec4 v0x7fced0f49f10_0;
    %cmpi/e 8, 0, 10;
    %jmp/0xz  T_15.14, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fced0f49db0_0, 0;
T_15.14 ;
T_15.4 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fced0f2c040;
T_16 ;
    %wait E_0x7fced0f38df0;
    %load/vec4 v0x7fced0f20000_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7fced0f498a0_0;
    %load/vec4 v0x7fced0f49960_0;
    %add;
    %store/vec4 v0x7fced0f49a10_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x7fced0f20000_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x7fced0f498a0_0;
    %load/vec4 v0x7fced0f49960_0;
    %sub;
    %store/vec4 v0x7fced0f49a10_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x7fced0f20000_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x7fced0f498a0_0;
    %load/vec4 v0x7fced0f49960_0;
    %and;
    %store/vec4 v0x7fced0f49a10_0, 0, 32;
T_16.4 ;
    %load/vec4 v0x7fced0f20000_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_16.6, 4;
    %load/vec4 v0x7fced0f498a0_0;
    %load/vec4 v0x7fced0f49960_0;
    %or;
    %store/vec4 v0x7fced0f49a10_0, 0, 32;
T_16.6 ;
    %load/vec4 v0x7fced0f20000_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_16.8, 4;
    %load/vec4 v0x7fced0f498a0_0;
    %load/vec4 v0x7fced0f49960_0;
    %mul;
    %store/vec4 v0x7fced0f49a10_0, 0, 32;
T_16.8 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fced0f4c800;
T_17 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fced0f4cfb0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fced0f4d060_0, 0, 2;
    %end;
    .thread T_17;
    .scope S_0x7fced0f4c800;
T_18 ;
    %wait E_0x7fced0f4cae0;
    %load/vec4 v0x7fced0f4cbf0_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced0f4cb40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fced0f4cb40_0;
    %load/vec4 v0x7fced0f4ccb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fced0f4cfb0_0, 0, 2;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fced0f4cf00_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced0f4ce10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fced0f4ce10_0;
    %load/vec4 v0x7fced0f4ccb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fced0f4cfb0_0, 0, 2;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fced0f4cfb0_0, 0, 2;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fced0f4c800;
T_19 ;
    %wait E_0x7fced0f4c0e0;
    %load/vec4 v0x7fced0f4cbf0_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced0f4cb40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fced0f4cb40_0;
    %load/vec4 v0x7fced0f4cd60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fced0f4d060_0, 0, 2;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fced0f4cf00_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced0f4ce10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fced0f4ce10_0;
    %load/vec4 v0x7fced0f4cd60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fced0f4d060_0, 0, 2;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fced0f4d060_0, 0, 2;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fced0f4b340;
T_20 ;
    %wait E_0x7fced0f4ae40;
    %load/vec4 v0x7fced0f4bd10_0;
    %assign/vec4 v0x7fced0f4bda0_0, 0;
    %load/vec4 v0x7fced0f4b7b0_0;
    %assign/vec4 v0x7fced0f4b860_0, 0;
    %load/vec4 v0x7fced0f4ba90_0;
    %assign/vec4 v0x7fced0f4bb30_0, 0;
    %load/vec4 v0x7fced0f4b670_0;
    %assign/vec4 v0x7fced0f4b720_0, 0;
    %load/vec4 v0x7fced0f4b910_0;
    %assign/vec4 v0x7fced0f4b9f0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fced0f4ab70;
T_21 ;
    %wait E_0x7fced0f4ae40;
    %load/vec4 v0x7fced0f4ae80_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x7fced0f4b090_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x7fced0f4af40_0;
    %store/vec4a v0x7fced0f4b220, 4, 0;
    %load/vec4 v0x7fced0f4b090_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fced0f4af40_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fced0f4b220, 4, 0;
    %load/vec4 v0x7fced0f4b090_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fced0f4af40_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fced0f4b220, 4, 0;
    %load/vec4 v0x7fced0f4b090_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fced0f4af40_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fced0f4b220, 4, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fced0f4ab70;
T_22 ;
    %wait E_0x7fced0f4ae10;
    %load/vec4 v0x7fced0f4ae80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x7fced0f4af40_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fced0f4b220, 4;
    %load/vec4 v0x7fced0f4af40_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced0f4af40_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x7fced0f4af40_0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced0f4b130_0, 0, 32;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fced0f4f7f0;
T_23 ;
    %wait E_0x7fced0f4ae40;
    %load/vec4 v0x7fced0f4fad0_0;
    %assign/vec4 v0x7fced0f4fbb0_0, 0;
    %load/vec4 v0x7fced0f4fdb0_0;
    %assign/vec4 v0x7fced0f4fed0_0, 0;
    %load/vec4 v0x7fced0f4fc50_0;
    %assign/vec4 v0x7fced0f4fd20_0, 0;
    %load/vec4 v0x7fced0f50070_0;
    %assign/vec4 v0x7fced0f50120_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fced0f51f80;
T_24 ;
    %wait E_0x7fced0f52190;
    %load/vec4 v0x7fced0f52460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x7fced0f521f0_0;
    %assign/vec4 v0x7fced0f52370_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7fced0f522c0_0;
    %assign/vec4 v0x7fced0f52370_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fced0f38610;
T_25 ;
    %delay 25, 0;
    %load/vec4 v0x7fced0f54380_0;
    %inv;
    %store/vec4 v0x7fced0f54380_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fced0f38610;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fced0f54630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fced0f54880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fced0f546c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fced0f54750_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x7fced0f54750_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fced0f54750_0;
    %store/vec4a v0x7fced0f4f740, 4, 0;
    %load/vec4 v0x7fced0f54750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fced0f54750_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fced0f54750_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x7fced0f54750_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fced0f54750_0;
    %store/vec4a v0x7fced0f4b220, 4, 0;
    %load/vec4 v0x7fced0f54750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fced0f54750_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fced0f54750_0, 0, 32;
T_26.4 ;
    %load/vec4 v0x7fced0f54750_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_26.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fced0f54750_0;
    %store/vec4a v0x7fced0f53430, 4, 0;
    %load/vec4 v0x7fced0f54750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fced0f54750_0, 0, 32;
    %jmp T_26.4;
T_26.5 ;
    %vpi_call 2 40 "$readmemb", "../testcase_Fibonacci/Fibonacci_instruction.txt", v0x7fced0f4f740 {0 0 0};
    %vpi_func 2 43 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fced0f547e0_0, 0, 32;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fced0f4b220, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced0f54380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced0f54510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced0f545a0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fced0f54510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fced0f545a0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x7fced0f38610;
T_27 ;
    %wait E_0x7fced0f4ae40;
    %load/vec4 v0x7fced0f54630_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %vpi_call 2 61 "$stop" {0 0 0};
T_27.0 ;
    %load/vec4 v0x7fced0f4d750_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v0x7fced0f54880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fced0f54880_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x7fced0f4c2d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.4, 4;
    %load/vec4 v0x7fced0f546c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fced0f546c0_0, 0, 32;
T_27.4 ;
    %vpi_call 2 67 "$display", "IF/ID  Reg %b\012", v0x7fced0f4edb0_0 {0 0 0};
    %vpi_call 2 68 "$display", "ID/EX  Reg %b\012", v0x7fced0f4e710_0 {0 0 0};
    %vpi_call 2 75 "$display", "Registers data RS1:%d,RS2:%d RD:%d\012", v0x7fced0f53040_0, v0x7fced0f531f0_0, v0x7fced0f52f10_0 {0 0 0};
    %vpi_call 2 76 "$display", "Registers addr RS1:%d,RS2:%d RD:%d\012", v0x7fced0f52fb0_0, v0x7fced0f53120_0, v0x7fced0f52e70_0 {0 0 0};
    %vpi_call 2 79 "$display", "ALUControl :%b, EX_signal: %b, Funt:%b\012", v0x7fced0f49db0_0, v0x7fced0f49e70_0, v0x7fced0f49f10_0 {0 0 0};
    %vpi_call 2 80 "$display", "ALU operand1(rs1):%d, operand2(rs2orImm):%d Ans:%d\012", v0x7fced0f498a0_0, v0x7fced0f49960_0, v0x7fced0f49a10_0 {0 0 0};
    %vpi_call 2 81 "$display", "ForwardA:%b, ForwardB:%b\012", v0x7fced0f4cfb0_0, v0x7fced0f4d060_0 {0 0 0};
    %vpi_call 2 88 "$fdisplay", v0x7fced0f547e0_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x7fced0f54630_0, v0x7fced0f545a0_0, v0x7fced0f54880_0, v0x7fced0f546c0_0, v0x7fced0f52920_0 {0 0 0};
    %vpi_call 2 91 "$fdisplay", v0x7fced0f547e0_0, "Registers" {0 0 0};
    %vpi_call 2 92 "$fdisplay", v0x7fced0f547e0_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7fced0f53430, 0>, &A<v0x7fced0f53430, 8>, &A<v0x7fced0f53430, 16>, &A<v0x7fced0f53430, 24> {0 0 0};
    %vpi_call 2 93 "$fdisplay", v0x7fced0f547e0_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7fced0f53430, 1>, &A<v0x7fced0f53430, 9>, &A<v0x7fced0f53430, 17>, &A<v0x7fced0f53430, 25> {0 0 0};
    %vpi_call 2 94 "$fdisplay", v0x7fced0f547e0_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7fced0f53430, 2>, &A<v0x7fced0f53430, 10>, &A<v0x7fced0f53430, 18>, &A<v0x7fced0f53430, 26> {0 0 0};
    %vpi_call 2 95 "$fdisplay", v0x7fced0f547e0_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7fced0f53430, 3>, &A<v0x7fced0f53430, 11>, &A<v0x7fced0f53430, 19>, &A<v0x7fced0f53430, 27> {0 0 0};
    %vpi_call 2 96 "$fdisplay", v0x7fced0f547e0_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7fced0f53430, 4>, &A<v0x7fced0f53430, 12>, &A<v0x7fced0f53430, 20>, &A<v0x7fced0f53430, 28> {0 0 0};
    %vpi_call 2 97 "$fdisplay", v0x7fced0f547e0_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7fced0f53430, 5>, &A<v0x7fced0f53430, 13>, &A<v0x7fced0f53430, 21>, &A<v0x7fced0f53430, 29> {0 0 0};
    %vpi_call 2 98 "$fdisplay", v0x7fced0f547e0_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7fced0f53430, 6>, &A<v0x7fced0f53430, 14>, &A<v0x7fced0f53430, 22>, &A<v0x7fced0f53430, 30> {0 0 0};
    %vpi_call 2 99 "$fdisplay", v0x7fced0f547e0_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7fced0f53430, 7>, &A<v0x7fced0f53430, 15>, &A<v0x7fced0f53430, 23>, &A<v0x7fced0f53430, 31> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 102 "$fdisplay", v0x7fced0f547e0_0, "Data Memory: 0x00 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 103 "$fdisplay", v0x7fced0f547e0_0, "Data Memory: 0x04 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 104 "$fdisplay", v0x7fced0f547e0_0, "Data Memory: 0x08 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 105 "$fdisplay", v0x7fced0f547e0_0, "Data Memory: 0x0c = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 106 "$fdisplay", v0x7fced0f547e0_0, "Data Memory: 0x10 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 107 "$fdisplay", v0x7fced0f547e0_0, "Data Memory: 0x14 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 108 "$fdisplay", v0x7fced0f547e0_0, "Data Memory: 0x18 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fced0f4b220, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 109 "$fdisplay", v0x7fced0f547e0_0, "Data Memory: 0x1c = %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 111 "$fdisplay", v0x7fced0f547e0_0, "\012" {0 0 0};
    %load/vec4 v0x7fced0f54630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fced0f54630_0, 0, 32;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EX_MEM_Reg.v";
    "Flush_Unit.v";
    "ForwardUnit.v";
    "HazzardDetectionUnit.v";
    "ID_EX_Reg.v";
    "IF_ID_Reg.v";
    "Instruction_Memory.v";
    "MEM_WB_Reg.v";
    "MUX8.v";
    "EX_MUX.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
