<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sccpu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IP_RAM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="al_unit.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="al_unit.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="al_unit.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="al_unit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="al_unit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="al_unit_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="al_unit_test_minus_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="al_unit_test_shift_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dff32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dff32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dff32.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/sccpu_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/sccpu_synthesis.v"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/sccpu_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/translate/sccpu_translate.v"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="sccpu.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sccpu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sccpu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sccpu.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sccpu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="sccpu.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sccpu.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="sccpu.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="sccpu.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="sccpu.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sccpu.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="sccpu.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="sccpu.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sccpu.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="sccpu.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sccpu.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="sccpu.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="sccpu.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="sccpu.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="sccpu.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="sccpu.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sccpu.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sccpu_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sccpu_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="sccpu_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sccpu_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sccpu_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sccpu_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="sccpu_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sccpu_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sccpu_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="sccpu_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="sccpu_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sccpu_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sccpu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sccpu_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="sccpu_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sccpu_test_add_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sccpu_test_addi_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sccpu_test_addi_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sccpu_test_addi_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sccpu_test_addi_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sccpu_test_alu_zero_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sccpu_test_alu_zero_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sccpu_test_alu_zero_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sccpu_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sccpu_test_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sccpu_test_pipe_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sccpu_test_pipe_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sccpu_test_pipe_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sccpu_test_rf_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sccpu_test_rf_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sccpu_test_rf_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="sccpu_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sccpu_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sccu_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="shift.tfi"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1458727891" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="-3594876569575637225" xil_pn:start_ts="1458727891">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458805613" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1458805613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461675669" xil_pn:in_ck="-1583874733261910966" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1461675669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DEreg.v"/>
      <outfile xil_pn:name="EMreg.v"/>
      <outfile xil_pn:name="EXE.v"/>
      <outfile xil_pn:name="FDreg.v"/>
      <outfile xil_pn:name="ID.v"/>
      <outfile xil_pn:name="IF.v"/>
      <outfile xil_pn:name="IP_RAM.v"/>
      <outfile xil_pn:name="IP_ROM.v"/>
      <outfile xil_pn:name="MEM.v"/>
      <outfile xil_pn:name="MWreg.v"/>
      <outfile xil_pn:name="WB.v"/>
      <outfile xil_pn:name="al_unit.v"/>
      <outfile xil_pn:name="al_unit_test.v"/>
      <outfile xil_pn:name="al_unit_test_minus.v"/>
      <outfile xil_pn:name="al_unit_test_shift.v"/>
      <outfile xil_pn:name="cla32.v"/>
      <outfile xil_pn:name="dff32.v"/>
      <outfile xil_pn:name="mux2x32.v"/>
      <outfile xil_pn:name="mux2x5.v"/>
      <outfile xil_pn:name="mux4x32.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="sccpu.v"/>
      <outfile xil_pn:name="sccpu_test.v"/>
      <outfile xil_pn:name="sccpu_test_alu_zero.v"/>
      <outfile xil_pn:name="sccpu_test_pipe.v"/>
      <outfile xil_pn:name="sccu.v"/>
      <outfile xil_pn:name="sccu_test.v"/>
      <outfile xil_pn:name="shift.v"/>
    </transform>
    <transform xil_pn:end_ts="1461675615" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8705433286207134975" xil_pn:start_ts="1461675615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461675615" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="195715991215086783" xil_pn:start_ts="1461675615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461675615" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3001024985731156245" xil_pn:start_ts="1461675615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461675669" xil_pn:in_ck="-1583874733261910966" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1461675669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DEreg.v"/>
      <outfile xil_pn:name="EMreg.v"/>
      <outfile xil_pn:name="EXE.v"/>
      <outfile xil_pn:name="FDreg.v"/>
      <outfile xil_pn:name="ID.v"/>
      <outfile xil_pn:name="IF.v"/>
      <outfile xil_pn:name="IP_RAM.v"/>
      <outfile xil_pn:name="IP_ROM.v"/>
      <outfile xil_pn:name="MEM.v"/>
      <outfile xil_pn:name="MWreg.v"/>
      <outfile xil_pn:name="WB.v"/>
      <outfile xil_pn:name="al_unit.v"/>
      <outfile xil_pn:name="al_unit_test.v"/>
      <outfile xil_pn:name="al_unit_test_minus.v"/>
      <outfile xil_pn:name="al_unit_test_shift.v"/>
      <outfile xil_pn:name="cla32.v"/>
      <outfile xil_pn:name="dff32.v"/>
      <outfile xil_pn:name="mux2x32.v"/>
      <outfile xil_pn:name="mux2x5.v"/>
      <outfile xil_pn:name="mux4x32.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="sccpu.v"/>
      <outfile xil_pn:name="sccpu_test.v"/>
      <outfile xil_pn:name="sccpu_test_alu_zero.v"/>
      <outfile xil_pn:name="sccpu_test_pipe.v"/>
      <outfile xil_pn:name="sccu.v"/>
      <outfile xil_pn:name="sccu_test.v"/>
      <outfile xil_pn:name="shift.v"/>
    </transform>
    <transform xil_pn:end_ts="1461675672" xil_pn:in_ck="-1583874733261910966" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1224439999750348415" xil_pn:start_ts="1461675669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sccpu_test_pipe_beh.prj"/>
      <outfile xil_pn:name="sccpu_test_pipe_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1461676919" xil_pn:in_ck="-6122453580943420383" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-477087866785897178" xil_pn:start_ts="1461676919">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sccpu_test_pipe_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1458871332" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1458871332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461676328" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="172103172794734547" xil_pn:start_ts="1461676328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461676328" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3001024985731156245" xil_pn:start_ts="1461676328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458871332" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1458871332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461676328" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5512319958861752597" xil_pn:start_ts="1461676328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458871332" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756275229" xil_pn:start_ts="1458871332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461676328" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7780547091579428917" xil_pn:start_ts="1461676328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461676357" xil_pn:in_ck="-3850230988924811500" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-9154005173986665510" xil_pn:start_ts="1461676328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="sccpu.lso"/>
      <outfile xil_pn:name="sccpu.ngc"/>
      <outfile xil_pn:name="sccpu.ngr"/>
      <outfile xil_pn:name="sccpu.prj"/>
      <outfile xil_pn:name="sccpu.stx"/>
      <outfile xil_pn:name="sccpu.syr"/>
      <outfile xil_pn:name="sccpu.xst"/>
      <outfile xil_pn:name="sccpu_beh.prj"/>
      <outfile xil_pn:name="sccpu_stx_beh.prj"/>
      <outfile xil_pn:name="sccpu_test_addi_beh.prj"/>
      <outfile xil_pn:name="sccpu_test_addi_stx_beh.prj"/>
      <outfile xil_pn:name="sccpu_test_alu_zero_beh.prj"/>
      <outfile xil_pn:name="sccpu_test_beh.prj"/>
      <outfile xil_pn:name="sccpu_test_pipe_beh.prj"/>
      <outfile xil_pn:name="sccpu_test_rf_beh.prj"/>
      <outfile xil_pn:name="sccpu_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1458726580" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4066557905392793664" xil_pn:start_ts="1458726580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1458808482" xil_pn:in_ck="166088595974532" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8860905103234883860" xil_pn:start_ts="1458808476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1458808498" xil_pn:in_ck="166088595974533" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-8453867640889462296" xil_pn:start_ts="1458808482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1458808516" xil_pn:in_ck="-5946228897297485026" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1458808498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1458808516" xil_pn:in_ck="166088595974401" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1458808510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1458727631" xil_pn:in_ck="166088595974533" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="-6407527705972341684" xil_pn:start_ts="1458727629">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1458731215" xil_pn:in_ck="166088595974532" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-7139308533573448046" xil_pn:start_ts="1458731213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
