Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:41:12 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1/post_route_timing.rpt
| Design       : port_bus_2to1
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
counter_reg[0]/C               bus_word_4_tmp_reg[8]/D        6.852         
counter_reg[0]/C               bus_word_6_tmp_reg[0]/D        7.153         
counter_reg[0]/C               bus_word_4_tmp_reg[11]/D       7.160         
counter_reg[0]/C               bus_word_4_tmp_reg[9]/D        7.182         
counter_reg[0]/C               bus_word_5_tmp_reg[10]/D       7.229         
counter_reg[0]/C               bus_word_4_tmp_reg[10]/D       7.231         
counter_reg[1]/C               bus_word_3_tmp_reg[9]/D        7.293         
counter_reg[0]/C               bus_word_6_tmp_reg[15]/D       7.308         
counter_reg[1]/C               bus_word_6_tmp_reg[10]/D       7.309         
counter_reg[2]/C               bus_word_4_tmp_reg[0]/R        7.336         
counter_reg[2]/C               bus_word_4_tmp_reg[10]/R       7.336         
counter_reg[2]/C               bus_word_4_tmp_reg[7]/R        7.336         
counter_reg[0]/C               bus_word_6_tmp_reg[12]/D       7.362         
counter_reg[0]/C               bus_word_3_tmp_reg[5]/D        7.365         
counter_reg[0]/C               bus_word_5_tmp_reg[12]/D       7.365         
counter_reg[2]/C               bus_word_3_tmp_reg[0]/R        7.373         
counter_reg[2]/C               bus_word_3_tmp_reg[7]/R        7.373         
counter_reg[0]/C               bus_word_4_tmp_reg[0]/D        7.382         
counter_reg[0]/C               bus_word_4_tmp_reg[2]/D        7.394         
counter_reg[1]/C               bus_word_6_tmp_reg[1]/D        7.413         
counter_reg[0]/C               bus_word_6_tmp_reg[3]/D        7.450         
counter_reg[1]/C               bus_word_6_tmp_reg[7]/D        7.463         
counter_reg[0]/C               bus_word_6_tmp_reg[4]/D        7.530         
counter_reg[1]/C               bus_word_5_tmp_reg[8]/D        7.533         
counter_reg[1]/C               bus_word_5_tmp_reg[0]/D        7.537         
counter_reg[1]/C               bus_word_6_tmp_reg[13]/D       7.542         
counter_reg[0]/C               bus_word_5_tmp_reg[7]/D        7.558         
counter_reg[1]/C               bus_word_5_tmp_reg[9]/D        7.566         
counter_reg[2]/C               bus_word_3_tmp_reg[4]/R        7.567         
counter_reg[2]/C               bus_word_4_tmp_reg[12]/R       7.567         
counter_reg[2]/C               bus_word_4_tmp_reg[14]/R       7.567         
counter_reg[2]/C               bus_word_3_tmp_reg[10]/R       7.570         
counter_reg[2]/C               bus_word_3_tmp_reg[5]/R        7.570         
counter_reg[2]/C               bus_word_3_tmp_reg[12]/R       7.608         
counter_reg[0]/C               bus_word_6_tmp_reg[5]/D        7.612         
counter_reg[1]/C               bus_word_4_tmp_reg[15]/D       7.625         
counter_reg[2]/C               bus_word_3_tmp_reg[11]/R       7.639         
counter_reg[1]/C               bus_word_3_tmp_reg[0]/D        7.642         
counter_reg[0]/C               bus_word_4_tmp_reg[1]/D        7.645         
counter_reg[0]/C               bus_word_5_tmp_reg[11]/D       7.646         
counter_reg[1]/C               bus_word_5_tmp_reg[14]/D       7.654         
counter_reg[1]/C               bus_word_5_tmp_reg[2]/D        7.657         
counter_reg[1]/C               bus_word_5_tmp_reg[4]/D        7.657         
counter_reg[2]/C               bus_word_3_tmp_reg[9]/R        7.666         
counter_reg[0]/C               bus_word_5_tmp_reg[15]/D       7.667         
counter_reg[0]/C               bus_word_5_tmp_reg[1]/D        7.673         
counter_reg[1]/C               bus_word_6_tmp_reg[11]/D       7.676         
counter_reg[0]/C               bus_word_4_tmp_reg[4]/D        7.696         
counter_reg[2]/C               bus_word_4_tmp_reg[2]/R        7.700         
counter_reg[1]/C               bus_word_4_tmp_reg[13]/D       7.701         
counter_reg[1]/C               bus_word_3_tmp_reg[14]/D       7.722         
counter_reg[1]/C               bus_word_4_tmp_reg[7]/D        7.723         
counter_reg[0]/C               bus_word_4_tmp_reg[3]/D        7.729         
counter_reg[0]/C               bus_word_3_tmp_reg[10]/D       7.739         
counter_reg[0]/C               bus_word_6_tmp_reg[9]/D        7.740         
counter_reg[1]/C               bus_word_3_tmp_reg[15]/D       7.756         
counter_reg[2]/C               bus_word_4_tmp_reg[3]/R        7.807         
counter_reg[2]/C               bus_word_4_tmp_reg[6]/R        7.807         
counter_reg[1]/C               bus_word_3_tmp_reg[7]/D        7.810         
counter_reg[1]/C               bus_word_6_tmp_reg[6]/D        7.815         
counter_reg[2]/C               bus_word_4_tmp_reg[11]/R       7.821         
counter_reg[2]/C               bus_word_4_tmp_reg[1]/R        7.821         
counter_reg[2]/C               bus_word_4_tmp_reg[4]/R        7.821         
counter_reg[2]/C               bus_word_4_tmp_reg[9]/R        7.821         
counter_reg[2]/C               bus_word_3_tmp_reg[1]/R        7.836         
counter_reg[2]/C               bus_word_3_tmp_reg[8]/R        7.836         
counter_reg[2]/C               bus_word_4_tmp_reg[13]/R       7.836         
counter_reg[1]/C               bus_word_3_tmp_reg[4]/D        7.841         
counter_reg[1]/C               bus_word_4_tmp_reg[12]/D       7.853         
counter_reg[1]/C               bus_word_4_tmp_reg[14]/D       7.857         
counter_reg[0]/C               bus_word_6_tmp_reg[14]/D       7.877         
counter_reg[2]/C               bus_word_3_tmp_reg[2]/R        7.882         
counter_reg[2]/C               bus_word_3_tmp_reg[3]/R        7.882         
counter_reg[2]/C               bus_word_3_tmp_reg[6]/R        7.882         
counter_reg[2]/C               bus_word_4_tmp_reg[5]/R        7.883         
counter_reg[2]/C               bus_word_4_tmp_reg[8]/R        7.883         
counter_reg[1]/C               bus_word_3_tmp_reg[12]/D       7.898         
counter_reg[1]/C               bus_word_3_tmp_reg[13]/D       7.932         
counter_reg[1]/C               bus_word_3_tmp_reg[11]/D       7.936         
counter_reg[1]/C               bus_word_5_tmp_reg[13]/D       7.939         
counter_reg[2]/C               bus_word_3_tmp_reg[13]/R       7.951         
counter_reg[1]/C               bus_word_3_tmp_reg[8]/D        7.953         
counter_reg[2]/C               bus_word_3_tmp_reg[14]/R       7.955         
counter_reg[2]/C               bus_word_3_tmp_reg[15]/R       7.955         
counter_reg[2]/C               bus_word_4_tmp_reg[15]/R       7.955         
counter_reg[0]/C               bus_word_5_tmp_reg[3]/D        7.965         
counter_reg[1]/C               bus_word_5_tmp_reg[6]/D        7.987         
counter_reg[1]/C               bus_word_3_tmp_reg[1]/D        8.016         
counter_reg[1]/C               bus_word_3_tmp_reg[6]/D        8.027         
counter_reg[0]/C               bus_word_6_tmp_reg[8]/D        8.064         
counter_reg[0]/C               bus_word_6_tmp_reg[2]/D        8.081         
counter_reg[1]/C               bus_word_3_tmp_reg[2]/D        8.108         
counter_reg[1]/C               bus_word_3_tmp_reg[3]/D        8.114         
counter_reg[1]/C               bus_word_4_tmp_reg[5]/D        8.156         
counter_reg[0]/C               bus_word_5_tmp_reg[5]/D        8.248         
counter_reg[1]/C               bus_word_4_tmp_reg[6]/D        8.303         
counter_reg[2]/C               counter_out_tmp_reg[2]/D       8.492         
counter_reg[1]/C               counter_reg[0]/D               8.760         
counter_reg[1]/C               counter_reg[2]/D               8.767         
counter_reg[1]/C               counter_reg[3]/D               8.777         



