

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Sun Nov 20 13:42:10 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        gemm-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   307586|   307586|  3.076 ms|  3.076 ms|  307586|  307586|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_compute_Pipeline_VITIS_LOOP_133_2_fu_154  |compute_Pipeline_VITIS_LOOP_133_2  |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        |grp_compute_Pipeline_VITIS_LOOP_142_4_fu_164  |compute_Pipeline_VITIS_LOOP_142_4  |       69|       69|  0.690 us|  0.690 us|   69|   69|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_132_1   |   307584|   307584|      4806|          -|          -|    64|        no|
        | + VITIS_LOOP_138_3  |     4736|     4736|        74|          -|          -|    64|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      50|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|     484|     405|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     294|    -|
|Register         |        -|     -|     100|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     584|     749|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |grp_compute_Pipeline_VITIS_LOOP_133_2_fu_154  |compute_Pipeline_VITIS_LOOP_133_2  |        0|   0|   58|   72|    0|
    |grp_compute_Pipeline_VITIS_LOOP_142_4_fu_164  |compute_Pipeline_VITIS_LOOP_142_4  |        0|   2|  362|  290|    0|
    |hmul_16ns_16ns_16_2_max_dsp_1_U56             |hmul_16ns_16ns_16_2_max_dsp_1      |        0|   2|   64|   34|    0|
    |mux_21_16_1_1_U57                             |mux_21_16_1_1                      |        0|   0|    0|    9|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                   |        0|   4|  484|  405|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln132_fu_198_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln138_fu_214_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln132_fu_192_p2  |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln138_fu_208_p2  |      icmp|   0|  0|  11|           7|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  50|          28|          18|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  54|         10|    1|         10|
    |grp_fu_143_ce          |  14|          3|    1|          3|
    |grp_fu_143_p0          |  20|          4|   16|         64|
    |grp_fu_143_p1          |  20|          4|   16|         64|
    |i_fu_74                |   9|          2|    7|         14|
    |k_reg_132              |   9|          2|    7|         14|
    |reg_file_4_0_address0  |  14|          3|   11|         33|
    |reg_file_4_0_address1  |  14|          3|   11|         33|
    |reg_file_4_0_ce0       |  14|          3|    1|          3|
    |reg_file_4_0_ce1       |  14|          3|    1|          3|
    |reg_file_4_0_d0        |  14|          3|   16|         48|
    |reg_file_4_0_we0       |  14|          3|    1|          3|
    |reg_file_4_1_address0  |  14|          3|   11|         33|
    |reg_file_4_1_address1  |  14|          3|   11|         33|
    |reg_file_4_1_ce0       |  14|          3|    1|          3|
    |reg_file_4_1_ce1       |  14|          3|    1|          3|
    |reg_file_4_1_d0        |  14|          3|   16|         48|
    |reg_file_4_1_we0       |  14|          3|    1|          3|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 294|         61|  130|        415|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |add_ln132_reg_298                                          |   7|   0|    7|          0|
    |add_ln138_reg_311                                          |   7|   0|    7|          0|
    |ap_CS_fsm                                                  |   9|   0|    9|          0|
    |grp_compute_Pipeline_VITIS_LOOP_133_2_fu_154_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_142_4_fu_164_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_74                                                    |   7|   0|    7|          0|
    |k_reg_132                                                  |   7|   0|    7|          0|
    |reg_file_0_0_load_reg_283                                  |  16|   0|   16|          0|
    |reg_file_1_0_load_reg_278                                  |  16|   0|   16|          0|
    |tmp_reg_336                                                |  16|   0|   16|          0|
    |trunc_ln132_reg_288                                        |   6|   0|    6|          0|
    |trunc_ln138_reg_303                                        |   6|   0|    6|          0|
    |trunc_ln141_reg_326                                        |   1|   0|    1|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 100|   0|  100|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|       compute|  return value|
|reg_file_0_0_address0  |  out|   11|   ap_memory|  reg_file_0_0|         array|
|reg_file_0_0_ce0       |  out|    1|   ap_memory|  reg_file_0_0|         array|
|reg_file_0_0_q0        |   in|   16|   ap_memory|  reg_file_0_0|         array|
|reg_file_1_0_address0  |  out|   11|   ap_memory|  reg_file_1_0|         array|
|reg_file_1_0_ce0       |  out|    1|   ap_memory|  reg_file_1_0|         array|
|reg_file_1_0_q0        |   in|   16|   ap_memory|  reg_file_1_0|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_3_0_address0  |  out|   11|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_0_ce0       |  out|    1|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_0_q0        |   in|   16|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_1_address0  |  out|   11|   ap_memory|  reg_file_3_1|         array|
|reg_file_3_1_ce0       |  out|    1|   ap_memory|  reg_file_3_1|         array|
|reg_file_3_1_q0        |   in|   16|   ap_memory|  reg_file_3_1|         array|
|reg_file_4_0_address0  |  out|   11|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_ce0       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_we0       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_d0        |  out|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_address1  |  out|   11|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_ce1       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_q1        |   in|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_1_address0  |  out|   11|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_ce0       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_we0       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_d0        |  out|   16|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_address1  |  out|   11|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_ce1       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_q1        |   in|   16|   ap_memory|  reg_file_4_1|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

