{
  "package": "ppx_hardcaml",
  "embedding_model": "Qwen/Qwen3-Embedding-8B",
  "embedding_dimension": 4096,
  "total_modules": 2,
  "creation_timestamp": "2025-08-14T22:53:33.275838",
  "modules": [
    {
      "module_path": "Ppx_hardcaml",
      "library": "ppx_hardcaml",
      "description": "This module implements hardware description and simulation primitives for digital circuits, including combinational logic, sequential elements, and signal manipulation. It operates on data types representing wires, registers, and clocked processes, enabling circuit specification in a structural and behavioral style. Concrete use cases include FPGA design, ASIC simulation, and teaching digital design principles through executable specifications.",
      "description_length": 448,
      "index": 0,
      "embedding_norm": 1.0
    },
    {
      "module_path": "Ppx_hardcaml_runtime",
      "library": "ppx_hardcaml.runtime",
      "description": "This module includes functions for string concatenation with an optional separator and operations for working with pairs of optional values. It provides `concat` for joining lists of strings and `option_map2_exn` and `option_iter2_exn` for mapping and iterating over two optional values simultaneously. Use cases include safely combining configuration strings and processing paired optional data fields.",
      "description_length": 403,
      "index": 1,
      "embedding_norm": 1.0
    }
  ],
  "filtering": {
    "total_modules_in_package": 3,
    "meaningful_modules": 2,
    "filtered_empty_modules": 1,
    "retention_rate": 0.6666666666666666
  },
  "statistics": {
    "max_description_length": 448,
    "min_description_length": 403,
    "avg_description_length": 425.5,
    "embedding_file_size_mb": 0.02943706512451172
  }
}