<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3141" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3141{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_3141{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3141{left:808px;bottom:1141px;letter-spacing:-0.16px;}
#t4_3141{left:70px;bottom:1083px;letter-spacing:0.12px;}
#t5_3141{left:152px;bottom:1083px;letter-spacing:0.16px;}
#t6_3141{left:70px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_3141{left:70px;bottom:1042px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#t8_3141{left:143px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t9_3141{left:70px;bottom:1025px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_3141{left:70px;bottom:1001px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_3141{left:70px;bottom:984px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_3141{left:70px;bottom:967px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_3141{left:70px;bottom:950px;letter-spacing:-0.15px;}
#te_3141{left:70px;bottom:882px;letter-spacing:0.16px;}
#tf_3141{left:151px;bottom:882px;letter-spacing:0.21px;word-spacing:-0.03px;}
#tg_3141{left:70px;bottom:857px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_3141{left:70px;bottom:840px;letter-spacing:-0.16px;word-spacing:-0.75px;}
#ti_3141{left:70px;bottom:823px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#tj_3141{left:70px;bottom:807px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tk_3141{left:70px;bottom:790px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_3141{left:70px;bottom:773px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tm_3141{left:70px;bottom:749px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_3141{left:70px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#to_3141{left:70px;bottom:715px;letter-spacing:-0.16px;word-spacing:-1.27px;}
#tp_3141{left:70px;bottom:698px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tq_3141{left:70px;bottom:681px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_3141{left:70px;bottom:623px;letter-spacing:0.13px;}
#ts_3141{left:152px;bottom:623px;letter-spacing:0.14px;word-spacing:0.01px;}
#tt_3141{left:70px;bottom:599px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tu_3141{left:263px;bottom:599px;letter-spacing:-0.19px;}
#tv_3141{left:310px;bottom:599px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tw_3141{left:70px;bottom:582px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_3141{left:70px;bottom:565px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ty_3141{left:70px;bottom:541px;letter-spacing:-0.17px;word-spacing:-0.87px;}
#tz_3141{left:661px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t10_3141{left:837px;bottom:541px;}
#t11_3141{left:70px;bottom:524px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t12_3141{left:734px;bottom:531px;}
#t13_3141{left:745px;bottom:524px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t14_3141{left:70px;bottom:507px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_3141{left:70px;bottom:483px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t16_3141{left:70px;bottom:466px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t17_3141{left:70px;bottom:449px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t18_3141{left:70px;bottom:423px;}
#t19_3141{left:96px;bottom:426px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#t1a_3141{left:96px;bottom:409px;letter-spacing:-0.15px;word-spacing:-0.35px;}
#t1b_3141{left:336px;bottom:409px;}
#t1c_3141{left:348px;bottom:409px;letter-spacing:-0.17px;}
#t1d_3141{left:70px;bottom:383px;}
#t1e_3141{left:96px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1f_3141{left:70px;bottom:362px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_3141{left:70px;bottom:345px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1h_3141{left:70px;bottom:328px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_3141{left:70px;bottom:312px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1j_3141{left:70px;bottom:287px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1k_3141{left:70px;bottom:270px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t1l_3141{left:70px;bottom:254px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1m_3141{left:70px;bottom:133px;letter-spacing:-0.15px;}
#t1n_3141{left:92px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#t1o_3141{left:92px;bottom:116px;letter-spacing:-0.13px;word-spacing:0.02px;}

.s1_3141{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3141{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3141{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3141{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3141{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_3141{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3141{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_3141{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s9_3141{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.sa_3141{font-size:14px;font-family:Symbol_b5z;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3141" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3141Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3141" style="-webkit-user-select: none;"><object width="935" height="1210" data="3141/3141.svg" type="image/svg+xml" id="pdf3141" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3141" class="t s1_3141">Vol. 3A </span><span id="t2_3141" class="t s1_3141">4-41 </span>
<span id="t3_3141" class="t s2_3141">PAGING </span>
<span id="t4_3141" class="t s3_3141">4.9.3 </span><span id="t5_3141" class="t s3_3141">Caching Paging-Related Information about Memory Typing </span>
<span id="t6_3141" class="t s4_3141">A processor may cache information from the paging-structure entries in TLBs and paging-structure caches (see </span>
<span id="t7_3141" class="t s5_3141">Section 4.10</span><span id="t8_3141" class="t s4_3141">). These structures may include information about memory typing. The processor may use memory- </span>
<span id="t9_3141" class="t s4_3141">typing information from the TLBs and paging-structure caches instead of from the paging structures in memory. </span>
<span id="ta_3141" class="t s4_3141">This fact implies that, if software modifies a paging-structure entry to change the memory-typing bits, the </span>
<span id="tb_3141" class="t s4_3141">processor might not use that change for a subsequent translation using that entry or for access to an affected </span>
<span id="tc_3141" class="t s4_3141">linear address. See Section 4.10.4.2 for how software can ensure that the processor uses the modified memory </span>
<span id="td_3141" class="t s4_3141">typing. </span>
<span id="te_3141" class="t s6_3141">4.10 </span><span id="tf_3141" class="t s6_3141">CACHING TRANSLATION INFORMATION </span>
<span id="tg_3141" class="t s4_3141">The Intel-64 and IA-32 architectures may accelerate the address-translation process by caching data from the </span>
<span id="th_3141" class="t s4_3141">paging structures on the processor. Because the processor does not ensure that the data that it caches are always </span>
<span id="ti_3141" class="t s4_3141">consistent with the structures in memory, it is important for software developers to understand how and when the </span>
<span id="tj_3141" class="t s4_3141">processor may cache such data. They should also understand what actions software can take to remove cached </span>
<span id="tk_3141" class="t s4_3141">data that may be inconsistent and when it should do so. This section provides software developers information </span>
<span id="tl_3141" class="t s4_3141">about the relevant processor operation. </span>
<span id="tm_3141" class="t s4_3141">Section 4.10.1 introduces process-context identifiers (PCIDs), which a logical processor may use to distinguish </span>
<span id="tn_3141" class="t s4_3141">information cached for different linear-address spaces. Section 4.10.2 and Section 4.10.3 describe how the </span>
<span id="to_3141" class="t s4_3141">processor may cache information in translation lookaside buffers (TLBs) and paging-structure caches, respectively. </span>
<span id="tp_3141" class="t s4_3141">Section 4.10.4 explains how software can remove inconsistent cached information by invalidating portions of the </span>
<span id="tq_3141" class="t s4_3141">TLBs and paging-structure caches. Section 4.10.5 describes special considerations for multiprocessor systems. </span>
<span id="tr_3141" class="t s3_3141">4.10.1 </span><span id="ts_3141" class="t s3_3141">Process-Context Identifiers (PCIDs) </span>
<span id="tt_3141" class="t s4_3141">Process-context identifiers (</span><span id="tu_3141" class="t s7_3141">PCIDs</span><span id="tv_3141" class="t s4_3141">) are a facility by which a logical processor may cache information for multiple </span>
<span id="tw_3141" class="t s4_3141">linear-address spaces. The processor may retain cached information when software switches to a different linear- </span>
<span id="tx_3141" class="t s4_3141">address space with a different PCID (e.g., by loading CR3; see Section 4.10.4.1 for details). </span>
<span id="ty_3141" class="t s4_3141">A PCID is a 12-bit identifier. Non-zero PCIDs are enabled by setting the PCIDE flag (bit </span><span id="tz_3141" class="t s4_3141">17) of CR4. If CR4.PCIDE </span><span id="t10_3141" class="t s4_3141">= </span>
<span id="t11_3141" class="t s4_3141">0, the current PCID is always 000H; otherwise, the current PCID is the value of bits 11:0 of CR3. </span>
<span id="t12_3141" class="t s8_3141">1 </span>
<span id="t13_3141" class="t s4_3141">Not all proces- </span>
<span id="t14_3141" class="t s4_3141">sors allow CR4.PCIDE to be set to 1; see Section 4.1.4 for how to determine whether this is allowed. </span>
<span id="t15_3141" class="t s4_3141">The processor ensures that CR4.PCIDE can be 1 only in IA-32e mode (thus, 32-bit paging and PAE paging use only </span>
<span id="t16_3141" class="t s4_3141">PCID 000H). In addition, software can change CR4.PCIDE from 0 to 1 only if CR3[11:0] = 000H. These require- </span>
<span id="t17_3141" class="t s4_3141">ments are enforced by the following limitations on the MOV CR instruction: </span>
<span id="t18_3141" class="t s9_3141">• </span><span id="t19_3141" class="t s4_3141">MOV to CR4 causes a general-protection exception (#GP) if it would change CR4.PCIDE from 0 to 1 and either </span>
<span id="t1a_3141" class="t s4_3141">IA32_EFER.LMA = 0 or CR3[11:0] </span><span id="t1b_3141" class="t sa_3141">≠ </span><span id="t1c_3141" class="t s4_3141">000H. </span>
<span id="t1d_3141" class="t s9_3141">• </span><span id="t1e_3141" class="t s4_3141">MOV to CR0 causes a general-protection exception if it would clear CR0.PG to 0 while CR4.PCIDE = 1. </span>
<span id="t1f_3141" class="t s4_3141">When a logical processor creates entries in the TLBs (Section 4.10.2) and paging-structure caches (Section </span>
<span id="t1g_3141" class="t s4_3141">4.10.3), it associates those entries with the current PCID. When using entries in the TLBs and paging-structure </span>
<span id="t1h_3141" class="t s4_3141">caches to translate a linear address, a logical processor uses only those entries associated with the current PCID </span>
<span id="t1i_3141" class="t s4_3141">(see Section 4.10.2.4 for an exception). </span>
<span id="t1j_3141" class="t s4_3141">If CR4.PCIDE = 0, a logical processor does not cache information for any PCID other than 000H. This is because </span>
<span id="t1k_3141" class="t s4_3141">(1) if CR4.PCIDE = 0, the logical processor will associate any newly cached information with the current PCID, </span>
<span id="t1l_3141" class="t s4_3141">000H; and (2) if MOV to CR4 clears CR4.PCIDE, all cached information is invalidated (see Section 4.10.4.1). </span>
<span id="t1m_3141" class="t s5_3141">1. </span><span id="t1n_3141" class="t s5_3141">Note that, while HLAT paging (Section 4.5.3) does not use CR3 to locate the first paging structure, it does use the PCID in CR3[11:0] </span>
<span id="t1o_3141" class="t s5_3141">when CR4.PCIDE = 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
