// Seed: 1536056832
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output wire id_4
);
  assign id_4 = id_3 ? -1 ? -1'b0 : -1 : id_1;
  assign id_4 = ~(id_3) ^ id_2;
  assign id_4 = ~id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd63
) (
    input uwire _id_0,
    input wor id_1,
    input uwire id_2,
    output uwire id_3
    , id_11,
    output wor id_4
    , id_12,
    output tri id_5,
    input wand id_6,
    input wire id_7,
    output wor id_8
    , id_13,
    output supply0 id_9
);
  assign id_12 = id_2;
  assign id_11[id_0] = (id_11[-1] == id_0);
  always @(negedge -1) begin : LABEL_0
    $unsigned(73);
    ;
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_6,
      id_9
  );
  assign modCall_1.id_1 = 0;
endmodule
