// LAXP2-5E LFXP2-5E
chip CHIP0 {
	kind xp2;
	columns {
		null, // X0
		io_s[5, double_dummy] + io_n[0, double_dummy], // X1
		io_s[5, double_dummy] + io_n[0, double_dummy], // X2
		io_s[5, double_dummy] + io_n[0, double_dummy], // X3
		io_s[5, double_dummy] + io_n[0, double_dummy], // X4
		io_s[5, double_dummy] + io_n[0, double_dummy], // X5
		io_s[5, double] + io_n[0, double], // X6
		io_s[5, double] + io_n[0, double], // X7
		io_s[5, double] + io_n[0, double] + eclk_tap_s + eclk_tap_n, // X8
		io_s[5, double] + io_n[0, double] + eclk_tap_s + eclk_tap_n, // X9
		io_s[5, double] + io_n[0, double], // X10
		io_s[5, double] + io_n[0, double], // X11
		io_s[5, double] + io_n[0, double], // X12
		io_s[5, double] + io_n[0, double], // X13
		io_s[5, double_dqs] + io_n[0, double_dqs], // X14
		io_s[5, double] + io_n[0, double], // X15
		io_s[5, double] + io_n[0, double], // X16
		io_s[5, double] + io_n[0, double], // X17
		io_s[5, double] + io_n[0, double], // X18
		// clock
		io_s[4, double] + io_n[1, double] + pclk_break + sdclk_break, // X19
		io_s[4, double] + io_n[1, double], // X20
		io_s[4, double] + io_n[1, double], // X21
		io_s[4, double] + io_n[1, double], // X22
		io_s[4, double_dqs] + io_n[1, double_dqs], // X23
		io_s[4, double] + io_n[1, double] + eclk_tap_s + eclk_tap_n, // X24
		io_s[4, double] + io_n[1, double] + eclk_tap_s + eclk_tap_n, // X25
		io_s[4, double] + io_n[1, double], // X26
		io_s[4, double] + io_n[1, double], // X27
		null, // X28
	}
	col_clk X19;
	rows {
		io, // Y0
		fplc + io_w[6, double] + io_e[3, double_dummy], // Y1
		fplc + io_w[6, double] + io_e[3, double], // Y2
		plc + io_w[6, double] + io_e[3, double], // Y3
		dsp + sclk_break, // Y4
		fplc + io_w[6, double] + io_e[3, double], // Y5
		fplc + io_w[6, double] + io_e[3, double], // Y6
		fplc + io_w[6, double] + io_e[3, double], // Y7
		plc + io_w[6, double_dqs] + io_e[3, double_dqs], // Y8
		fplc + io_w[6, double] + io_e[3, double], // Y9
		fplc + io_w[6, double] + io_e[3, double], // Y10
		fplc + io_w[6, double] + io_e[3, double], // Y11
		plc + io_w[6, double] + io_e[3, double], // Y12
		// clock
		ebr + sclk_break, // Y13
		fplc + io_w[7, double] + io_e[2, double], // Y14
		fplc + io_w[7, double] + io_e[2, double], // Y15
		fplc + io_w[7, double] + io_e[2, double], // Y16
		plc + io_w[7, double_dqs] + io_e[2, double_dqs], // Y17
		fplc + io_w[7, double] + io_e[2, double], // Y18
		fplc + io_w[7, double] + io_e[2, double], // Y19
		fplc + io_w[7, double] + io_e[2, double], // Y20
		plc + io_w[7, double] + io_e[2, double], // Y21
		fplc + io_w[7, double] + io_e[2, double], // Y22
		fplc + io_w[7, double] + io_e[2, double], // Y23
		fplc + io_w[7, double] + io_e[2, double], // Y24
		io, // Y25
	}
	row_clk Y13;
	special_loc PLL_NW0 = D0X0Y25;
	special_loc PLL_SE0 = D0X28Y0;
	special_loc PCLK_IN_W0 = D0X0Y10;
	special_loc PCLK_IN_W1 = D0X0Y16;
	special_loc PCLK_IN_E0 = D0X28Y9;
	special_loc PCLK_IN_E1 = D0X28Y10;
	special_loc PCLK_IN_E2 = D0X28Y16;
	special_loc PCLK_IN_E3 = D0X28Y17;
	special_loc PCLK_IN_S0 = D0X16Y0;
	special_loc PCLK_IN_S1 = D0X21Y0;
	special_loc PCLK_IN_N0 = D0X16Y25;
	special_loc PCLK_IN_N1 = D0X21Y25;
	special_loc SCLK_IN_W0 = D0X0Y15;
	special_loc SCLK_IN_W1 = D0X0Y14;
	special_loc SCLK_IN_W2 = D0X0Y12;
	special_loc SCLK_IN_W3 = D0X0Y11;
	special_loc SCLK_IN_E0 = D0X28Y15;
	special_loc SCLK_IN_E1 = D0X28Y14;
	special_loc SCLK_IN_E2 = D0X28Y12;
	special_loc SCLK_IN_E3 = D0X28Y11;
	special_loc SCLK_IN_S0 = D0X17Y0;
	special_loc SCLK_IN_S1 = D0X18Y0;
	special_loc SCLK_IN_S2 = D0X19Y0;
	special_loc SCLK_IN_S3 = D0X20Y0;
	special_loc SCLK_IN_N0 = D0X17Y25;
	special_loc SCLK_IN_N1 = D0X18Y25;
	special_loc SCLK_IN_N2 = D0X19Y25;
	special_loc SCLK_IN_N3 = D0X20Y25;
	special_loc CONFIG = D0X28Y4;
	special_loc OSC = D0X28Y24;
	special_io CLOCK_W0 = IOB_W14_0;
	special_io CLOCK_W1 = IOB_W12_0;
	special_io CLOCK_E0 = IOB_E14_0;
	special_io CLOCK_E1 = IOB_E12_0;
	special_io CLOCK_S0 = IOB_S18_0;
	special_io CLOCK_S1 = IOB_S19_0;
	special_io CLOCK_N0 = IOB_N18_0;
	special_io CLOCK_N1 = IOB_N19_0;
	special_io PLL_IN0_NW0 = IOB_N7_0;
	special_io PLL_IN0_SE0 = IOB_S25_0;
	special_io PLL_FB_NW0 = IOB_N8_0;
	special_io PLL_FB_SE0 = IOB_S26_0;
	special_io VREF1_0 = IOB_N6_0;
	special_io VREF1_1 = IOB_N27_0;
	special_io VREF1_2 = IOB_E24_0;
	special_io VREF1_3 = IOB_E2_0;
	special_io VREF1_4 = IOB_S27_0;
	special_io VREF1_5 = IOB_S6_0;
	special_io VREF1_6 = IOB_W1_0;
	special_io VREF1_7 = IOB_W24_0;
	special_io VREF2_0 = IOB_N6_1;
	special_io VREF2_1 = IOB_N27_1;
	special_io VREF2_2 = IOB_E24_1;
	special_io VREF2_3 = IOB_E2_1;
	special_io VREF2_4 = IOB_S27_1;
	special_io VREF2_5 = IOB_S6_1;
	special_io VREF2_6 = IOB_W1_1;
	special_io VREF2_7 = IOB_W24_1;
	special_io D0 = IOB_W15_0;
	special_io D1 = IOB_W16_1;
	special_io INIT_B = IOB_W15_1;
	special_io CCLK = IOB_W16_0;
	special_io SPI_C_CS_B = IOB_W18_1;
	special_io SPI_P_CS_B = IOB_W18_0;
	special_io M1 = IOB_W19_0;
	special_io DONE = IOB_W20_1;
	special_io PROG_B = IOB_W20_0;
}

// LAXP2-8E LFXP2-8E
chip CHIP1 {
	kind xp2;
	columns {
		null, // X0
		io_s[5, double] + io_n[0, double], // X1
		io_s[5, double] + io_n[0, double], // X2
		io_s[5, double] + io_n[0, double], // X3
		io_s[5, double] + io_n[0, double], // X4
		io_s[5, double_dqs] + io_n[0, double_dqs], // X5
		io_s[5, double] + io_n[0, double], // X6
		io_s[5, double] + io_n[0, double], // X7
		io_s[5, double] + io_n[0, double] + eclk_tap_s + eclk_tap_n, // X8
		io_s[5, double] + io_n[0, double] + eclk_tap_s + eclk_tap_n, // X9
		io_s[5, double] + io_n[0, double], // X10
		io_s[5, double] + io_n[0, double], // X11
		io_s[5, double] + io_n[0, double], // X12
		io_s[5, double] + io_n[0, double], // X13
		io_s[5, double_dqs] + io_n[0, double_dqs], // X14
		io_s[5, double] + io_n[0, double], // X15
		io_s[5, double] + io_n[0, double], // X16
		io_s[5, double] + io_n[0, double], // X17
		io_s[5, double] + io_n[0, double], // X18
		// clock
		io_s[4, double] + io_n[1, double] + pclk_break + sdclk_break, // X19
		io_s[4, double] + io_n[1, double], // X20
		io_s[4, double] + io_n[1, double], // X21
		io_s[4, double] + io_n[1, double], // X22
		io_s[4, double_dqs] + io_n[1, double_dqs], // X23
		io_s[4, double] + io_n[1, double], // X24
		io_s[4, double] + io_n[1, double], // X25
		io_s[4, double] + io_n[1, double], // X26
		io_s[4, double] + io_n[1, double], // X27
		io_s[4, double] + io_n[1, double] + eclk_tap_s + eclk_tap_n, // X28
		io_s[4, double] + io_n[1, double] + eclk_tap_s + eclk_tap_n, // X29
		io_s[4, double] + io_n[1, double], // X30
		io_s[4, double] + io_n[1, double], // X31
		io_s[4, double_dummy] + io_n[1, double_dummy], // X32
		io_s[4, double_dummy] + io_n[1, double_dummy], // X33
		io_s[4, double_dummy] + io_n[1, double_dummy], // X34
		io_s[4, double_dummy] + io_n[1, double_dummy], // X35
		io_s[4, double_dummy] + io_n[1, double_dummy], // X36
		null, // X37
	}
	col_clk X19;
	rows {
		io, // Y0
		fplc + io_w[6, double] + io_e[3, double_dummy], // Y1
		plc + io_w[6, double] + io_e[3, double], // Y2
		fplc + io_w[6, double] + io_e[3, double], // Y3
		fplc + io_w[6, double] + io_e[3, double], // Y4
		fplc + io_w[6, double] + io_e[3, double], // Y5
		plc + io_w[6, double] + io_e[3, double], // Y6
		dsp + sclk_break, // Y7
		fplc + io_w[6, double] + io_e[3, double], // Y8
		fplc + io_w[6, double] + io_e[3, double], // Y9
		fplc + io_w[6, double] + io_e[3, double], // Y10
		plc + io_w[6, double_dqs] + io_e[3, double_dqs], // Y11
		fplc + io_w[6, double] + io_e[3, double], // Y12
		fplc + io_w[6, double] + io_e[3, double], // Y13
		fplc + io_w[6, double] + io_e[3, double], // Y14
		plc + io_w[6, double] + io_e[3, double], // Y15
		// clock
		ebr + sclk_break, // Y16
		fplc + io_w[7, double] + io_e[2, double], // Y17
		fplc + io_w[7, double] + io_e[2, double], // Y18
		fplc + io_w[7, double] + io_e[2, double], // Y19
		plc + io_w[7, double_dqs] + io_e[2, double_dqs], // Y20
		fplc + io_w[7, double] + io_e[2, double], // Y21
		fplc + io_w[7, double] + io_e[2, double], // Y22
		fplc + io_w[7, double] + io_e[2, double], // Y23
		plc + io_w[7, double] + io_e[2, double], // Y24
		fplc + io_w[7, double] + io_e[2, double], // Y25
		fplc + io_w[7, double] + io_e[2, double], // Y26
		fplc + io_w[7, double] + io_e[2, double], // Y27
		plc + io_w[7, double] + io_e[2, double], // Y28
		fplc + io_w[7, double] + io_e[2, double], // Y29
		fplc + io_w[7, double] + io_e[2, double], // Y30
		fplc + io_w[7, double] + io_e[2, double], // Y31
		io, // Y32
	}
	row_clk Y16;
	special_loc PLL_NW0 = D0X0Y32;
	special_loc PLL_SE0 = D0X37Y0;
	special_loc PCLK_IN_W0 = D0X0Y13;
	special_loc PCLK_IN_W1 = D0X0Y19;
	special_loc PCLK_IN_E0 = D0X37Y12;
	special_loc PCLK_IN_E1 = D0X37Y13;
	special_loc PCLK_IN_E2 = D0X37Y19;
	special_loc PCLK_IN_E3 = D0X37Y20;
	special_loc PCLK_IN_S0 = D0X16Y0;
	special_loc PCLK_IN_S1 = D0X21Y0;
	special_loc PCLK_IN_N0 = D0X16Y32;
	special_loc PCLK_IN_N1 = D0X21Y32;
	special_loc SCLK_IN_W0 = D0X0Y18;
	special_loc SCLK_IN_W1 = D0X0Y17;
	special_loc SCLK_IN_W2 = D0X0Y15;
	special_loc SCLK_IN_W3 = D0X0Y14;
	special_loc SCLK_IN_E0 = D0X37Y18;
	special_loc SCLK_IN_E1 = D0X37Y17;
	special_loc SCLK_IN_E2 = D0X37Y15;
	special_loc SCLK_IN_E3 = D0X37Y14;
	special_loc SCLK_IN_S0 = D0X17Y0;
	special_loc SCLK_IN_S1 = D0X18Y0;
	special_loc SCLK_IN_S2 = D0X19Y0;
	special_loc SCLK_IN_S3 = D0X20Y0;
	special_loc SCLK_IN_N0 = D0X17Y32;
	special_loc SCLK_IN_N1 = D0X18Y32;
	special_loc SCLK_IN_N2 = D0X19Y32;
	special_loc SCLK_IN_N3 = D0X20Y32;
	special_loc CONFIG = D0X37Y7;
	special_loc OSC = D0X37Y31;
	special_io CLOCK_W0 = IOB_W17_0;
	special_io CLOCK_W1 = IOB_W15_0;
	special_io CLOCK_E0 = IOB_E17_0;
	special_io CLOCK_E1 = IOB_E15_0;
	special_io CLOCK_S0 = IOB_S18_0;
	special_io CLOCK_S1 = IOB_S19_0;
	special_io CLOCK_N0 = IOB_N18_0;
	special_io CLOCK_N1 = IOB_N19_0;
	special_io PLL_IN0_NW0 = IOB_N2_0;
	special_io PLL_IN0_SE0 = IOB_S29_0;
	special_io PLL_FB_NW0 = IOB_N3_0;
	special_io PLL_FB_SE0 = IOB_S30_0;
	special_io VREF1_0 = IOB_N1_0;
	special_io VREF1_1 = IOB_N31_0;
	special_io VREF1_2 = IOB_E31_0;
	special_io VREF1_3 = IOB_E3_0;
	special_io VREF1_4 = IOB_S31_0;
	special_io VREF1_5 = IOB_S1_0;
	special_io VREF1_6 = IOB_W1_0;
	special_io VREF1_7 = IOB_W31_0;
	special_io VREF2_0 = IOB_N1_1;
	special_io VREF2_1 = IOB_N31_1;
	special_io VREF2_2 = IOB_E31_1;
	special_io VREF2_3 = IOB_E3_1;
	special_io VREF2_4 = IOB_S31_1;
	special_io VREF2_5 = IOB_S1_1;
	special_io VREF2_6 = IOB_W1_1;
	special_io VREF2_7 = IOB_W31_1;
	special_io D0 = IOB_W18_0;
	special_io D1 = IOB_W19_1;
	special_io INIT_B = IOB_W18_1;
	special_io CCLK = IOB_W19_0;
	special_io SPI_C_CS_B = IOB_W21_1;
	special_io SPI_P_CS_B = IOB_W21_0;
	special_io M1 = IOB_W22_0;
	special_io DONE = IOB_W23_1;
	special_io PROG_B = IOB_W23_0;
}

// LAXP2-17E LFXP2-17E
chip CHIP2 {
	kind xp2;
	columns {
		null, // X0
		io_s[5, double_dummy] + io_n[0, double_dummy], // X1
		io_s[5, double] + io_n[0, double], // X2
		io_s[5, double] + io_n[0, double], // X3
		io_s[5, double] + io_n[0, double], // X4
		io_s[5, double_dqs] + io_n[0, double_dqs], // X5
		io_s[5, double] + io_n[0, double], // X6
		io_s[5, double] + io_n[0, double], // X7
		io_s[5, double] + io_n[0, double], // X8
		io_s[5, double] + io_n[0, double], // X9
		io_s[5, double] + io_n[0, double], // X10
		io_s[5, double] + io_n[0, double], // X11
		io_s[5, double] + io_n[0, double] + eclk_tap_s + eclk_tap_n, // X12
		io_s[5, double] + io_n[0, double] + eclk_tap_s + eclk_tap_n, // X13
		io_s[5, double_dqs] + io_n[0, double_dqs], // X14
		io_s[5, double] + io_n[0, double], // X15
		io_s[5, double] + io_n[0, double], // X16
		io_s[5, double] + io_n[0, double], // X17
		io_s[5, double] + io_n[0, double], // X18
		io_s[5, double] + io_n[0, double], // X19
		io_s[5, double] + io_n[0, double], // X20
		io_s[5, double] + io_n[0, double], // X21
		io_s[5, double] + io_n[0, double], // X22
		io_s[5, double_dqs] + io_n[0, double_dqs], // X23
		io_s[5, double] + io_n[0, double], // X24
		io_s[5, double] + io_n[0, double], // X25
		io_s[5, double] + io_n[0, double], // X26
		io_s[5, double] + io_n[0, double], // X27
		// clock
		io_s[4, double] + io_n[1, double] + pclk_break + sdclk_break, // X28
		io_s[4, double] + io_n[1, double], // X29
		io_s[4, double] + io_n[1, double], // X30
		io_s[4, double] + io_n[1, double], // X31
		io_s[4, double_dqs] + io_n[1, double_dqs], // X32
		io_s[4, double] + io_n[1, double], // X33
		io_s[4, double] + io_n[1, double], // X34
		io_s[4, double] + io_n[1, double], // X35
		io_s[4, double] + io_n[1, double] + eclk_tap_s + eclk_tap_n, // X36
		io_s[4, double] + io_n[1, double] + eclk_tap_s + eclk_tap_n, // X37
		io_s[4, double] + io_n[1, double], // X38
		io_s[4, double] + io_n[1, double], // X39
		io_s[4, double] + io_n[1, double], // X40
		io_s[4, double_dqs] + io_n[1, double_dqs], // X41
		io_s[4, double] + io_n[1, double], // X42
		io_s[4, double] + io_n[1, double], // X43
		io_s[4, double] + io_n[1, double], // X44
		io_s[4, double] + io_n[1, double], // X45
		null, // X46
	}
	col_clk X28;
	rows {
		io, // Y0
		fplc + io_w[6, double] + io_e[3, double_dummy], // Y1
		fplc + io_w[6, double] + io_e[3, double], // Y2
		plc + io_w[6, double] + io_e[3, double], // Y3
		fplc + io_w[6, double] + io_e[3, double], // Y4
		fplc + io_w[6, double] + io_e[3, double], // Y5
		fplc + io_w[6, double] + io_e[3, double], // Y6
		plc + io_w[6, double] + io_e[3, double], // Y7
		fplc + io_w[6, double] + io_e[3, double], // Y8
		fplc + io_w[6, double] + io_e[3, double], // Y9
		fplc + io_w[6, double] + io_e[3, double], // Y10
		plc + io_w[6, double_dqs] + io_e[3, double_dqs], // Y11
		fplc + io_w[6, double] + io_e[3, double], // Y12
		fplc + io_w[6, double] + io_e[3, double], // Y13
		fplc + io_w[6, double] + io_e[3, double], // Y14
		plc + io_w[6, double] + io_e[3, double], // Y15
		dsp + sclk_break, // Y16
		fplc + io_w[6, double] + io_e[3, double], // Y17
		fplc + io_w[6, double] + io_e[3, double], // Y18
		fplc + io_w[6, double] + io_e[3, double], // Y19
		plc + io_w[6, double_dqs] + io_e[3, double_dqs], // Y20
		fplc + io_w[6, double] + io_e[3, double], // Y21
		fplc + io_w[6, double] + io_e[3, double], // Y22
		fplc + io_w[6, double] + io_e[3, double], // Y23
		plc + io_w[6, double] + io_e[3, double], // Y24
		// clock
		ebr + sclk_break, // Y25
		fplc + io_w[7, double] + io_e[2, double], // Y26
		fplc + io_w[7, double] + io_e[2, double], // Y27
		fplc + io_w[7, double] + io_e[2, double], // Y28
		plc + io_w[7, double_dqs] + io_e[2, double_dqs], // Y29
		fplc + io_w[7, double] + io_e[2, double], // Y30
		fplc + io_w[7, double] + io_e[2, double], // Y31
		fplc + io_w[7, double] + io_e[2, double], // Y32
		plc + io_w[7, double] + io_e[2, double], // Y33
		fplc + io_w[7, double] + io_e[2, double], // Y34
		fplc + io_w[7, double] + io_e[2, double], // Y35
		fplc + io_w[7, double] + io_e[2, double], // Y36
		plc + io_w[7, double_dqs] + io_e[2, double_dqs], // Y37
		fplc + io_w[7, double] + io_e[2, double], // Y38
		fplc + io_w[7, double] + io_e[2, double], // Y39
		fplc + io_w[7, double] + io_e[2, double], // Y40
		plc + io_w[7, double] + io_e[2, double], // Y41
		fplc + io_w[7, double] + io_e[2, double], // Y42
		fplc + io_w[7, double] + io_e[2, double], // Y43
		fplc + io_w[7, double] + io_e[2, double], // Y44
		plc + io_w[7, double] + io_e[2, double], // Y45
		fplc + io_w[7, double] + io_e[2, double], // Y46
		fplc + io_w[7, double] + io_e[2, double], // Y47
		fplc + io_w[7, double] + io_e[2, double], // Y48
		io, // Y49
	}
	row_clk Y25;
	special_loc PLL_SW0 = D0X0Y0;
	special_loc PLL_NW0 = D0X0Y49;
	special_loc PLL_SE0 = D0X46Y0;
	special_loc PLL_NE0 = D0X46Y49;
	special_loc PCLK_IN_W0 = D0X0Y22;
	special_loc PCLK_IN_W1 = D0X0Y28;
	special_loc PCLK_IN_E0 = D0X46Y21;
	special_loc PCLK_IN_E1 = D0X46Y22;
	special_loc PCLK_IN_E2 = D0X46Y28;
	special_loc PCLK_IN_E3 = D0X46Y29;
	special_loc PCLK_IN_S0 = D0X25Y0;
	special_loc PCLK_IN_S1 = D0X30Y0;
	special_loc PCLK_IN_N0 = D0X25Y49;
	special_loc PCLK_IN_N1 = D0X30Y49;
	special_loc SCLK_IN_W0 = D0X0Y27;
	special_loc SCLK_IN_W1 = D0X0Y26;
	special_loc SCLK_IN_W2 = D0X0Y24;
	special_loc SCLK_IN_W3 = D0X0Y23;
	special_loc SCLK_IN_E0 = D0X46Y27;
	special_loc SCLK_IN_E1 = D0X46Y26;
	special_loc SCLK_IN_E2 = D0X46Y24;
	special_loc SCLK_IN_E3 = D0X46Y23;
	special_loc SCLK_IN_S0 = D0X26Y0;
	special_loc SCLK_IN_S1 = D0X27Y0;
	special_loc SCLK_IN_S2 = D0X28Y0;
	special_loc SCLK_IN_S3 = D0X29Y0;
	special_loc SCLK_IN_N0 = D0X26Y49;
	special_loc SCLK_IN_N1 = D0X27Y49;
	special_loc SCLK_IN_N2 = D0X28Y49;
	special_loc SCLK_IN_N3 = D0X29Y49;
	special_loc CONFIG = D0X46Y16;
	special_loc OSC = D0X46Y48;
	special_io CLOCK_W0 = IOB_W26_0;
	special_io CLOCK_W1 = IOB_W24_0;
	special_io CLOCK_E0 = IOB_E26_0;
	special_io CLOCK_E1 = IOB_E24_0;
	special_io CLOCK_S0 = IOB_S27_0;
	special_io CLOCK_S1 = IOB_S28_0;
	special_io CLOCK_N0 = IOB_N27_0;
	special_io CLOCK_N1 = IOB_N28_0;
	special_io PLL_IN0_SW0 = IOB_S3_0;
	special_io PLL_IN0_NW0 = IOB_N3_0;
	special_io PLL_IN0_SE0 = IOB_S43_0;
	special_io PLL_IN0_NE0 = IOB_N43_0;
	special_io PLL_FB_SW0 = IOB_S4_0;
	special_io PLL_FB_NW0 = IOB_N4_0;
	special_io PLL_FB_SE0 = IOB_S44_0;
	special_io PLL_FB_NE0 = IOB_N44_0;
	special_io VREF1_0 = IOB_N2_0;
	special_io VREF1_1 = IOB_N45_0;
	special_io VREF1_2 = IOB_E48_0;
	special_io VREF1_3 = IOB_E2_0;
	special_io VREF1_4 = IOB_S45_0;
	special_io VREF1_5 = IOB_S2_0;
	special_io VREF1_6 = IOB_W1_0;
	special_io VREF1_7 = IOB_W48_0;
	special_io VREF2_0 = IOB_N2_1;
	special_io VREF2_1 = IOB_N45_1;
	special_io VREF2_2 = IOB_E48_1;
	special_io VREF2_3 = IOB_E2_1;
	special_io VREF2_4 = IOB_S45_1;
	special_io VREF2_5 = IOB_S2_1;
	special_io VREF2_6 = IOB_W1_1;
	special_io VREF2_7 = IOB_W48_1;
	special_io D0 = IOB_W27_0;
	special_io D1 = IOB_W28_1;
	special_io INIT_B = IOB_W27_1;
	special_io CCLK = IOB_W28_0;
	special_io SPI_C_CS_B = IOB_W30_1;
	special_io SPI_P_CS_B = IOB_W30_0;
	special_io M1 = IOB_W31_0;
	special_io DONE = IOB_W32_1;
	special_io PROG_B = IOB_W32_0;
}

// LFXP2-30E
chip CHIP3 {
	kind xp2;
	columns {
		null, // X0
		io_s[5, double_dummy] + io_n[0, double_dummy], // X1
		io_s[5, double] + io_n[0, double], // X2
		io_s[5, double] + io_n[0, double], // X3
		io_s[5, double] + io_n[0, double], // X4
		io_s[5, double_dqs] + io_n[0, double_dqs], // X5
		io_s[5, double] + io_n[0, double], // X6
		io_s[5, double] + io_n[0, double], // X7
		io_s[5, double] + io_n[0, double] + eclk_tap_s + eclk_tap_n, // X8
		io_s[5, double] + io_n[0, double] + eclk_tap_s + eclk_tap_n, // X9
		io_s[5, double] + io_n[0, double], // X10
		io_s[5, double] + io_n[0, double], // X11
		io_s[5, double] + io_n[0, double], // X12
		io_s[5, double] + io_n[0, double], // X13
		io_s[5, double_dqs] + io_n[0, double_dqs], // X14
		io_s[5, double] + io_n[0, double], // X15
		io_s[5, double] + io_n[0, double], // X16
		io_s[5, double] + io_n[0, double], // X17
		io_s[5, double] + io_n[0, double], // X18
		io_s[5, double] + io_n[0, double] + sdclk_break, // X19
		io_s[5, double] + io_n[0, double], // X20
		io_s[5, double] + io_n[0, double], // X21
		io_s[5, double] + io_n[0, double], // X22
		io_s[5, double_dqs] + io_n[0, double_dqs], // X23
		io_s[5, double] + io_n[0, double], // X24
		io_s[5, double] + io_n[0, double], // X25
		io_s[5, double] + io_n[0, double], // X26
		io_s[5, double] + io_n[0, double], // X27
		io_s[5, double] + io_n[0, double] + eclk_tap_s + eclk_tap_n, // X28
		io_s[5, double] + io_n[0, double] + eclk_tap_s + eclk_tap_n, // X29
		io_s[5, double] + io_n[0, double], // X30
		io_s[5, double] + io_n[0, double], // X31
		io_s[5, double_dqs] + io_n[0, double_dqs], // X32
		io_s[5, double] + io_n[0, double], // X33
		io_s[5, double] + io_n[0, double], // X34
		io_s[5, double] + io_n[0, double], // X35
		io_s[5, double] + io_n[0, double], // X36
		// clock
		io_s[4, double] + io_n[1, double] + pclk_break + sdclk_break, // X37
		io_s[4, double] + io_n[1, double], // X38
		io_s[4, double] + io_n[1, double], // X39
		io_s[4, double] + io_n[1, double], // X40
		io_s[4, double_dqs] + io_n[1, double_dqs], // X41
		io_s[4, double] + io_n[1, double], // X42
		io_s[4, double] + io_n[1, double], // X43
		io_s[4, double] + io_n[1, double], // X44
		io_s[4, double] + io_n[1, double], // X45
		io_s[4, double] + io_n[1, double], // X46
		io_s[4, double] + io_n[1, double], // X47
		io_s[4, double] + io_n[1, double] + eclk_tap_s + eclk_tap_n, // X48
		io_s[4, double] + io_n[1, double] + eclk_tap_s + eclk_tap_n, // X49
		io_s[4, double_dqs] + io_n[1, double_dqs], // X50
		io_s[4, double] + io_n[1, double], // X51
		io_s[4, double] + io_n[1, double], // X52
		io_s[4, double] + io_n[1, double], // X53
		io_s[4, double] + io_n[1, double], // X54
		io_s[4, double] + io_n[1, double], // X55
		io_s[4, double] + io_n[1, double], // X56
		io_s[4, double] + io_n[1, double], // X57
		io_s[4, double] + io_n[1, double], // X58
		io_s[4, double_dqs] + io_n[1, double_dqs], // X59
		io_s[4, double] + io_n[1, double], // X60
		io_s[4, double] + io_n[1, double], // X61
		io_s[4, double] + io_n[1, double], // X62
		io_s[4, double] + io_n[1, double], // X63
		null, // X64
	}
	col_clk X37;
	rows {
		io, // Y0
		fplc + io_w[6, double_dummy] + io_e[3, double_dummy], // Y1
		fplc + io_w[6, double] + io_e[3, double], // Y2
		fplc + io_w[6, double] + io_e[3, double], // Y3
		fplc + io_w[6, double] + io_e[3, double], // Y4
		plc + io_w[6, double] + io_e[3, double], // Y5
		fplc + io_w[6, double] + io_e[3, double], // Y6
		fplc + io_w[6, double] + io_e[3, double], // Y7
		fplc + io_w[6, double] + io_e[3, double], // Y8
		plc + io_w[6, double_dqs] + io_e[3, double_dqs], // Y9
		fplc + io_w[6, double] + io_e[3, double], // Y10
		fplc + io_w[6, double] + io_e[3, double], // Y11
		fplc + io_w[6, double] + io_e[3, double], // Y12
		plc + io_w[6, double] + io_e[3, double], // Y13
		dsp + sclk_break, // Y14
		fplc + io_w[6, double] + io_e[3, double], // Y15
		fplc + io_w[6, double] + io_e[3, double], // Y16
		fplc + io_w[6, double] + io_e[3, double], // Y17
		plc + io_w[6, double_dqs] + io_e[3, double_dqs], // Y18
		fplc + io_w[6, double] + io_e[3, double], // Y19
		fplc + io_w[6, double] + io_e[3, double], // Y20
		fplc + io_w[6, double] + io_e[3, double], // Y21
		plc + io_w[6, double] + io_e[3, double], // Y22
		fplc + io_w[6, double] + io_e[3, double], // Y23
		fplc + io_w[6, double] + io_e[3, double], // Y24
		fplc + io_w[6, double] + io_e[3, double], // Y25
		plc + io_w[6, double_dqs] + io_e[3, double_dqs], // Y26
		fplc + io_w[6, double] + io_e[3, double], // Y27
		fplc + io_w[6, double] + io_e[3, double], // Y28
		fplc + io_w[6, double] + io_e[3, double], // Y29
		plc + io_w[6, double] + io_e[3, double], // Y30
		// clock
		ebr + sclk_break, // Y31
		fplc + io_w[7, double] + io_e[2, double], // Y32
		fplc + io_w[7, double] + io_e[2, double], // Y33
		fplc + io_w[7, double] + io_e[2, double], // Y34
		plc + io_w[7, double_dqs] + io_e[2, double_dqs], // Y35
		fplc + io_w[7, double] + io_e[2, double], // Y36
		fplc + io_w[7, double] + io_e[2, double], // Y37
		fplc + io_w[7, double] + io_e[2, double], // Y38
		plc + io_w[7, double] + io_e[2, double], // Y39
		fplc + io_w[7, double] + io_e[2, double], // Y40
		fplc + io_w[7, double] + io_e[2, double], // Y41
		fplc + io_w[7, double] + io_e[2, double], // Y42
		plc + io_w[7, double_dqs] + io_e[2, double_dqs], // Y43
		fplc + io_w[7, double] + io_e[2, double], // Y44
		fplc + io_w[7, double] + io_e[2, double], // Y45
		fplc + io_w[7, double] + io_e[2, double], // Y46
		plc + io_w[7, double] + io_e[2, double], // Y47
		fplc + io_w[7, double] + io_e[2, double], // Y48
		fplc + io_w[7, double] + io_e[2, double], // Y49
		fplc + io_w[7, double] + io_e[2, double], // Y50
		plc + io_w[7, double_dqs] + io_e[2, double_dqs], // Y51
		fplc + io_w[7, double] + io_e[2, double], // Y52
		fplc + io_w[7, double] + io_e[2, double], // Y53
		fplc + io_w[7, double] + io_e[2, double], // Y54
		plc + io_w[7, double] + io_e[2, double], // Y55
		fplc + io_w[7, double] + io_e[2, double], // Y56
		fplc + io_w[7, double] + io_e[2, double], // Y57
		fplc + io_w[7, double] + io_e[2, double], // Y58
		plc + io_w[7, double] + io_e[2, double], // Y59
		fplc + io_w[7, double_dummy] + io_e[2, double_dummy], // Y60
		io, // Y61
	}
	row_clk Y31;
	special_loc PLL_SW0 = D0X0Y0;
	special_loc PLL_NW0 = D0X0Y61;
	special_loc PLL_SE0 = D0X64Y0;
	special_loc PLL_NE0 = D0X64Y61;
	special_loc PCLK_IN_W0 = D0X0Y28;
	special_loc PCLK_IN_W1 = D0X0Y34;
	special_loc PCLK_IN_E0 = D0X64Y27;
	special_loc PCLK_IN_E1 = D0X64Y28;
	special_loc PCLK_IN_E2 = D0X64Y34;
	special_loc PCLK_IN_E3 = D0X64Y35;
	special_loc PCLK_IN_S0 = D0X34Y0;
	special_loc PCLK_IN_S1 = D0X39Y0;
	special_loc PCLK_IN_N0 = D0X34Y61;
	special_loc PCLK_IN_N1 = D0X39Y61;
	special_loc SCLK_IN_W0 = D0X0Y33;
	special_loc SCLK_IN_W1 = D0X0Y32;
	special_loc SCLK_IN_W2 = D0X0Y30;
	special_loc SCLK_IN_W3 = D0X0Y29;
	special_loc SCLK_IN_E0 = D0X64Y33;
	special_loc SCLK_IN_E1 = D0X64Y32;
	special_loc SCLK_IN_E2 = D0X64Y30;
	special_loc SCLK_IN_E3 = D0X64Y29;
	special_loc SCLK_IN_S0 = D0X35Y0;
	special_loc SCLK_IN_S1 = D0X36Y0;
	special_loc SCLK_IN_S2 = D0X37Y0;
	special_loc SCLK_IN_S3 = D0X38Y0;
	special_loc SCLK_IN_N0 = D0X35Y61;
	special_loc SCLK_IN_N1 = D0X36Y61;
	special_loc SCLK_IN_N2 = D0X37Y61;
	special_loc SCLK_IN_N3 = D0X38Y61;
	special_loc CONFIG = D0X64Y14;
	special_loc OSC = D0X64Y60;
	special_io CLOCK_W0 = IOB_W32_0;
	special_io CLOCK_W1 = IOB_W30_0;
	special_io CLOCK_E0 = IOB_E32_0;
	special_io CLOCK_E1 = IOB_E30_0;
	special_io CLOCK_S0 = IOB_S36_0;
	special_io CLOCK_S1 = IOB_S37_0;
	special_io CLOCK_N0 = IOB_N36_0;
	special_io CLOCK_N1 = IOB_N37_0;
	special_io PLL_IN0_SW0 = IOB_S3_0;
	special_io PLL_IN0_NW0 = IOB_N3_0;
	special_io PLL_IN0_SE0 = IOB_S61_0;
	special_io PLL_IN0_NE0 = IOB_N61_0;
	special_io PLL_FB_SW0 = IOB_S4_0;
	special_io PLL_FB_NW0 = IOB_N4_0;
	special_io PLL_FB_SE0 = IOB_S62_0;
	special_io PLL_FB_NE0 = IOB_N62_0;
	special_io VREF1_0 = IOB_N2_0;
	special_io VREF1_1 = IOB_N63_0;
	special_io VREF1_2 = IOB_E58_0;
	special_io VREF1_3 = IOB_E2_0;
	special_io VREF1_4 = IOB_S63_0;
	special_io VREF1_5 = IOB_S2_0;
	special_io VREF1_6 = IOB_W2_0;
	special_io VREF1_7 = IOB_W58_0;
	special_io VREF2_0 = IOB_N2_1;
	special_io VREF2_1 = IOB_N63_1;
	special_io VREF2_2 = IOB_E58_1;
	special_io VREF2_3 = IOB_E2_1;
	special_io VREF2_4 = IOB_S63_1;
	special_io VREF2_5 = IOB_S2_1;
	special_io VREF2_6 = IOB_W2_1;
	special_io VREF2_7 = IOB_W58_1;
	special_io D0 = IOB_W33_0;
	special_io D1 = IOB_W34_1;
	special_io INIT_B = IOB_W33_1;
	special_io CCLK = IOB_W34_0;
	special_io SPI_C_CS_B = IOB_W36_1;
	special_io SPI_P_CS_B = IOB_W36_0;
	special_io M1 = IOB_W37_0;
	special_io DONE = IOB_W38_1;
	special_io PROG_B = IOB_W38_0;
}

// LFXP2-40E
chip CHIP4 {
	kind xp2;
	columns {
		null, // X0
		io_s[5, double_dummy] + io_n[0, double_dummy], // X1
		io_s[5, double] + io_n[0, double], // X2
		io_s[5, double] + io_n[0, double], // X3
		io_s[5, double] + io_n[0, double], // X4
		io_s[5, double_dqs] + io_n[0, double_dqs], // X5
		io_s[5, double] + io_n[0, double], // X6
		io_s[5, double] + io_n[0, double], // X7
		io_s[5, double] + io_n[0, double] + eclk_tap_s + eclk_tap_n, // X8
		io_s[5, double] + io_n[0, double] + eclk_tap_s + eclk_tap_n, // X9
		io_s[5, double] + io_n[0, double], // X10
		io_s[5, double] + io_n[0, double], // X11
		io_s[5, double] + io_n[0, double], // X12
		io_s[5, double] + io_n[0, double], // X13
		io_s[5, double_dqs] + io_n[0, double_dqs], // X14
		io_s[5, double] + io_n[0, double], // X15
		io_s[5, double] + io_n[0, double], // X16
		io_s[5, double] + io_n[0, double], // X17
		io_s[5, double] + io_n[0, double], // X18
		io_s[5, double] + io_n[0, double] + sdclk_break, // X19
		io_s[5, double] + io_n[0, double], // X20
		io_s[5, double] + io_n[0, double], // X21
		io_s[5, double] + io_n[0, double], // X22
		io_s[5, double_dqs] + io_n[0, double_dqs], // X23
		io_s[5, double] + io_n[0, double], // X24
		io_s[5, double] + io_n[0, double], // X25
		io_s[5, double] + io_n[0, double], // X26
		io_s[5, double] + io_n[0, double], // X27
		io_s[5, double] + io_n[0, double] + eclk_tap_s + eclk_tap_n, // X28
		io_s[5, double] + io_n[0, double] + eclk_tap_s + eclk_tap_n, // X29
		io_s[5, double] + io_n[0, double], // X30
		io_s[5, double] + io_n[0, double], // X31
		io_s[5, double_dqs] + io_n[0, double_dqs], // X32
		io_s[5, double] + io_n[0, double], // X33
		io_s[5, double] + io_n[0, double], // X34
		io_s[5, double] + io_n[0, double], // X35
		io_s[5, double] + io_n[0, double], // X36
		// clock
		io_s[4, double] + io_n[1, double] + pclk_break + sdclk_break, // X37
		io_s[4, double] + io_n[1, double], // X38
		io_s[4, double] + io_n[1, double], // X39
		io_s[4, double] + io_n[1, double], // X40
		io_s[4, double_dqs] + io_n[1, double_dqs], // X41
		io_s[4, double] + io_n[1, double], // X42
		io_s[4, double] + io_n[1, double], // X43
		io_s[4, double] + io_n[1, double] + eclk_tap_s + eclk_tap_n, // X44
		io_s[4, double] + io_n[1, double] + eclk_tap_s + eclk_tap_n, // X45
		io_s[4, double] + io_n[1, double], // X46
		io_s[4, double] + io_n[1, double], // X47
		io_s[4, double] + io_n[1, double], // X48
		io_s[4, double] + io_n[1, double], // X49
		io_s[4, double_dqs] + io_n[1, double_dqs], // X50
		io_s[4, double] + io_n[1, double], // X51
		io_s[4, double] + io_n[1, double], // X52
		io_s[4, double] + io_n[1, double], // X53
		io_s[4, double] + io_n[1, double], // X54
		io_s[4, double] + io_n[1, double] + sdclk_break, // X55
		io_s[4, double] + io_n[1, double], // X56
		io_s[4, double] + io_n[1, double], // X57
		io_s[4, double] + io_n[1, double], // X58
		io_s[4, double_dqs] + io_n[1, double_dqs], // X59
		io_s[4, double] + io_n[1, double], // X60
		io_s[4, double] + io_n[1, double], // X61
		io_s[4, double] + io_n[1, double], // X62
		io_s[4, double] + io_n[1, double], // X63
		io_s[4, double] + io_n[1, double] + eclk_tap_s + eclk_tap_n, // X64
		io_s[4, double] + io_n[1, double] + eclk_tap_s + eclk_tap_n, // X65
		io_s[4, double] + io_n[1, double], // X66
		io_s[4, double] + io_n[1, double], // X67
		io_s[4, double_dqs] + io_n[1, double_dqs], // X68
		io_s[4, double] + io_n[1, double], // X69
		io_s[4, double] + io_n[1, double], // X70
		io_s[4, double] + io_n[1, double], // X71
		io_s[4, double_dummy] + io_n[1, double_dummy], // X72
		null, // X73
	}
	col_clk X37;
	rows {
		io, // Y0
		fplc + io_w[6, double_dummy] + io_e[3, double_dummy], // Y1
		fplc + io_w[6, double_dummy] + io_e[3, double_dummy], // Y2
		plc + io_w[6, double] + io_e[3, double], // Y3
		fplc + io_w[6, double] + io_e[3, double], // Y4
		fplc + io_w[6, double] + io_e[3, double], // Y5
		fplc + io_w[6, double] + io_e[3, double], // Y6
		plc + io_w[6, double_dqs] + io_e[3, double_dqs], // Y7
		fplc + io_w[6, double] + io_e[3, double], // Y8
		fplc + io_w[6, double] + io_e[3, double], // Y9
		fplc + io_w[6, double] + io_e[3, double], // Y10
		plc + io_w[6, double] + io_e[3, double], // Y11
		fplc + io_w[6, double] + io_e[3, double], // Y12
		fplc + io_w[6, double] + io_e[3, double], // Y13
		fplc + io_w[6, double] + io_e[3, double], // Y14
		plc + io_w[6, double_dqs] + io_e[3, double_dqs], // Y15
		fplc + io_w[6, double] + io_e[3, double], // Y16
		fplc + io_w[6, double] + io_e[3, double], // Y17
		fplc + io_w[6, double] + io_e[3, double], // Y18
		plc + io_w[6, double] + io_e[3, double], // Y19
		dsp + sclk_break, // Y20
		fplc + io_w[6, double] + io_e[3, double], // Y21
		fplc + io_w[6, double] + io_e[3, double], // Y22
		fplc + io_w[6, double] + io_e[3, double], // Y23
		plc + io_w[6, double_dqs] + io_e[3, double_dqs], // Y24
		fplc + io_w[6, double] + io_e[3, double], // Y25
		fplc + io_w[6, double] + io_e[3, double], // Y26
		fplc + io_w[6, double] + io_e[3, double], // Y27
		plc + io_w[6, double] + io_e[3, double], // Y28
		fplc + io_w[6, double] + io_e[3, double], // Y29
		fplc + io_w[6, double] + io_e[3, double], // Y30
		fplc + io_w[6, double] + io_e[3, double], // Y31
		plc + io_w[6, double_dqs] + io_e[3, double_dqs], // Y32
		fplc + io_w[6, double] + io_e[3, double], // Y33
		fplc + io_w[6, double] + io_e[3, double], // Y34
		fplc + io_w[6, double] + io_e[3, double], // Y35
		plc + io_w[6, double] + io_e[3, double], // Y36
		// clock
		ebr + sclk_break, // Y37
		fplc + io_w[7, double] + io_e[2, double], // Y38
		fplc + io_w[7, double] + io_e[2, double], // Y39
		fplc + io_w[7, double] + io_e[2, double], // Y40
		plc + io_w[7, double_dqs] + io_e[2, double_dqs], // Y41
		fplc + io_w[7, double] + io_e[2, double], // Y42
		fplc + io_w[7, double] + io_e[2, double], // Y43
		fplc + io_w[7, double] + io_e[2, double], // Y44
		plc + io_w[7, double] + io_e[2, double], // Y45
		fplc + io_w[7, double] + io_e[2, double], // Y46
		fplc + io_w[7, double] + io_e[2, double], // Y47
		fplc + io_w[7, double] + io_e[2, double], // Y48
		plc + io_w[7, double_dqs] + io_e[2, double_dqs], // Y49
		fplc + io_w[7, double] + io_e[2, double], // Y50
		fplc + io_w[7, double] + io_e[2, double], // Y51
		fplc + io_w[7, double] + io_e[2, double], // Y52
		plc + io_w[7, double] + io_e[2, double], // Y53
		ebr + sclk_break, // Y54
		fplc + io_w[7, double] + io_e[2, double], // Y55
		fplc + io_w[7, double] + io_e[2, double], // Y56
		fplc + io_w[7, double] + io_e[2, double], // Y57
		plc + io_w[7, double_dqs] + io_e[2, double_dqs], // Y58
		fplc + io_w[7, double] + io_e[2, double], // Y59
		fplc + io_w[7, double] + io_e[2, double], // Y60
		fplc + io_w[7, double] + io_e[2, double], // Y61
		plc + io_w[7, double] + io_e[2, double], // Y62
		fplc + io_w[7, double] + io_e[2, double], // Y63
		fplc + io_w[7, double] + io_e[2, double], // Y64
		fplc + io_w[7, double] + io_e[2, double], // Y65
		plc + io_w[7, double_dqs] + io_e[2, double_dqs], // Y66
		fplc + io_w[7, double] + io_e[2, double], // Y67
		fplc + io_w[7, double] + io_e[2, double], // Y68
		fplc + io_w[7, double] + io_e[2, double], // Y69
		plc + io_w[7, double] + io_e[2, double], // Y70
		fplc + io_w[7, double_dummy] + io_e[2, double_dummy], // Y71
		fplc + io_w[7, double_dummy] + io_e[2, double_dummy], // Y72
		io, // Y73
	}
	row_clk Y37;
	special_loc PLL_SW0 = D0X0Y0;
	special_loc PLL_NW0 = D0X0Y73;
	special_loc PLL_SE0 = D0X73Y0;
	special_loc PLL_NE0 = D0X73Y73;
	special_loc PCLK_IN_W0 = D0X0Y34;
	special_loc PCLK_IN_W1 = D0X0Y40;
	special_loc PCLK_IN_E0 = D0X73Y33;
	special_loc PCLK_IN_E1 = D0X73Y34;
	special_loc PCLK_IN_E2 = D0X73Y40;
	special_loc PCLK_IN_E3 = D0X73Y41;
	special_loc PCLK_IN_S0 = D0X34Y0;
	special_loc PCLK_IN_S1 = D0X39Y0;
	special_loc PCLK_IN_N0 = D0X34Y73;
	special_loc PCLK_IN_N1 = D0X39Y73;
	special_loc SCLK_IN_W0 = D0X0Y39;
	special_loc SCLK_IN_W1 = D0X0Y38;
	special_loc SCLK_IN_W2 = D0X0Y36;
	special_loc SCLK_IN_W3 = D0X0Y35;
	special_loc SCLK_IN_E0 = D0X73Y39;
	special_loc SCLK_IN_E1 = D0X73Y38;
	special_loc SCLK_IN_E2 = D0X73Y36;
	special_loc SCLK_IN_E3 = D0X73Y35;
	special_loc SCLK_IN_S0 = D0X35Y0;
	special_loc SCLK_IN_S1 = D0X36Y0;
	special_loc SCLK_IN_S2 = D0X37Y0;
	special_loc SCLK_IN_S3 = D0X38Y0;
	special_loc SCLK_IN_N0 = D0X35Y73;
	special_loc SCLK_IN_N1 = D0X36Y73;
	special_loc SCLK_IN_N2 = D0X37Y73;
	special_loc SCLK_IN_N3 = D0X38Y73;
	special_loc CONFIG = D0X73Y20;
	special_loc OSC = D0X73Y72;
	special_io CLOCK_W0 = IOB_W38_0;
	special_io CLOCK_W1 = IOB_W36_0;
	special_io CLOCK_E0 = IOB_E38_0;
	special_io CLOCK_E1 = IOB_E36_0;
	special_io CLOCK_S0 = IOB_S36_0;
	special_io CLOCK_S1 = IOB_S37_0;
	special_io CLOCK_N0 = IOB_N36_0;
	special_io CLOCK_N1 = IOB_N37_0;
	special_io PLL_IN0_SW0 = IOB_S3_0;
	special_io PLL_IN0_NW0 = IOB_N3_0;
	special_io PLL_IN0_SE0 = IOB_S69_0;
	special_io PLL_IN0_NE0 = IOB_N69_0;
	special_io PLL_FB_SW0 = IOB_S4_0;
	special_io PLL_FB_NW0 = IOB_N4_0;
	special_io PLL_FB_SE0 = IOB_S70_0;
	special_io PLL_FB_NE0 = IOB_N70_0;
	special_io VREF1_0 = IOB_N2_0;
	special_io VREF1_1 = IOB_N71_0;
	special_io VREF1_2 = IOB_E69_0;
	special_io VREF1_3 = IOB_E4_0;
	special_io VREF1_4 = IOB_S71_0;
	special_io VREF1_5 = IOB_S2_0;
	special_io VREF1_6 = IOB_W4_0;
	special_io VREF1_7 = IOB_W69_0;
	special_io VREF2_0 = IOB_N2_1;
	special_io VREF2_1 = IOB_N71_1;
	special_io VREF2_2 = IOB_E69_1;
	special_io VREF2_3 = IOB_E4_1;
	special_io VREF2_4 = IOB_S71_1;
	special_io VREF2_5 = IOB_S2_1;
	special_io VREF2_6 = IOB_W4_1;
	special_io VREF2_7 = IOB_W69_1;
	special_io D0 = IOB_W39_0;
	special_io D1 = IOB_W40_1;
	special_io INIT_B = IOB_W39_1;
	special_io CCLK = IOB_W40_0;
	special_io SPI_C_CS_B = IOB_W42_1;
	special_io SPI_P_CS_B = IOB_W42_0;
	special_io M1 = IOB_W43_0;
	special_io DONE = IOB_W44_1;
	special_io PROG_B = IOB_W44_0;
}

// LAXP2-5E-TQFP144 LFXP2-5E-TQFP144
bond BOND0 {
	kind single;
	pin 1 = IOB_W24_0;
	pin 2 = IOB_W24_1;
	pin 3 = GND;
	pin 4 = VCCIO7;
	pin 5 = IOB_W21_0;
	pin 6 = IOB_W21_1;
	pin 7 = IOB_W20_0;
	pin 8 = IOB_W20_1;
	pin 9 = IOB_W19_0;
	pin 10 = IOB_W19_1;
	pin 11 = IOB_W18_0;
	pin 12 = GND;
	pin 13 = IOB_W18_1;
	pin 14 = VCCIO7;
	pin 15 = IOB_W17_0;
	pin 16 = IOB_W16_0;
	pin 17 = IOB_W17_1;
	pin 18 = IOB_W16_1;
	pin 19 = IOB_W15_0;
	pin 20 = IOB_W15_1;
	pin 21 = IOB_W14_0;
	pin 22 = IOB_W14_1;
	pin 23 = VCCAUX;
	pin 24 = VCCINT;
	pin 25 = TOE;
	pin 26 = M0;
	pin 27 = IOB_W11_0;
	pin 28 = IOB_W12_0;
	pin 29 = IOB_W11_1;
	pin 30 = IOB_W12_1;
	pin 31 = IOB_W10_1;
	pin 32 = IOB_W10_0;
	pin 33 = VCCIO6;
	pin 34 = GND;
	pin 35 = IOB_W1_0;
	pin 36 = IOB_W1_1;
	pin 37 = IOB_S7_0;
	pin 38 = IOB_S6_0;
	pin 39 = IOB_S7_1;
	pin 40 = IOB_S6_1;
	pin 41 = GND;
	pin 42 = VCCIO5;
	pin 43 = IOB_S12_1;
	pin 44 = IOB_S12_0;
	pin 45 = IOB_S14_0;
	pin 46 = IOB_S13_0;
	pin 47 = IOB_S14_1;
	pin 48 = IOB_S13_1;
	pin 49 = VCCIO5;
	pin 50 = IOB_S15_0;
	pin 51 = GND;
	pin 52 = IOB_S15_1;
	pin 53 = IOB_S16_0;
	pin 54 = IOB_S16_1;
	pin 55 = IOB_S17_0;
	pin 56 = IOB_S18_0;
	pin 57 = IOB_S17_1;
	pin 58 = IOB_S18_1;
	pin 59 = VCCINT;
	pin 60 = VCCAUX;
	pin 61 = IOB_S19_0;
	pin 62 = IOB_S19_1;
	pin 63 = VCCIO4;
	pin 64 = GND;
	pin 65 = IOB_S25_0;
	pin 66 = IOB_S25_1;
	pin 67 = VCCPLL_SE;
	pin 68 = GND;
	pin 69 = IOB_S26_0;
	pin 70 = IOB_S27_0;
	pin 71 = IOB_S26_1;
	pin 72 = IOB_S27_1;
	pin 73 = IOB_E2_0;
	pin 74 = IOB_E2_1;
	pin 75 = GND;
	pin 76 = VCCIO3;
	pin 77 = IOB_E12_1;
	pin 78 = IOB_E12_0;
	pin 79 = TMS;
	pin 80 = TDI;
	pin 81 = TCK;
	pin 82 = TDO;
	pin 83 = VCC_JTAG;
	pin 84 = VCCINT;
	pin 85 = VCCAUX;
	pin 86 = GND;
	pin 87 = IOB_E14_1;
	pin 88 = IOB_E14_0;
	pin 89 = IOB_E15_1;
	pin 90 = IOB_E15_0;
	pin 91 = IOB_E16_1;
	pin 92 = IOB_E17_1;
	pin 93 = IOB_E16_0;
	pin 94 = IOB_E17_0;
	pin 95 = VCCIO2;
	pin 96 = IOB_E18_1;
	pin 97 = GND;
	pin 98 = IOB_E18_0;
	pin 99 = IOB_E19_1;
	pin 100 = IOB_E20_1;
	pin 101 = IOB_E19_0;
	pin 102 = IOB_E20_0;
	pin 103 = IOB_E21_1;
	pin 104 = IOB_E21_0;
	pin 105 = VCCIO2;
	pin 106 = GND;
	pin 107 = IOB_E24_1;
	pin 108 = IOB_E24_0;
	pin 109 = IOB_N27_1;
	pin 110 = IOB_N27_0;
	pin 111 = GND;
	pin 112 = VCCIO1;
	pin 113 = IOB_N20_1;
	pin 114 = IOB_N19_1;
	pin 115 = IOB_N20_0;
	pin 116 = IOB_N19_0;
	pin 117 = VCCAUX;
	pin 118 = VCCINT;
	pin 119 = IOB_N18_1;
	pin 120 = IOB_N18_0;
	pin 121 = IOB_N17_1;
	pin 122 = IOB_N16_1;
	pin 123 = IOB_N17_0;
	pin 124 = IOB_N16_0;
	pin 125 = IOB_N15_1;
	pin 126 = GND;
	pin 127 = IOB_N15_0;
	pin 128 = VCCIO0;
	pin 129 = IOB_N14_1;
	pin 130 = IOB_N13_1;
	pin 131 = IOB_N14_0;
	pin 132 = IOB_N13_0;
	pin 133 = IOB_N12_1;
	pin 134 = IOB_N12_0;
	pin 135 = GND;
	pin 136 = VCCIO0;
	pin 137 = IOB_N8_1;
	pin 138 = IOB_N8_0;
	pin 139 = GNDPLL_NW;
	pin 140 = VCCPLL_NW;
	pin 141 = IOB_N6_1;
	pin 142 = IOB_N7_1;
	pin 143 = IOB_N6_0;
	pin 144 = IOB_N7_0;
}

// LAXP2-5E-PQFP208 LFXP2-5E-PQFP208
bond BOND1 {
	kind single;
	pin 1 = IOB_W24_0;
	pin 2 = IOB_W24_1;
	pin 3 = GND;
	pin 4 = VCCINT;
	pin 5 = VCCIO7;
	pin 6 = IOB_W21_0;
	pin 7 = IOB_W21_1;
	pin 8 = IOB_W20_0;
	pin 9 = IOB_W19_0;
	pin 10 = IOB_W20_1;
	pin 11 = IOB_W18_0;
	pin 12 = IOB_W19_1;
	pin 13 = IOB_W18_1;
	pin 14 = GND;
	pin 15 = IOB_W17_0;
	pin 16 = VCCIO7;
	pin 17 = IOB_W16_0;
	pin 18 = IOB_W17_1;
	pin 19 = IOB_W16_1;
	pin 20 = IOB_W15_0;
	pin 21 = IOB_W15_1;
	pin 22 = IOB_W14_0;
	pin 23 = IOB_W14_1;
	pin 24 = GND;
	pin 25 = VCCAUX;
	pin 26 = VCCINT;
	pin 27 = VCCINT;
	pin 28 = TOE;
	pin 29 = M0;
	pin 30 = IOB_W12_0;
	pin 31 = IOB_W11_0;
	pin 32 = IOB_W12_1;
	pin 33 = IOB_W11_1;
	pin 34 = IOB_W10_0;
	pin 35 = IOB_W10_1;
	pin 36 = IOB_W9_0;
	pin 37 = GND;
	pin 38 = VCCIO6;
	pin 39 = IOB_W9_1;
	pin 40 = IOB_W7_0;
	pin 41 = IOB_W8_0;
	pin 42 = IOB_W7_1;
	pin 43 = IOB_W8_1;
	pin 44 = IOB_W6_1;
	pin 45 = IOB_W6_0;
	pin 46 = IOB_W5_0;
	pin 47 = IOB_W5_1;
	pin 48 = GND;
	pin 49 = VCCINT;
	pin 50 = VCCIO6;
	pin 51 = IOB_W1_0;
	pin 52 = IOB_W1_1;
	pin 53 = IOB_S7_0;
	pin 54 = IOB_S6_0;
	pin 55 = IOB_S7_1;
	pin 56 = IOB_S6_1;
	pin 57 = NC;
	pin 58 = GND;
	pin 59 = IOB_S8_0;
	pin 60 = IOB_S8_1;
	pin 61 = VCCIO5;
	pin 62 = GND;
	pin 63 = IOB_S12_1;
	pin 64 = IOB_S12_0;
	pin 65 = IOB_S14_0;
	pin 66 = IOB_S13_0;
	pin 67 = IOB_S14_1;
	pin 68 = IOB_S13_1;
	pin 69 = IOB_S15_0;
	pin 70 = VCCIO5;
	pin 71 = GND;
	pin 72 = IOB_S15_1;
	pin 73 = IOB_S16_0;
	pin 74 = IOB_S16_1;
	pin 75 = IOB_S17_0;
	pin 76 = IOB_S18_0;
	pin 77 = IOB_S17_1;
	pin 78 = IOB_S18_1;
	pin 79 = VCCINT;
	pin 80 = VCCAUX;
	pin 81 = IOB_S19_0;
	pin 82 = IOB_S19_1;
	pin 83 = IOB_S20_0;
	pin 84 = IOB_S20_1;
	pin 85 = IOB_S21_0;
	pin 86 = IOB_S22_0;
	pin 87 = IOB_S21_1;
	pin 88 = IOB_S22_1;
	pin 89 = VCCIO4;
	pin 90 = GND;
	pin 91 = IOB_S23_0;
	pin 92 = IOB_S24_0;
	pin 93 = IOB_S23_1;
	pin 94 = IOB_S24_1;
	pin 95 = VCCIO4;
	pin 96 = NC;
	pin 97 = IOB_S25_0;
	pin 98 = IOB_S25_1;
	pin 99 = VCCPLL_SE;
	pin 100 = GND;
	pin 101 = IOB_S26_0;
	pin 102 = IOB_S27_0;
	pin 103 = IOB_S26_1;
	pin 104 = IOB_S27_1;
	pin 105 = IOB_E2_0;
	pin 106 = IOB_E2_1;
	pin 107 = VCCIO3;
	pin 108 = VCCINT;
	pin 109 = GND;
	pin 110 = IOB_E6_0;
	pin 111 = IOB_E6_1;
	pin 112 = IOB_E8_1;
	pin 113 = IOB_E7_1;
	pin 114 = IOB_E8_0;
	pin 115 = IOB_E7_0;
	pin 116 = IOB_E9_1;
	pin 117 = VCCIO3;
	pin 118 = IOB_E9_0;
	pin 119 = GND;
	pin 120 = IOB_E10_1;
	pin 121 = IOB_E10_0;
	pin 122 = IOB_E11_1;
	pin 123 = IOB_E12_1;
	pin 124 = IOB_E11_0;
	pin 125 = IOB_E12_0;
	pin 126 = TMS;
	pin 127 = TCK;
	pin 128 = TDI;
	pin 129 = TDO;
	pin 130 = VCC_JTAG;
	pin 131 = VCCINT;
	pin 132 = VCCAUX;
	pin 133 = GND;
	pin 134 = IOB_E14_1;
	pin 135 = IOB_E14_0;
	pin 136 = IOB_E15_1;
	pin 137 = IOB_E15_0;
	pin 138 = IOB_E16_1;
	pin 139 = IOB_E17_1;
	pin 140 = IOB_E16_0;
	pin 141 = VCCIO2;
	pin 142 = IOB_E17_0;
	pin 143 = GND;
	pin 144 = IOB_E18_1;
	pin 145 = IOB_E19_1;
	pin 146 = IOB_E18_0;
	pin 147 = IOB_E20_1;
	pin 148 = IOB_E19_0;
	pin 149 = IOB_E20_0;
	pin 150 = IOB_E21_1;
	pin 151 = IOB_E21_0;
	pin 152 = VCCIO2;
	pin 153 = VCCINT;
	pin 154 = GND;
	pin 155 = IOB_E24_1;
	pin 156 = IOB_E24_0;
	pin 157 = IOB_N27_1;
	pin 158 = IOB_N26_1;
	pin 159 = IOB_N27_0;
	pin 160 = IOB_N26_0;
	pin 161 = GND;
	pin 162 = NC;
	pin 163 = IOB_N25_1;
	pin 164 = IOB_N25_0;
	pin 165 = NC;
	pin 166 = VCCIO1;
	pin 167 = IOB_N24_1;
	pin 168 = IOB_N23_1;
	pin 169 = IOB_N24_0;
	pin 170 = IOB_N23_0;
	pin 171 = GND;
	pin 172 = VCCIO1;
	pin 173 = IOB_N22_1;
	pin 174 = IOB_N21_1;
	pin 175 = IOB_N22_0;
	pin 176 = IOB_N21_0;
	pin 177 = IOB_N20_1;
	pin 178 = IOB_N20_0;
	pin 179 = IOB_N19_1;
	pin 180 = IOB_N19_0;
	pin 181 = VCCAUX;
	pin 182 = VCCINT;
	pin 183 = IOB_N18_1;
	pin 184 = IOB_N17_1;
	pin 185 = IOB_N18_0;
	pin 186 = IOB_N17_0;
	pin 187 = IOB_N16_1;
	pin 188 = IOB_N16_0;
	pin 189 = IOB_N15_1;
	pin 190 = GND;
	pin 191 = VCCIO0;
	pin 192 = IOB_N15_0;
	pin 193 = IOB_N13_1;
	pin 194 = IOB_N14_1;
	pin 195 = IOB_N13_0;
	pin 196 = IOB_N14_0;
	pin 197 = IOB_N12_0;
	pin 198 = IOB_N12_1;
	pin 199 = GND;
	pin 200 = VCCIO0;
	pin 201 = IOB_N8_1;
	pin 202 = IOB_N8_0;
	pin 203 = GNDPLL_NW;
	pin 204 = VCCPLL_NW;
	pin 205 = IOB_N6_1;
	pin 206 = IOB_N7_1;
	pin 207 = IOB_N6_0;
	pin 208 = IOB_N7_0;
}

// LAXP2-5E-CSBGA132 LFXP2-5E-CSBGA132
bond BOND2 {
	kind single;
	pin A1 = IOB_N7_0;
	pin A2 = IOB_N6_0;
	pin A3 = IOB_N6_1;
	pin A4 = VCCPLL_NW;
	pin A5 = IOB_N8_1;
	pin A6 = IOB_N14_0;
	pin A7 = IOB_N14_1;
	pin A8 = IOB_N16_0;
	pin A9 = IOB_N17_0;
	pin A10 = IOB_N18_1;
	pin A11 = IOB_N19_0;
	pin A12 = VCCIO1;
	pin A13 = IOB_N27_1;
	pin A14 = IOB_E24_0;
	pin B1 = IOB_W24_0;
	pin B2 = IOB_W24_1;
	pin B3 = IOB_N7_1;
	pin B4 = GNDPLL_NW;
	pin B5 = VCCIO0;
	pin B6 = IOB_N13_0;
	pin B7 = VCCIO0;
	pin B8 = GND;
	pin B9 = IOB_N16_1;
	pin B10 = IOB_N18_0;
	pin B11 = VCCINT;
	pin B12 = IOB_N19_1;
	pin B13 = IOB_N27_0;
	pin B14 = IOB_E24_1;
	pin C1 = GND;
	pin C2 = IOB_W20_0;
	pin C3 = VCCIO7;
	pin C4 = VCCINT;
	pin C5 = IOB_N8_0;
	pin C6 = GND;
	pin C7 = IOB_N13_1;
	pin C8 = IOB_N15_0;
	pin C9 = IOB_N15_1;
	pin C10 = IOB_N17_1;
	pin C11 = VCCAUX;
	pin C12 = GND;
	pin C13 = GND;
	pin C14 = VCCIO2;
	pin D1 = IOB_W19_0;
	pin D2 = IOB_W18_0;
	pin D3 = IOB_W20_1;
	pin D12 = IOB_E20_0;
	pin D13 = IOB_E20_1;
	pin D14 = IOB_E19_0;
	pin E1 = IOB_W19_1;
	pin E2 = GND;
	pin E3 = IOB_W18_1;
	pin E12 = IOB_E18_0;
	pin E13 = GND;
	pin E14 = IOB_E19_1;
	pin F1 = IOB_W17_0;
	pin F2 = VCCIO7;
	pin F3 = IOB_W16_0;
	pin F12 = IOB_E18_1;
	pin F13 = VCCIO2;
	pin F14 = IOB_E17_0;
	pin G1 = IOB_W17_1;
	pin G2 = IOB_W16_1;
	pin G3 = IOB_W15_1;
	pin G12 = IOB_E16_0;
	pin G13 = IOB_E16_1;
	pin G14 = IOB_E17_1;
	pin H1 = IOB_W14_0;
	pin H2 = IOB_W15_0;
	pin H3 = IOB_W14_1;
	pin H12 = IOB_E15_1;
	pin H13 = IOB_E15_0;
	pin H14 = IOB_E14_0;
	pin J1 = GND;
	pin J2 = VCCAUX;
	pin J3 = VCCINT;
	pin J12 = IOB_E14_1;
	pin J13 = VCCINT;
	pin J14 = VCCAUX;
	pin K1 = M0;
	pin K2 = TOE;
	pin K3 = IOB_W11_0;
	pin K12 = VCC_JTAG;
	pin K13 = TDO;
	pin K14 = TCK;
	pin L1 = IOB_W12_0;
	pin L2 = IOB_W11_1;
	pin L3 = IOB_W12_1;
	pin L12 = TMS;
	pin L13 = TDI;
	pin L14 = IOB_E12_0;
	pin M1 = VCCIO6;
	pin M2 = GND;
	pin M3 = VCCIO5;
	pin M4 = IOB_S14_1;
	pin M5 = IOB_S15_1;
	pin M6 = IOB_S16_1;
	pin M7 = IOB_S17_1;
	pin M8 = VCCAUX;
	pin M9 = VCCIO4;
	pin M10 = IOB_S25_1;
	pin M11 = GND;
	pin M12 = VCCIO3;
	pin M13 = IOB_E12_1;
	pin M14 = GND;
	pin N1 = IOB_W1_0;
	pin N2 = IOB_S6_1;
	pin N3 = IOB_S14_0;
	pin N4 = IOB_S13_1;
	pin N5 = VCCIO5;
	pin N6 = GND;
	pin N7 = IOB_S18_0;
	pin N8 = IOB_S18_1;
	pin N9 = IOB_S19_1;
	pin N10 = GND;
	pin N11 = VCCINT;
	pin N12 = IOB_S27_0;
	pin N13 = IOB_E2_1;
	pin N14 = IOB_E2_0;
	pin P1 = IOB_W1_1;
	pin P2 = IOB_S6_0;
	pin P3 = GND;
	pin P4 = IOB_S13_0;
	pin P5 = IOB_S15_0;
	pin P6 = IOB_S16_0;
	pin P7 = IOB_S17_0;
	pin P8 = VCCINT;
	pin P9 = IOB_S19_0;
	pin P10 = IOB_S25_0;
	pin P11 = VCCPLL_SE;
	pin P12 = IOB_S26_0;
	pin P13 = IOB_S26_1;
	pin P14 = IOB_S27_1;
}

// LAXP2-5E-FTBGA256 LFXP2-5E-FTBGA256
bond BOND3 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N7_1;
	pin A3 = IOB_N9_1;
	pin A4 = IOB_N11_1;
	pin A5 = IOB_N13_1;
	pin A6 = IOB_N15_1;
	pin A7 = IOB_N17_1;
	pin A8 = IOB_N19_1;
	pin A9 = IOB_N20_1;
	pin A10 = IOB_N23_1;
	pin A11 = IOB_N25_0;
	pin A12 = NC;
	pin A13 = IOB_N27_1;
	pin A14 = NC;
	pin A15 = NC;
	pin A16 = GND;
	pin B1 = IOB_N7_0;
	pin B2 = IOB_N6_0;
	pin B3 = IOB_N6_1;
	pin B4 = IOB_N11_0;
	pin B5 = GND;
	pin B6 = IOB_N15_0;
	pin B7 = IOB_N17_0;
	pin B8 = IOB_N19_0;
	pin B9 = IOB_N20_0;
	pin B10 = IOB_N23_0;
	pin B11 = IOB_N25_1;
	pin B12 = GND;
	pin B13 = IOB_N27_0;
	pin B14 = IOB_E24_1;
	pin B15 = IOB_E23_0;
	pin B16 = IOB_E23_1;
	pin C1 = IOB_W23_0;
	pin C2 = NC;
	pin C3 = NC;
	pin C4 = IOB_N9_0;
	pin C5 = VCCIO0;
	pin C6 = IOB_N13_0;
	pin C7 = IOB_N14_1;
	pin C8 = GND;
	pin C9 = IOB_N22_0;
	pin C10 = IOB_N26_0;
	pin C11 = NC;
	pin C12 = VCCIO1;
	pin C13 = IOB_E24_0;
	pin C14 = NC;
	pin C15 = IOB_E21_0;
	pin C16 = IOB_E21_1;
	pin D1 = IOB_W23_1;
	pin D2 = IOB_W22_0;
	pin D3 = IOB_W24_0;
	pin D4 = IOB_N8_1;
	pin D5 = NC;
	pin D6 = IOB_N14_0;
	pin D7 = IOB_N16_0;
	pin D8 = IOB_N21_0;
	pin D9 = IOB_N24_0;
	pin D10 = IOB_N24_1;
	pin D11 = IOB_N26_1;
	pin D12 = NC;
	pin D13 = IOB_E19_0;
	pin D14 = NC;
	pin D15 = IOB_E20_0;
	pin D16 = IOB_E20_1;
	pin E1 = IOB_W22_1;
	pin E2 = GND;
	pin E3 = VCCIO7;
	pin E4 = IOB_W24_1;
	pin E5 = NC;
	pin E6 = IOB_N12_0;
	pin E7 = VCCIO0;
	pin E8 = IOB_N18_0;
	pin E9 = IOB_N21_1;
	pin E10 = VCCIO1;
	pin E11 = IOB_E22_0;
	pin E12 = NC;
	pin E13 = IOB_E19_1;
	pin E14 = VCCIO2;
	pin E15 = GND;
	pin E16 = IOB_E18_0;
	pin F1 = IOB_W21_1;
	pin F2 = IOB_W21_0;
	pin F3 = IOB_W18_0;
	pin F4 = IOB_N8_0;
	pin F5 = IOB_N10_0;
	pin F6 = IOB_N12_1;
	pin F7 = IOB_N16_1;
	pin F8 = IOB_N18_1;
	pin F9 = IOB_N22_1;
	pin F10 = IOB_E22_1;
	pin F11 = IOB_E16_1;
	pin F12 = IOB_E14_0;
	pin F13 = IOB_E16_0;
	pin F14 = IOB_E18_1;
	pin F15 = IOB_E17_0;
	pin F16 = IOB_E17_1;
	pin G1 = IOB_W19_0;
	pin G2 = IOB_W20_0;
	pin G3 = IOB_W18_1;
	pin G4 = IOB_W20_1;
	pin G5 = VCCIO7;
	pin G6 = IOB_N10_1;
	pin G7 = VCCINT;
	pin G8 = VCCAUX;
	pin G9 = VCCINT;
	pin G10 = NC;
	pin G11 = TMS;
	pin G12 = VCCIO2;
	pin G13 = TDI;
	pin G14 = IOB_E14_1;
	pin G15 = IOB_E15_0;
	pin G16 = IOB_E15_1;
	pin H1 = IOB_W19_1;
	pin H2 = IOB_W17_0;
	pin H3 = IOB_W17_1;
	pin H4 = IOB_W14_0;
	pin H5 = IOB_W15_0;
	pin H6 = IOB_W16_0;
	pin H7 = VCCINT;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = VCCAUX;
	pin H11 = TCK;
	pin H12 = TDO;
	pin H13 = IOB_E11_1;
	pin H14 = GND;
	pin H15 = IOB_E12_0;
	pin H16 = IOB_E12_1;
	pin J1 = IOB_W12_1;
	pin J2 = IOB_W12_0;
	pin J3 = GND;
	pin J4 = IOB_W11_0;
	pin J5 = IOB_W14_1;
	pin J6 = IOB_W16_1;
	pin J7 = VCCAUX;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = IOB_E8_0;
	pin J12 = IOB_E9_1;
	pin J13 = IOB_E9_0;
	pin J14 = IOB_E11_0;
	pin J15 = IOB_E10_0;
	pin J16 = IOB_E10_1;
	pin K1 = IOB_W10_1;
	pin K2 = IOB_W10_0;
	pin K3 = IOB_W9_1;
	pin K4 = IOB_W11_1;
	pin K5 = VCCIO6;
	pin K6 = IOB_W15_1;
	pin K7 = VCC_JTAG;
	pin K8 = VCCINT;
	pin K9 = VCCAUX;
	pin K10 = VCCINT;
	pin K11 = IOB_E8_1;
	pin K12 = VCCIO3;
	pin K13 = IOB_E6_1;
	pin K14 = IOB_E6_0;
	pin K15 = IOB_E7_0;
	pin K16 = IOB_E7_1;
	pin L1 = IOB_W8_0;
	pin L2 = IOB_W8_1;
	pin L3 = IOB_W7_1;
	pin L4 = IOB_W7_0;
	pin L5 = IOB_W9_0;
	pin L6 = TOE;
	pin L7 = M0;
	pin L8 = IOB_S8_1;
	pin L9 = IOB_S8_0;
	pin L10 = IOB_S20_1;
	pin L11 = IOB_S24_0;
	pin L12 = IOB_E3_1;
	pin L13 = IOB_E3_0;
	pin L14 = IOB_E5_1;
	pin L15 = IOB_E5_0;
	pin L16 = NC;
	pin M1 = IOB_W6_0;
	pin M2 = GND;
	pin M3 = VCCIO6;
	pin M4 = IOB_W5_0;
	pin M5 = IOB_W5_1;
	pin M6 = IOB_W2_0;
	pin M7 = VCCIO5;
	pin M8 = IOB_S14_0;
	pin M9 = IOB_S20_0;
	pin M10 = VCCIO4;
	pin M11 = NC;
	pin M12 = IOB_S24_1;
	pin M13 = IOB_S27_1;
	pin M14 = VCCIO3;
	pin M15 = GND;
	pin M16 = NC;
	pin N1 = IOB_W6_1;
	pin N2 = IOB_W3_1;
	pin N3 = NC;
	pin N4 = IOB_W2_1;
	pin N5 = IOB_S6_1;
	pin N6 = IOB_S10_1;
	pin N7 = IOB_S12_0;
	pin N8 = IOB_S14_1;
	pin N9 = IOB_S16_1;
	pin N10 = IOB_S22_1;
	pin N11 = NC;
	pin N12 = IOB_S26_0;
	pin N13 = IOB_E2_0;
	pin N14 = IOB_E2_1;
	pin N15 = NC;
	pin N16 = NC;
	pin P1 = IOB_W3_0;
	pin P2 = NC;
	pin P3 = IOB_W1_1;
	pin P4 = IOB_S6_0;
	pin P5 = VCCIO5;
	pin P6 = IOB_S10_0;
	pin P7 = IOB_S12_1;
	pin P8 = IOB_S16_0;
	pin P9 = GND;
	pin P10 = IOB_S22_0;
	pin P11 = IOB_S23_1;
	pin P12 = VCCIO4;
	pin P13 = IOB_S27_0;
	pin P14 = IOB_S26_1;
	pin P15 = NC;
	pin P16 = IOB_S25_1;
	pin R1 = NC;
	pin R2 = NC;
	pin R3 = IOB_W1_0;
	pin R4 = IOB_S11_0;
	pin R5 = GND;
	pin R6 = IOB_S13_0;
	pin R7 = IOB_S15_0;
	pin R8 = IOB_S17_0;
	pin R9 = IOB_S18_1;
	pin R10 = IOB_S19_1;
	pin R11 = IOB_S21_1;
	pin R12 = GND;
	pin R13 = NC;
	pin R14 = NC;
	pin R15 = NC;
	pin R16 = IOB_S25_0;
	pin T1 = GND;
	pin T2 = NC;
	pin T3 = IOB_S7_0;
	pin T4 = IOB_S7_1;
	pin T5 = IOB_S11_1;
	pin T6 = IOB_S13_1;
	pin T7 = IOB_S15_1;
	pin T8 = IOB_S18_0;
	pin T9 = IOB_S17_1;
	pin T10 = IOB_S19_0;
	pin T11 = IOB_S21_0;
	pin T12 = IOB_S23_0;
	pin T13 = NC;
	pin T14 = NC;
	pin T15 = NC;
	pin T16 = GND;
}

// LAXP2-8E-TQFP144 LFXP2-8E-TQFP144
bond BOND4 {
	kind single;
	pin 1 = IOB_W31_0;
	pin 2 = IOB_W31_1;
	pin 3 = GND;
	pin 4 = VCCIO7;
	pin 5 = IOB_W24_0;
	pin 6 = IOB_W24_1;
	pin 7 = IOB_W23_0;
	pin 8 = IOB_W23_1;
	pin 9 = IOB_W22_0;
	pin 10 = IOB_W22_1;
	pin 11 = IOB_W21_0;
	pin 12 = GND;
	pin 13 = IOB_W21_1;
	pin 14 = VCCIO7;
	pin 15 = IOB_W20_0;
	pin 16 = IOB_W19_0;
	pin 17 = IOB_W20_1;
	pin 18 = IOB_W19_1;
	pin 19 = IOB_W18_0;
	pin 20 = IOB_W18_1;
	pin 21 = IOB_W17_0;
	pin 22 = IOB_W17_1;
	pin 23 = VCCAUX;
	pin 24 = VCCINT;
	pin 25 = TOE;
	pin 26 = M0;
	pin 27 = IOB_W14_0;
	pin 28 = IOB_W15_0;
	pin 29 = IOB_W14_1;
	pin 30 = IOB_W15_1;
	pin 31 = IOB_W13_1;
	pin 32 = IOB_W13_0;
	pin 33 = VCCIO6;
	pin 34 = GND;
	pin 35 = IOB_W1_0;
	pin 36 = IOB_W1_1;
	pin 37 = IOB_S2_0;
	pin 38 = IOB_S1_0;
	pin 39 = IOB_S2_1;
	pin 40 = IOB_S1_1;
	pin 41 = GND;
	pin 42 = VCCIO5;
	pin 43 = IOB_S12_1;
	pin 44 = IOB_S12_0;
	pin 45 = IOB_S14_0;
	pin 46 = IOB_S13_0;
	pin 47 = IOB_S14_1;
	pin 48 = IOB_S13_1;
	pin 49 = VCCIO5;
	pin 50 = IOB_S15_0;
	pin 51 = GND;
	pin 52 = IOB_S15_1;
	pin 53 = IOB_S16_0;
	pin 54 = IOB_S16_1;
	pin 55 = IOB_S17_0;
	pin 56 = IOB_S18_0;
	pin 57 = IOB_S17_1;
	pin 58 = IOB_S18_1;
	pin 59 = VCCINT;
	pin 60 = VCCAUX;
	pin 61 = IOB_S19_0;
	pin 62 = IOB_S19_1;
	pin 63 = VCCIO4;
	pin 64 = GND;
	pin 65 = IOB_S29_0;
	pin 66 = IOB_S29_1;
	pin 67 = VCCPLL_SE;
	pin 68 = GND;
	pin 69 = IOB_S30_0;
	pin 70 = IOB_S31_0;
	pin 71 = IOB_S30_1;
	pin 72 = IOB_S31_1;
	pin 73 = IOB_E3_0;
	pin 74 = IOB_E3_1;
	pin 75 = GND;
	pin 76 = VCCIO3;
	pin 77 = IOB_E15_1;
	pin 78 = IOB_E15_0;
	pin 79 = TMS;
	pin 80 = TDI;
	pin 81 = TCK;
	pin 82 = TDO;
	pin 83 = VCC_JTAG;
	pin 84 = VCCINT;
	pin 85 = VCCAUX;
	pin 86 = GND;
	pin 87 = IOB_E17_1;
	pin 88 = IOB_E17_0;
	pin 89 = IOB_E18_1;
	pin 90 = IOB_E18_0;
	pin 91 = IOB_E19_1;
	pin 92 = IOB_E20_1;
	pin 93 = IOB_E19_0;
	pin 94 = IOB_E20_0;
	pin 95 = VCCIO2;
	pin 96 = IOB_E21_1;
	pin 97 = GND;
	pin 98 = IOB_E21_0;
	pin 99 = IOB_E22_1;
	pin 100 = IOB_E23_1;
	pin 101 = IOB_E22_0;
	pin 102 = IOB_E23_0;
	pin 103 = IOB_E24_1;
	pin 104 = IOB_E24_0;
	pin 105 = VCCIO2;
	pin 106 = GND;
	pin 107 = IOB_E31_1;
	pin 108 = IOB_E31_0;
	pin 109 = IOB_N31_1;
	pin 110 = IOB_N31_0;
	pin 111 = GND;
	pin 112 = VCCIO1;
	pin 113 = IOB_N20_1;
	pin 114 = IOB_N19_1;
	pin 115 = IOB_N20_0;
	pin 116 = IOB_N19_0;
	pin 117 = VCCAUX;
	pin 118 = VCCINT;
	pin 119 = IOB_N18_1;
	pin 120 = IOB_N18_0;
	pin 121 = IOB_N17_1;
	pin 122 = IOB_N16_1;
	pin 123 = IOB_N17_0;
	pin 124 = IOB_N16_0;
	pin 125 = IOB_N15_1;
	pin 126 = GND;
	pin 127 = IOB_N15_0;
	pin 128 = VCCIO0;
	pin 129 = IOB_N14_1;
	pin 130 = IOB_N13_1;
	pin 131 = IOB_N14_0;
	pin 132 = IOB_N13_0;
	pin 133 = IOB_N12_1;
	pin 134 = IOB_N12_0;
	pin 135 = GND;
	pin 136 = VCCIO0;
	pin 137 = IOB_N3_1;
	pin 138 = IOB_N3_0;
	pin 139 = GNDPLL_NW;
	pin 140 = VCCPLL_NW;
	pin 141 = IOB_N1_1;
	pin 142 = IOB_N2_1;
	pin 143 = IOB_N1_0;
	pin 144 = IOB_N2_0;
}

// LAXP2-8E-PQFP208 LFXP2-8E-PQFP208
bond BOND5 {
	kind single;
	pin 1 = IOB_W31_0;
	pin 2 = IOB_W31_1;
	pin 3 = GND;
	pin 4 = VCCINT;
	pin 5 = VCCIO7;
	pin 6 = IOB_W24_0;
	pin 7 = IOB_W24_1;
	pin 8 = IOB_W23_0;
	pin 9 = IOB_W22_0;
	pin 10 = IOB_W23_1;
	pin 11 = IOB_W21_0;
	pin 12 = IOB_W22_1;
	pin 13 = IOB_W21_1;
	pin 14 = GND;
	pin 15 = IOB_W20_0;
	pin 16 = VCCIO7;
	pin 17 = IOB_W19_0;
	pin 18 = IOB_W20_1;
	pin 19 = IOB_W19_1;
	pin 20 = IOB_W18_0;
	pin 21 = IOB_W18_1;
	pin 22 = IOB_W17_0;
	pin 23 = IOB_W17_1;
	pin 24 = GND;
	pin 25 = VCCAUX;
	pin 26 = VCCINT;
	pin 27 = VCCINT;
	pin 28 = TOE;
	pin 29 = M0;
	pin 30 = IOB_W15_0;
	pin 31 = IOB_W14_0;
	pin 32 = IOB_W15_1;
	pin 33 = IOB_W14_1;
	pin 34 = IOB_W13_0;
	pin 35 = IOB_W13_1;
	pin 36 = IOB_W12_0;
	pin 37 = GND;
	pin 38 = VCCIO6;
	pin 39 = IOB_W12_1;
	pin 40 = IOB_W10_0;
	pin 41 = IOB_W11_0;
	pin 42 = IOB_W10_1;
	pin 43 = IOB_W11_1;
	pin 44 = IOB_W9_1;
	pin 45 = IOB_W9_0;
	pin 46 = IOB_W8_0;
	pin 47 = IOB_W8_1;
	pin 48 = GND;
	pin 49 = VCCINT;
	pin 50 = VCCIO6;
	pin 51 = IOB_W1_0;
	pin 52 = IOB_W1_1;
	pin 53 = IOB_S2_0;
	pin 54 = IOB_S1_0;
	pin 55 = IOB_S2_1;
	pin 56 = IOB_S1_1;
	pin 57 = NC;
	pin 58 = GND;
	pin 59 = IOB_S3_0;
	pin 60 = IOB_S3_1;
	pin 61 = VCCIO5;
	pin 62 = GND;
	pin 63 = IOB_S12_1;
	pin 64 = IOB_S12_0;
	pin 65 = IOB_S14_0;
	pin 66 = IOB_S13_0;
	pin 67 = IOB_S14_1;
	pin 68 = IOB_S13_1;
	pin 69 = IOB_S15_0;
	pin 70 = VCCIO5;
	pin 71 = GND;
	pin 72 = IOB_S15_1;
	pin 73 = IOB_S16_0;
	pin 74 = IOB_S16_1;
	pin 75 = IOB_S17_0;
	pin 76 = IOB_S18_0;
	pin 77 = IOB_S17_1;
	pin 78 = IOB_S18_1;
	pin 79 = VCCINT;
	pin 80 = VCCAUX;
	pin 81 = IOB_S19_0;
	pin 82 = IOB_S19_1;
	pin 83 = IOB_S20_0;
	pin 84 = IOB_S20_1;
	pin 85 = IOB_S21_0;
	pin 86 = IOB_S22_0;
	pin 87 = IOB_S21_1;
	pin 88 = IOB_S22_1;
	pin 89 = VCCIO4;
	pin 90 = GND;
	pin 91 = IOB_S23_0;
	pin 92 = IOB_S24_0;
	pin 93 = IOB_S23_1;
	pin 94 = IOB_S24_1;
	pin 95 = VCCIO4;
	pin 96 = GND;
	pin 97 = IOB_S29_0;
	pin 98 = IOB_S29_1;
	pin 99 = VCCPLL_SE;
	pin 100 = GND;
	pin 101 = IOB_S30_0;
	pin 102 = IOB_S31_0;
	pin 103 = IOB_S30_1;
	pin 104 = IOB_S31_1;
	pin 105 = IOB_E3_0;
	pin 106 = IOB_E3_1;
	pin 107 = VCCIO3;
	pin 108 = VCCINT;
	pin 109 = GND;
	pin 110 = IOB_E9_0;
	pin 111 = IOB_E9_1;
	pin 112 = IOB_E11_1;
	pin 113 = IOB_E10_1;
	pin 114 = IOB_E11_0;
	pin 115 = IOB_E10_0;
	pin 116 = IOB_E12_1;
	pin 117 = VCCIO3;
	pin 118 = IOB_E12_0;
	pin 119 = GND;
	pin 120 = IOB_E13_1;
	pin 121 = IOB_E13_0;
	pin 122 = IOB_E14_1;
	pin 123 = IOB_E15_1;
	pin 124 = IOB_E14_0;
	pin 125 = IOB_E15_0;
	pin 126 = TMS;
	pin 127 = TCK;
	pin 128 = TDI;
	pin 129 = TDO;
	pin 130 = VCC_JTAG;
	pin 131 = VCCINT;
	pin 132 = VCCAUX;
	pin 133 = GND;
	pin 134 = IOB_E17_1;
	pin 135 = IOB_E17_0;
	pin 136 = IOB_E18_1;
	pin 137 = IOB_E18_0;
	pin 138 = IOB_E19_1;
	pin 139 = IOB_E20_1;
	pin 140 = IOB_E19_0;
	pin 141 = VCCIO2;
	pin 142 = IOB_E20_0;
	pin 143 = GND;
	pin 144 = IOB_E21_1;
	pin 145 = IOB_E22_1;
	pin 146 = IOB_E21_0;
	pin 147 = IOB_E23_1;
	pin 148 = IOB_E22_0;
	pin 149 = IOB_E23_0;
	pin 150 = IOB_E24_1;
	pin 151 = IOB_E24_0;
	pin 152 = VCCIO2;
	pin 153 = VCCINT;
	pin 154 = GND;
	pin 155 = IOB_E31_1;
	pin 156 = IOB_E31_0;
	pin 157 = IOB_N31_1;
	pin 158 = IOB_N30_1;
	pin 159 = IOB_N31_0;
	pin 160 = IOB_N30_0;
	pin 161 = GND;
	pin 162 = NC;
	pin 163 = IOB_N29_1;
	pin 164 = IOB_N29_0;
	pin 165 = GND;
	pin 166 = VCCIO1;
	pin 167 = IOB_N24_1;
	pin 168 = IOB_N23_1;
	pin 169 = IOB_N24_0;
	pin 170 = IOB_N23_0;
	pin 171 = GND;
	pin 172 = VCCIO1;
	pin 173 = IOB_N22_1;
	pin 174 = IOB_N21_1;
	pin 175 = IOB_N22_0;
	pin 176 = IOB_N21_0;
	pin 177 = IOB_N20_1;
	pin 178 = IOB_N20_0;
	pin 179 = IOB_N19_1;
	pin 180 = IOB_N19_0;
	pin 181 = VCCAUX;
	pin 182 = VCCINT;
	pin 183 = IOB_N18_1;
	pin 184 = IOB_N17_1;
	pin 185 = IOB_N18_0;
	pin 186 = IOB_N17_0;
	pin 187 = IOB_N16_1;
	pin 188 = IOB_N16_0;
	pin 189 = IOB_N15_1;
	pin 190 = GND;
	pin 191 = VCCIO0;
	pin 192 = IOB_N15_0;
	pin 193 = IOB_N13_1;
	pin 194 = IOB_N14_1;
	pin 195 = IOB_N13_0;
	pin 196 = IOB_N14_0;
	pin 197 = IOB_N12_0;
	pin 198 = IOB_N12_1;
	pin 199 = GND;
	pin 200 = VCCIO0;
	pin 201 = IOB_N3_1;
	pin 202 = IOB_N3_0;
	pin 203 = GNDPLL_NW;
	pin 204 = VCCPLL_NW;
	pin 205 = IOB_N1_1;
	pin 206 = IOB_N2_1;
	pin 207 = IOB_N1_0;
	pin 208 = IOB_N2_0;
}

// LAXP2-8E-CSBGA132 LFXP2-8E-CSBGA132
bond BOND6 {
	kind single;
	pin A1 = IOB_N2_0;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N1_1;
	pin A4 = VCCPLL_NW;
	pin A5 = IOB_N3_1;
	pin A6 = IOB_N14_0;
	pin A7 = IOB_N14_1;
	pin A8 = IOB_N16_0;
	pin A9 = IOB_N17_0;
	pin A10 = IOB_N18_1;
	pin A11 = IOB_N19_0;
	pin A12 = VCCIO1;
	pin A13 = IOB_N31_1;
	pin A14 = IOB_E31_0;
	pin B1 = IOB_W31_0;
	pin B2 = IOB_W31_1;
	pin B3 = IOB_N2_1;
	pin B4 = GNDPLL_NW;
	pin B5 = VCCIO0;
	pin B6 = IOB_N13_0;
	pin B7 = VCCIO0;
	pin B8 = GND;
	pin B9 = IOB_N16_1;
	pin B10 = IOB_N18_0;
	pin B11 = VCCINT;
	pin B12 = IOB_N19_1;
	pin B13 = IOB_N31_0;
	pin B14 = IOB_E31_1;
	pin C1 = GND;
	pin C2 = IOB_W23_0;
	pin C3 = VCCIO7;
	pin C4 = VCCINT;
	pin C5 = IOB_N3_0;
	pin C6 = GND;
	pin C7 = IOB_N13_1;
	pin C8 = IOB_N15_0;
	pin C9 = IOB_N15_1;
	pin C10 = IOB_N17_1;
	pin C11 = VCCAUX;
	pin C12 = GND;
	pin C13 = GND;
	pin C14 = VCCIO2;
	pin D1 = IOB_W22_0;
	pin D2 = IOB_W21_0;
	pin D3 = IOB_W23_1;
	pin D12 = IOB_E23_0;
	pin D13 = IOB_E23_1;
	pin D14 = IOB_E22_0;
	pin E1 = IOB_W22_1;
	pin E2 = GND;
	pin E3 = IOB_W21_1;
	pin E12 = IOB_E21_0;
	pin E13 = GND;
	pin E14 = IOB_E22_1;
	pin F1 = IOB_W20_0;
	pin F2 = VCCIO7;
	pin F3 = IOB_W19_0;
	pin F12 = IOB_E21_1;
	pin F13 = VCCIO2;
	pin F14 = IOB_E20_0;
	pin G1 = IOB_W20_1;
	pin G2 = IOB_W19_1;
	pin G3 = IOB_W18_1;
	pin G12 = IOB_E19_0;
	pin G13 = IOB_E19_1;
	pin G14 = IOB_E20_1;
	pin H1 = IOB_W17_0;
	pin H2 = IOB_W18_0;
	pin H3 = IOB_W17_1;
	pin H12 = IOB_E18_1;
	pin H13 = IOB_E18_0;
	pin H14 = IOB_E17_0;
	pin J1 = GND;
	pin J2 = VCCAUX;
	pin J3 = VCCINT;
	pin J12 = IOB_E17_1;
	pin J13 = VCCINT;
	pin J14 = VCCAUX;
	pin K1 = M0;
	pin K2 = TOE;
	pin K3 = IOB_W14_0;
	pin K12 = VCC_JTAG;
	pin K13 = TDO;
	pin K14 = TCK;
	pin L1 = IOB_W15_0;
	pin L2 = IOB_W14_1;
	pin L3 = IOB_W15_1;
	pin L12 = TMS;
	pin L13 = TDI;
	pin L14 = IOB_E15_0;
	pin M1 = VCCIO6;
	pin M2 = GND;
	pin M3 = VCCIO5;
	pin M4 = IOB_S14_1;
	pin M5 = IOB_S15_1;
	pin M6 = IOB_S16_1;
	pin M7 = IOB_S17_1;
	pin M8 = VCCAUX;
	pin M9 = VCCIO4;
	pin M10 = IOB_S29_1;
	pin M11 = GND;
	pin M12 = VCCIO3;
	pin M13 = IOB_E15_1;
	pin M14 = GND;
	pin N1 = IOB_W1_0;
	pin N2 = IOB_S1_1;
	pin N3 = IOB_S14_0;
	pin N4 = IOB_S13_1;
	pin N5 = VCCIO5;
	pin N6 = GND;
	pin N7 = IOB_S18_0;
	pin N8 = IOB_S18_1;
	pin N9 = IOB_S19_1;
	pin N10 = GND;
	pin N11 = VCCINT;
	pin N12 = IOB_S31_0;
	pin N13 = IOB_E3_1;
	pin N14 = IOB_E3_0;
	pin P1 = IOB_W1_1;
	pin P2 = IOB_S1_0;
	pin P3 = GND;
	pin P4 = IOB_S13_0;
	pin P5 = IOB_S15_0;
	pin P6 = IOB_S16_0;
	pin P7 = IOB_S17_0;
	pin P8 = VCCINT;
	pin P9 = IOB_S19_0;
	pin P10 = IOB_S29_0;
	pin P11 = VCCPLL_SE;
	pin P12 = IOB_S30_0;
	pin P13 = IOB_S30_1;
	pin P14 = IOB_S31_1;
}

// LAXP2-8E-FTBGA256 LFXP2-8E-FTBGA256
bond BOND7 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N2_1;
	pin A3 = IOB_N9_1;
	pin A4 = IOB_N11_1;
	pin A5 = IOB_N13_1;
	pin A6 = IOB_N15_1;
	pin A7 = IOB_N17_1;
	pin A8 = IOB_N19_1;
	pin A9 = IOB_N20_1;
	pin A10 = IOB_N23_1;
	pin A11 = IOB_N25_0;
	pin A12 = IOB_N29_1;
	pin A13 = IOB_N31_1;
	pin A14 = IOB_E30_0;
	pin A15 = IOB_E30_1;
	pin A16 = GND;
	pin B1 = IOB_N2_0;
	pin B2 = IOB_N1_0;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N11_0;
	pin B5 = GND;
	pin B6 = IOB_N15_0;
	pin B7 = IOB_N17_0;
	pin B8 = IOB_N19_0;
	pin B9 = IOB_N20_0;
	pin B10 = IOB_N23_0;
	pin B11 = IOB_N25_1;
	pin B12 = GND;
	pin B13 = IOB_N31_0;
	pin B14 = IOB_E31_1;
	pin B15 = IOB_E26_0;
	pin B16 = IOB_E26_1;
	pin C1 = IOB_W26_0;
	pin C2 = IOB_W27_1;
	pin C3 = IOB_W27_0;
	pin C4 = IOB_N9_0;
	pin C5 = VCCIO0;
	pin C6 = IOB_N13_0;
	pin C7 = IOB_N14_1;
	pin C8 = GND;
	pin C9 = IOB_N22_0;
	pin C10 = IOB_N26_0;
	pin C11 = IOB_N29_0;
	pin C12 = VCCIO1;
	pin C13 = IOB_E31_0;
	pin C14 = IOB_E27_0;
	pin C15 = IOB_E24_0;
	pin C16 = IOB_E24_1;
	pin D1 = IOB_W26_1;
	pin D2 = IOB_W25_0;
	pin D3 = IOB_W31_0;
	pin D4 = IOB_N3_1;
	pin D5 = IOB_N8_1;
	pin D6 = IOB_N14_0;
	pin D7 = IOB_N16_0;
	pin D8 = IOB_N21_0;
	pin D9 = IOB_N24_0;
	pin D10 = IOB_N24_1;
	pin D11 = IOB_N26_1;
	pin D12 = IOB_N30_1;
	pin D13 = IOB_E22_0;
	pin D14 = IOB_E27_1;
	pin D15 = IOB_E23_0;
	pin D16 = IOB_E23_1;
	pin E1 = IOB_W25_1;
	pin E2 = GND;
	pin E3 = VCCIO7;
	pin E4 = IOB_W31_1;
	pin E5 = IOB_N8_0;
	pin E6 = IOB_N12_0;
	pin E7 = VCCIO0;
	pin E8 = IOB_N18_0;
	pin E9 = IOB_N21_1;
	pin E10 = VCCIO1;
	pin E11 = IOB_E25_0;
	pin E12 = IOB_N30_0;
	pin E13 = IOB_E22_1;
	pin E14 = VCCIO2;
	pin E15 = GND;
	pin E16 = IOB_E21_0;
	pin F1 = IOB_W24_1;
	pin F2 = IOB_W24_0;
	pin F3 = IOB_W21_0;
	pin F4 = IOB_N3_0;
	pin F5 = IOB_N10_0;
	pin F6 = IOB_N12_1;
	pin F7 = IOB_N16_1;
	pin F8 = IOB_N18_1;
	pin F9 = IOB_N22_1;
	pin F10 = IOB_E25_1;
	pin F11 = IOB_E19_1;
	pin F12 = IOB_E17_0;
	pin F13 = IOB_E19_0;
	pin F14 = IOB_E21_1;
	pin F15 = IOB_E20_0;
	pin F16 = IOB_E20_1;
	pin G1 = IOB_W22_0;
	pin G2 = IOB_W23_0;
	pin G3 = IOB_W21_1;
	pin G4 = IOB_W23_1;
	pin G5 = VCCIO7;
	pin G6 = IOB_N10_1;
	pin G7 = VCCINT;
	pin G8 = VCCAUX;
	pin G9 = VCCINT;
	pin G10 = NC;
	pin G11 = TMS;
	pin G12 = VCCIO2;
	pin G13 = TDI;
	pin G14 = IOB_E17_1;
	pin G15 = IOB_E18_0;
	pin G16 = IOB_E18_1;
	pin H1 = IOB_W22_1;
	pin H2 = IOB_W20_0;
	pin H3 = IOB_W20_1;
	pin H4 = IOB_W17_0;
	pin H5 = IOB_W18_0;
	pin H6 = IOB_W19_0;
	pin H7 = VCCINT;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = VCCAUX;
	pin H11 = TCK;
	pin H12 = TDO;
	pin H13 = IOB_E14_1;
	pin H14 = GND;
	pin H15 = IOB_E15_0;
	pin H16 = IOB_E15_1;
	pin J1 = IOB_W15_1;
	pin J2 = IOB_W15_0;
	pin J3 = GND;
	pin J4 = IOB_W14_0;
	pin J5 = IOB_W17_1;
	pin J6 = IOB_W19_1;
	pin J7 = VCCAUX;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = IOB_E11_0;
	pin J12 = IOB_E12_1;
	pin J13 = IOB_E12_0;
	pin J14 = IOB_E14_0;
	pin J15 = IOB_E13_0;
	pin J16 = IOB_E13_1;
	pin K1 = IOB_W13_1;
	pin K2 = IOB_W13_0;
	pin K3 = IOB_W12_1;
	pin K4 = IOB_W14_1;
	pin K5 = VCCIO6;
	pin K6 = IOB_W18_1;
	pin K7 = VCC_JTAG;
	pin K8 = VCCINT;
	pin K9 = VCCAUX;
	pin K10 = VCCINT;
	pin K11 = IOB_E11_1;
	pin K12 = VCCIO3;
	pin K13 = IOB_E9_1;
	pin K14 = IOB_E9_0;
	pin K15 = IOB_E10_0;
	pin K16 = IOB_E10_1;
	pin L1 = IOB_W11_0;
	pin L2 = IOB_W11_1;
	pin L3 = IOB_W10_1;
	pin L4 = IOB_W10_0;
	pin L5 = IOB_W12_0;
	pin L6 = TOE;
	pin L7 = M0;
	pin L8 = IOB_S3_1;
	pin L9 = IOB_S3_0;
	pin L10 = IOB_S20_1;
	pin L11 = IOB_S24_0;
	pin L12 = IOB_E6_1;
	pin L13 = IOB_E6_0;
	pin L14 = IOB_E8_1;
	pin L15 = IOB_E8_0;
	pin L16 = IOB_E5_0;
	pin M1 = IOB_W9_0;
	pin M2 = GND;
	pin M3 = VCCIO6;
	pin M4 = IOB_W8_0;
	pin M5 = IOB_W8_1;
	pin M6 = IOB_W5_0;
	pin M7 = VCCIO5;
	pin M8 = IOB_S14_0;
	pin M9 = IOB_S20_0;
	pin M10 = VCCIO4;
	pin M11 = IOB_S26_0;
	pin M12 = IOB_S24_1;
	pin M13 = IOB_S31_1;
	pin M14 = VCCIO3;
	pin M15 = GND;
	pin M16 = IOB_E5_1;
	pin N1 = IOB_W9_1;
	pin N2 = IOB_W6_1;
	pin N3 = IOB_W2_0;
	pin N4 = IOB_W5_1;
	pin N5 = IOB_S1_1;
	pin N6 = IOB_S10_1;
	pin N7 = IOB_S12_0;
	pin N8 = IOB_S14_1;
	pin N9 = IOB_S16_1;
	pin N10 = IOB_S22_1;
	pin N11 = IOB_S26_1;
	pin N12 = IOB_S30_0;
	pin N13 = IOB_E3_0;
	pin N14 = IOB_E3_1;
	pin N15 = IOB_E4_0;
	pin N16 = IOB_E4_1;
	pin P1 = IOB_W6_0;
	pin P2 = IOB_W4_1;
	pin P3 = IOB_W1_1;
	pin P4 = IOB_S1_0;
	pin P5 = VCCIO5;
	pin P6 = IOB_S10_0;
	pin P7 = IOB_S12_1;
	pin P8 = IOB_S16_0;
	pin P9 = GND;
	pin P10 = IOB_S22_0;
	pin P11 = IOB_S23_1;
	pin P12 = VCCIO4;
	pin P13 = IOB_S31_0;
	pin P14 = IOB_S30_1;
	pin P15 = IOB_S28_1;
	pin P16 = IOB_S29_1;
	pin R1 = IOB_W4_0;
	pin R2 = IOB_W3_0;
	pin R3 = IOB_W1_0;
	pin R4 = IOB_S11_0;
	pin R5 = GND;
	pin R6 = IOB_S13_0;
	pin R7 = IOB_S15_0;
	pin R8 = IOB_S17_0;
	pin R9 = IOB_S18_1;
	pin R10 = IOB_S19_1;
	pin R11 = IOB_S21_1;
	pin R12 = GND;
	pin R13 = IOB_S25_1;
	pin R14 = IOB_S27_1;
	pin R15 = IOB_S28_0;
	pin R16 = IOB_S29_0;
	pin T1 = GND;
	pin T2 = IOB_W3_1;
	pin T3 = IOB_S2_0;
	pin T4 = IOB_S2_1;
	pin T5 = IOB_S11_1;
	pin T6 = IOB_S13_1;
	pin T7 = IOB_S15_1;
	pin T8 = IOB_S18_0;
	pin T9 = IOB_S17_1;
	pin T10 = IOB_S19_0;
	pin T11 = IOB_S21_0;
	pin T12 = IOB_S23_0;
	pin T13 = IOB_S25_0;
	pin T14 = IOB_S27_0;
	pin T15 = NC;
	pin T16 = GND;
}

// LAXP2-8E-FPBGA484 LFXP2-8E-FPBGA484
bond BOND8 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N2_0;
	pin A3 = NC;
	pin A4 = NC;
	pin A5 = NC;
	pin A6 = NC;
	pin A7 = IOB_N6_0;
	pin A8 = IOB_N7_0;
	pin A9 = IOB_N7_1;
	pin A10 = IOB_N11_0;
	pin A11 = IOB_N11_1;
	pin A12 = IOB_N14_1;
	pin A13 = IOB_N15_1;
	pin A14 = IOB_N18_1;
	pin A15 = IOB_N19_1;
	pin A16 = IOB_N22_1;
	pin A17 = IOB_N23_1;
	pin A18 = IOB_N26_1;
	pin A19 = NC;
	pin A20 = NC;
	pin A21 = NC;
	pin A22 = GND;
	pin B1 = NC;
	pin B2 = IOB_W31_1;
	pin B3 = IOB_N2_1;
	pin B4 = GND;
	pin B5 = VCCIO0;
	pin B6 = NC;
	pin B7 = NC;
	pin B8 = IOB_N6_1;
	pin B9 = IOB_N10_0;
	pin B10 = IOB_N10_1;
	pin B11 = IOB_N14_0;
	pin B12 = IOB_N15_0;
	pin B13 = IOB_N18_0;
	pin B14 = IOB_N19_0;
	pin B15 = IOB_N22_0;
	pin B16 = IOB_N23_0;
	pin B17 = IOB_N26_0;
	pin B18 = VCCIO1;
	pin B19 = GND;
	pin B20 = NC;
	pin B21 = NC;
	pin B22 = IOB_E29_0;
	pin C1 = NC;
	pin C2 = NC;
	pin C3 = IOB_W31_0;
	pin C4 = NC;
	pin C5 = NC;
	pin C6 = NC;
	pin C7 = NC;
	pin C8 = IOB_N4_1;
	pin C9 = IOB_N8_1;
	pin C10 = GND;
	pin C11 = IOB_N12_1;
	pin C12 = IOB_N16_1;
	pin C13 = GND;
	pin C14 = IOB_N24_1;
	pin C15 = NC;
	pin C16 = IOB_N27_0;
	pin C17 = IOB_N27_1;
	pin C18 = NC;
	pin C19 = NC;
	pin C20 = NC;
	pin C21 = NC;
	pin C22 = IOB_E29_1;
	pin D1 = NC;
	pin D2 = GND;
	pin D3 = NC;
	pin D4 = NC;
	pin D5 = NC;
	pin D6 = NC;
	pin D7 = GND;
	pin D8 = IOB_N4_0;
	pin D9 = IOB_N8_0;
	pin D10 = VCCIO0;
	pin D11 = IOB_N12_0;
	pin D12 = IOB_N20_1;
	pin D13 = VCCIO1;
	pin D14 = IOB_N28_1;
	pin D15 = NC;
	pin D16 = GND;
	pin D17 = NC;
	pin D18 = NC;
	pin D19 = NC;
	pin D20 = NC;
	pin D21 = GND;
	pin D22 = IOB_E28_0;
	pin E1 = NC;
	pin E2 = VCCIO7;
	pin E3 = NC;
	pin E4 = NC;
	pin E5 = NC;
	pin E6 = IOB_N1_1;
	pin E7 = VCCIO0;
	pin E8 = NC;
	pin E9 = IOB_N5_0;
	pin E10 = IOB_N9_1;
	pin E11 = IOB_N16_0;
	pin E12 = IOB_N20_0;
	pin E13 = IOB_N24_0;
	pin E14 = IOB_N30_0;
	pin E15 = IOB_N30_1;
	pin E16 = VCCIO1;
	pin E17 = IOB_N31_0;
	pin E18 = IOB_N31_1;
	pin E19 = NC;
	pin E20 = NC;
	pin E21 = VCCIO2;
	pin E22 = IOB_E28_1;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = IOB_N1_0;
	pin F7 = IOB_N3_0;
	pin F8 = NC;
	pin F9 = IOB_N5_1;
	pin F10 = IOB_N9_0;
	pin F11 = IOB_N17_0;
	pin F12 = IOB_N17_1;
	pin F13 = IOB_N25_0;
	pin F14 = IOB_N28_0;
	pin F15 = IOB_E31_0;
	pin F16 = IOB_E31_1;
	pin F17 = NC;
	pin F18 = NC;
	pin F19 = NC;
	pin F20 = IOB_E25_0;
	pin F21 = IOB_E25_1;
	pin F22 = IOB_E24_1;
	pin G1 = NC;
	pin G2 = IOB_W29_1;
	pin G3 = IOB_W29_0;
	pin G4 = GND;
	pin G5 = VCCIO7;
	pin G6 = IOB_W27_0;
	pin G7 = IOB_N3_1;
	pin G8 = IOB_N13_0;
	pin G9 = IOB_N13_1;
	pin G10 = IOB_N21_0;
	pin G11 = IOB_N21_1;
	pin G12 = IOB_N25_1;
	pin G13 = IOB_N29_0;
	pin G14 = IOB_N29_1;
	pin G15 = NC;
	pin G16 = NC;
	pin G17 = NC;
	pin G18 = VCCIO2;
	pin G19 = GND;
	pin G20 = NC;
	pin G21 = IOB_E24_0;
	pin G22 = IOB_E21_0;
	pin H1 = IOB_W28_0;
	pin H2 = IOB_W28_1;
	pin H3 = IOB_W30_0;
	pin H4 = IOB_W30_1;
	pin H5 = IOB_W26_0;
	pin H6 = IOB_W27_1;
	pin H7 = NC;
	pin H8 = NC;
	pin H9 = VCCIO0;
	pin H10 = GND;
	pin H11 = VCCAUX;
	pin H12 = VCCAUX;
	pin H13 = GND;
	pin H14 = VCCIO1;
	pin H15 = VCC_JTAG;
	pin H16 = IOB_E27_0;
	pin H17 = IOB_E27_1;
	pin H18 = NC;
	pin H19 = IOB_E30_1;
	pin H20 = NC;
	pin H21 = IOB_E20_0;
	pin H22 = IOB_E21_1;
	pin J1 = IOB_W25_0;
	pin J2 = IOB_W25_1;
	pin J3 = IOB_W22_0;
	pin J4 = IOB_W22_1;
	pin J5 = IOB_W26_1;
	pin J6 = IOB_W23_0;
	pin J7 = NC;
	pin J8 = VCCIO7;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = VCCINT;
	pin J12 = VCCINT;
	pin J13 = VCCINT;
	pin J14 = GND;
	pin J15 = VCCIO2;
	pin J16 = IOB_E19_0;
	pin J17 = IOB_E23_0;
	pin J18 = IOB_E26_1;
	pin J19 = IOB_E26_0;
	pin J20 = IOB_E30_0;
	pin J21 = IOB_E20_1;
	pin J22 = IOB_E17_0;
	pin K1 = IOB_W24_0;
	pin K2 = IOB_W24_1;
	pin K3 = GND;
	pin K4 = VCCIO7;
	pin K5 = IOB_W23_1;
	pin K6 = IOB_W19_0;
	pin K7 = IOB_W19_1;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = VCCINT;
	pin K15 = GND;
	pin K16 = IOB_E19_1;
	pin K17 = IOB_E23_1;
	pin K18 = IOB_E22_0;
	pin K19 = VCCIO2;
	pin K20 = GND;
	pin K21 = IOB_E15_0;
	pin K22 = IOB_E17_1;
	pin L1 = IOB_W21_0;
	pin L2 = IOB_W21_1;
	pin L3 = IOB_W17_0;
	pin L4 = IOB_W17_1;
	pin L5 = IOB_W18_0;
	pin L6 = IOB_W18_1;
	pin L7 = TOE;
	pin L8 = VCCAUX;
	pin L9 = VCCINT;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = VCCAUX;
	pin L16 = TCK;
	pin L17 = IOB_E22_1;
	pin L18 = IOB_E18_1;
	pin L19 = IOB_E18_0;
	pin L20 = TDI;
	pin L21 = IOB_E15_1;
	pin L22 = TMS;
	pin M1 = IOB_W20_0;
	pin M2 = IOB_W20_1;
	pin M3 = IOB_W12_0;
	pin M4 = IOB_W13_0;
	pin M5 = IOB_W13_1;
	pin M6 = IOB_W14_0;
	pin M7 = IOB_W14_1;
	pin M8 = VCCAUX;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = VCCINT;
	pin M15 = VCCAUX;
	pin M16 = IOB_E13_1;
	pin M17 = IOB_E13_0;
	pin M18 = TDO;
	pin M19 = IOB_E14_0;
	pin M20 = IOB_E14_1;
	pin M21 = IOB_E12_0;
	pin M22 = IOB_E11_0;
	pin N1 = M0;
	pin N2 = IOB_W12_1;
	pin N3 = GND;
	pin N4 = VCCIO6;
	pin N5 = IOB_W10_0;
	pin N6 = IOB_W10_1;
	pin N7 = IOB_W5_0;
	pin N8 = GND;
	pin N9 = VCCINT;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = IOB_E5_1;
	pin N17 = IOB_E5_0;
	pin N18 = IOB_E10_1;
	pin N19 = VCCIO3;
	pin N20 = GND;
	pin N21 = IOB_E12_1;
	pin N22 = IOB_E11_1;
	pin P1 = IOB_W15_0;
	pin P2 = IOB_W9_0;
	pin P3 = IOB_W9_1;
	pin P4 = IOB_W4_0;
	pin P5 = IOB_W4_1;
	pin P6 = NC;
	pin P7 = IOB_W5_1;
	pin P8 = VCCIO6;
	pin P9 = GND;
	pin P10 = VCCINT;
	pin P11 = VCCINT;
	pin P12 = VCCINT;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCIO3;
	pin P16 = NC;
	pin P17 = NC;
	pin P18 = IOB_E10_0;
	pin P19 = IOB_E4_0;
	pin P20 = IOB_E9_1;
	pin P21 = IOB_E9_0;
	pin P22 = IOB_E8_0;
	pin R1 = IOB_W15_1;
	pin R2 = IOB_W2_0;
	pin R3 = NC;
	pin R4 = NC;
	pin R5 = NC;
	pin R6 = NC;
	pin R7 = NC;
	pin R8 = NC;
	pin R9 = VCCIO5;
	pin R10 = GND;
	pin R11 = VCCAUX;
	pin R12 = VCCAUX;
	pin R13 = GND;
	pin R14 = VCCIO4;
	pin R15 = NC;
	pin R16 = NC;
	pin R17 = NC;
	pin R18 = NC;
	pin R19 = IOB_E4_1;
	pin R20 = IOB_E6_1;
	pin R21 = IOB_E6_0;
	pin R22 = IOB_E8_1;
	pin T1 = IOB_W11_0;
	pin T2 = IOB_W2_1;
	pin T3 = NC;
	pin T4 = GND;
	pin T5 = VCCIO6;
	pin T6 = NC;
	pin T7 = NC;
	pin T8 = NC;
	pin T9 = NC;
	pin T10 = IOB_S4_0;
	pin T11 = IOB_S9_0;
	pin T12 = IOB_S13_0;
	pin T13 = IOB_S13_1;
	pin T14 = IOB_S24_0;
	pin T15 = IOB_S24_1;
	pin T16 = NC;
	pin T17 = NC;
	pin T18 = VCCIO3;
	pin T19 = GND;
	pin T20 = NC;
	pin T21 = NC;
	pin T22 = IOB_E2_0;
	pin U1 = IOB_W11_1;
	pin U2 = NC;
	pin U3 = NC;
	pin U4 = NC;
	pin U5 = NC;
	pin U6 = NC;
	pin U7 = IOB_S1_0;
	pin U8 = IOB_S1_1;
	pin U9 = NC;
	pin U10 = NC;
	pin U11 = IOB_S9_1;
	pin U12 = IOB_S21_1;
	pin U13 = IOB_S25_1;
	pin U14 = NC;
	pin U15 = NC;
	pin U16 = NC;
	pin U17 = NC;
	pin U18 = NC;
	pin U19 = NC;
	pin U20 = NC;
	pin U21 = NC;
	pin U22 = IOB_E2_1;
	pin V1 = IOB_W8_0;
	pin V2 = VCCIO6;
	pin V3 = NC;
	pin V4 = IOB_W1_0;
	pin V5 = IOB_W1_1;
	pin V6 = NC;
	pin V7 = VCCIO5;
	pin V8 = NC;
	pin V9 = IOB_S2_0;
	pin V10 = IOB_S4_1;
	pin V11 = IOB_S5_0;
	pin V12 = IOB_S21_0;
	pin V13 = IOB_S25_0;
	pin V14 = IOB_S28_1;
	pin V15 = NC;
	pin V16 = VCCIO4;
	pin V17 = IOB_E3_0;
	pin V18 = IOB_E3_1;
	pin V19 = NC;
	pin V20 = NC;
	pin V21 = VCCIO3;
	pin V22 = NC;
	pin W1 = IOB_W8_1;
	pin W2 = GND;
	pin W3 = NC;
	pin W4 = NC;
	pin W5 = NC;
	pin W6 = NC;
	pin W7 = GND;
	pin W8 = NC;
	pin W9 = IOB_S2_1;
	pin W10 = VCCIO5;
	pin W11 = IOB_S5_1;
	pin W12 = IOB_S17_1;
	pin W13 = VCCIO4;
	pin W14 = IOB_S28_0;
	pin W15 = NC;
	pin W16 = GND;
	pin W17 = IOB_S31_0;
	pin W18 = IOB_S31_1;
	pin W19 = NC;
	pin W20 = NC;
	pin W21 = GND;
	pin W22 = NC;
	pin Y1 = IOB_W6_0;
	pin Y2 = IOB_W3_1;
	pin Y3 = NC;
	pin Y4 = NC;
	pin Y5 = NC;
	pin Y6 = NC;
	pin Y7 = NC;
	pin Y8 = NC;
	pin Y9 = NC;
	pin Y10 = GND;
	pin Y11 = IOB_S12_1;
	pin Y12 = IOB_S17_0;
	pin Y13 = GND;
	pin Y14 = IOB_S20_0;
	pin Y15 = IOB_S29_1;
	pin Y16 = IOB_S29_0;
	pin Y17 = IOB_S30_0;
	pin Y18 = IOB_S30_1;
	pin Y19 = NC;
	pin Y20 = NC;
	pin Y21 = NC;
	pin Y22 = NC;
	pin AA1 = IOB_W6_1;
	pin AA2 = IOB_W3_0;
	pin AA3 = NC;
	pin AA4 = GND;
	pin AA5 = VCCIO5;
	pin AA6 = IOB_S3_0;
	pin AA7 = IOB_S3_1;
	pin AA8 = IOB_S6_0;
	pin AA9 = IOB_S6_1;
	pin AA10 = IOB_S8_1;
	pin AA11 = IOB_S8_0;
	pin AA12 = IOB_S12_0;
	pin AA13 = IOB_S20_1;
	pin AA14 = IOB_S23_0;
	pin AA15 = IOB_S23_1;
	pin AA16 = IOB_S26_0;
	pin AA17 = IOB_S26_1;
	pin AA18 = VCCIO4;
	pin AA19 = GND;
	pin AA20 = IOB_S27_1;
	pin AA21 = NC;
	pin AA22 = NC;
	pin AB1 = GND;
	pin AB2 = IOB_S7_0;
	pin AB3 = IOB_S7_1;
	pin AB4 = IOB_S10_0;
	pin AB5 = IOB_S10_1;
	pin AB6 = IOB_S11_0;
	pin AB7 = IOB_S11_1;
	pin AB8 = IOB_S14_0;
	pin AB9 = IOB_S14_1;
	pin AB10 = IOB_S15_1;
	pin AB11 = IOB_S15_0;
	pin AB12 = IOB_S16_1;
	pin AB13 = IOB_S16_0;
	pin AB14 = IOB_S18_0;
	pin AB15 = IOB_S18_1;
	pin AB16 = IOB_S19_0;
	pin AB17 = IOB_S19_1;
	pin AB18 = IOB_S22_0;
	pin AB19 = IOB_S22_1;
	pin AB20 = IOB_S27_0;
	pin AB21 = NC;
	pin AB22 = GND;
}

// LAXP2-17E-PQFP208 LFXP2-17E-PQFP208
bond BOND9 {
	kind single;
	pin 1 = IOB_W48_0;
	pin 2 = IOB_W48_1;
	pin 3 = GND;
	pin 4 = VCCINT;
	pin 5 = VCCIO7;
	pin 6 = IOB_W33_0;
	pin 7 = IOB_W33_1;
	pin 8 = IOB_W32_0;
	pin 9 = IOB_W31_0;
	pin 10 = IOB_W32_1;
	pin 11 = IOB_W30_0;
	pin 12 = IOB_W31_1;
	pin 13 = IOB_W30_1;
	pin 14 = GND;
	pin 15 = IOB_W29_0;
	pin 16 = VCCIO7;
	pin 17 = IOB_W28_0;
	pin 18 = IOB_W29_1;
	pin 19 = IOB_W28_1;
	pin 20 = IOB_W27_0;
	pin 21 = IOB_W27_1;
	pin 22 = IOB_W26_0;
	pin 23 = IOB_W26_1;
	pin 24 = GND;
	pin 25 = VCCAUX;
	pin 26 = VCCINT;
	pin 27 = VCCINT;
	pin 28 = TOE;
	pin 29 = M0;
	pin 30 = IOB_W24_0;
	pin 31 = IOB_W23_0;
	pin 32 = IOB_W24_1;
	pin 33 = IOB_W23_1;
	pin 34 = IOB_W22_0;
	pin 35 = IOB_W22_1;
	pin 36 = IOB_W21_0;
	pin 37 = GND;
	pin 38 = VCCIO6;
	pin 39 = IOB_W21_1;
	pin 40 = IOB_W19_0;
	pin 41 = IOB_W20_0;
	pin 42 = IOB_W19_1;
	pin 43 = IOB_W20_1;
	pin 44 = IOB_W18_1;
	pin 45 = IOB_W18_0;
	pin 46 = IOB_W17_0;
	pin 47 = IOB_W17_1;
	pin 48 = GND;
	pin 49 = VCCINT;
	pin 50 = VCCIO6;
	pin 51 = IOB_W1_0;
	pin 52 = IOB_W1_1;
	pin 53 = IOB_S3_0;
	pin 54 = IOB_S2_0;
	pin 55 = IOB_S3_1;
	pin 56 = IOB_S2_1;
	pin 57 = VCCPLL_SW;
	pin 58 = GND;
	pin 59 = IOB_S4_0;
	pin 60 = IOB_S4_1;
	pin 61 = VCCIO5;
	pin 62 = GND;
	pin 63 = IOB_S21_1;
	pin 64 = IOB_S21_0;
	pin 65 = IOB_S23_0;
	pin 66 = IOB_S22_0;
	pin 67 = IOB_S23_1;
	pin 68 = IOB_S22_1;
	pin 69 = IOB_S24_0;
	pin 70 = VCCIO5;
	pin 71 = GND;
	pin 72 = IOB_S24_1;
	pin 73 = IOB_S25_0;
	pin 74 = IOB_S25_1;
	pin 75 = IOB_S26_0;
	pin 76 = IOB_S27_0;
	pin 77 = IOB_S26_1;
	pin 78 = IOB_S27_1;
	pin 79 = VCCINT;
	pin 80 = VCCAUX;
	pin 81 = IOB_S28_0;
	pin 82 = IOB_S28_1;
	pin 83 = IOB_S29_0;
	pin 84 = IOB_S29_1;
	pin 85 = IOB_S30_0;
	pin 86 = IOB_S31_0;
	pin 87 = IOB_S30_1;
	pin 88 = IOB_S31_1;
	pin 89 = VCCIO4;
	pin 90 = GND;
	pin 91 = IOB_S32_0;
	pin 92 = IOB_S33_0;
	pin 93 = IOB_S32_1;
	pin 94 = IOB_S33_1;
	pin 95 = VCCIO4;
	pin 96 = GND;
	pin 97 = IOB_S43_0;
	pin 98 = IOB_S43_1;
	pin 99 = VCCPLL_SE;
	pin 100 = GND;
	pin 101 = IOB_S44_0;
	pin 102 = IOB_S45_0;
	pin 103 = IOB_S44_1;
	pin 104 = IOB_S45_1;
	pin 105 = IOB_E2_0;
	pin 106 = IOB_E2_1;
	pin 107 = VCCIO3;
	pin 108 = VCCINT;
	pin 109 = GND;
	pin 110 = IOB_E18_0;
	pin 111 = IOB_E18_1;
	pin 112 = IOB_E20_1;
	pin 113 = IOB_E19_1;
	pin 114 = IOB_E20_0;
	pin 115 = IOB_E19_0;
	pin 116 = IOB_E21_1;
	pin 117 = VCCIO3;
	pin 118 = IOB_E21_0;
	pin 119 = GND;
	pin 120 = IOB_E22_1;
	pin 121 = IOB_E22_0;
	pin 122 = IOB_E23_1;
	pin 123 = IOB_E24_1;
	pin 124 = IOB_E23_0;
	pin 125 = IOB_E24_0;
	pin 126 = TMS;
	pin 127 = TCK;
	pin 128 = TDI;
	pin 129 = TDO;
	pin 130 = VCC_JTAG;
	pin 131 = VCCINT;
	pin 132 = VCCAUX;
	pin 133 = GND;
	pin 134 = IOB_E26_1;
	pin 135 = IOB_E26_0;
	pin 136 = IOB_E27_1;
	pin 137 = IOB_E27_0;
	pin 138 = IOB_E28_1;
	pin 139 = IOB_E29_1;
	pin 140 = IOB_E28_0;
	pin 141 = VCCIO2;
	pin 142 = IOB_E29_0;
	pin 143 = GND;
	pin 144 = IOB_E30_1;
	pin 145 = IOB_E31_1;
	pin 146 = IOB_E30_0;
	pin 147 = IOB_E32_1;
	pin 148 = IOB_E31_0;
	pin 149 = IOB_E32_0;
	pin 150 = IOB_E33_1;
	pin 151 = IOB_E33_0;
	pin 152 = VCCIO2;
	pin 153 = VCCINT;
	pin 154 = GND;
	pin 155 = IOB_E48_1;
	pin 156 = IOB_E48_0;
	pin 157 = IOB_N45_1;
	pin 158 = IOB_N44_1;
	pin 159 = IOB_N45_0;
	pin 160 = IOB_N44_0;
	pin 161 = GNDPLL_NE;
	pin 162 = VCCPLL_NE;
	pin 163 = IOB_N43_1;
	pin 164 = IOB_N43_0;
	pin 165 = GND;
	pin 166 = VCCIO1;
	pin 167 = IOB_N33_1;
	pin 168 = IOB_N32_1;
	pin 169 = IOB_N33_0;
	pin 170 = IOB_N32_0;
	pin 171 = GND;
	pin 172 = VCCIO1;
	pin 173 = IOB_N31_1;
	pin 174 = IOB_N30_1;
	pin 175 = IOB_N31_0;
	pin 176 = IOB_N30_0;
	pin 177 = IOB_N29_1;
	pin 178 = IOB_N29_0;
	pin 179 = IOB_N28_1;
	pin 180 = IOB_N28_0;
	pin 181 = VCCAUX;
	pin 182 = VCCINT;
	pin 183 = IOB_N27_1;
	pin 184 = IOB_N26_1;
	pin 185 = IOB_N27_0;
	pin 186 = IOB_N26_0;
	pin 187 = IOB_N25_1;
	pin 188 = IOB_N25_0;
	pin 189 = IOB_N24_1;
	pin 190 = GND;
	pin 191 = VCCIO0;
	pin 192 = IOB_N24_0;
	pin 193 = IOB_N22_1;
	pin 194 = IOB_N23_1;
	pin 195 = IOB_N22_0;
	pin 196 = IOB_N23_0;
	pin 197 = IOB_N21_0;
	pin 198 = IOB_N21_1;
	pin 199 = GND;
	pin 200 = VCCIO0;
	pin 201 = IOB_N4_1;
	pin 202 = IOB_N4_0;
	pin 203 = GNDPLL_NW;
	pin 204 = VCCPLL_NW;
	pin 205 = IOB_N2_1;
	pin 206 = IOB_N3_1;
	pin 207 = IOB_N2_0;
	pin 208 = IOB_N3_0;
}

// LAXP2-17E-FTBGA256 LFXP2-17E-FTBGA256
bond BOND10 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N3_1;
	pin A3 = IOB_N18_1;
	pin A4 = IOB_N20_1;
	pin A5 = IOB_N22_1;
	pin A6 = IOB_N24_1;
	pin A7 = IOB_N26_1;
	pin A8 = IOB_N28_1;
	pin A9 = IOB_N29_1;
	pin A10 = IOB_N32_1;
	pin A11 = IOB_N34_0;
	pin A12 = IOB_N43_1;
	pin A13 = IOB_N45_1;
	pin A14 = IOB_E47_0;
	pin A15 = IOB_E47_1;
	pin A16 = GND;
	pin B1 = IOB_N3_0;
	pin B2 = IOB_N2_0;
	pin B3 = IOB_N2_1;
	pin B4 = IOB_N20_0;
	pin B5 = GND;
	pin B6 = IOB_N24_0;
	pin B7 = IOB_N26_0;
	pin B8 = IOB_N28_0;
	pin B9 = IOB_N29_0;
	pin B10 = IOB_N32_0;
	pin B11 = IOB_N34_1;
	pin B12 = GND;
	pin B13 = IOB_N45_0;
	pin B14 = IOB_E48_1;
	pin B15 = IOB_E35_0;
	pin B16 = IOB_E35_1;
	pin C1 = IOB_W35_0;
	pin C2 = IOB_W36_1;
	pin C3 = IOB_W36_0;
	pin C4 = IOB_N18_0;
	pin C5 = VCCIO0;
	pin C6 = IOB_N22_0;
	pin C7 = IOB_N23_1;
	pin C8 = GND;
	pin C9 = IOB_N31_0;
	pin C10 = IOB_N35_0;
	pin C11 = IOB_N43_0;
	pin C12 = VCCIO1;
	pin C13 = IOB_E48_0;
	pin C14 = IOB_E36_0;
	pin C15 = IOB_E33_0;
	pin C16 = IOB_E33_1;
	pin D1 = IOB_W35_1;
	pin D2 = IOB_W34_0;
	pin D3 = IOB_W48_0;
	pin D4 = IOB_N4_1;
	pin D5 = IOB_N17_1;
	pin D6 = IOB_N23_0;
	pin D7 = IOB_N25_0;
	pin D8 = IOB_N30_0;
	pin D9 = IOB_N33_0;
	pin D10 = IOB_N33_1;
	pin D11 = IOB_N35_1;
	pin D12 = IOB_N44_1;
	pin D13 = IOB_E31_0;
	pin D14 = IOB_E36_1;
	pin D15 = IOB_E32_0;
	pin D16 = IOB_E32_1;
	pin E1 = IOB_W34_1;
	pin E2 = GND;
	pin E3 = VCCIO7;
	pin E4 = IOB_W48_1;
	pin E5 = IOB_N17_0;
	pin E6 = IOB_N21_0;
	pin E7 = VCCIO0;
	pin E8 = IOB_N27_0;
	pin E9 = IOB_N30_1;
	pin E10 = VCCIO1;
	pin E11 = IOB_E34_0;
	pin E12 = IOB_N44_0;
	pin E13 = IOB_E31_1;
	pin E14 = VCCIO2;
	pin E15 = GND;
	pin E16 = IOB_E30_0;
	pin F1 = IOB_W33_1;
	pin F2 = IOB_W33_0;
	pin F3 = IOB_W30_0;
	pin F4 = IOB_N4_0;
	pin F5 = IOB_N19_0;
	pin F6 = IOB_N21_1;
	pin F7 = IOB_N25_1;
	pin F8 = IOB_N27_1;
	pin F9 = IOB_N31_1;
	pin F10 = IOB_E34_1;
	pin F11 = IOB_E28_1;
	pin F12 = IOB_E26_0;
	pin F13 = IOB_E28_0;
	pin F14 = IOB_E30_1;
	pin F15 = IOB_E29_0;
	pin F16 = IOB_E29_1;
	pin G1 = IOB_W31_0;
	pin G2 = IOB_W32_0;
	pin G3 = IOB_W30_1;
	pin G4 = IOB_W32_1;
	pin G5 = VCCIO7;
	pin G6 = IOB_N19_1;
	pin G7 = VCCINT;
	pin G8 = VCCAUX;
	pin G9 = VCCINT;
	pin G10 = NC;
	pin G11 = TMS;
	pin G12 = VCCIO2;
	pin G13 = TDI;
	pin G14 = IOB_E26_1;
	pin G15 = IOB_E27_0;
	pin G16 = IOB_E27_1;
	pin H1 = IOB_W31_1;
	pin H2 = IOB_W29_0;
	pin H3 = IOB_W29_1;
	pin H4 = IOB_W26_0;
	pin H5 = IOB_W27_0;
	pin H6 = IOB_W28_0;
	pin H7 = VCCINT;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = VCCAUX;
	pin H11 = TCK;
	pin H12 = TDO;
	pin H13 = IOB_E23_1;
	pin H14 = GND;
	pin H15 = IOB_E24_0;
	pin H16 = IOB_E24_1;
	pin J1 = IOB_W24_1;
	pin J2 = IOB_W24_0;
	pin J3 = GND;
	pin J4 = IOB_W23_0;
	pin J5 = IOB_W26_1;
	pin J6 = IOB_W28_1;
	pin J7 = VCCAUX;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = IOB_E20_0;
	pin J12 = IOB_E21_1;
	pin J13 = IOB_E21_0;
	pin J14 = IOB_E23_0;
	pin J15 = IOB_E22_0;
	pin J16 = IOB_E22_1;
	pin K1 = IOB_W22_1;
	pin K2 = IOB_W22_0;
	pin K3 = IOB_W21_1;
	pin K4 = IOB_W23_1;
	pin K5 = VCCIO6;
	pin K6 = IOB_W27_1;
	pin K7 = VCC_JTAG;
	pin K8 = VCCINT;
	pin K9 = VCCAUX;
	pin K10 = VCCINT;
	pin K11 = IOB_E20_1;
	pin K12 = VCCIO3;
	pin K13 = IOB_E18_1;
	pin K14 = IOB_E18_0;
	pin K15 = IOB_E19_0;
	pin K16 = IOB_E19_1;
	pin L1 = IOB_W20_0;
	pin L2 = IOB_W20_1;
	pin L3 = IOB_W19_1;
	pin L4 = IOB_W19_0;
	pin L5 = IOB_W21_0;
	pin L6 = TOE;
	pin L7 = M0;
	pin L8 = IOB_S4_1;
	pin L9 = IOB_S4_0;
	pin L10 = IOB_S29_1;
	pin L11 = IOB_S33_0;
	pin L12 = IOB_E15_1;
	pin L13 = IOB_E15_0;
	pin L14 = IOB_E17_1;
	pin L15 = IOB_E17_0;
	pin L16 = IOB_E14_0;
	pin M1 = IOB_W18_0;
	pin M2 = GND;
	pin M3 = VCCIO6;
	pin M4 = IOB_W17_0;
	pin M5 = IOB_W17_1;
	pin M6 = IOB_W14_0;
	pin M7 = VCCIO5;
	pin M8 = IOB_S23_0;
	pin M9 = IOB_S29_0;
	pin M10 = VCCIO4;
	pin M11 = IOB_S35_0;
	pin M12 = IOB_S33_1;
	pin M13 = IOB_S45_1;
	pin M14 = VCCIO3;
	pin M15 = GND;
	pin M16 = IOB_E14_1;
	pin N1 = IOB_W18_1;
	pin N2 = IOB_W15_1;
	pin N3 = IOB_W2_0;
	pin N4 = IOB_W14_1;
	pin N5 = IOB_S2_1;
	pin N6 = IOB_S19_1;
	pin N7 = IOB_S21_0;
	pin N8 = IOB_S23_1;
	pin N9 = IOB_S25_1;
	pin N10 = IOB_S31_1;
	pin N11 = IOB_S35_1;
	pin N12 = IOB_S44_0;
	pin N13 = IOB_E2_0;
	pin N14 = IOB_E2_1;
	pin N15 = IOB_E13_0;
	pin N16 = IOB_E13_1;
	pin P1 = IOB_W15_0;
	pin P2 = IOB_W13_1;
	pin P3 = IOB_W1_1;
	pin P4 = IOB_S2_0;
	pin P5 = VCCIO5;
	pin P6 = IOB_S19_0;
	pin P7 = IOB_S21_1;
	pin P8 = IOB_S25_0;
	pin P9 = GND;
	pin P10 = IOB_S31_0;
	pin P11 = IOB_S32_1;
	pin P12 = VCCIO4;
	pin P13 = IOB_S45_0;
	pin P14 = IOB_S44_1;
	pin P15 = IOB_S37_1;
	pin P16 = IOB_S43_1;
	pin R1 = IOB_W13_0;
	pin R2 = IOB_W12_0;
	pin R3 = IOB_W1_0;
	pin R4 = IOB_S20_0;
	pin R5 = GND;
	pin R6 = IOB_S22_0;
	pin R7 = IOB_S24_0;
	pin R8 = IOB_S26_0;
	pin R9 = IOB_S27_1;
	pin R10 = IOB_S28_1;
	pin R11 = IOB_S30_1;
	pin R12 = GND;
	pin R13 = IOB_S34_1;
	pin R14 = IOB_S36_1;
	pin R15 = IOB_S37_0;
	pin R16 = IOB_S43_0;
	pin T1 = GND;
	pin T2 = IOB_W12_1;
	pin T3 = IOB_S3_0;
	pin T4 = IOB_S3_1;
	pin T5 = IOB_S20_1;
	pin T6 = IOB_S22_1;
	pin T7 = IOB_S24_1;
	pin T8 = IOB_S27_0;
	pin T9 = IOB_S26_1;
	pin T10 = IOB_S28_0;
	pin T11 = IOB_S30_0;
	pin T12 = IOB_S32_0;
	pin T13 = IOB_S34_0;
	pin T14 = IOB_S36_0;
	pin T15 = NC;
	pin T16 = GND;
}

// LAXP2-17E-FPBGA484 LFXP2-17E-FPBGA484
bond BOND11 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N3_0;
	pin A3 = IOB_N8_0;
	pin A4 = IOB_N8_1;
	pin A5 = IOB_N11_0;
	pin A6 = IOB_N11_1;
	pin A7 = IOB_N15_0;
	pin A8 = IOB_N16_0;
	pin A9 = IOB_N16_1;
	pin A10 = IOB_N20_0;
	pin A11 = IOB_N20_1;
	pin A12 = IOB_N23_1;
	pin A13 = IOB_N24_1;
	pin A14 = IOB_N27_1;
	pin A15 = IOB_N28_1;
	pin A16 = IOB_N31_1;
	pin A17 = IOB_N32_1;
	pin A18 = IOB_N35_1;
	pin A19 = IOB_N41_1;
	pin A20 = IOB_N43_0;
	pin A21 = IOB_N41_0;
	pin A22 = GND;
	pin B1 = IOB_W47_0;
	pin B2 = IOB_W48_1;
	pin B3 = IOB_N3_1;
	pin B4 = GND;
	pin B5 = VCCIO0;
	pin B6 = IOB_N12_0;
	pin B7 = IOB_N12_1;
	pin B8 = IOB_N15_1;
	pin B9 = IOB_N19_0;
	pin B10 = IOB_N19_1;
	pin B11 = IOB_N23_0;
	pin B12 = IOB_N24_0;
	pin B13 = IOB_N27_0;
	pin B14 = IOB_N28_0;
	pin B15 = IOB_N31_0;
	pin B16 = IOB_N32_0;
	pin B17 = IOB_N35_0;
	pin B18 = VCCIO1;
	pin B19 = GND;
	pin B20 = IOB_E46_0;
	pin B21 = IOB_E42_0;
	pin B22 = IOB_E38_0;
	pin C1 = IOB_W46_0;
	pin C2 = IOB_W47_1;
	pin C3 = IOB_W48_0;
	pin C4 = IOB_N7_1;
	pin C5 = IOB_N7_0;
	pin C6 = IOB_N9_0;
	pin C7 = IOB_N9_1;
	pin C8 = IOB_N13_1;
	pin C9 = IOB_N17_1;
	pin C10 = GND;
	pin C11 = IOB_N21_1;
	pin C12 = IOB_N25_1;
	pin C13 = GND;
	pin C14 = IOB_N33_1;
	pin C15 = IOB_N40_0;
	pin C16 = IOB_N36_0;
	pin C17 = IOB_N36_1;
	pin C18 = IOB_N44_0;
	pin C19 = IOB_N44_1;
	pin C20 = IOB_E46_1;
	pin C21 = IOB_E42_1;
	pin C22 = IOB_E38_1;
	pin D1 = IOB_W46_1;
	pin D2 = GND;
	pin D3 = IOB_W44_1;
	pin D4 = IOB_W44_0;
	pin D5 = IOB_N5_1;
	pin D6 = IOB_N5_0;
	pin D7 = GND;
	pin D8 = IOB_N13_0;
	pin D9 = IOB_N17_0;
	pin D10 = VCCIO0;
	pin D11 = IOB_N21_0;
	pin D12 = IOB_N29_1;
	pin D13 = VCCIO1;
	pin D14 = IOB_N37_1;
	pin D15 = IOB_N40_1;
	pin D16 = GND;
	pin D17 = IOB_N42_0;
	pin D18 = IOB_N42_1;
	pin D19 = IOB_N43_1;
	pin D20 = IOB_E45_1;
	pin D21 = GND;
	pin D22 = IOB_E37_0;
	pin E1 = IOB_W45_1;
	pin E2 = VCCIO7;
	pin E3 = IOB_W45_0;
	pin E4 = IOB_W43_0;
	pin E5 = IOB_W43_1;
	pin E6 = IOB_N2_1;
	pin E7 = VCCIO0;
	pin E8 = IOB_N6_1;
	pin E9 = IOB_N14_0;
	pin E10 = IOB_N18_1;
	pin E11 = IOB_N25_0;
	pin E12 = IOB_N29_0;
	pin E13 = IOB_N33_0;
	pin E14 = IOB_N39_0;
	pin E15 = IOB_N39_1;
	pin E16 = VCCIO1;
	pin E17 = IOB_N45_0;
	pin E18 = IOB_N45_1;
	pin E19 = IOB_E40_0;
	pin E20 = IOB_E45_0;
	pin E21 = VCCIO2;
	pin E22 = IOB_E37_1;
	pin F1 = IOB_W41_0;
	pin F2 = IOB_W42_1;
	pin F3 = IOB_W42_0;
	pin F4 = IOB_W40_1;
	pin F5 = IOB_W40_0;
	pin F6 = IOB_N2_0;
	pin F7 = IOB_N4_0;
	pin F8 = IOB_N6_0;
	pin F9 = IOB_N14_1;
	pin F10 = IOB_N18_0;
	pin F11 = IOB_N26_0;
	pin F12 = IOB_N26_1;
	pin F13 = IOB_N34_0;
	pin F14 = IOB_N37_0;
	pin F15 = IOB_E48_0;
	pin F16 = IOB_E48_1;
	pin F17 = IOB_E47_1;
	pin F18 = IOB_E47_0;
	pin F19 = IOB_E40_1;
	pin F20 = IOB_E34_0;
	pin F21 = IOB_E34_1;
	pin F22 = IOB_E33_1;
	pin G1 = IOB_W41_1;
	pin G2 = IOB_W38_1;
	pin G3 = IOB_W38_0;
	pin G4 = GND;
	pin G5 = VCCIO7;
	pin G6 = IOB_W36_0;
	pin G7 = IOB_N4_1;
	pin G8 = IOB_N22_0;
	pin G9 = IOB_N22_1;
	pin G10 = IOB_N30_0;
	pin G11 = IOB_N30_1;
	pin G12 = IOB_N34_1;
	pin G13 = IOB_N38_0;
	pin G14 = IOB_N38_1;
	pin G15 = IOB_E44_0;
	pin G16 = IOB_E44_1;
	pin G17 = IOB_E43_0;
	pin G18 = VCCIO2;
	pin G19 = GND;
	pin G20 = IOB_E41_1;
	pin G21 = IOB_E33_0;
	pin G22 = IOB_E30_0;
	pin H1 = IOB_W37_0;
	pin H2 = IOB_W37_1;
	pin H3 = IOB_W39_0;
	pin H4 = IOB_W39_1;
	pin H5 = IOB_W35_0;
	pin H6 = IOB_W36_1;
	pin H7 = IOB_N10_0;
	pin H8 = NC;
	pin H9 = VCCIO0;
	pin H10 = GND;
	pin H11 = VCCAUX;
	pin H12 = VCCAUX;
	pin H13 = GND;
	pin H14 = VCCIO1;
	pin H15 = VCC_JTAG;
	pin H16 = IOB_E36_0;
	pin H17 = IOB_E36_1;
	pin H18 = IOB_E43_1;
	pin H19 = IOB_E39_1;
	pin H20 = IOB_E41_0;
	pin H21 = IOB_E29_0;
	pin H22 = IOB_E30_1;
	pin J1 = IOB_W34_0;
	pin J2 = IOB_W34_1;
	pin J3 = IOB_W31_0;
	pin J4 = IOB_W31_1;
	pin J5 = IOB_W35_1;
	pin J6 = IOB_W32_0;
	pin J7 = IOB_N10_1;
	pin J8 = VCCIO7;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = VCCINT;
	pin J12 = VCCINT;
	pin J13 = VCCINT;
	pin J14 = GND;
	pin J15 = VCCIO2;
	pin J16 = IOB_E28_0;
	pin J17 = IOB_E32_0;
	pin J18 = IOB_E35_1;
	pin J19 = IOB_E35_0;
	pin J20 = IOB_E39_0;
	pin J21 = IOB_E29_1;
	pin J22 = IOB_E26_0;
	pin K1 = IOB_W33_0;
	pin K2 = IOB_W33_1;
	pin K3 = GND;
	pin K4 = VCCIO7;
	pin K5 = IOB_W32_1;
	pin K6 = IOB_W28_0;
	pin K7 = IOB_W28_1;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = VCCINT;
	pin K15 = GND;
	pin K16 = IOB_E28_1;
	pin K17 = IOB_E32_1;
	pin K18 = IOB_E31_0;
	pin K19 = VCCIO2;
	pin K20 = GND;
	pin K21 = IOB_E24_0;
	pin K22 = IOB_E26_1;
	pin L1 = IOB_W30_0;
	pin L2 = IOB_W30_1;
	pin L3 = IOB_W26_0;
	pin L4 = IOB_W26_1;
	pin L5 = IOB_W27_0;
	pin L6 = IOB_W27_1;
	pin L7 = TOE;
	pin L8 = VCCAUX;
	pin L9 = VCCINT;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = VCCAUX;
	pin L16 = TCK;
	pin L17 = IOB_E31_1;
	pin L18 = IOB_E27_1;
	pin L19 = IOB_E27_0;
	pin L20 = TDI;
	pin L21 = IOB_E24_1;
	pin L22 = TMS;
	pin M1 = IOB_W29_0;
	pin M2 = IOB_W29_1;
	pin M3 = IOB_W21_0;
	pin M4 = IOB_W22_0;
	pin M5 = IOB_W22_1;
	pin M6 = IOB_W23_0;
	pin M7 = IOB_W23_1;
	pin M8 = VCCAUX;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = VCCINT;
	pin M15 = VCCAUX;
	pin M16 = IOB_E22_1;
	pin M17 = IOB_E22_0;
	pin M18 = TDO;
	pin M19 = IOB_E23_0;
	pin M20 = IOB_E23_1;
	pin M21 = IOB_E21_0;
	pin M22 = IOB_E20_0;
	pin N1 = M0;
	pin N2 = IOB_W21_1;
	pin N3 = GND;
	pin N4 = VCCIO6;
	pin N5 = IOB_W19_0;
	pin N6 = IOB_W19_1;
	pin N7 = IOB_W14_0;
	pin N8 = GND;
	pin N9 = VCCINT;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = IOB_E14_1;
	pin N17 = IOB_E14_0;
	pin N18 = IOB_E19_1;
	pin N19 = VCCIO3;
	pin N20 = GND;
	pin N21 = IOB_E21_1;
	pin N22 = IOB_E20_1;
	pin P1 = IOB_W24_0;
	pin P2 = IOB_W18_0;
	pin P3 = IOB_W18_1;
	pin P4 = IOB_W13_0;
	pin P5 = IOB_W13_1;
	pin P6 = IOB_W10_1;
	pin P7 = IOB_W14_1;
	pin P8 = VCCIO6;
	pin P9 = GND;
	pin P10 = VCCINT;
	pin P11 = VCCINT;
	pin P12 = VCCINT;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCIO3;
	pin P16 = IOB_E10_0;
	pin P17 = IOB_E10_1;
	pin P18 = IOB_E19_0;
	pin P19 = IOB_E13_0;
	pin P20 = IOB_E18_1;
	pin P21 = IOB_E18_0;
	pin P22 = IOB_E17_0;
	pin R1 = IOB_W24_1;
	pin R2 = IOB_W11_0;
	pin R3 = IOB_W9_0;
	pin R4 = IOB_W9_1;
	pin R5 = IOB_W10_0;
	pin R6 = IOB_W6_1;
	pin R7 = IOB_W6_0;
	pin R8 = NC;
	pin R9 = VCCIO5;
	pin R10 = GND;
	pin R11 = VCCAUX;
	pin R12 = VCCAUX;
	pin R13 = GND;
	pin R14 = VCCIO4;
	pin R15 = NC;
	pin R16 = IOB_E6_0;
	pin R17 = IOB_E9_1;
	pin R18 = IOB_E9_0;
	pin R19 = IOB_E13_1;
	pin R20 = IOB_E15_1;
	pin R21 = IOB_E15_0;
	pin R22 = IOB_E17_1;
	pin T1 = IOB_W20_0;
	pin T2 = IOB_W11_1;
	pin T3 = IOB_W4_0;
	pin T4 = GND;
	pin T5 = VCCIO6;
	pin T6 = IOB_W2_0;
	pin T7 = IOB_W2_1;
	pin T8 = IOB_S6_0;
	pin T9 = IOB_S6_1;
	pin T10 = IOB_S13_0;
	pin T11 = IOB_S18_0;
	pin T12 = IOB_S22_0;
	pin T13 = IOB_S22_1;
	pin T14 = IOB_S33_0;
	pin T15 = IOB_S33_1;
	pin T16 = IOB_S42_0;
	pin T17 = IOB_E6_1;
	pin T18 = VCCIO3;
	pin T19 = GND;
	pin T20 = IOB_E12_1;
	pin T21 = IOB_E12_0;
	pin T22 = IOB_E11_0;
	pin U1 = IOB_W20_1;
	pin U2 = IOB_W7_0;
	pin U3 = IOB_W4_1;
	pin U4 = IOB_W5_0;
	pin U5 = IOB_W5_1;
	pin U6 = IOB_S4_1;
	pin U7 = IOB_S2_0;
	pin U8 = IOB_S2_1;
	pin U9 = IOB_S10_0;
	pin U10 = IOB_S10_1;
	pin U11 = IOB_S18_1;
	pin U12 = IOB_S30_1;
	pin U13 = IOB_S34_1;
	pin U14 = IOB_S38_0;
	pin U15 = IOB_S38_1;
	pin U16 = IOB_S42_1;
	pin U17 = NC;
	pin U18 = NC;
	pin U19 = NC;
	pin U20 = IOB_E7_0;
	pin U21 = IOB_E8_0;
	pin U22 = IOB_E11_1;
	pin V1 = IOB_W17_0;
	pin V2 = VCCIO6;
	pin V3 = IOB_W7_1;
	pin V4 = IOB_W1_0;
	pin V5 = IOB_W1_1;
	pin V6 = IOB_S4_0;
	pin V7 = VCCIO5;
	pin V8 = IOB_S5_0;
	pin V9 = IOB_S11_0;
	pin V10 = IOB_S13_1;
	pin V11 = IOB_S14_0;
	pin V12 = IOB_S30_0;
	pin V13 = IOB_S34_0;
	pin V14 = IOB_S37_1;
	pin V15 = IOB_S41_1;
	pin V16 = VCCIO4;
	pin V17 = IOB_E2_0;
	pin V18 = IOB_E2_1;
	pin V19 = IOB_E3_1;
	pin V20 = IOB_E7_1;
	pin V21 = VCCIO3;
	pin V22 = IOB_E8_1;
	pin W1 = IOB_W17_1;
	pin W2 = GND;
	pin W3 = IOB_W8_1;
	pin W4 = IOB_S3_0;
	pin W5 = IOB_S7_0;
	pin W6 = IOB_S7_1;
	pin W7 = GND;
	pin W8 = IOB_S5_1;
	pin W9 = IOB_S11_1;
	pin W10 = VCCIO5;
	pin W11 = IOB_S14_1;
	pin W12 = IOB_S26_1;
	pin W13 = VCCIO4;
	pin W14 = IOB_S37_0;
	pin W15 = IOB_S41_0;
	pin W16 = GND;
	pin W17 = IOB_S45_0;
	pin W18 = IOB_S45_1;
	pin W19 = IOB_E3_0;
	pin W20 = IOB_E4_1;
	pin W21 = GND;
	pin W22 = IOB_E4_0;
	pin Y1 = IOB_W15_0;
	pin Y2 = IOB_W12_1;
	pin Y3 = IOB_W8_0;
	pin Y4 = IOB_W3_1;
	pin Y5 = IOB_S3_1;
	pin Y6 = IOB_S8_0;
	pin Y7 = IOB_S8_1;
	pin Y8 = IOB_S9_1;
	pin Y9 = IOB_S9_0;
	pin Y10 = GND;
	pin Y11 = IOB_S21_1;
	pin Y12 = IOB_S26_0;
	pin Y13 = GND;
	pin Y14 = IOB_S29_0;
	pin Y15 = IOB_S43_1;
	pin Y16 = IOB_S43_0;
	pin Y17 = IOB_S44_0;
	pin Y18 = IOB_S44_1;
	pin Y19 = IOB_E5_1;
	pin Y20 = IOB_E5_0;
	pin Y21 = IOB_S40_1;
	pin Y22 = IOB_S40_0;
	pin AA1 = IOB_W15_1;
	pin AA2 = IOB_W12_0;
	pin AA3 = IOB_W3_0;
	pin AA4 = GND;
	pin AA5 = VCCIO5;
	pin AA6 = IOB_S12_0;
	pin AA7 = IOB_S12_1;
	pin AA8 = IOB_S15_0;
	pin AA9 = IOB_S15_1;
	pin AA10 = IOB_S17_1;
	pin AA11 = IOB_S17_0;
	pin AA12 = IOB_S21_0;
	pin AA13 = IOB_S29_1;
	pin AA14 = IOB_S32_0;
	pin AA15 = IOB_S32_1;
	pin AA16 = IOB_S35_0;
	pin AA17 = IOB_S35_1;
	pin AA18 = VCCIO4;
	pin AA19 = GND;
	pin AA20 = IOB_S36_1;
	pin AA21 = IOB_S39_1;
	pin AA22 = IOB_S39_0;
	pin AB1 = GND;
	pin AB2 = IOB_S16_0;
	pin AB3 = IOB_S16_1;
	pin AB4 = IOB_S19_0;
	pin AB5 = IOB_S19_1;
	pin AB6 = IOB_S20_0;
	pin AB7 = IOB_S20_1;
	pin AB8 = IOB_S23_0;
	pin AB9 = IOB_S23_1;
	pin AB10 = IOB_S24_1;
	pin AB11 = IOB_S24_0;
	pin AB12 = IOB_S25_1;
	pin AB13 = IOB_S25_0;
	pin AB14 = IOB_S27_0;
	pin AB15 = IOB_S27_1;
	pin AB16 = IOB_S28_0;
	pin AB17 = IOB_S28_1;
	pin AB18 = IOB_S31_0;
	pin AB19 = IOB_S31_1;
	pin AB20 = IOB_S36_0;
	pin AB21 = NC;
	pin AB22 = GND;
}

// LFXP2-30E-FTBGA256
bond BOND12 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N3_1;
	pin A3 = IOB_N27_1;
	pin A4 = IOB_N29_1;
	pin A5 = IOB_N31_1;
	pin A6 = IOB_N33_1;
	pin A7 = IOB_N35_1;
	pin A8 = IOB_N37_1;
	pin A9 = IOB_N38_1;
	pin A10 = IOB_N41_1;
	pin A11 = IOB_N43_0;
	pin A12 = IOB_N61_1;
	pin A13 = IOB_N63_1;
	pin A14 = IOB_E53_0;
	pin A15 = IOB_E53_1;
	pin A16 = GND;
	pin B1 = IOB_N3_0;
	pin B2 = IOB_N2_0;
	pin B3 = IOB_N2_1;
	pin B4 = IOB_N29_0;
	pin B5 = GND;
	pin B6 = IOB_N33_0;
	pin B7 = IOB_N35_0;
	pin B8 = IOB_N37_0;
	pin B9 = IOB_N38_0;
	pin B10 = IOB_N41_0;
	pin B11 = IOB_N43_1;
	pin B12 = GND;
	pin B13 = IOB_N63_0;
	pin B14 = IOB_E58_1;
	pin B15 = IOB_E41_0;
	pin B16 = IOB_E41_1;
	pin C1 = IOB_W41_0;
	pin C2 = IOB_W42_1;
	pin C3 = IOB_W42_0;
	pin C4 = IOB_N27_0;
	pin C5 = VCCIO0;
	pin C6 = IOB_N31_0;
	pin C7 = IOB_N32_1;
	pin C8 = GND;
	pin C9 = IOB_N40_0;
	pin C10 = IOB_N44_0;
	pin C11 = IOB_N61_0;
	pin C12 = VCCIO1;
	pin C13 = IOB_E58_0;
	pin C14 = IOB_E42_0;
	pin C15 = IOB_E39_0;
	pin C16 = IOB_E39_1;
	pin D1 = IOB_W41_1;
	pin D2 = IOB_W40_0;
	pin D3 = IOB_W58_0;
	pin D4 = IOB_N4_1;
	pin D5 = IOB_N26_1;
	pin D6 = IOB_N32_0;
	pin D7 = IOB_N34_0;
	pin D8 = IOB_N39_0;
	pin D9 = IOB_N42_0;
	pin D10 = IOB_N42_1;
	pin D11 = IOB_N44_1;
	pin D12 = IOB_N62_1;
	pin D13 = IOB_E37_0;
	pin D14 = IOB_E42_1;
	pin D15 = IOB_E38_0;
	pin D16 = IOB_E38_1;
	pin E1 = IOB_W40_1;
	pin E2 = GND;
	pin E3 = VCCIO7;
	pin E4 = IOB_W58_1;
	pin E5 = IOB_N26_0;
	pin E6 = IOB_N30_0;
	pin E7 = VCCIO0;
	pin E8 = IOB_N36_0;
	pin E9 = IOB_N39_1;
	pin E10 = VCCIO1;
	pin E11 = IOB_E40_0;
	pin E12 = IOB_N62_0;
	pin E13 = IOB_E37_1;
	pin E14 = VCCIO2;
	pin E15 = GND;
	pin E16 = IOB_E36_0;
	pin F1 = IOB_W39_1;
	pin F2 = IOB_W39_0;
	pin F3 = IOB_W36_0;
	pin F4 = IOB_N4_0;
	pin F5 = IOB_N28_0;
	pin F6 = IOB_N30_1;
	pin F7 = IOB_N34_1;
	pin F8 = IOB_N36_1;
	pin F9 = IOB_N40_1;
	pin F10 = IOB_E40_1;
	pin F11 = IOB_E34_1;
	pin F12 = IOB_E32_0;
	pin F13 = IOB_E34_0;
	pin F14 = IOB_E36_1;
	pin F15 = IOB_E35_0;
	pin F16 = IOB_E35_1;
	pin G1 = IOB_W37_0;
	pin G2 = IOB_W38_0;
	pin G3 = IOB_W36_1;
	pin G4 = IOB_W38_1;
	pin G5 = VCCIO7;
	pin G6 = IOB_N28_1;
	pin G7 = VCCINT;
	pin G8 = VCCAUX;
	pin G9 = VCCINT;
	pin G10 = NC;
	pin G11 = TMS;
	pin G12 = VCCIO2;
	pin G13 = TDI;
	pin G14 = IOB_E32_1;
	pin G15 = IOB_E33_0;
	pin G16 = IOB_E33_1;
	pin H1 = IOB_W37_1;
	pin H2 = IOB_W35_0;
	pin H3 = IOB_W35_1;
	pin H4 = IOB_W32_0;
	pin H5 = IOB_W33_0;
	pin H6 = IOB_W34_0;
	pin H7 = VCCINT;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = VCCAUX;
	pin H11 = TCK;
	pin H12 = TDO;
	pin H13 = IOB_E29_1;
	pin H14 = GND;
	pin H15 = IOB_E30_0;
	pin H16 = IOB_E30_1;
	pin J1 = IOB_W30_1;
	pin J2 = IOB_W30_0;
	pin J3 = GND;
	pin J4 = IOB_W29_0;
	pin J5 = IOB_W32_1;
	pin J6 = IOB_W34_1;
	pin J7 = VCCAUX;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = IOB_E26_0;
	pin J12 = IOB_E27_1;
	pin J13 = IOB_E27_0;
	pin J14 = IOB_E29_0;
	pin J15 = IOB_E28_0;
	pin J16 = IOB_E28_1;
	pin K1 = IOB_W28_1;
	pin K2 = IOB_W28_0;
	pin K3 = IOB_W27_1;
	pin K4 = IOB_W29_1;
	pin K5 = VCCIO6;
	pin K6 = IOB_W33_1;
	pin K7 = VCC_JTAG;
	pin K8 = VCCINT;
	pin K9 = VCCAUX;
	pin K10 = VCCINT;
	pin K11 = IOB_E26_1;
	pin K12 = VCCIO3;
	pin K13 = IOB_E24_1;
	pin K14 = IOB_E24_0;
	pin K15 = IOB_E25_0;
	pin K16 = IOB_E25_1;
	pin L1 = IOB_W26_0;
	pin L2 = IOB_W26_1;
	pin L3 = IOB_W25_1;
	pin L4 = IOB_W25_0;
	pin L5 = IOB_W27_0;
	pin L6 = TOE;
	pin L7 = M0;
	pin L8 = IOB_S4_1;
	pin L9 = IOB_S4_0;
	pin L10 = IOB_S38_1;
	pin L11 = IOB_S42_0;
	pin L12 = IOB_E22_1;
	pin L13 = IOB_E22_0;
	pin L14 = IOB_E23_1;
	pin L15 = IOB_E23_0;
	pin L16 = IOB_E21_0;
	pin M1 = IOB_W24_0;
	pin M2 = GND;
	pin M3 = VCCIO6;
	pin M4 = IOB_W23_0;
	pin M5 = IOB_W23_1;
	pin M6 = IOB_W21_0;
	pin M7 = VCCIO5;
	pin M8 = IOB_S32_0;
	pin M9 = IOB_S38_0;
	pin M10 = VCCIO4;
	pin M11 = IOB_S44_0;
	pin M12 = IOB_S42_1;
	pin M13 = IOB_S63_1;
	pin M14 = VCCIO3;
	pin M15 = GND;
	pin M16 = IOB_E21_1;
	pin N1 = IOB_W24_1;
	pin N2 = IOB_W22_1;
	pin N3 = IOB_W8_0;
	pin N4 = IOB_W21_1;
	pin N5 = IOB_S2_1;
	pin N6 = IOB_S28_1;
	pin N7 = IOB_S30_0;
	pin N8 = IOB_S32_1;
	pin N9 = IOB_S34_1;
	pin N10 = IOB_S40_1;
	pin N11 = IOB_S44_1;
	pin N12 = IOB_S62_0;
	pin N13 = IOB_E2_0;
	pin N14 = IOB_E2_1;
	pin N15 = IOB_E20_0;
	pin N16 = IOB_E20_1;
	pin P1 = IOB_W22_0;
	pin P2 = IOB_W20_1;
	pin P3 = IOB_W2_1;
	pin P4 = IOB_S2_0;
	pin P5 = VCCIO5;
	pin P6 = IOB_S28_0;
	pin P7 = IOB_S30_1;
	pin P8 = IOB_S34_0;
	pin P9 = GND;
	pin P10 = IOB_S40_0;
	pin P11 = IOB_S41_1;
	pin P12 = VCCIO4;
	pin P13 = IOB_S63_0;
	pin P14 = IOB_S62_1;
	pin P15 = IOB_S46_1;
	pin P16 = IOB_S61_1;
	pin R1 = IOB_W20_0;
	pin R2 = IOB_W19_0;
	pin R3 = IOB_W2_0;
	pin R4 = IOB_S29_0;
	pin R5 = GND;
	pin R6 = IOB_S31_0;
	pin R7 = IOB_S33_0;
	pin R8 = IOB_S35_0;
	pin R9 = IOB_S36_1;
	pin R10 = IOB_S37_1;
	pin R11 = IOB_S39_1;
	pin R12 = GND;
	pin R13 = IOB_S43_1;
	pin R14 = IOB_S45_1;
	pin R15 = IOB_S46_0;
	pin R16 = IOB_S61_0;
	pin T1 = GND;
	pin T2 = IOB_W19_1;
	pin T3 = IOB_S3_0;
	pin T4 = IOB_S3_1;
	pin T5 = IOB_S29_1;
	pin T6 = IOB_S31_1;
	pin T7 = IOB_S33_1;
	pin T8 = IOB_S36_0;
	pin T9 = IOB_S35_1;
	pin T10 = IOB_S37_0;
	pin T11 = IOB_S39_0;
	pin T12 = IOB_S41_0;
	pin T13 = IOB_S43_0;
	pin T14 = IOB_S45_0;
	pin T15 = NC;
	pin T16 = GND;
}

// LFXP2-30E-FPBGA484
bond BOND13 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N3_0;
	pin A3 = IOB_N17_0;
	pin A4 = IOB_N17_1;
	pin A5 = IOB_N20_0;
	pin A6 = IOB_N20_1;
	pin A7 = IOB_N24_0;
	pin A8 = IOB_N25_0;
	pin A9 = IOB_N25_1;
	pin A10 = IOB_N29_0;
	pin A11 = IOB_N29_1;
	pin A12 = IOB_N32_1;
	pin A13 = IOB_N33_1;
	pin A14 = IOB_N36_1;
	pin A15 = IOB_N37_1;
	pin A16 = IOB_N40_1;
	pin A17 = IOB_N41_1;
	pin A18 = IOB_N44_1;
	pin A19 = IOB_N50_1;
	pin A20 = IOB_N61_0;
	pin A21 = IOB_N50_0;
	pin A22 = GND;
	pin B1 = IOB_W53_0;
	pin B2 = IOB_W58_1;
	pin B3 = IOB_N3_1;
	pin B4 = GND;
	pin B5 = VCCIO0;
	pin B6 = IOB_N21_0;
	pin B7 = IOB_N21_1;
	pin B8 = IOB_N24_1;
	pin B9 = IOB_N28_0;
	pin B10 = IOB_N28_1;
	pin B11 = IOB_N32_0;
	pin B12 = IOB_N33_0;
	pin B13 = IOB_N36_0;
	pin B14 = IOB_N37_0;
	pin B15 = IOB_N40_0;
	pin B16 = IOB_N41_0;
	pin B17 = IOB_N44_0;
	pin B18 = VCCIO1;
	pin B19 = GND;
	pin B20 = IOB_E52_0;
	pin B21 = IOB_E48_0;
	pin B22 = IOB_E44_0;
	pin C1 = IOB_W52_0;
	pin C2 = IOB_W53_1;
	pin C3 = IOB_W58_0;
	pin C4 = IOB_N16_1;
	pin C5 = IOB_N16_0;
	pin C6 = IOB_N18_0;
	pin C7 = IOB_N18_1;
	pin C8 = IOB_N22_1;
	pin C9 = IOB_N26_1;
	pin C10 = GND;
	pin C11 = IOB_N30_1;
	pin C12 = IOB_N34_1;
	pin C13 = GND;
	pin C14 = IOB_N42_1;
	pin C15 = IOB_N49_0;
	pin C16 = IOB_N45_0;
	pin C17 = IOB_N45_1;
	pin C18 = IOB_N62_0;
	pin C19 = IOB_N62_1;
	pin C20 = IOB_E52_1;
	pin C21 = IOB_E48_1;
	pin C22 = IOB_E44_1;
	pin D1 = IOB_W52_1;
	pin D2 = GND;
	pin D3 = IOB_W50_1;
	pin D4 = IOB_W50_0;
	pin D5 = IOB_N14_1;
	pin D6 = IOB_N14_0;
	pin D7 = GND;
	pin D8 = IOB_N22_0;
	pin D9 = IOB_N26_0;
	pin D10 = VCCIO0;
	pin D11 = IOB_N30_0;
	pin D12 = IOB_N38_1;
	pin D13 = VCCIO1;
	pin D14 = IOB_N46_1;
	pin D15 = IOB_N49_1;
	pin D16 = GND;
	pin D17 = IOB_N51_0;
	pin D18 = IOB_N51_1;
	pin D19 = IOB_N61_1;
	pin D20 = IOB_E51_1;
	pin D21 = GND;
	pin D22 = IOB_E43_0;
	pin E1 = IOB_W51_1;
	pin E2 = VCCIO7;
	pin E3 = IOB_W51_0;
	pin E4 = IOB_W49_0;
	pin E5 = IOB_W49_1;
	pin E6 = IOB_N2_1;
	pin E7 = VCCIO0;
	pin E8 = IOB_N15_1;
	pin E9 = IOB_N23_0;
	pin E10 = IOB_N27_1;
	pin E11 = IOB_N34_0;
	pin E12 = IOB_N38_0;
	pin E13 = IOB_N42_0;
	pin E14 = IOB_N48_0;
	pin E15 = IOB_N48_1;
	pin E16 = VCCIO1;
	pin E17 = IOB_N63_0;
	pin E18 = IOB_N63_1;
	pin E19 = IOB_E46_0;
	pin E20 = IOB_E51_0;
	pin E21 = VCCIO2;
	pin E22 = IOB_E43_1;
	pin F1 = IOB_W47_0;
	pin F2 = IOB_W48_1;
	pin F3 = IOB_W48_0;
	pin F4 = IOB_W46_1;
	pin F5 = IOB_W46_0;
	pin F6 = IOB_N2_0;
	pin F7 = IOB_N4_0;
	pin F8 = IOB_N15_0;
	pin F9 = IOB_N23_1;
	pin F10 = IOB_N27_0;
	pin F11 = IOB_N35_0;
	pin F12 = IOB_N35_1;
	pin F13 = IOB_N43_0;
	pin F14 = IOB_N46_0;
	pin F15 = IOB_E58_0;
	pin F16 = IOB_E58_1;
	pin F17 = IOB_E53_1;
	pin F18 = IOB_E53_0;
	pin F19 = IOB_E46_1;
	pin F20 = IOB_E40_0;
	pin F21 = IOB_E40_1;
	pin F22 = IOB_E39_1;
	pin G1 = IOB_W47_1;
	pin G2 = IOB_W44_1;
	pin G3 = IOB_W44_0;
	pin G4 = GND;
	pin G5 = VCCIO7;
	pin G6 = IOB_W42_0;
	pin G7 = IOB_N4_1;
	pin G8 = IOB_N31_0;
	pin G9 = IOB_N31_1;
	pin G10 = IOB_N39_0;
	pin G11 = IOB_N39_1;
	pin G12 = IOB_N43_1;
	pin G13 = IOB_N47_0;
	pin G14 = IOB_N47_1;
	pin G15 = IOB_E50_0;
	pin G16 = IOB_E50_1;
	pin G17 = IOB_E49_0;
	pin G18 = VCCIO2;
	pin G19 = GND;
	pin G20 = IOB_E47_1;
	pin G21 = IOB_E39_0;
	pin G22 = IOB_E36_0;
	pin H1 = IOB_W43_0;
	pin H2 = IOB_W43_1;
	pin H3 = IOB_W45_0;
	pin H4 = IOB_W45_1;
	pin H5 = IOB_W41_0;
	pin H6 = IOB_W42_1;
	pin H7 = IOB_N19_0;
	pin H8 = NC;
	pin H9 = VCCIO0;
	pin H10 = GND;
	pin H11 = VCCAUX;
	pin H12 = VCCAUX;
	pin H13 = GND;
	pin H14 = VCCIO1;
	pin H15 = VCC_JTAG;
	pin H16 = IOB_E42_0;
	pin H17 = IOB_E42_1;
	pin H18 = IOB_E49_1;
	pin H19 = IOB_E45_1;
	pin H20 = IOB_E47_0;
	pin H21 = IOB_E35_0;
	pin H22 = IOB_E36_1;
	pin J1 = IOB_W40_0;
	pin J2 = IOB_W40_1;
	pin J3 = IOB_W37_0;
	pin J4 = IOB_W37_1;
	pin J5 = IOB_W41_1;
	pin J6 = IOB_W38_0;
	pin J7 = IOB_N19_1;
	pin J8 = VCCIO7;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = VCCINT;
	pin J12 = VCCINT;
	pin J13 = VCCINT;
	pin J14 = GND;
	pin J15 = VCCIO2;
	pin J16 = IOB_E34_0;
	pin J17 = IOB_E38_0;
	pin J18 = IOB_E41_1;
	pin J19 = IOB_E41_0;
	pin J20 = IOB_E45_0;
	pin J21 = IOB_E35_1;
	pin J22 = IOB_E32_0;
	pin K1 = IOB_W39_0;
	pin K2 = IOB_W39_1;
	pin K3 = GND;
	pin K4 = VCCIO7;
	pin K5 = IOB_W38_1;
	pin K6 = IOB_W34_0;
	pin K7 = IOB_W34_1;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = VCCINT;
	pin K15 = GND;
	pin K16 = IOB_E34_1;
	pin K17 = IOB_E38_1;
	pin K18 = IOB_E37_0;
	pin K19 = VCCIO2;
	pin K20 = GND;
	pin K21 = IOB_E30_0;
	pin K22 = IOB_E32_1;
	pin L1 = IOB_W36_0;
	pin L2 = IOB_W36_1;
	pin L3 = IOB_W32_0;
	pin L4 = IOB_W32_1;
	pin L5 = IOB_W33_0;
	pin L6 = IOB_W33_1;
	pin L7 = TOE;
	pin L8 = VCCAUX;
	pin L9 = VCCINT;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = VCCAUX;
	pin L16 = TCK;
	pin L17 = IOB_E37_1;
	pin L18 = IOB_E33_1;
	pin L19 = IOB_E33_0;
	pin L20 = TDI;
	pin L21 = IOB_E30_1;
	pin L22 = TMS;
	pin M1 = IOB_W35_0;
	pin M2 = IOB_W35_1;
	pin M3 = IOB_W27_0;
	pin M4 = IOB_W28_0;
	pin M5 = IOB_W28_1;
	pin M6 = IOB_W29_0;
	pin M7 = IOB_W29_1;
	pin M8 = VCCAUX;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = VCCINT;
	pin M15 = VCCAUX;
	pin M16 = IOB_E28_1;
	pin M17 = IOB_E28_0;
	pin M18 = TDO;
	pin M19 = IOB_E29_0;
	pin M20 = IOB_E29_1;
	pin M21 = IOB_E27_0;
	pin M22 = IOB_E26_0;
	pin N1 = M0;
	pin N2 = IOB_W27_1;
	pin N3 = GND;
	pin N4 = VCCIO6;
	pin N5 = IOB_W25_0;
	pin N6 = IOB_W25_1;
	pin N7 = IOB_W21_0;
	pin N8 = GND;
	pin N9 = VCCINT;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = IOB_E21_1;
	pin N17 = IOB_E21_0;
	pin N18 = IOB_E25_1;
	pin N19 = VCCIO3;
	pin N20 = GND;
	pin N21 = IOB_E27_1;
	pin N22 = IOB_E26_1;
	pin P1 = IOB_W30_0;
	pin P2 = IOB_W24_0;
	pin P3 = IOB_W24_1;
	pin P4 = IOB_W20_0;
	pin P5 = IOB_W20_1;
	pin P6 = IOB_W17_1;
	pin P7 = IOB_W21_1;
	pin P8 = VCCIO6;
	pin P9 = GND;
	pin P10 = VCCINT;
	pin P11 = VCCINT;
	pin P12 = VCCINT;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCIO3;
	pin P16 = IOB_E17_0;
	pin P17 = IOB_E17_1;
	pin P18 = IOB_E25_0;
	pin P19 = IOB_E20_0;
	pin P20 = IOB_E24_1;
	pin P21 = IOB_E24_0;
	pin P22 = IOB_E23_0;
	pin R1 = IOB_W30_1;
	pin R2 = IOB_W18_0;
	pin R3 = IOB_W16_0;
	pin R4 = IOB_W16_1;
	pin R5 = IOB_W17_0;
	pin R6 = IOB_W12_1;
	pin R7 = IOB_W12_0;
	pin R8 = IOB_S7_0;
	pin R9 = VCCIO5;
	pin R10 = GND;
	pin R11 = VCCAUX;
	pin R12 = VCCAUX;
	pin R13 = GND;
	pin R14 = VCCIO4;
	pin R15 = IOB_S58_0;
	pin R16 = IOB_E12_0;
	pin R17 = IOB_E16_1;
	pin R18 = IOB_E16_0;
	pin R19 = IOB_E20_1;
	pin R20 = IOB_E22_1;
	pin R21 = IOB_E22_0;
	pin R22 = IOB_E23_1;
	pin T1 = IOB_W26_0;
	pin T2 = IOB_W18_1;
	pin T3 = IOB_W10_0;
	pin T4 = GND;
	pin T5 = VCCIO6;
	pin T6 = IOB_W8_0;
	pin T7 = IOB_W8_1;
	pin T8 = IOB_S15_0;
	pin T9 = IOB_S15_1;
	pin T10 = IOB_S22_0;
	pin T11 = IOB_S27_0;
	pin T12 = IOB_S31_0;
	pin T13 = IOB_S31_1;
	pin T14 = IOB_S42_0;
	pin T15 = IOB_S42_1;
	pin T16 = IOB_S51_0;
	pin T17 = IOB_E12_1;
	pin T18 = VCCIO3;
	pin T19 = GND;
	pin T20 = IOB_E19_1;
	pin T21 = IOB_E19_0;
	pin T22 = IOB_E18_0;
	pin U1 = IOB_W26_1;
	pin U2 = IOB_W13_0;
	pin U3 = IOB_W10_1;
	pin U4 = IOB_W11_0;
	pin U5 = IOB_W11_1;
	pin U6 = IOB_S4_1;
	pin U7 = IOB_S2_0;
	pin U8 = IOB_S2_1;
	pin U9 = IOB_S19_0;
	pin U10 = IOB_S19_1;
	pin U11 = IOB_S27_1;
	pin U12 = IOB_S39_1;
	pin U13 = IOB_S43_1;
	pin U14 = IOB_S47_0;
	pin U15 = IOB_S47_1;
	pin U16 = IOB_S51_1;
	pin U17 = IOB_E8_0;
	pin U18 = IOB_E8_1;
	pin U19 = NC;
	pin U20 = IOB_E13_0;
	pin U21 = IOB_E15_0;
	pin U22 = IOB_E18_1;
	pin V1 = IOB_W23_0;
	pin V2 = VCCIO6;
	pin V3 = IOB_W13_1;
	pin V4 = IOB_W2_0;
	pin V5 = IOB_W2_1;
	pin V6 = IOB_S4_0;
	pin V7 = VCCIO5;
	pin V8 = IOB_S14_0;
	pin V9 = IOB_S20_0;
	pin V10 = IOB_S22_1;
	pin V11 = IOB_S23_0;
	pin V12 = IOB_S39_0;
	pin V13 = IOB_S43_0;
	pin V14 = IOB_S46_1;
	pin V15 = IOB_S50_1;
	pin V16 = VCCIO4;
	pin V17 = IOB_E2_0;
	pin V18 = IOB_E2_1;
	pin V19 = IOB_E9_1;
	pin V20 = IOB_E13_1;
	pin V21 = VCCIO3;
	pin V22 = IOB_E15_1;
	pin W1 = IOB_W23_1;
	pin W2 = GND;
	pin W3 = IOB_W15_1;
	pin W4 = IOB_S3_0;
	pin W5 = IOB_S16_0;
	pin W6 = IOB_S16_1;
	pin W7 = GND;
	pin W8 = IOB_S14_1;
	pin W9 = IOB_S20_1;
	pin W10 = VCCIO5;
	pin W11 = IOB_S23_1;
	pin W12 = IOB_S35_1;
	pin W13 = VCCIO4;
	pin W14 = IOB_S46_0;
	pin W15 = IOB_S50_0;
	pin W16 = GND;
	pin W17 = IOB_S63_0;
	pin W18 = IOB_S63_1;
	pin W19 = IOB_E9_0;
	pin W20 = IOB_E10_1;
	pin W21 = GND;
	pin W22 = IOB_E10_0;
	pin Y1 = IOB_W22_0;
	pin Y2 = IOB_W19_1;
	pin Y3 = IOB_W15_0;
	pin Y4 = IOB_W9_1;
	pin Y5 = IOB_S3_1;
	pin Y6 = IOB_S17_0;
	pin Y7 = IOB_S17_1;
	pin Y8 = IOB_S18_1;
	pin Y9 = IOB_S18_0;
	pin Y10 = GND;
	pin Y11 = IOB_S30_1;
	pin Y12 = IOB_S35_0;
	pin Y13 = GND;
	pin Y14 = IOB_S38_0;
	pin Y15 = IOB_S61_1;
	pin Y16 = IOB_S61_0;
	pin Y17 = IOB_S62_0;
	pin Y18 = IOB_S62_1;
	pin Y19 = IOB_E11_1;
	pin Y20 = IOB_E11_0;
	pin Y21 = IOB_S49_1;
	pin Y22 = IOB_S49_0;
	pin AA1 = IOB_W22_1;
	pin AA2 = IOB_W19_0;
	pin AA3 = IOB_W9_0;
	pin AA4 = GND;
	pin AA5 = VCCIO5;
	pin AA6 = IOB_S21_0;
	pin AA7 = IOB_S21_1;
	pin AA8 = IOB_S24_0;
	pin AA9 = IOB_S24_1;
	pin AA10 = IOB_S26_1;
	pin AA11 = IOB_S26_0;
	pin AA12 = IOB_S30_0;
	pin AA13 = IOB_S38_1;
	pin AA14 = IOB_S41_0;
	pin AA15 = IOB_S41_1;
	pin AA16 = IOB_S44_0;
	pin AA17 = IOB_S44_1;
	pin AA18 = VCCIO4;
	pin AA19 = GND;
	pin AA20 = IOB_S45_1;
	pin AA21 = IOB_S48_1;
	pin AA22 = IOB_S48_0;
	pin AB1 = GND;
	pin AB2 = IOB_S25_0;
	pin AB3 = IOB_S25_1;
	pin AB4 = IOB_S28_0;
	pin AB5 = IOB_S28_1;
	pin AB6 = IOB_S29_0;
	pin AB7 = IOB_S29_1;
	pin AB8 = IOB_S32_0;
	pin AB9 = IOB_S32_1;
	pin AB10 = IOB_S33_1;
	pin AB11 = IOB_S33_0;
	pin AB12 = IOB_S34_1;
	pin AB13 = IOB_S34_0;
	pin AB14 = IOB_S36_0;
	pin AB15 = IOB_S36_1;
	pin AB16 = IOB_S37_0;
	pin AB17 = IOB_S37_1;
	pin AB18 = IOB_S40_0;
	pin AB19 = IOB_S40_1;
	pin AB20 = IOB_S45_0;
	pin AB21 = IOB_S58_1;
	pin AB22 = GND;
}

// LFXP2-30E-FPBGA672
bond BOND14 {
	kind single;
	pin A2 = GND;
	pin A3 = IOB_N3_1;
	pin A4 = IOB_N8_0;
	pin A5 = IOB_N8_1;
	pin A6 = IOB_N9_1;
	pin A7 = IOB_N13_0;
	pin A8 = IOB_N16_0;
	pin A9 = IOB_N17_0;
	pin A10 = IOB_N21_0;
	pin A11 = IOB_N24_0;
	pin A12 = IOB_N25_0;
	pin A13 = IOB_N28_0;
	pin A14 = IOB_N32_0;
	pin A15 = IOB_N37_0;
	pin A16 = IOB_N40_0;
	pin A17 = IOB_N41_0;
	pin A18 = IOB_N44_0;
	pin A19 = IOB_N45_0;
	pin A20 = IOB_N52_0;
	pin A21 = IOB_N57_0;
	pin A22 = IOB_N60_0;
	pin A23 = IOB_N60_1;
	pin A24 = NC;
	pin A25 = GND;
	pin B1 = GND;
	pin B2 = IOB_W59_1;
	pin B3 = IOB_N3_0;
	pin B4 = IOB_N5_0;
	pin B5 = IOB_N5_1;
	pin B6 = IOB_N9_0;
	pin B7 = IOB_N13_1;
	pin B8 = IOB_N16_1;
	pin B9 = IOB_N17_1;
	pin B10 = IOB_N21_1;
	pin B11 = IOB_N24_1;
	pin B12 = IOB_N25_1;
	pin B13 = IOB_N28_1;
	pin B14 = IOB_N32_1;
	pin B15 = IOB_N37_1;
	pin B16 = IOB_N40_1;
	pin B17 = IOB_N41_1;
	pin B18 = IOB_N44_1;
	pin B19 = IOB_N45_1;
	pin B20 = IOB_N52_1;
	pin B21 = IOB_N57_1;
	pin B22 = NC;
	pin B23 = NC;
	pin B24 = NC;
	pin B25 = NC;
	pin B26 = GND;
	pin C1 = NC;
	pin C2 = NC;
	pin C3 = IOB_W59_0;
	pin C4 = IOB_N4_0;
	pin C5 = IOB_N4_1;
	pin C6 = GND;
	pin C7 = IOB_N6_1;
	pin C8 = IOB_N12_0;
	pin C9 = IOB_N14_1;
	pin C10 = IOB_N20_0;
	pin C11 = GND;
	pin C12 = IOB_N29_0;
	pin C13 = IOB_N33_0;
	pin C14 = IOB_N36_0;
	pin C15 = IOB_N36_1;
	pin C16 = GND;
	pin C17 = IOB_N46_1;
	pin C18 = IOB_N48_0;
	pin C19 = IOB_N49_0;
	pin C20 = IOB_N53_0;
	pin C21 = GND;
	pin C22 = NC;
	pin C23 = NC;
	pin C24 = NC;
	pin C25 = IOB_N62_0;
	pin C26 = IOB_N62_1;
	pin D1 = IOB_W52_0;
	pin D2 = NC;
	pin D3 = NC;
	pin D4 = IOB_W57_0;
	pin D5 = NC;
	pin D6 = VCCIO0;
	pin D7 = IOB_N6_0;
	pin D8 = IOB_N12_1;
	pin D9 = IOB_N14_0;
	pin D10 = IOB_N20_1;
	pin D11 = VCCIO0;
	pin D12 = IOB_N29_1;
	pin D13 = IOB_N33_1;
	pin D14 = IOB_N38_1;
	pin D15 = IOB_N42_1;
	pin D16 = VCCIO1;
	pin D17 = IOB_N46_0;
	pin D18 = IOB_N48_1;
	pin D19 = IOB_N49_1;
	pin D20 = IOB_N53_1;
	pin D21 = VCCIO1;
	pin D22 = NC;
	pin D23 = NC;
	pin D24 = IOB_E59_0;
	pin D25 = IOB_E56_0;
	pin D26 = IOB_E56_1;
	pin E1 = IOB_W52_1;
	pin E2 = IOB_W55_1;
	pin E3 = IOB_W55_0;
	pin E4 = IOB_W57_1;
	pin E5 = IOB_W56_0;
	pin E6 = IOB_W58_0;
	pin E7 = IOB_N10_0;
	pin E8 = IOB_N10_1;
	pin E9 = IOB_N15_0;
	pin E10 = IOB_N15_1;
	pin E11 = IOB_N26_1;
	pin E12 = IOB_N30_1;
	pin E13 = IOB_N34_1;
	pin E14 = IOB_N42_0;
	pin E15 = IOB_N47_0;
	pin E16 = IOB_N50_1;
	pin E17 = IOB_N54_1;
	pin E18 = IOB_N54_0;
	pin E19 = IOB_N56_0;
	pin E20 = IOB_N58_1;
	pin E21 = IOB_N58_0;
	pin E22 = NC;
	pin E23 = NC;
	pin E24 = IOB_E59_1;
	pin E25 = NC;
	pin E26 = NC;
	pin F1 = IOB_W51_1;
	pin F2 = IOB_W51_0;
	pin F3 = GND;
	pin F4 = VCCIO7;
	pin F5 = IOB_W56_1;
	pin F6 = IOB_W58_1;
	pin F7 = IOB_N2_0;
	pin F8 = IOB_N7_1;
	pin F9 = GND;
	pin F10 = IOB_N22_1;
	pin F11 = IOB_N26_0;
	pin F12 = IOB_N30_0;
	pin F13 = IOB_N34_0;
	pin F14 = IOB_N38_0;
	pin F15 = IOB_N47_1;
	pin F16 = IOB_N50_0;
	pin F17 = IOB_N55_1;
	pin F18 = GND;
	pin F19 = IOB_N56_1;
	pin F20 = IOB_N61_0;
	pin F21 = IOB_E57_1;
	pin F22 = IOB_E58_1;
	pin F23 = VCCIO2;
	pin F24 = GND;
	pin F25 = IOB_E55_0;
	pin F26 = IOB_E55_1;
	pin G1 = IOB_W43_1;
	pin G2 = IOB_W43_0;
	pin G3 = IOB_W48_1;
	pin G4 = IOB_W48_0;
	pin G5 = NC;
	pin G6 = NC;
	pin G7 = IOB_N2_1;
	pin G8 = IOB_N7_0;
	pin G9 = VCCIO0;
	pin G10 = IOB_N18_1;
	pin G11 = IOB_N22_0;
	pin G12 = IOB_N31_0;
	pin G13 = IOB_N31_1;
	pin G14 = IOB_N43_0;
	pin G15 = IOB_N43_1;
	pin G16 = IOB_N55_0;
	pin G17 = NC;
	pin G18 = VCCIO1;
	pin G19 = IOB_N61_1;
	pin G20 = IOB_N63_1;
	pin G21 = IOB_E58_0;
	pin G22 = IOB_E57_0;
	pin G23 = NC;
	pin G24 = NC;
	pin G25 = IOB_E52_1;
	pin G26 = IOB_E52_0;
	pin H1 = IOB_W39_1;
	pin H2 = IOB_W39_0;
	pin H3 = IOB_W44_0;
	pin H4 = IOB_W53_0;
	pin H5 = IOB_W54_1;
	pin H6 = IOB_W54_0;
	pin H7 = NC;
	pin H8 = IOB_N11_1;
	pin H9 = IOB_N11_0;
	pin H10 = IOB_N18_0;
	pin H11 = IOB_N23_0;
	pin H12 = IOB_N27_0;
	pin H13 = IOB_N35_1;
	pin H14 = IOB_N39_1;
	pin H15 = IOB_N51_1;
	pin H16 = NC;
	pin H17 = NC;
	pin H18 = NC;
	pin H19 = IOB_N63_0;
	pin H20 = NC;
	pin H21 = NC;
	pin H22 = IOB_E54_0;
	pin H23 = IOB_E53_1;
	pin H24 = IOB_E53_0;
	pin H25 = IOB_E48_1;
	pin H26 = IOB_E48_0;
	pin J1 = IOB_W36_1;
	pin J2 = IOB_W36_0;
	pin J3 = IOB_W44_1;
	pin J4 = IOB_W47_1;
	pin J5 = IOB_W53_1;
	pin J6 = GND;
	pin J7 = VCCIO7;
	pin J8 = NC;
	pin J9 = IOB_N19_0;
	pin J10 = IOB_N23_1;
	pin J11 = IOB_N27_1;
	pin J12 = IOB_N35_0;
	pin J13 = IOB_N39_0;
	pin J14 = IOB_N51_0;
	pin J15 = IOB_N59_0;
	pin J16 = IOB_N59_1;
	pin J17 = IOB_E46_0;
	pin J18 = NC;
	pin J19 = NC;
	pin J20 = VCCIO2;
	pin J21 = GND;
	pin J22 = IOB_E54_1;
	pin J23 = IOB_E51_1;
	pin J24 = IOB_E51_0;
	pin J25 = IOB_E44_1;
	pin J26 = IOB_E44_0;
	pin K1 = IOB_W35_1;
	pin K2 = IOB_W35_0;
	pin K3 = IOB_W40_1;
	pin K4 = IOB_W40_0;
	pin K5 = IOB_W47_0;
	pin K6 = IOB_W50_1;
	pin K7 = IOB_W50_0;
	pin K8 = IOB_W49_0;
	pin K9 = IOB_N19_1;
	pin K10 = VCCAUX;
	pin K11 = GND;
	pin K12 = VCCIO0;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = VCCIO1;
	pin K16 = GND;
	pin K17 = VCCAUX;
	pin K18 = IOB_E46_1;
	pin K19 = IOB_E50_1;
	pin K20 = IOB_E50_0;
	pin K21 = IOB_E49_1;
	pin K22 = IOB_E49_0;
	pin K23 = IOB_E47_1;
	pin K24 = IOB_E47_0;
	pin K25 = IOB_E43_1;
	pin K26 = IOB_E43_0;
	pin L1 = IOB_W33_1;
	pin L2 = IOB_W33_0;
	pin L3 = GND;
	pin L4 = VCCIO7;
	pin L5 = IOB_W45_0;
	pin L6 = IOB_W45_1;
	pin L7 = IOB_W46_0;
	pin L8 = IOB_W46_1;
	pin L9 = IOB_W49_1;
	pin L10 = VCCAUX;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = VCCINT;
	pin L14 = VCCINT;
	pin L15 = VCCINT;
	pin L16 = GND;
	pin L17 = VCCAUX;
	pin L18 = IOB_E38_0;
	pin L19 = IOB_E42_1;
	pin L20 = IOB_E42_0;
	pin L21 = IOB_E45_1;
	pin L22 = IOB_E45_0;
	pin L23 = VCCIO2;
	pin L24 = GND;
	pin L25 = IOB_E40_1;
	pin L26 = IOB_E40_0;
	pin M1 = IOB_W32_1;
	pin M2 = IOB_W32_0;
	pin M3 = M0;
	pin M4 = IOB_W37_0;
	pin M5 = IOB_W37_1;
	pin M6 = IOB_W41_0;
	pin M7 = IOB_W41_1;
	pin M8 = IOB_W42_0;
	pin M9 = IOB_W42_1;
	pin M10 = VCCIO7;
	pin M11 = VCCINT;
	pin M12 = VCCINT;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = VCCINT;
	pin M17 = VCCIO2;
	pin M18 = IOB_E37_1;
	pin M19 = IOB_E38_1;
	pin M20 = IOB_E37_0;
	pin M21 = IOB_E41_1;
	pin M22 = IOB_E41_0;
	pin M23 = IOB_E39_1;
	pin M24 = IOB_E39_0;
	pin M25 = IOB_E36_1;
	pin M26 = IOB_E36_0;
	pin N1 = IOB_W30_1;
	pin N2 = IOB_W30_0;
	pin N3 = IOB_W27_0;
	pin N4 = TOE;
	pin N5 = IOB_W34_1;
	pin N6 = IOB_W34_0;
	pin N7 = IOB_W38_1;
	pin N8 = IOB_W38_0;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = IOB_E33_1;
	pin N20 = IOB_E33_0;
	pin N21 = IOB_E34_0;
	pin N22 = IOB_E34_1;
	pin N23 = IOB_E35_1;
	pin N24 = IOB_E35_0;
	pin N25 = IOB_E32_1;
	pin N26 = IOB_E32_0;
	pin P1 = IOB_W26_1;
	pin P2 = IOB_W26_0;
	pin P3 = IOB_W27_1;
	pin P4 = IOB_W24_0;
	pin P5 = IOB_W28_0;
	pin P6 = IOB_W28_1;
	pin P7 = IOB_W29_1;
	pin P8 = IOB_W29_0;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = VCCINT;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = IOB_E29_0;
	pin P20 = VCC_JTAG;
	pin P21 = TCK;
	pin P22 = TDO;
	pin P23 = TDI;
	pin P24 = TMS;
	pin P25 = IOB_E30_1;
	pin P26 = IOB_E30_0;
	pin R1 = IOB_W22_1;
	pin R2 = IOB_W22_0;
	pin R3 = IOB_W23_1;
	pin R4 = IOB_W23_0;
	pin R5 = IOB_W24_1;
	pin R6 = IOB_W25_0;
	pin R7 = IOB_W25_1;
	pin R8 = IOB_W21_1;
	pin R9 = IOB_W21_0;
	pin R10 = VCCIO6;
	pin R11 = VCCINT;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCIO3;
	pin R18 = IOB_E29_1;
	pin R19 = IOB_E25_0;
	pin R20 = IOB_E25_1;
	pin R21 = IOB_E28_1;
	pin R22 = IOB_E28_0;
	pin R23 = IOB_E26_1;
	pin R24 = IOB_E26_0;
	pin R25 = IOB_E27_1;
	pin R26 = IOB_E27_0;
	pin T1 = IOB_W19_1;
	pin T2 = IOB_W19_0;
	pin T3 = GND;
	pin T4 = VCCIO6;
	pin T5 = IOB_W20_0;
	pin T6 = IOB_W20_1;
	pin T7 = IOB_W8_1;
	pin T8 = IOB_W17_1;
	pin T9 = IOB_W17_0;
	pin T10 = VCCAUX;
	pin T11 = GND;
	pin T12 = VCCINT;
	pin T13 = VCCINT;
	pin T14 = VCCINT;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = VCCAUX;
	pin T18 = IOB_E21_0;
	pin T19 = IOB_E21_1;
	pin T20 = IOB_E17_1;
	pin T21 = IOB_E17_0;
	pin T22 = IOB_E24_1;
	pin T23 = VCCIO3;
	pin T24 = GND;
	pin T25 = IOB_E23_1;
	pin T26 = IOB_E23_0;
	pin U1 = IOB_W15_1;
	pin U2 = IOB_W15_0;
	pin U3 = IOB_W18_1;
	pin U4 = IOB_W18_0;
	pin U5 = IOB_W16_0;
	pin U6 = IOB_W16_1;
	pin U7 = IOB_W8_0;
	pin U8 = IOB_W12_1;
	pin U9 = IOB_W12_0;
	pin U10 = VCCAUX;
	pin U11 = GND;
	pin U12 = VCCIO5;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = VCCIO4;
	pin U16 = GND;
	pin U17 = VCCAUX;
	pin U18 = IOB_E12_0;
	pin U19 = IOB_E12_1;
	pin U20 = IOB_E8_1;
	pin U21 = IOB_E8_0;
	pin U22 = IOB_E24_0;
	pin U23 = IOB_E20_1;
	pin U24 = IOB_E20_0;
	pin U25 = IOB_E22_1;
	pin U26 = IOB_E22_0;
	pin V1 = IOB_W10_1;
	pin V2 = IOB_W10_0;
	pin V3 = IOB_W13_1;
	pin V4 = IOB_W13_0;
	pin V5 = IOB_W11_1;
	pin V6 = GND;
	pin V7 = VCCIO6;
	pin V8 = IOB_W7_0;
	pin V9 = IOB_W7_1;
	pin V10 = IOB_S7_0;
	pin V11 = IOB_S11_0;
	pin V12 = IOB_S15_0;
	pin V13 = IOB_S23_0;
	pin V14 = IOB_S31_0;
	pin V15 = IOB_S39_0;
	pin V16 = IOB_S51_0;
	pin V17 = IOB_S59_0;
	pin V18 = NC;
	pin V19 = NC;
	pin V20 = VCCIO3;
	pin V21 = GND;
	pin V22 = IOB_E4_0;
	pin V23 = IOB_E16_1;
	pin V24 = IOB_E16_0;
	pin V25 = IOB_E19_1;
	pin V26 = IOB_E19_0;
	pin W1 = IOB_W6_1;
	pin W2 = IOB_W6_0;
	pin W3 = IOB_W9_1;
	pin W4 = IOB_W9_0;
	pin W5 = IOB_W11_0;
	pin W6 = NC;
	pin W7 = NC;
	pin W8 = NC;
	pin W9 = IOB_S4_1;
	pin W10 = IOB_S7_1;
	pin W11 = IOB_S11_1;
	pin W12 = IOB_S15_1;
	pin W13 = IOB_S23_1;
	pin W14 = IOB_S31_1;
	pin W15 = IOB_S39_1;
	pin W16 = IOB_S51_1;
	pin W17 = IOB_S59_1;
	pin W18 = NC;
	pin W19 = IOB_S63_0;
	pin W20 = NC;
	pin W21 = IOB_E4_1;
	pin W22 = NC;
	pin W23 = IOB_E11_1;
	pin W24 = IOB_E11_0;
	pin W25 = IOB_E18_1;
	pin W26 = IOB_E18_0;
	pin Y1 = NC;
	pin Y2 = NC;
	pin Y3 = IOB_W5_1;
	pin Y4 = IOB_W5_0;
	pin Y5 = IOB_W4_1;
	pin Y6 = IOB_W3_1;
	pin Y7 = NC;
	pin Y8 = IOB_S2_1;
	pin Y9 = VCCIO5;
	pin Y10 = IOB_S14_0;
	pin Y11 = IOB_S19_0;
	pin Y12 = IOB_S27_0;
	pin Y13 = IOB_S27_1;
	pin Y14 = IOB_S47_0;
	pin Y15 = IOB_S47_1;
	pin Y16 = IOB_S55_0;
	pin Y17 = IOB_S55_1;
	pin Y18 = VCCIO4;
	pin Y19 = NC;
	pin Y20 = IOB_S63_1;
	pin Y21 = NC;
	pin Y22 = NC;
	pin Y23 = IOB_E7_1;
	pin Y24 = IOB_E7_0;
	pin Y25 = IOB_E15_1;
	pin Y26 = IOB_E15_0;
	pin AA1 = NC;
	pin AA2 = NC;
	pin AA3 = GND;
	pin AA4 = VCCIO6;
	pin AA5 = IOB_W4_0;
	pin AA6 = IOB_W3_0;
	pin AA7 = IOB_S4_0;
	pin AA8 = IOB_S2_0;
	pin AA9 = GND;
	pin AA10 = IOB_S14_1;
	pin AA11 = IOB_S19_1;
	pin AA12 = IOB_S22_0;
	pin AA13 = IOB_S35_1;
	pin AA14 = IOB_S38_0;
	pin AA15 = IOB_S43_1;
	pin AA16 = IOB_S46_0;
	pin AA17 = IOB_S58_0;
	pin AA18 = GND;
	pin AA19 = NC;
	pin AA20 = IOB_S62_1;
	pin AA21 = NC;
	pin AA22 = IOB_E3_0;
	pin AA23 = VCCIO3;
	pin AA24 = GND;
	pin AA25 = IOB_E13_1;
	pin AA26 = IOB_E13_0;
	pin AB1 = IOB_W2_0;
	pin AB2 = IOB_W2_1;
	pin AB3 = IOB_S3_0;
	pin AB4 = IOB_S3_1;
	pin AB5 = IOB_S8_0;
	pin AB6 = IOB_S6_1;
	pin AB7 = IOB_S6_0;
	pin AB8 = IOB_S10_0;
	pin AB9 = IOB_S17_0;
	pin AB10 = IOB_S17_1;
	pin AB11 = IOB_S18_0;
	pin AB12 = IOB_S22_1;
	pin AB13 = IOB_S35_0;
	pin AB14 = IOB_S38_1;
	pin AB15 = IOB_S43_0;
	pin AB16 = IOB_S46_1;
	pin AB17 = IOB_S58_1;
	pin AB18 = NC;
	pin AB19 = NC;
	pin AB20 = IOB_S62_0;
	pin AB21 = IOB_E3_1;
	pin AB22 = NC;
	pin AB23 = IOB_E6_1;
	pin AB24 = IOB_E6_0;
	pin AB25 = IOB_E10_1;
	pin AB26 = IOB_E10_0;
	pin AC1 = NC;
	pin AC2 = NC;
	pin AC3 = IOB_S5_0;
	pin AC4 = IOB_S5_1;
	pin AC5 = IOB_S8_1;
	pin AC6 = VCCIO5;
	pin AC7 = IOB_S10_1;
	pin AC8 = IOB_S21_0;
	pin AC9 = IOB_S21_1;
	pin AC10 = IOB_S18_1;
	pin AC11 = VCCIO5;
	pin AC12 = IOB_S26_0;
	pin AC13 = IOB_S30_0;
	pin AC14 = IOB_S34_0;
	pin AC15 = IOB_S42_0;
	pin AC16 = VCCIO4;
	pin AC17 = IOB_S50_0;
	pin AC18 = IOB_S54_0;
	pin AC19 = NC;
	pin AC20 = IOB_S61_1;
	pin AC21 = VCCIO4;
	pin AC22 = NC;
	pin AC23 = IOB_E5_1;
	pin AC24 = IOB_E5_0;
	pin AC25 = IOB_E9_1;
	pin AC26 = IOB_E9_0;
	pin AD1 = IOB_S9_0;
	pin AD2 = IOB_S9_1;
	pin AD3 = IOB_S13_0;
	pin AD4 = IOB_S12_0;
	pin AD5 = IOB_S12_1;
	pin AD6 = GND;
	pin AD7 = IOB_S28_1;
	pin AD8 = IOB_S28_0;
	pin AD9 = IOB_S32_1;
	pin AD10 = IOB_S32_0;
	pin AD11 = GND;
	pin AD12 = IOB_S26_1;
	pin AD13 = IOB_S30_1;
	pin AD14 = IOB_S34_1;
	pin AD15 = IOB_S42_1;
	pin AD16 = GND;
	pin AD17 = IOB_S50_1;
	pin AD18 = IOB_S54_1;
	pin AD19 = NC;
	pin AD20 = IOB_S61_0;
	pin AD21 = GND;
	pin AD22 = NC;
	pin AD23 = IOB_E2_1;
	pin AD24 = IOB_E2_0;
	pin AD25 = NC;
	pin AD26 = NC;
	pin AE1 = GND;
	pin AE2 = IOB_S13_1;
	pin AE3 = IOB_S16_0;
	pin AE4 = IOB_S20_0;
	pin AE5 = IOB_S20_1;
	pin AE6 = IOB_S25_0;
	pin AE7 = IOB_S29_0;
	pin AE8 = IOB_S33_0;
	pin AE9 = IOB_S36_0;
	pin AE10 = IOB_S37_0;
	pin AE11 = IOB_S40_0;
	pin AE12 = IOB_S41_0;
	pin AE13 = IOB_S44_0;
	pin AE14 = IOB_S45_0;
	pin AE15 = IOB_S48_0;
	pin AE16 = IOB_S49_0;
	pin AE17 = IOB_S52_0;
	pin AE18 = IOB_S53_0;
	pin AE19 = IOB_S56_0;
	pin AE20 = IOB_S57_0;
	pin AE21 = IOB_S60_1;
	pin AE22 = NC;
	pin AE23 = NC;
	pin AE24 = NC;
	pin AE25 = NC;
	pin AE26 = GND;
	pin AF2 = GND;
	pin AF3 = IOB_S16_1;
	pin AF4 = IOB_S24_0;
	pin AF5 = IOB_S24_1;
	pin AF6 = IOB_S25_1;
	pin AF7 = IOB_S29_1;
	pin AF8 = IOB_S33_1;
	pin AF9 = IOB_S36_1;
	pin AF10 = IOB_S37_1;
	pin AF11 = IOB_S40_1;
	pin AF12 = IOB_S41_1;
	pin AF13 = IOB_S44_1;
	pin AF14 = IOB_S45_1;
	pin AF15 = IOB_S48_1;
	pin AF16 = IOB_S49_1;
	pin AF17 = IOB_S52_1;
	pin AF18 = IOB_S53_1;
	pin AF19 = IOB_S56_1;
	pin AF20 = IOB_S57_1;
	pin AF21 = IOB_S60_0;
	pin AF22 = NC;
	pin AF23 = NC;
	pin AF24 = NC;
	pin AF25 = GND;
}

// LFXP2-40E-FPBGA484
bond BOND15 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N3_0;
	pin A3 = IOB_N17_0;
	pin A4 = IOB_N17_1;
	pin A5 = IOB_N20_0;
	pin A6 = IOB_N20_1;
	pin A7 = IOB_N24_0;
	pin A8 = IOB_N25_0;
	pin A9 = IOB_N25_1;
	pin A10 = IOB_N29_0;
	pin A11 = IOB_N29_1;
	pin A12 = IOB_N32_1;
	pin A13 = IOB_N33_1;
	pin A14 = IOB_N36_1;
	pin A15 = IOB_N37_1;
	pin A16 = IOB_N40_1;
	pin A17 = IOB_N41_1;
	pin A18 = IOB_N44_1;
	pin A19 = IOB_N50_1;
	pin A20 = IOB_N69_0;
	pin A21 = IOB_N50_0;
	pin A22 = GND;
	pin B1 = IOB_W60_0;
	pin B2 = IOB_W69_1;
	pin B3 = IOB_N3_1;
	pin B4 = GND;
	pin B5 = VCCIO0;
	pin B6 = IOB_N21_0;
	pin B7 = IOB_N21_1;
	pin B8 = IOB_N24_1;
	pin B9 = IOB_N28_0;
	pin B10 = IOB_N28_1;
	pin B11 = IOB_N32_0;
	pin B12 = IOB_N33_0;
	pin B13 = IOB_N36_0;
	pin B14 = IOB_N37_0;
	pin B15 = IOB_N40_0;
	pin B16 = IOB_N41_0;
	pin B17 = IOB_N44_0;
	pin B18 = VCCIO1;
	pin B19 = GND;
	pin B20 = IOB_E59_0;
	pin B21 = IOB_E55_0;
	pin B22 = IOB_E50_0;
	pin C1 = IOB_W59_0;
	pin C2 = IOB_W60_1;
	pin C3 = IOB_W69_0;
	pin C4 = IOB_N16_1;
	pin C5 = IOB_N16_0;
	pin C6 = IOB_N18_0;
	pin C7 = IOB_N18_1;
	pin C8 = IOB_N22_1;
	pin C9 = IOB_N26_1;
	pin C10 = GND;
	pin C11 = IOB_N30_1;
	pin C12 = IOB_N34_1;
	pin C13 = GND;
	pin C14 = IOB_N42_1;
	pin C15 = IOB_N49_0;
	pin C16 = IOB_N45_0;
	pin C17 = IOB_N45_1;
	pin C18 = IOB_N70_0;
	pin C19 = IOB_N70_1;
	pin C20 = IOB_E59_1;
	pin C21 = IOB_E55_1;
	pin C22 = IOB_E50_1;
	pin D1 = IOB_W59_1;
	pin D2 = GND;
	pin D3 = IOB_W57_1;
	pin D4 = IOB_W57_0;
	pin D5 = IOB_N14_1;
	pin D6 = IOB_N14_0;
	pin D7 = GND;
	pin D8 = IOB_N22_0;
	pin D9 = IOB_N26_0;
	pin D10 = VCCIO0;
	pin D11 = IOB_N30_0;
	pin D12 = IOB_N38_1;
	pin D13 = VCCIO1;
	pin D14 = IOB_N46_1;
	pin D15 = IOB_N49_1;
	pin D16 = GND;
	pin D17 = IOB_N51_0;
	pin D18 = IOB_N51_1;
	pin D19 = IOB_N69_1;
	pin D20 = IOB_E58_1;
	pin D21 = GND;
	pin D22 = IOB_E49_0;
	pin E1 = IOB_W58_1;
	pin E2 = VCCIO7;
	pin E3 = IOB_W58_0;
	pin E4 = IOB_W56_0;
	pin E5 = IOB_W56_1;
	pin E6 = IOB_N2_1;
	pin E7 = VCCIO0;
	pin E8 = IOB_N15_1;
	pin E9 = IOB_N23_0;
	pin E10 = IOB_N27_1;
	pin E11 = IOB_N34_0;
	pin E12 = IOB_N38_0;
	pin E13 = IOB_N42_0;
	pin E14 = IOB_N48_0;
	pin E15 = IOB_N48_1;
	pin E16 = VCCIO1;
	pin E17 = IOB_N71_0;
	pin E18 = IOB_N71_1;
	pin E19 = IOB_E52_0;
	pin E20 = IOB_E58_0;
	pin E21 = VCCIO2;
	pin E22 = IOB_E49_1;
	pin F1 = IOB_W53_0;
	pin F2 = IOB_W55_1;
	pin F3 = IOB_W55_0;
	pin F4 = IOB_W52_1;
	pin F5 = IOB_W52_0;
	pin F6 = IOB_N2_0;
	pin F7 = IOB_N4_0;
	pin F8 = IOB_N15_0;
	pin F9 = IOB_N23_1;
	pin F10 = IOB_N27_0;
	pin F11 = IOB_N35_0;
	pin F12 = IOB_N35_1;
	pin F13 = IOB_N43_0;
	pin F14 = IOB_N46_0;
	pin F15 = IOB_E69_0;
	pin F16 = IOB_E69_1;
	pin F17 = IOB_E60_1;
	pin F18 = IOB_E60_0;
	pin F19 = IOB_E52_1;
	pin F20 = IOB_E46_0;
	pin F21 = IOB_E46_1;
	pin F22 = IOB_E45_1;
	pin G1 = IOB_W53_1;
	pin G2 = IOB_W50_1;
	pin G3 = IOB_W50_0;
	pin G4 = GND;
	pin G5 = VCCIO7;
	pin G6 = IOB_W48_0;
	pin G7 = IOB_N4_1;
	pin G8 = IOB_N31_0;
	pin G9 = IOB_N31_1;
	pin G10 = IOB_N39_0;
	pin G11 = IOB_N39_1;
	pin G12 = IOB_N43_1;
	pin G13 = IOB_N47_0;
	pin G14 = IOB_N47_1;
	pin G15 = IOB_E57_0;
	pin G16 = IOB_E57_1;
	pin G17 = IOB_E56_0;
	pin G18 = VCCIO2;
	pin G19 = GND;
	pin G20 = IOB_E53_1;
	pin G21 = IOB_E45_0;
	pin G22 = IOB_E42_0;
	pin H1 = IOB_W49_0;
	pin H2 = IOB_W49_1;
	pin H3 = IOB_W51_0;
	pin H4 = IOB_W51_1;
	pin H5 = IOB_W47_0;
	pin H6 = IOB_W48_1;
	pin H7 = IOB_N19_0;
	pin H8 = NC;
	pin H9 = VCCIO0;
	pin H10 = GND;
	pin H11 = VCCAUX;
	pin H12 = VCCAUX;
	pin H13 = GND;
	pin H14 = VCCIO1;
	pin H15 = VCC_JTAG;
	pin H16 = IOB_E48_0;
	pin H17 = IOB_E48_1;
	pin H18 = IOB_E56_1;
	pin H19 = IOB_E51_1;
	pin H20 = IOB_E53_0;
	pin H21 = IOB_E41_0;
	pin H22 = IOB_E42_1;
	pin J1 = IOB_W46_0;
	pin J2 = IOB_W46_1;
	pin J3 = IOB_W43_0;
	pin J4 = IOB_W43_1;
	pin J5 = IOB_W47_1;
	pin J6 = IOB_W44_0;
	pin J7 = IOB_N19_1;
	pin J8 = VCCIO7;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = VCCINT;
	pin J12 = VCCINT;
	pin J13 = VCCINT;
	pin J14 = GND;
	pin J15 = VCCIO2;
	pin J16 = IOB_E40_0;
	pin J17 = IOB_E44_0;
	pin J18 = IOB_E47_1;
	pin J19 = IOB_E47_0;
	pin J20 = IOB_E51_0;
	pin J21 = IOB_E41_1;
	pin J22 = IOB_E38_0;
	pin K1 = IOB_W45_0;
	pin K2 = IOB_W45_1;
	pin K3 = GND;
	pin K4 = VCCIO7;
	pin K5 = IOB_W44_1;
	pin K6 = IOB_W40_0;
	pin K7 = IOB_W40_1;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = VCCINT;
	pin K15 = GND;
	pin K16 = IOB_E40_1;
	pin K17 = IOB_E44_1;
	pin K18 = IOB_E43_0;
	pin K19 = VCCIO2;
	pin K20 = GND;
	pin K21 = IOB_E36_0;
	pin K22 = IOB_E38_1;
	pin L1 = IOB_W42_0;
	pin L2 = IOB_W42_1;
	pin L3 = IOB_W38_0;
	pin L4 = IOB_W38_1;
	pin L5 = IOB_W39_0;
	pin L6 = IOB_W39_1;
	pin L7 = TOE;
	pin L8 = VCCAUX;
	pin L9 = VCCINT;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = VCCAUX;
	pin L16 = TCK;
	pin L17 = IOB_E43_1;
	pin L18 = IOB_E39_1;
	pin L19 = IOB_E39_0;
	pin L20 = TDI;
	pin L21 = IOB_E36_1;
	pin L22 = TMS;
	pin M1 = IOB_W41_0;
	pin M2 = IOB_W41_1;
	pin M3 = IOB_W33_0;
	pin M4 = IOB_W34_0;
	pin M5 = IOB_W34_1;
	pin M6 = IOB_W35_0;
	pin M7 = IOB_W35_1;
	pin M8 = VCCAUX;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = VCCINT;
	pin M15 = VCCAUX;
	pin M16 = IOB_E34_1;
	pin M17 = IOB_E34_0;
	pin M18 = TDO;
	pin M19 = IOB_E35_0;
	pin M20 = IOB_E35_1;
	pin M21 = IOB_E33_0;
	pin M22 = IOB_E32_0;
	pin N1 = M0;
	pin N2 = IOB_W33_1;
	pin N3 = GND;
	pin N4 = VCCIO6;
	pin N5 = IOB_W31_0;
	pin N6 = IOB_W31_1;
	pin N7 = IOB_W27_0;
	pin N8 = GND;
	pin N9 = VCCINT;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = IOB_E27_1;
	pin N17 = IOB_E27_0;
	pin N18 = IOB_E31_1;
	pin N19 = VCCIO3;
	pin N20 = GND;
	pin N21 = IOB_E33_1;
	pin N22 = IOB_E32_1;
	pin P1 = IOB_W36_0;
	pin P2 = IOB_W30_0;
	pin P3 = IOB_W30_1;
	pin P4 = IOB_W26_0;
	pin P5 = IOB_W26_1;
	pin P6 = IOB_W23_1;
	pin P7 = IOB_W27_1;
	pin P8 = VCCIO6;
	pin P9 = GND;
	pin P10 = VCCINT;
	pin P11 = VCCINT;
	pin P12 = VCCINT;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCIO3;
	pin P16 = IOB_E23_0;
	pin P17 = IOB_E23_1;
	pin P18 = IOB_E31_0;
	pin P19 = IOB_E26_0;
	pin P20 = IOB_E30_1;
	pin P21 = IOB_E30_0;
	pin P22 = IOB_E29_0;
	pin R1 = IOB_W36_1;
	pin R2 = IOB_W24_0;
	pin R3 = IOB_W22_0;
	pin R4 = IOB_W22_1;
	pin R5 = IOB_W23_0;
	pin R6 = IOB_W18_1;
	pin R7 = IOB_W18_0;
	pin R8 = IOB_S7_0;
	pin R9 = VCCIO5;
	pin R10 = GND;
	pin R11 = VCCAUX;
	pin R12 = VCCAUX;
	pin R13 = GND;
	pin R14 = VCCIO4;
	pin R15 = IOB_S66_0;
	pin R16 = IOB_E18_0;
	pin R17 = IOB_E22_1;
	pin R18 = IOB_E22_0;
	pin R19 = IOB_E26_1;
	pin R20 = IOB_E28_1;
	pin R21 = IOB_E28_0;
	pin R22 = IOB_E29_1;
	pin T1 = IOB_W32_0;
	pin T2 = IOB_W24_1;
	pin T3 = IOB_W16_0;
	pin T4 = GND;
	pin T5 = VCCIO6;
	pin T6 = IOB_W14_0;
	pin T7 = IOB_W14_1;
	pin T8 = IOB_S15_0;
	pin T9 = IOB_S15_1;
	pin T10 = IOB_S22_0;
	pin T11 = IOB_S27_0;
	pin T12 = IOB_S31_0;
	pin T13 = IOB_S31_1;
	pin T14 = IOB_S42_0;
	pin T15 = IOB_S42_1;
	pin T16 = IOB_S51_0;
	pin T17 = IOB_E18_1;
	pin T18 = VCCIO3;
	pin T19 = GND;
	pin T20 = IOB_E25_1;
	pin T21 = IOB_E25_0;
	pin T22 = IOB_E24_0;
	pin U1 = IOB_W32_1;
	pin U2 = IOB_W19_0;
	pin U3 = IOB_W16_1;
	pin U4 = IOB_W17_0;
	pin U5 = IOB_W17_1;
	pin U6 = IOB_S4_1;
	pin U7 = IOB_S2_0;
	pin U8 = IOB_S2_1;
	pin U9 = IOB_S19_0;
	pin U10 = IOB_S19_1;
	pin U11 = IOB_S27_1;
	pin U12 = IOB_S39_1;
	pin U13 = IOB_S43_1;
	pin U14 = IOB_S47_0;
	pin U15 = IOB_S47_1;
	pin U16 = IOB_S51_1;
	pin U17 = IOB_E14_0;
	pin U18 = IOB_E14_1;
	pin U19 = NC;
	pin U20 = IOB_E19_0;
	pin U21 = IOB_E21_0;
	pin U22 = IOB_E24_1;
	pin V1 = IOB_W29_0;
	pin V2 = VCCIO6;
	pin V3 = IOB_W19_1;
	pin V4 = IOB_W4_0;
	pin V5 = IOB_W4_1;
	pin V6 = IOB_S4_0;
	pin V7 = VCCIO5;
	pin V8 = IOB_S14_0;
	pin V9 = IOB_S20_0;
	pin V10 = IOB_S22_1;
	pin V11 = IOB_S23_0;
	pin V12 = IOB_S39_0;
	pin V13 = IOB_S43_0;
	pin V14 = IOB_S46_1;
	pin V15 = IOB_S50_1;
	pin V16 = VCCIO4;
	pin V17 = IOB_E4_0;
	pin V18 = IOB_E4_1;
	pin V19 = IOB_E15_1;
	pin V20 = IOB_E19_1;
	pin V21 = VCCIO3;
	pin V22 = IOB_E21_1;
	pin W1 = IOB_W29_1;
	pin W2 = GND;
	pin W3 = IOB_W21_1;
	pin W4 = IOB_S3_0;
	pin W5 = IOB_S16_0;
	pin W6 = IOB_S16_1;
	pin W7 = GND;
	pin W8 = IOB_S14_1;
	pin W9 = IOB_S20_1;
	pin W10 = VCCIO5;
	pin W11 = IOB_S23_1;
	pin W12 = IOB_S35_1;
	pin W13 = VCCIO4;
	pin W14 = IOB_S46_0;
	pin W15 = IOB_S50_0;
	pin W16 = GND;
	pin W17 = IOB_S71_0;
	pin W18 = IOB_S71_1;
	pin W19 = IOB_E15_0;
	pin W20 = IOB_E16_1;
	pin W21 = GND;
	pin W22 = IOB_E16_0;
	pin Y1 = IOB_W28_0;
	pin Y2 = IOB_W25_1;
	pin Y3 = IOB_W21_0;
	pin Y4 = IOB_W15_1;
	pin Y5 = IOB_S3_1;
	pin Y6 = IOB_S17_0;
	pin Y7 = IOB_S17_1;
	pin Y8 = IOB_S18_1;
	pin Y9 = IOB_S18_0;
	pin Y10 = GND;
	pin Y11 = IOB_S30_1;
	pin Y12 = IOB_S35_0;
	pin Y13 = GND;
	pin Y14 = IOB_S38_0;
	pin Y15 = IOB_S69_1;
	pin Y16 = IOB_S69_0;
	pin Y17 = IOB_S70_0;
	pin Y18 = IOB_S70_1;
	pin Y19 = IOB_E17_1;
	pin Y20 = IOB_E17_0;
	pin Y21 = IOB_S49_1;
	pin Y22 = IOB_S49_0;
	pin AA1 = IOB_W28_1;
	pin AA2 = IOB_W25_0;
	pin AA3 = IOB_W15_0;
	pin AA4 = GND;
	pin AA5 = VCCIO5;
	pin AA6 = IOB_S21_0;
	pin AA7 = IOB_S21_1;
	pin AA8 = IOB_S24_0;
	pin AA9 = IOB_S24_1;
	pin AA10 = IOB_S26_1;
	pin AA11 = IOB_S26_0;
	pin AA12 = IOB_S30_0;
	pin AA13 = IOB_S38_1;
	pin AA14 = IOB_S41_0;
	pin AA15 = IOB_S41_1;
	pin AA16 = IOB_S44_0;
	pin AA17 = IOB_S44_1;
	pin AA18 = VCCIO4;
	pin AA19 = GND;
	pin AA20 = IOB_S45_1;
	pin AA21 = IOB_S48_1;
	pin AA22 = IOB_S48_0;
	pin AB1 = GND;
	pin AB2 = IOB_S25_0;
	pin AB3 = IOB_S25_1;
	pin AB4 = IOB_S28_0;
	pin AB5 = IOB_S28_1;
	pin AB6 = IOB_S29_0;
	pin AB7 = IOB_S29_1;
	pin AB8 = IOB_S32_0;
	pin AB9 = IOB_S32_1;
	pin AB10 = IOB_S33_1;
	pin AB11 = IOB_S33_0;
	pin AB12 = IOB_S34_1;
	pin AB13 = IOB_S34_0;
	pin AB14 = IOB_S36_0;
	pin AB15 = IOB_S36_1;
	pin AB16 = IOB_S37_0;
	pin AB17 = IOB_S37_1;
	pin AB18 = IOB_S40_0;
	pin AB19 = IOB_S40_1;
	pin AB20 = IOB_S45_0;
	pin AB21 = IOB_S66_1;
	pin AB22 = GND;
}

// LFXP2-40E-FPBGA672
bond BOND16 {
	kind single;
	pin A2 = GND;
	pin A3 = IOB_N3_1;
	pin A4 = IOB_N8_0;
	pin A5 = IOB_N8_1;
	pin A6 = IOB_N9_1;
	pin A7 = IOB_N13_0;
	pin A8 = IOB_N16_0;
	pin A9 = IOB_N17_0;
	pin A10 = IOB_N21_0;
	pin A11 = IOB_N24_0;
	pin A12 = IOB_N25_0;
	pin A13 = IOB_N28_0;
	pin A14 = IOB_N32_0;
	pin A15 = IOB_N37_0;
	pin A16 = IOB_N40_0;
	pin A17 = IOB_N41_0;
	pin A18 = IOB_N44_0;
	pin A19 = IOB_N45_0;
	pin A20 = IOB_N52_0;
	pin A21 = IOB_N57_0;
	pin A22 = IOB_N60_0;
	pin A23 = IOB_N60_1;
	pin A24 = IOB_N61_1;
	pin A25 = GND;
	pin B1 = GND;
	pin B2 = IOB_W70_1;
	pin B3 = IOB_N3_0;
	pin B4 = IOB_N5_0;
	pin B5 = IOB_N5_1;
	pin B6 = IOB_N9_0;
	pin B7 = IOB_N13_1;
	pin B8 = IOB_N16_1;
	pin B9 = IOB_N17_1;
	pin B10 = IOB_N21_1;
	pin B11 = IOB_N24_1;
	pin B12 = IOB_N25_1;
	pin B13 = IOB_N28_1;
	pin B14 = IOB_N32_1;
	pin B15 = IOB_N37_1;
	pin B16 = IOB_N40_1;
	pin B17 = IOB_N41_1;
	pin B18 = IOB_N44_1;
	pin B19 = IOB_N45_1;
	pin B20 = IOB_N52_1;
	pin B21 = IOB_N57_1;
	pin B22 = IOB_N62_0;
	pin B23 = IOB_N61_0;
	pin B24 = IOB_N64_1;
	pin B25 = IOB_N65_1;
	pin B26 = GND;
	pin C1 = IOB_W66_0;
	pin C2 = IOB_W67_0;
	pin C3 = IOB_W70_0;
	pin C4 = IOB_N4_0;
	pin C5 = IOB_N4_1;
	pin C6 = GND;
	pin C7 = IOB_N6_1;
	pin C8 = IOB_N12_0;
	pin C9 = IOB_N14_1;
	pin C10 = IOB_N20_0;
	pin C11 = GND;
	pin C12 = IOB_N29_0;
	pin C13 = IOB_N33_0;
	pin C14 = IOB_N36_0;
	pin C15 = IOB_N36_1;
	pin C16 = GND;
	pin C17 = IOB_N46_1;
	pin C18 = IOB_N48_0;
	pin C19 = IOB_N49_0;
	pin C20 = IOB_N53_0;
	pin C21 = GND;
	pin C22 = IOB_N62_1;
	pin C23 = IOB_N64_0;
	pin C24 = IOB_N65_0;
	pin C25 = IOB_N70_0;
	pin C26 = IOB_N70_1;
	pin D1 = IOB_W59_0;
	pin D2 = IOB_W66_1;
	pin D3 = IOB_W67_1;
	pin D4 = IOB_W64_0;
	pin D5 = NC;
	pin D6 = VCCIO0;
	pin D7 = IOB_N6_0;
	pin D8 = IOB_N12_1;
	pin D9 = IOB_N14_0;
	pin D10 = IOB_N20_1;
	pin D11 = VCCIO0;
	pin D12 = IOB_N29_1;
	pin D13 = IOB_N33_1;
	pin D14 = IOB_N38_1;
	pin D15 = IOB_N42_1;
	pin D16 = VCCIO1;
	pin D17 = IOB_N46_0;
	pin D18 = IOB_N48_1;
	pin D19 = IOB_N49_1;
	pin D20 = IOB_N53_1;
	pin D21 = VCCIO1;
	pin D22 = IOB_N66_0;
	pin D23 = IOB_N68_0;
	pin D24 = IOB_E70_0;
	pin D25 = IOB_E67_0;
	pin D26 = IOB_E67_1;
	pin E1 = IOB_W59_1;
	pin E2 = IOB_W62_1;
	pin E3 = IOB_W62_0;
	pin E4 = IOB_W64_1;
	pin E5 = IOB_W63_0;
	pin E6 = IOB_W69_0;
	pin E7 = IOB_N10_0;
	pin E8 = IOB_N10_1;
	pin E9 = IOB_N15_0;
	pin E10 = IOB_N15_1;
	pin E11 = IOB_N26_1;
	pin E12 = IOB_N30_1;
	pin E13 = IOB_N34_1;
	pin E14 = IOB_N42_0;
	pin E15 = IOB_N47_0;
	pin E16 = IOB_N50_1;
	pin E17 = IOB_N54_1;
	pin E18 = IOB_N54_0;
	pin E19 = IOB_N56_0;
	pin E20 = IOB_N58_1;
	pin E21 = IOB_N58_0;
	pin E22 = IOB_N66_1;
	pin E23 = IOB_N68_1;
	pin E24 = IOB_E70_1;
	pin E25 = IOB_E66_0;
	pin E26 = IOB_E66_1;
	pin F1 = IOB_W58_1;
	pin F2 = IOB_W58_0;
	pin F3 = GND;
	pin F4 = VCCIO7;
	pin F5 = IOB_W63_1;
	pin F6 = IOB_W69_1;
	pin F7 = IOB_N2_0;
	pin F8 = IOB_N7_1;
	pin F9 = GND;
	pin F10 = IOB_N22_1;
	pin F11 = IOB_N26_0;
	pin F12 = IOB_N30_0;
	pin F13 = IOB_N34_0;
	pin F14 = IOB_N38_0;
	pin F15 = IOB_N47_1;
	pin F16 = IOB_N50_0;
	pin F17 = IOB_N55_1;
	pin F18 = GND;
	pin F19 = IOB_N56_1;
	pin F20 = IOB_N69_0;
	pin F21 = IOB_E68_1;
	pin F22 = IOB_E69_1;
	pin F23 = VCCIO2;
	pin F24 = GND;
	pin F25 = IOB_E62_0;
	pin F26 = IOB_E62_1;
	pin G1 = IOB_W49_1;
	pin G2 = IOB_W49_0;
	pin G3 = IOB_W55_1;
	pin G4 = IOB_W55_0;
	pin G5 = IOB_W68_0;
	pin G6 = IOB_W68_1;
	pin G7 = IOB_N2_1;
	pin G8 = IOB_N7_0;
	pin G9 = VCCIO0;
	pin G10 = IOB_N18_1;
	pin G11 = IOB_N22_0;
	pin G12 = IOB_N31_0;
	pin G13 = IOB_N31_1;
	pin G14 = IOB_N43_0;
	pin G15 = IOB_N43_1;
	pin G16 = IOB_N55_0;
	pin G17 = IOB_N63_0;
	pin G18 = VCCIO1;
	pin G19 = IOB_N69_1;
	pin G20 = IOB_N71_1;
	pin G21 = IOB_E69_0;
	pin G22 = IOB_E68_0;
	pin G23 = IOB_E63_1;
	pin G24 = IOB_E63_0;
	pin G25 = IOB_E59_1;
	pin G26 = IOB_E59_0;
	pin H1 = IOB_W45_1;
	pin H2 = IOB_W45_0;
	pin H3 = IOB_W50_0;
	pin H4 = IOB_W60_0;
	pin H5 = IOB_W61_1;
	pin H6 = IOB_W61_0;
	pin H7 = IOB_W65_0;
	pin H8 = IOB_N11_1;
	pin H9 = IOB_N11_0;
	pin H10 = IOB_N18_0;
	pin H11 = IOB_N23_0;
	pin H12 = IOB_N27_0;
	pin H13 = IOB_N35_1;
	pin H14 = IOB_N39_1;
	pin H15 = IOB_N51_1;
	pin H16 = IOB_N63_1;
	pin H17 = IOB_N67_1;
	pin H18 = IOB_N67_0;
	pin H19 = IOB_N71_0;
	pin H20 = IOB_E65_0;
	pin H21 = IOB_E65_1;
	pin H22 = IOB_E61_0;
	pin H23 = IOB_E60_1;
	pin H24 = IOB_E60_0;
	pin H25 = IOB_E55_1;
	pin H26 = IOB_E55_0;
	pin J1 = IOB_W42_1;
	pin J2 = IOB_W42_0;
	pin J3 = IOB_W50_1;
	pin J4 = IOB_W53_1;
	pin J5 = IOB_W60_1;
	pin J6 = GND;
	pin J7 = VCCIO7;
	pin J8 = IOB_W65_1;
	pin J9 = IOB_N19_0;
	pin J10 = IOB_N23_1;
	pin J11 = IOB_N27_1;
	pin J12 = IOB_N35_0;
	pin J13 = IOB_N39_0;
	pin J14 = IOB_N51_0;
	pin J15 = IOB_N59_0;
	pin J16 = IOB_N59_1;
	pin J17 = IOB_E52_0;
	pin J18 = IOB_E64_1;
	pin J19 = IOB_E64_0;
	pin J20 = VCCIO2;
	pin J21 = GND;
	pin J22 = IOB_E61_1;
	pin J23 = IOB_E58_1;
	pin J24 = IOB_E58_0;
	pin J25 = IOB_E50_1;
	pin J26 = IOB_E50_0;
	pin K1 = IOB_W41_1;
	pin K2 = IOB_W41_0;
	pin K3 = IOB_W46_1;
	pin K4 = IOB_W46_0;
	pin K5 = IOB_W53_0;
	pin K6 = IOB_W57_1;
	pin K7 = IOB_W57_0;
	pin K8 = IOB_W56_0;
	pin K9 = IOB_N19_1;
	pin K10 = VCCAUX;
	pin K11 = GND;
	pin K12 = VCCIO0;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = VCCIO1;
	pin K16 = GND;
	pin K17 = VCCAUX;
	pin K18 = IOB_E52_1;
	pin K19 = IOB_E57_1;
	pin K20 = IOB_E57_0;
	pin K21 = IOB_E56_1;
	pin K22 = IOB_E56_0;
	pin K23 = IOB_E53_1;
	pin K24 = IOB_E53_0;
	pin K25 = IOB_E49_1;
	pin K26 = IOB_E49_0;
	pin L1 = IOB_W39_1;
	pin L2 = IOB_W39_0;
	pin L3 = GND;
	pin L4 = VCCIO7;
	pin L5 = IOB_W51_0;
	pin L6 = IOB_W51_1;
	pin L7 = IOB_W52_0;
	pin L8 = IOB_W52_1;
	pin L9 = IOB_W56_1;
	pin L10 = VCCAUX;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = VCCINT;
	pin L14 = VCCINT;
	pin L15 = VCCINT;
	pin L16 = GND;
	pin L17 = VCCAUX;
	pin L18 = IOB_E44_0;
	pin L19 = IOB_E48_1;
	pin L20 = IOB_E48_0;
	pin L21 = IOB_E51_1;
	pin L22 = IOB_E51_0;
	pin L23 = VCCIO2;
	pin L24 = GND;
	pin L25 = IOB_E46_1;
	pin L26 = IOB_E46_0;
	pin M1 = IOB_W38_1;
	pin M2 = IOB_W38_0;
	pin M3 = M0;
	pin M4 = IOB_W43_0;
	pin M5 = IOB_W43_1;
	pin M6 = IOB_W47_0;
	pin M7 = IOB_W47_1;
	pin M8 = IOB_W48_0;
	pin M9 = IOB_W48_1;
	pin M10 = VCCIO7;
	pin M11 = VCCINT;
	pin M12 = VCCINT;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = VCCINT;
	pin M17 = VCCIO2;
	pin M18 = IOB_E43_1;
	pin M19 = IOB_E44_1;
	pin M20 = IOB_E43_0;
	pin M21 = IOB_E47_1;
	pin M22 = IOB_E47_0;
	pin M23 = IOB_E45_1;
	pin M24 = IOB_E45_0;
	pin M25 = IOB_E42_1;
	pin M26 = IOB_E42_0;
	pin N1 = IOB_W36_1;
	pin N2 = IOB_W36_0;
	pin N3 = IOB_W33_0;
	pin N4 = TOE;
	pin N5 = IOB_W40_1;
	pin N6 = IOB_W40_0;
	pin N7 = IOB_W44_1;
	pin N8 = IOB_W44_0;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = IOB_E39_1;
	pin N20 = IOB_E39_0;
	pin N21 = IOB_E40_0;
	pin N22 = IOB_E40_1;
	pin N23 = IOB_E41_1;
	pin N24 = IOB_E41_0;
	pin N25 = IOB_E38_1;
	pin N26 = IOB_E38_0;
	pin P1 = IOB_W32_1;
	pin P2 = IOB_W32_0;
	pin P3 = IOB_W33_1;
	pin P4 = IOB_W30_0;
	pin P5 = IOB_W34_0;
	pin P6 = IOB_W34_1;
	pin P7 = IOB_W35_1;
	pin P8 = IOB_W35_0;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = VCCINT;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = IOB_E35_0;
	pin P20 = VCC_JTAG;
	pin P21 = TCK;
	pin P22 = TDO;
	pin P23 = TDI;
	pin P24 = TMS;
	pin P25 = IOB_E36_1;
	pin P26 = IOB_E36_0;
	pin R1 = IOB_W28_1;
	pin R2 = IOB_W28_0;
	pin R3 = IOB_W29_1;
	pin R4 = IOB_W29_0;
	pin R5 = IOB_W30_1;
	pin R6 = IOB_W31_0;
	pin R7 = IOB_W31_1;
	pin R8 = IOB_W27_1;
	pin R9 = IOB_W27_0;
	pin R10 = VCCIO6;
	pin R11 = VCCINT;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCIO3;
	pin R18 = IOB_E35_1;
	pin R19 = IOB_E31_0;
	pin R20 = IOB_E31_1;
	pin R21 = IOB_E34_1;
	pin R22 = IOB_E34_0;
	pin R23 = IOB_E32_1;
	pin R24 = IOB_E32_0;
	pin R25 = IOB_E33_1;
	pin R26 = IOB_E33_0;
	pin T1 = IOB_W25_1;
	pin T2 = IOB_W25_0;
	pin T3 = GND;
	pin T4 = VCCIO6;
	pin T5 = IOB_W26_0;
	pin T6 = IOB_W26_1;
	pin T7 = IOB_W14_1;
	pin T8 = IOB_W23_1;
	pin T9 = IOB_W23_0;
	pin T10 = VCCAUX;
	pin T11 = GND;
	pin T12 = VCCINT;
	pin T13 = VCCINT;
	pin T14 = VCCINT;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = VCCAUX;
	pin T18 = IOB_E27_0;
	pin T19 = IOB_E27_1;
	pin T20 = IOB_E23_1;
	pin T21 = IOB_E23_0;
	pin T22 = IOB_E30_1;
	pin T23 = VCCIO3;
	pin T24 = GND;
	pin T25 = IOB_E29_1;
	pin T26 = IOB_E29_0;
	pin U1 = IOB_W21_1;
	pin U2 = IOB_W21_0;
	pin U3 = IOB_W24_1;
	pin U4 = IOB_W24_0;
	pin U5 = IOB_W22_0;
	pin U6 = IOB_W22_1;
	pin U7 = IOB_W14_0;
	pin U8 = IOB_W18_1;
	pin U9 = IOB_W18_0;
	pin U10 = VCCAUX;
	pin U11 = GND;
	pin U12 = VCCIO5;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = VCCIO4;
	pin U16 = GND;
	pin U17 = VCCAUX;
	pin U18 = IOB_E18_0;
	pin U19 = IOB_E18_1;
	pin U20 = IOB_E14_1;
	pin U21 = IOB_E14_0;
	pin U22 = IOB_E30_0;
	pin U23 = IOB_E26_1;
	pin U24 = IOB_E26_0;
	pin U25 = IOB_E28_1;
	pin U26 = IOB_E28_0;
	pin V1 = IOB_W16_1;
	pin V2 = IOB_W16_0;
	pin V3 = IOB_W19_1;
	pin V4 = IOB_W19_0;
	pin V5 = IOB_W17_1;
	pin V6 = GND;
	pin V7 = VCCIO6;
	pin V8 = IOB_W13_0;
	pin V9 = IOB_W13_1;
	pin V10 = IOB_S7_0;
	pin V11 = IOB_S11_0;
	pin V12 = IOB_S15_0;
	pin V13 = IOB_S23_0;
	pin V14 = IOB_S31_0;
	pin V15 = IOB_S39_0;
	pin V16 = IOB_S51_0;
	pin V17 = IOB_S59_0;
	pin V18 = IOB_S63_0;
	pin V19 = IOB_E6_0;
	pin V20 = VCCIO3;
	pin V21 = GND;
	pin V22 = IOB_E10_0;
	pin V23 = IOB_E22_1;
	pin V24 = IOB_E22_0;
	pin V25 = IOB_E25_1;
	pin V26 = IOB_E25_0;
	pin W1 = IOB_W12_1;
	pin W2 = IOB_W12_0;
	pin W3 = IOB_W15_1;
	pin W4 = IOB_W15_0;
	pin W5 = IOB_W17_0;
	pin W6 = IOB_W9_0;
	pin W7 = IOB_W9_1;
	pin W8 = IOB_W3_0;
	pin W9 = IOB_S4_1;
	pin W10 = IOB_S7_1;
	pin W11 = IOB_S11_1;
	pin W12 = IOB_S15_1;
	pin W13 = IOB_S23_1;
	pin W14 = IOB_S31_1;
	pin W15 = IOB_S39_1;
	pin W16 = IOB_S51_1;
	pin W17 = IOB_S59_1;
	pin W18 = IOB_S63_1;
	pin W19 = IOB_S71_0;
	pin W20 = IOB_E6_1;
	pin W21 = IOB_E10_1;
	pin W22 = IOB_E9_0;
	pin W23 = IOB_E17_1;
	pin W24 = IOB_E17_0;
	pin W25 = IOB_E24_1;
	pin W26 = IOB_E24_0;
	pin Y1 = IOB_W8_1;
	pin Y2 = IOB_W8_0;
	pin Y3 = IOB_W11_1;
	pin Y4 = IOB_W11_0;
	pin Y5 = IOB_W10_1;
	pin Y6 = IOB_W5_1;
	pin Y7 = IOB_W3_1;
	pin Y8 = IOB_S2_1;
	pin Y9 = VCCIO5;
	pin Y10 = IOB_S14_0;
	pin Y11 = IOB_S19_0;
	pin Y12 = IOB_S27_0;
	pin Y13 = IOB_S27_1;
	pin Y14 = IOB_S47_0;
	pin Y15 = IOB_S47_1;
	pin Y16 = IOB_S55_0;
	pin Y17 = IOB_S55_1;
	pin Y18 = VCCIO4;
	pin Y19 = IOB_S67_1;
	pin Y20 = IOB_S71_1;
	pin Y21 = IOB_E9_1;
	pin Y22 = IOB_E7_0;
	pin Y23 = IOB_E13_1;
	pin Y24 = IOB_E13_0;
	pin Y25 = IOB_E21_1;
	pin Y26 = IOB_E21_0;
	pin AA1 = IOB_W7_0;
	pin AA2 = IOB_W7_1;
	pin AA3 = GND;
	pin AA4 = VCCIO6;
	pin AA5 = IOB_W10_0;
	pin AA6 = IOB_W5_0;
	pin AA7 = IOB_S4_0;
	pin AA8 = IOB_S2_0;
	pin AA9 = GND;
	pin AA10 = IOB_S14_1;
	pin AA11 = IOB_S19_1;
	pin AA12 = IOB_S22_0;
	pin AA13 = IOB_S35_1;
	pin AA14 = IOB_S38_0;
	pin AA15 = IOB_S43_1;
	pin AA16 = IOB_S46_0;
	pin AA17 = IOB_S58_0;
	pin AA18 = GND;
	pin AA19 = IOB_S67_0;
	pin AA20 = IOB_S70_1;
	pin AA21 = IOB_E7_1;
	pin AA22 = IOB_E5_0;
	pin AA23 = VCCIO3;
	pin AA24 = GND;
	pin AA25 = IOB_E19_1;
	pin AA26 = IOB_E19_0;
	pin AB1 = IOB_W4_0;
	pin AB2 = IOB_W4_1;
	pin AB3 = IOB_S3_0;
	pin AB4 = IOB_S3_1;
	pin AB5 = IOB_S8_0;
	pin AB6 = IOB_S6_1;
	pin AB7 = IOB_S6_0;
	pin AB8 = IOB_S10_0;
	pin AB9 = IOB_S17_0;
	pin AB10 = IOB_S17_1;
	pin AB11 = IOB_S18_0;
	pin AB12 = IOB_S22_1;
	pin AB13 = IOB_S35_0;
	pin AB14 = IOB_S38_1;
	pin AB15 = IOB_S43_0;
	pin AB16 = IOB_S46_1;
	pin AB17 = IOB_S58_1;
	pin AB18 = IOB_S62_0;
	pin AB19 = IOB_S62_1;
	pin AB20 = IOB_S70_0;
	pin AB21 = IOB_E5_1;
	pin AB22 = IOB_E3_1;
	pin AB23 = IOB_E12_1;
	pin AB24 = IOB_E12_0;
	pin AB25 = IOB_E16_1;
	pin AB26 = IOB_E16_0;
	pin AC1 = IOB_W6_0;
	pin AC2 = IOB_W6_1;
	pin AC3 = IOB_S5_0;
	pin AC4 = IOB_S5_1;
	pin AC5 = IOB_S8_1;
	pin AC6 = VCCIO5;
	pin AC7 = IOB_S10_1;
	pin AC8 = IOB_S21_0;
	pin AC9 = IOB_S21_1;
	pin AC10 = IOB_S18_1;
	pin AC11 = VCCIO5;
	pin AC12 = IOB_S26_0;
	pin AC13 = IOB_S30_0;
	pin AC14 = IOB_S34_0;
	pin AC15 = IOB_S42_0;
	pin AC16 = VCCIO4;
	pin AC17 = IOB_S50_0;
	pin AC18 = IOB_S54_0;
	pin AC19 = IOB_S66_0;
	pin AC20 = IOB_S69_1;
	pin AC21 = VCCIO4;
	pin AC22 = IOB_E3_0;
	pin AC23 = IOB_E11_1;
	pin AC24 = IOB_E11_0;
	pin AC25 = IOB_E15_1;
	pin AC26 = IOB_E15_0;
	pin AD1 = IOB_S9_0;
	pin AD2 = IOB_S9_1;
	pin AD3 = IOB_S13_0;
	pin AD4 = IOB_S12_0;
	pin AD5 = IOB_S12_1;
	pin AD6 = GND;
	pin AD7 = IOB_S28_1;
	pin AD8 = IOB_S28_0;
	pin AD9 = IOB_S32_1;
	pin AD10 = IOB_S32_0;
	pin AD11 = GND;
	pin AD12 = IOB_S26_1;
	pin AD13 = IOB_S30_1;
	pin AD14 = IOB_S34_1;
	pin AD15 = IOB_S42_1;
	pin AD16 = GND;
	pin AD17 = IOB_S50_1;
	pin AD18 = IOB_S54_1;
	pin AD19 = IOB_S66_1;
	pin AD20 = IOB_S69_0;
	pin AD21 = GND;
	pin AD22 = IOB_S68_1;
	pin AD23 = IOB_E4_1;
	pin AD24 = IOB_E4_0;
	pin AD25 = IOB_E8_1;
	pin AD26 = IOB_E8_0;
	pin AE1 = GND;
	pin AE2 = IOB_S13_1;
	pin AE3 = IOB_S16_0;
	pin AE4 = IOB_S20_0;
	pin AE5 = IOB_S20_1;
	pin AE6 = IOB_S25_0;
	pin AE7 = IOB_S29_0;
	pin AE8 = IOB_S33_0;
	pin AE9 = IOB_S36_0;
	pin AE10 = IOB_S37_0;
	pin AE11 = IOB_S40_0;
	pin AE12 = IOB_S41_0;
	pin AE13 = IOB_S44_0;
	pin AE14 = IOB_S45_0;
	pin AE15 = IOB_S48_0;
	pin AE16 = IOB_S49_0;
	pin AE17 = IOB_S52_0;
	pin AE18 = IOB_S53_0;
	pin AE19 = IOB_S56_0;
	pin AE20 = IOB_S57_0;
	pin AE21 = IOB_S60_1;
	pin AE22 = IOB_S61_1;
	pin AE23 = IOB_S68_0;
	pin AE24 = IOB_S65_1;
	pin AE25 = IOB_S65_0;
	pin AE26 = GND;
	pin AF2 = GND;
	pin AF3 = IOB_S16_1;
	pin AF4 = IOB_S24_0;
	pin AF5 = IOB_S24_1;
	pin AF6 = IOB_S25_1;
	pin AF7 = IOB_S29_1;
	pin AF8 = IOB_S33_1;
	pin AF9 = IOB_S36_1;
	pin AF10 = IOB_S37_1;
	pin AF11 = IOB_S40_1;
	pin AF12 = IOB_S41_1;
	pin AF13 = IOB_S44_1;
	pin AF14 = IOB_S45_1;
	pin AF15 = IOB_S48_1;
	pin AF16 = IOB_S49_1;
	pin AF17 = IOB_S52_1;
	pin AF18 = IOB_S53_1;
	pin AF19 = IOB_S56_1;
	pin AF20 = IOB_S57_1;
	pin AF21 = IOB_S60_0;
	pin AF22 = IOB_S61_0;
	pin AF23 = IOB_S64_0;
	pin AF24 = IOB_S64_1;
	pin AF25 = GND;
}

device LAXP2-5E {
	chip CHIP0;
	bond TQFP144 = BOND0;
	bond PQFP208 = BOND1;
	bond CSBGA132 = BOND2;
	bond FTBGA256 = BOND3;
	speed 5;
	speed 6;
	speed 7;
	combo TQFP144 5;
	combo TQFP144 6;
	combo TQFP144 7;
	combo PQFP208 5;
	combo PQFP208 6;
	combo PQFP208 7;
	combo CSBGA132 5;
	combo CSBGA132 6;
	combo CSBGA132 7;
	combo FTBGA256 5;
	combo FTBGA256 6;
	combo FTBGA256 7;
}

device LFXP2-5E {
	chip CHIP0;
	bond TQFP144 = BOND0;
	bond PQFP208 = BOND1;
	bond CSBGA132 = BOND2;
	bond FTBGA256 = BOND3;
	speed 5;
	speed 6;
	speed 7;
	combo TQFP144 5;
	combo TQFP144 6;
	combo TQFP144 7;
	combo PQFP208 5;
	combo PQFP208 6;
	combo PQFP208 7;
	combo CSBGA132 5;
	combo CSBGA132 6;
	combo CSBGA132 7;
	combo FTBGA256 5;
	combo FTBGA256 6;
	combo FTBGA256 7;
}

device LAXP2-8E {
	chip CHIP1;
	bond TQFP144 = BOND4;
	bond PQFP208 = BOND5;
	bond CSBGA132 = BOND6;
	bond FTBGA256 = BOND7;
	bond FPBGA484 = BOND8;
	speed 5;
	speed 6;
	speed 7;
	combo TQFP144 5;
	combo TQFP144 6;
	combo TQFP144 7;
	combo PQFP208 5;
	combo PQFP208 6;
	combo PQFP208 7;
	combo CSBGA132 5;
	combo CSBGA132 6;
	combo CSBGA132 7;
	combo FTBGA256 5;
	combo FTBGA256 6;
	combo FTBGA256 7;
	combo FPBGA484 5;
	combo FPBGA484 6;
	combo FPBGA484 7;
}

device LFXP2-8E {
	chip CHIP1;
	bond TQFP144 = BOND4;
	bond PQFP208 = BOND5;
	bond CSBGA132 = BOND6;
	bond FTBGA256 = BOND7;
	bond FPBGA484 = BOND8;
	speed 5;
	speed 6;
	speed 7;
	combo TQFP144 5;
	combo TQFP144 6;
	combo TQFP144 7;
	combo PQFP208 5;
	combo PQFP208 6;
	combo PQFP208 7;
	combo CSBGA132 5;
	combo CSBGA132 6;
	combo CSBGA132 7;
	combo FTBGA256 5;
	combo FTBGA256 6;
	combo FTBGA256 7;
	combo FPBGA484 5;
	combo FPBGA484 6;
	combo FPBGA484 7;
}

device LAXP2-17E {
	chip CHIP2;
	bond PQFP208 = BOND9;
	bond FTBGA256 = BOND10;
	bond FPBGA484 = BOND11;
	speed 5;
	speed 6;
	speed 7;
	combo PQFP208 5;
	combo PQFP208 6;
	combo PQFP208 7;
	combo FTBGA256 5;
	combo FTBGA256 6;
	combo FTBGA256 7;
	combo FPBGA484 5;
	combo FPBGA484 6;
	combo FPBGA484 7;
}

device LFXP2-17E {
	chip CHIP2;
	bond PQFP208 = BOND9;
	bond FTBGA256 = BOND10;
	bond FPBGA484 = BOND11;
	speed 5;
	speed 6;
	speed 7;
	combo PQFP208 5;
	combo PQFP208 6;
	combo PQFP208 7;
	combo FTBGA256 5;
	combo FTBGA256 6;
	combo FTBGA256 7;
	combo FPBGA484 5;
	combo FPBGA484 6;
	combo FPBGA484 7;
}

device LFXP2-30E {
	chip CHIP3;
	bond FTBGA256 = BOND12;
	bond FPBGA484 = BOND13;
	bond FPBGA672 = BOND14;
	speed 5;
	speed 6;
	speed 7;
	combo FTBGA256 5;
	combo FTBGA256 6;
	combo FTBGA256 7;
	combo FPBGA484 5;
	combo FPBGA484 6;
	combo FPBGA484 7;
	combo FPBGA672 5;
	combo FPBGA672 6;
	combo FPBGA672 7;
}

device LFXP2-40E {
	chip CHIP4;
	bond FPBGA484 = BOND15;
	bond FPBGA672 = BOND16;
	speed 5;
	speed 6;
	speed 7;
	combo FPBGA484 5;
	combo FPBGA484 6;
	combo FPBGA484 7;
	combo FPBGA672 5;
	combo FPBGA672 6;
	combo FPBGA672 7;
}

intdb {
	region_slot PCLK0;
	region_slot PCLK1;
	region_slot PCLK2;
	region_slot PCLK3;
	region_slot SCLK0;
	region_slot SCLK1;
	region_slot SCLK2;
	region_slot SCLK3;
	region_slot VSDCLK;
	wire TIE0: tie 0;
	wire TIE1: tie 1;
	wire X0_W0: mux;
	wire X0_W1: mux;
	wire X0_E0: mux;
	wire X0_E1: mux;
	wire X0_S0: mux;
	wire X0_S1: mux;
	wire X0_N0: mux;
	wire X0_N1: mux;
	wire X1_H1: mux;
	wire X1_H4: mux;
	wire X1_V1: mux;
	wire X1_V4: mux;
	wire X1_W0_0: mux;
	wire X1_W0_1: branch E;
	wire X1_W1_0: mux;
	wire X1_W1_1: branch E;
	wire X1_W4_0: mux;
	wire X1_W4_1: branch E;
	wire X1_W5_0: mux;
	wire X1_W5_1: branch E;
	wire X1_E0_0: mux;
	wire X1_E0_1: branch W;
	wire X1_E1_0: mux;
	wire X1_E1_1: branch W;
	wire X1_E4_0: mux;
	wire X1_E4_1: branch W;
	wire X1_E5_0: mux;
	wire X1_E5_1: branch W;
	wire X1_S0_0: mux;
	wire X1_S0_1: branch N;
	wire X1_S1_0: mux;
	wire X1_S1_1: branch N;
	wire X1_S4_0: mux;
	wire X1_S4_1: branch N;
	wire X1_S5_0: mux;
	wire X1_S5_1: branch N;
	wire X1_N0_0: mux;
	wire X1_N0_1: branch S;
	wire X1_N1_0: mux;
	wire X1_N1_1: branch S;
	wire X1_N4_0: mux;
	wire X1_N4_1: branch S;
	wire X1_N5_0: mux;
	wire X1_N5_1: branch S;
	wire X2_W0_0: mux;
	wire X2_W0_1: branch E;
	wire X2_W0_2: branch E;
	wire X2_W1_0: mux;
	wire X2_W1_1: branch E;
	wire X2_W1_2: branch E;
	wire X2_W2_0: mux;
	wire X2_W2_1: branch E;
	wire X2_W2_2: branch E;
	wire X2_W3_0: mux;
	wire X2_W3_1: branch E;
	wire X2_W3_2: branch E;
	wire X2_W4_0: mux;
	wire X2_W4_1: branch E;
	wire X2_W4_2: branch E;
	wire X2_W5_0: mux;
	wire X2_W5_1: branch E;
	wire X2_W5_2: branch E;
	wire X2_W6_0: mux;
	wire X2_W6_1: branch E;
	wire X2_W6_2: branch E;
	wire X2_W7_0: mux;
	wire X2_W7_1: branch E;
	wire X2_W7_2: branch E;
	wire X2_E0_0: mux;
	wire X2_E0_1: branch W;
	wire X2_E0_2: branch W;
	wire X2_E1_0: mux;
	wire X2_E1_1: branch W;
	wire X2_E1_2: branch W;
	wire X2_E2_0: mux;
	wire X2_E2_1: branch W;
	wire X2_E2_2: branch W;
	wire X2_E3_0: mux;
	wire X2_E3_1: branch W;
	wire X2_E3_2: branch W;
	wire X2_E4_0: mux;
	wire X2_E4_1: branch W;
	wire X2_E4_2: branch W;
	wire X2_E5_0: mux;
	wire X2_E5_1: branch W;
	wire X2_E5_2: branch W;
	wire X2_E6_0: mux;
	wire X2_E6_1: branch W;
	wire X2_E6_2: branch W;
	wire X2_E7_0: mux;
	wire X2_E7_1: branch W;
	wire X2_E7_2: branch W;
	wire X2_S0_0: mux;
	wire X2_S0_1: branch N;
	wire X2_S0_2: branch N;
	wire X2_S1_0: mux;
	wire X2_S1_1: branch N;
	wire X2_S1_2: branch N;
	wire X2_S2_0: mux;
	wire X2_S2_1: branch N;
	wire X2_S2_2: branch N;
	wire X2_S3_0: mux;
	wire X2_S3_1: branch N;
	wire X2_S3_2: branch N;
	wire X2_S4_0: mux;
	wire X2_S4_1: branch N;
	wire X2_S4_2: branch N;
	wire X2_S5_0: mux;
	wire X2_S5_1: branch N;
	wire X2_S5_2: branch N;
	wire X2_S6_0: mux;
	wire X2_S6_1: branch N;
	wire X2_S6_2: branch N;
	wire X2_S7_0: mux;
	wire X2_S7_1: branch N;
	wire X2_S7_2: branch N;
	wire X2_N0_0: mux;
	wire X2_N0_1: branch S;
	wire X2_N0_2: branch S;
	wire X2_N1_0: mux;
	wire X2_N1_1: branch S;
	wire X2_N1_2: branch S;
	wire X2_N2_0: mux;
	wire X2_N2_1: branch S;
	wire X2_N2_2: branch S;
	wire X2_N3_0: mux;
	wire X2_N3_1: branch S;
	wire X2_N3_2: branch S;
	wire X2_N4_0: mux;
	wire X2_N4_1: branch S;
	wire X2_N4_2: branch S;
	wire X2_N5_0: mux;
	wire X2_N5_1: branch S;
	wire X2_N5_2: branch S;
	wire X2_N6_0: mux;
	wire X2_N6_1: branch S;
	wire X2_N6_2: branch S;
	wire X2_N7_0: mux;
	wire X2_N7_1: branch S;
	wire X2_N7_2: branch S;
	wire X6_W0_0: mux;
	wire X6_W0_1: branch E;
	wire X6_W0_2: branch E;
	wire X6_W0_3: branch E;
	wire X6_W0_4: branch E;
	wire X6_W0_5: branch E;
	wire X6_W0_6: branch E;
	wire X6_W1_0: mux;
	wire X6_W1_1: branch E;
	wire X6_W1_2: branch E;
	wire X6_W1_3: branch E;
	wire X6_W1_4: branch E;
	wire X6_W1_5: branch E;
	wire X6_W1_6: branch E;
	wire X6_W2_0: mux;
	wire X6_W2_1: branch E;
	wire X6_W2_2: branch E;
	wire X6_W2_3: branch E;
	wire X6_W2_4: branch E;
	wire X6_W2_5: branch E;
	wire X6_W2_6: branch E;
	wire X6_W3_0: mux;
	wire X6_W3_1: branch E;
	wire X6_W3_2: branch E;
	wire X6_W3_3: branch E;
	wire X6_W3_4: branch E;
	wire X6_W3_5: branch E;
	wire X6_W3_6: branch E;
	wire X6_E0_0: mux;
	wire X6_E0_1: branch W;
	wire X6_E0_2: branch W;
	wire X6_E0_3: branch W;
	wire X6_E0_4: branch W;
	wire X6_E0_5: branch W;
	wire X6_E0_6: branch W;
	wire X6_E1_0: mux;
	wire X6_E1_1: branch W;
	wire X6_E1_2: branch W;
	wire X6_E1_3: branch W;
	wire X6_E1_4: branch W;
	wire X6_E1_5: branch W;
	wire X6_E1_6: branch W;
	wire X6_E2_0: mux;
	wire X6_E2_1: branch W;
	wire X6_E2_2: branch W;
	wire X6_E2_3: branch W;
	wire X6_E2_4: branch W;
	wire X6_E2_5: branch W;
	wire X6_E2_6: branch W;
	wire X6_E3_0: mux;
	wire X6_E3_1: branch W;
	wire X6_E3_2: branch W;
	wire X6_E3_3: branch W;
	wire X6_E3_4: branch W;
	wire X6_E3_5: branch W;
	wire X6_E3_6: branch W;
	wire X6_S0_0: mux;
	wire X6_S0_1: branch N;
	wire X6_S0_2: branch N;
	wire X6_S0_3: branch N;
	wire X6_S0_4: branch N;
	wire X6_S0_5: branch N;
	wire X6_S0_6: branch N;
	wire X6_S1_0: mux;
	wire X6_S1_1: branch N;
	wire X6_S1_2: branch N;
	wire X6_S1_3: branch N;
	wire X6_S1_4: branch N;
	wire X6_S1_5: branch N;
	wire X6_S1_6: branch N;
	wire X6_S2_0: mux;
	wire X6_S2_1: branch N;
	wire X6_S2_2: branch N;
	wire X6_S2_3: branch N;
	wire X6_S2_4: branch N;
	wire X6_S2_5: branch N;
	wire X6_S2_6: branch N;
	wire X6_S3_0: mux;
	wire X6_S3_1: branch N;
	wire X6_S3_2: branch N;
	wire X6_S3_3: branch N;
	wire X6_S3_4: branch N;
	wire X6_S3_5: branch N;
	wire X6_S3_6: branch N;
	wire X6_N0_0: mux;
	wire X6_N0_1: branch S;
	wire X6_N0_2: branch S;
	wire X6_N0_3: branch S;
	wire X6_N0_4: branch S;
	wire X6_N0_5: branch S;
	wire X6_N0_6: branch S;
	wire X6_N1_0: mux;
	wire X6_N1_1: branch S;
	wire X6_N1_2: branch S;
	wire X6_N1_3: branch S;
	wire X6_N1_4: branch S;
	wire X6_N1_5: branch S;
	wire X6_N1_6: branch S;
	wire X6_N2_0: mux;
	wire X6_N2_1: branch S;
	wire X6_N2_2: branch S;
	wire X6_N2_3: branch S;
	wire X6_N2_4: branch S;
	wire X6_N2_5: branch S;
	wire X6_N2_6: branch S;
	wire X6_N3_0: mux;
	wire X6_N3_1: branch S;
	wire X6_N3_2: branch S;
	wire X6_N3_3: branch S;
	wire X6_N3_4: branch S;
	wire X6_N3_5: branch S;
	wire X6_N3_6: branch S;
	wire PCLK0: regional PCLK0;
	wire PCLK1: regional PCLK0;
	wire PCLK2: regional PCLK0;
	wire PCLK3: regional PCLK0;
	wire PCLK4: regional PCLK0;
	wire PCLK5: regional PCLK0;
	wire PCLK6: regional PCLK0;
	wire PCLK7: regional PCLK0;
	wire SCLK0: regional SCLK0;
	wire SCLK1: regional SCLK1;
	wire SCLK2: regional SCLK2;
	wire SCLK3: regional SCLK3;
	wire SCLK4: regional SCLK0;
	wire SCLK5: regional SCLK1;
	wire SCLK6: regional SCLK2;
	wire SCLK7: regional SCLK3;
	wire HSDCLK0: branch SW;
	wire HSDCLK1: branch SW;
	wire HSDCLK2: branch SW;
	wire HSDCLK3: branch SW;
	wire HSDCLK4: branch SW;
	wire HSDCLK5: branch SW;
	wire HSDCLK6: branch SW;
	wire HSDCLK7: branch SW;
	wire VSDCLK0: regional VSDCLK;
	wire VSDCLK0_N: branch S;
	wire VSDCLK1: regional VSDCLK;
	wire VSDCLK1_N: branch S;
	wire IMUX_A0: mux;
	wire IMUX_A1: mux;
	wire IMUX_A2: mux;
	wire IMUX_A3: mux;
	wire IMUX_A4: mux;
	wire IMUX_A5: mux;
	wire IMUX_A6: mux;
	wire IMUX_A7: mux;
	wire IMUX_B0: mux;
	wire IMUX_B1: mux;
	wire IMUX_B2: mux;
	wire IMUX_B3: mux;
	wire IMUX_B4: mux;
	wire IMUX_B5: mux;
	wire IMUX_B6: mux;
	wire IMUX_B7: mux;
	wire IMUX_C0: mux;
	wire IMUX_C1: mux;
	wire IMUX_C2: mux;
	wire IMUX_C3: mux;
	wire IMUX_C4: mux;
	wire IMUX_C5: mux;
	wire IMUX_C6: mux;
	wire IMUX_C7: mux;
	wire IMUX_D0: mux;
	wire IMUX_D1: mux;
	wire IMUX_D2: mux;
	wire IMUX_D3: mux;
	wire IMUX_D4: mux;
	wire IMUX_D5: mux;
	wire IMUX_D6: mux;
	wire IMUX_D7: mux;
	wire IMUX_M0: mux;
	wire IMUX_M1: mux;
	wire IMUX_M2: mux;
	wire IMUX_M3: mux;
	wire IMUX_M4: mux;
	wire IMUX_M5: mux;
	wire IMUX_M6: mux;
	wire IMUX_M7: mux;
	wire IMUX_CLK0: mux;
	wire IMUX_CLK1: mux;
	wire IMUX_CLK2: mux;
	wire IMUX_CLK3: mux;
	wire IMUX_LSR0: mux;
	wire IMUX_LSR1: mux;
	wire IMUX_LSR2: mux;
	wire IMUX_LSR3: mux;
	wire IMUX_CE0: mux;
	wire IMUX_CE1: mux;
	wire IMUX_CE2: mux;
	wire IMUX_CE3: mux;
	wire OUT_F0: bel;
	wire OUT_F1: bel;
	wire OUT_F2: bel;
	wire OUT_F3: bel;
	wire OUT_F4: bel;
	wire OUT_F5: bel;
	wire OUT_F6: bel;
	wire OUT_F7: bel;
	wire OUT_Q0: bel;
	wire OUT_Q1: bel;
	wire OUT_Q2: bel;
	wire OUT_Q3: bel;
	wire OUT_Q4: bel;
	wire OUT_Q5: bel;
	wire OUT_Q6: bel;
	wire OUT_Q7: bel;
	wire OUT_OFX0: bel;
	wire OUT_OFX1: bel;
	wire OUT_OFX2: bel;
	wire OUT_OFX3: bel;
	wire OUT_OFX4: bel;
	wire OUT_OFX5: bel;
	wire OUT_OFX6: bel;
	wire OUT_OFX7: bel;
	wire OUT_TI0: bel;
	wire OUT_TI1: bel;
	wire OUT_TI2: bel;
	wire OUT_TI3: bel;
	wire OUT_TI4: bel;
	wire OUT_TI5: bel;
	wire OUT_TI6: bel;
	wire OUT_TI7: bel;
	wire OUT_TI8: bel;
	wire OUT_TI9: bel;
	wire OUT_TI10: bel;
	wire OUT_TI11: bel;

	tile_slot INT {
		bel_slot INT: legacy;

		tile_class INT_PLC {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | PCLK6 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F0 | OUT_F2 | OUT_Q2 | OUT_Q5;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | PCLK4 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F1 | OUT_F3 | OUT_Q1;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | PCLK5 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F4 | OUT_F6 | OUT_Q4;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | PCLK7 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F5 | OUT_F7 | OUT_Q0 | OUT_Q3;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | PCLK5 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F0 | OUT_F2 | OUT_Q0;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | PCLK7 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F1 | OUT_F3 | OUT_Q1;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | PCLK6 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q5;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | PCLK4 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F5 | OUT_F7 | OUT_Q2 | OUT_Q3;
				mux X1_H1 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX2 | OUT_OFX3;
				mux X1_H4 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X1_V1 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX0 | OUT_OFX1;
				mux X1_V4 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX6 | OUT_OFX7;
				permabuf X1_W1_0 = X1_H1;
				permabuf X1_W4_0 = X1_H4;
				mux X1_W5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX0 | OUT_OFX1;
				mux X1_E0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX0 | OUT_OFX1;
				permabuf X1_E1_0 = X1_H1;
				permabuf X1_E4_0 = X1_H4;
				mux X1_E5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_S1_0 = X1_V1;
				permabuf X1_S4_0 = X1_V4;
				mux X1_S5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX2 | OUT_OFX3;
				mux X1_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX2 | OUT_OFX3;
				permabuf X1_N1_0 = X1_V1;
				permabuf X1_N4_0 = X1_V4;
				mux X1_N5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X2_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_W1_0 = X1_W1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_W2_0 = X1_W4_1 | X1_E0_0 | X1_S4_1 | X1_N4_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_W3_0 = X1_W0_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_W4_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_W5_0 = X1_W1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_W6_0 = X1_W4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F2 | OUT_F6;
				mux X2_W7_0 = X1_W5_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F3 | OUT_F7;
				mux X2_E0_0 = X1_E0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_E1_0 = X1_E1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_E2_0 = X1_E0_0 | X1_E4_1 | X1_S4_1 | X1_N4_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_E3_0 = X1_W0_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_E4_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_E5_0 = X1_E1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_E6_0 = X1_E4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F0 | OUT_F6;
				mux X2_E7_0 = X1_W5_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F1 | OUT_F7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_S1_0 = X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_S2_0 = X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_S3_0 = X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_S4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_S5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_S6_0 = X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F6 | OUT_F7;
				mux X2_S7_0 = X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_F7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_N0_0 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_N1_0 = X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_N2_0 = X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_N4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_N3_0 = X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_N4_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_N5_0 = X1_W1_1 | X1_E1_1 | X1_S5_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_N6_0 = X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_N4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6;
				mux X2_N7_0 = X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7;
				mux X6_W0_0 = X1_W0_1 | X1_E0_0 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W0_0 | X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W3_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W6_2 | X6_W1_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F0 | OUT_F4 | OUT_F7 | OUT_Q4;
				mux X6_W3_0 = X1_W5_1 | X1_S0_0 | X1_S5_1 | X1_N5_1 | X2_W5_2 | X2_W7_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F1 | OUT_F5 | OUT_F6 | OUT_Q5;
				mux X6_E0_0 = X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_W0_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E1_2 | X2_E3_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_E4_2 | X2_E6_2 | X6_E1_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F4 | OUT_F7 | OUT_Q4;
				mux X6_E3_0 = X1_E5_1 | X1_S0_0 | X1_S5_1 | X1_N5_1 | X2_E5_2 | X2_E7_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F5 | OUT_F6 | OUT_Q5;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_E5_0 | X1_S0_1 | X2_S0_2 | X2_S2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X2_S1_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N5_0 | X2_S4_2 | X2_S6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_6 | OUT_F4 | OUT_F5 | OUT_F7 | OUT_Q4;
				mux X6_S3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X2_S5_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_Q5;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_E5_0 | X1_N0_1 | X2_N0_2 | X2_N2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_N1_1 | X2_N1_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W4_1 | X1_E4_1 | X1_N4_1 | X1_N5_0 | X2_N4_2 | X2_N6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_F7 | OUT_Q4;
				mux X6_N3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_N5_1 | X2_N5_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q5;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_Q1;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_Q3;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7 | OUT_Q5;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_Q0;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C3 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_C5 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_C7 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2 | OUT_Q0;
				mux IMUX_D1 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_Q2;
				mux IMUX_D3 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F6 | OUT_Q4;
				mux IMUX_D5 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F4 | OUT_Q1;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F4 | OUT_F6;
				permabuf IMUX_M0 = X0_W0;
				permabuf IMUX_M1 = X0_E0;
				permabuf IMUX_M2 = X0_N0;
				permabuf IMUX_M3 = X0_S0;
				permabuf IMUX_M4 = X0_N1;
				permabuf IMUX_M5 = X0_E1;
				permabuf IMUX_M6 = X0_W1;
				permabuf IMUX_M7 = X0_S1;
				mux IMUX_CLK0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK2 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
			}
		}

		tile_class INT_IO_WE {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X1_H1 = SCLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X1_H4 = SCLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X1_V1 = SCLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X1_V4 = SCLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X1_W0_0 = SCLK5 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				permabuf X1_W1_0 = X1_H1;
				permabuf X1_W4_0 = X1_H4;
				mux X1_W5_0 = SCLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X1_E0_0 = SCLK5 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				permabuf X1_E1_0 = X1_H1;
				permabuf X1_E4_0 = X1_H4;
				mux X1_E5_0 = SCLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X1_S0_0 = SCLK4 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				permabuf X1_S1_0 = X1_V1;
				permabuf X1_S4_0 = X1_V4;
				mux X1_S5_0 = SCLK6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X1_N0_0 = SCLK4 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				permabuf X1_N1_0 = X1_V1;
				permabuf X1_N4_0 = X1_V4;
				mux X1_N5_0 = SCLK6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X2_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_W1_0 = X1_W1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_W2_0 = X1_W4_1 | X1_E0_0 | X1_S4_1 | X1_N4_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_W3_0 = X1_W0_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_W4_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_W5_0 = X1_W1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_W6_0 = X1_W4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F2 | OUT_F6;
				mux X2_W7_0 = X1_W5_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F3 | OUT_F7;
				mux X2_E0_0 = X1_E0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_E1_0 = X1_E1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_E2_0 = X1_E0_0 | X1_E4_1 | X1_S4_1 | X1_N4_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_E3_0 = X1_W0_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_E4_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_E5_0 = X1_E1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_E6_0 = X1_E4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F0 | OUT_F6;
				mux X2_E7_0 = X1_W5_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F1 | OUT_F7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_S1_0 = X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_S2_0 = X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_S3_0 = X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_S4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_S5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_S6_0 = X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F6 | OUT_F7;
				mux X2_S7_0 = X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_F7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_N0_0 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_N1_0 = X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_N2_0 = X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_N4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_N3_0 = X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_N4_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_N5_0 = X1_W1_1 | X1_E1_1 | X1_S5_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_N6_0 = X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_N4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6;
				mux X2_N7_0 = X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7;
				mux X6_W0_0 = X1_W0_1 | X1_E0_0 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W0_0 | X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W3_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W6_2 | X6_W1_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F0 | OUT_F4 | OUT_F7 | OUT_Q4;
				mux X6_W3_0 = X1_W5_1 | X1_S0_0 | X1_S5_1 | X1_N5_1 | X2_W5_2 | X2_W7_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F1 | OUT_F5 | OUT_F6 | OUT_Q5;
				mux X6_E0_0 = X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_W0_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E1_2 | X2_E3_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_E4_2 | X2_E6_2 | X6_E1_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F4 | OUT_F7 | OUT_Q4;
				mux X6_E3_0 = X1_E5_1 | X1_S0_0 | X1_S5_1 | X1_N5_1 | X2_E5_2 | X2_E7_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F5 | OUT_F6 | OUT_Q5;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_E5_0 | X1_S0_1 | X2_S0_2 | X2_S2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X2_S1_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N5_0 | X2_S4_2 | X2_S6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_6 | OUT_F4 | OUT_F5 | OUT_F7 | OUT_Q4;
				mux X6_S3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X2_S5_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_Q5;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_E5_0 | X1_N0_1 | X2_N0_2 | X2_N2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_N1_1 | X2_N1_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W4_1 | X1_E4_1 | X1_N4_1 | X1_N5_0 | X2_N4_2 | X2_N6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_F7 | OUT_Q4;
				mux X6_N3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_N5_1 | X2_N5_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q5;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_Q1;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_Q3;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_Q5;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_Q0;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F6;
				mux IMUX_C3 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_C5 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_C7 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_Q0;
				mux IMUX_D1 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_Q2;
				mux IMUX_D3 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_Q4;
				mux IMUX_D5 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F4;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_Q1;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F6;
				mux IMUX_CLK0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
			}
		}

		tile_class INT_IO_S {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X1_H1 = SCLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X1_H4 = SCLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X1_V1 = SCLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X1_V4 = SCLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X1_W0_0 = SCLK5 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				permabuf X1_W1_0 = X1_H1;
				permabuf X1_W4_0 = X1_H4;
				mux X1_W5_0 = SCLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X1_E0_0 = SCLK5 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				permabuf X1_E1_0 = X1_H1;
				permabuf X1_E4_0 = X1_H4;
				mux X1_E5_0 = SCLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X1_S0_0 = SCLK4 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				permabuf X1_S1_0 = X1_V1;
				permabuf X1_S4_0 = X1_V4;
				mux X1_S5_0 = SCLK6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X1_N0_0 = SCLK4 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				permabuf X1_N1_0 = X1_V1;
				permabuf X1_N4_0 = X1_V4;
				mux X1_N5_0 = SCLK6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X2_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_W1_0 = X1_W1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_W2_0 = X1_W4_1 | X1_E0_0 | X1_S4_1 | X1_N4_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_W3_0 = X1_W0_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_W4_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_W5_0 = X1_W1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_W6_0 = X1_W4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F2 | OUT_F6;
				mux X2_W7_0 = X1_W5_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F3 | OUT_F7;
				mux X2_E0_0 = X1_E0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_E1_0 = X1_E1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_E2_0 = X1_E0_0 | X1_E4_1 | X1_S4_1 | X1_N4_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_E3_0 = X1_W0_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_E4_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_E5_0 = X1_E1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_E6_0 = X1_E4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F0 | OUT_F6;
				mux X2_E7_0 = X1_W5_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F1 | OUT_F7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_S1_0 = X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_S2_0 = X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_S3_0 = X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_S4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_S5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_S6_0 = X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F6 | OUT_F7;
				mux X2_S7_0 = X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_F7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_N0_0 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_N1_0 = X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_N2_0 = X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_N4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_N3_0 = X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_N4_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_N5_0 = X1_W1_1 | X1_E1_1 | X1_S5_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_N6_0 = X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_N4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6;
				mux X2_N7_0 = X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7;
				mux X6_W0_0 = X1_W0_1 | X1_E0_0 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W0_0 | X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W3_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W6_2 | X6_W1_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F0 | OUT_F4 | OUT_F7 | OUT_Q4;
				mux X6_W3_0 = X1_W5_1 | X1_S0_0 | X1_S5_1 | X1_N5_1 | X2_W5_2 | X2_W7_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F1 | OUT_F5 | OUT_F6 | OUT_Q5;
				mux X6_E0_0 = X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_W0_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E1_2 | X2_E3_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_E4_2 | X2_E6_2 | X6_E1_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F4 | OUT_F7 | OUT_Q4;
				mux X6_E3_0 = X1_E5_1 | X1_S0_0 | X1_S5_1 | X1_N5_1 | X2_E5_2 | X2_E7_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F5 | OUT_F6 | OUT_Q5;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_E5_0 | X1_S0_1 | X2_S0_2 | X2_S2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X2_S1_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N5_0 | X2_S4_2 | X2_S6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_6 | OUT_F4 | OUT_F5 | OUT_F7 | OUT_Q4;
				mux X6_S3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X2_S5_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_Q5;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_E5_0 | X1_N0_1 | X2_N0_2 | X2_N2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_N1_1 | X2_N1_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W4_1 | X1_E4_1 | X1_N4_1 | X1_N5_0 | X2_N4_2 | X2_N6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_F7 | OUT_Q4;
				mux X6_N3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_N5_1 | X2_N5_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q5;
				mux HSDCLK0 = IMUX_C7 | OUT_F6 | OUT_F7;
				mux HSDCLK4 = IMUX_C6 | OUT_F6 | OUT_F7;
				mux VSDCLK0 = HSDCLK0 | HSDCLK4 | IMUX_A6 | OUT_F6 | OUT_F7;
				mux VSDCLK1 = HSDCLK0 | HSDCLK4 | IMUX_B6 | OUT_F6 | OUT_F7;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_Q1;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_Q3;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_Q5;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_Q0;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F6;
				mux IMUX_C3 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_C5 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_C7 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_Q0;
				mux IMUX_D1 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_Q2;
				mux IMUX_D3 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_Q4;
				mux IMUX_D5 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F4;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_Q1;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F6;
				mux IMUX_CLK0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK2 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
			}
		}

		tile_class INT_IO_N {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X1_H1 = SCLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X1_H4 = SCLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X1_V1 = SCLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X1_V4 = SCLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X1_W0_0 = SCLK5 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				permabuf X1_W1_0 = X1_H1;
				permabuf X1_W4_0 = X1_H4;
				mux X1_W5_0 = SCLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X1_E0_0 = SCLK5 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				permabuf X1_E1_0 = X1_H1;
				permabuf X1_E4_0 = X1_H4;
				mux X1_E5_0 = SCLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X1_S0_0 = SCLK4 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				permabuf X1_S1_0 = X1_V1;
				permabuf X1_S4_0 = X1_V4;
				mux X1_S5_0 = SCLK6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X1_N0_0 = SCLK4 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				permabuf X1_N1_0 = X1_V1;
				permabuf X1_N4_0 = X1_V4;
				mux X1_N5_0 = SCLK6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5;
				mux X2_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_W1_0 = X1_W1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_W2_0 = X1_W4_1 | X1_E0_0 | X1_S4_1 | X1_N4_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_W3_0 = X1_W0_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_W4_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_W5_0 = X1_W1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_W6_0 = X1_W4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F2 | OUT_F6;
				mux X2_W7_0 = X1_W5_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F3 | OUT_F7;
				mux X2_E0_0 = X1_E0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_E1_0 = X1_E1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_E2_0 = X1_E0_0 | X1_E4_1 | X1_S4_1 | X1_N4_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_E3_0 = X1_W0_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_E4_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_E5_0 = X1_E1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_E6_0 = X1_E4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F0 | OUT_F6;
				mux X2_E7_0 = X1_W5_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F1 | OUT_F7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_S1_0 = X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_S2_0 = X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_S3_0 = X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_S4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_S5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_S6_0 = X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F6 | OUT_F7;
				mux X2_S7_0 = X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_F7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_N0_0 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_N1_0 = X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_N2_0 = X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_N4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_N3_0 = X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_N4_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_N5_0 = X1_W1_1 | X1_E1_1 | X1_S5_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_N6_0 = X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_N4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6;
				mux X2_N7_0 = X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7;
				mux X6_W0_0 = X1_W0_1 | X1_E0_0 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W0_0 | X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W3_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W6_2 | X6_W1_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F0 | OUT_F4 | OUT_F7 | OUT_Q4;
				mux X6_W3_0 = X1_W5_1 | X1_S0_0 | X1_S5_1 | X1_N5_1 | X2_W5_2 | X2_W7_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F1 | OUT_F5 | OUT_F6 | OUT_Q5;
				mux X6_E0_0 = X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_W0_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E1_2 | X2_E3_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_E4_2 | X2_E6_2 | X6_E1_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F4 | OUT_F7 | OUT_Q4;
				mux X6_E3_0 = X1_E5_1 | X1_S0_0 | X1_S5_1 | X1_N5_1 | X2_E5_2 | X2_E7_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F5 | OUT_F6 | OUT_Q5;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_E5_0 | X1_S0_1 | X2_S0_2 | X2_S2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X2_S1_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N5_0 | X2_S4_2 | X2_S6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_6 | OUT_F4 | OUT_F5 | OUT_F7 | OUT_Q4;
				mux X6_S3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X2_S5_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_Q5;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_E5_0 | X1_N0_1 | X2_N0_2 | X2_N2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_N1_1 | X2_N1_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W4_1 | X1_E4_1 | X1_N4_1 | X1_N5_0 | X2_N4_2 | X2_N6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_F7 | OUT_Q4;
				mux X6_N3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_N5_1 | X2_N5_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q5;
				mux HSDCLK0 = IMUX_C7 | OUT_F6 | OUT_F7;
				mux HSDCLK4 = IMUX_C6 | OUT_F6 | OUT_F7;
				mux VSDCLK0 = HSDCLK0 | HSDCLK4 | IMUX_A6 | OUT_F6 | OUT_F7;
				mux VSDCLK1 = HSDCLK0 | HSDCLK4 | IMUX_B6 | OUT_F6 | OUT_F7;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_Q1;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_Q3;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_Q5;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_Q0;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F6;
				mux IMUX_C3 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_C5 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_C7 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_Q0;
				mux IMUX_D1 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_Q2;
				mux IMUX_D3 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_Q4;
				mux IMUX_D5 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F4;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_Q1;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F6;
				mux IMUX_CLK0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK2 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
			}
		}

		tile_class INT_EBR {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | PCLK6 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F0 | OUT_F2;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | PCLK4 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F1 | OUT_F3;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | PCLK5 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F4 | OUT_F6;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | PCLK7 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F5 | OUT_F7;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | PCLK5 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F0 | OUT_F2;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | PCLK7 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F1 | OUT_F3;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | PCLK6 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F4 | OUT_F6;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | PCLK4 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F5 | OUT_F7;
				mux X1_H1 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_H4 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_V1 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_V4 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_W0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_W1_0 = X1_H1;
				permabuf X1_W4_0 = X1_H4;
				mux X1_W5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_E1_0 = X1_H1;
				permabuf X1_E4_0 = X1_H4;
				mux X1_E5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_S1_0 = X1_V1;
				permabuf X1_S4_0 = X1_V4;
				mux X1_S5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_N1_0 = X1_V1;
				permabuf X1_N4_0 = X1_V4;
				mux X1_N5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X2_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_W1_0 = X1_W1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_W2_0 = X1_W4_1 | X1_E0_0 | X1_S4_1 | X1_N4_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_W3_0 = X1_W0_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_W4_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_W5_0 = X1_W1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_W6_0 = X1_W4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_Q6;
				mux X2_W7_0 = X1_W5_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F7 | OUT_Q7;
				mux X2_E0_0 = X1_E0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_E1_0 = X1_E1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_E2_0 = X1_E0_0 | X1_E4_1 | X1_S4_1 | X1_N4_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_E3_0 = X1_W0_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_E4_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_E5_0 = X1_E1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_E6_0 = X1_E4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_Q6;
				mux X2_E7_0 = X1_W5_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F7 | OUT_Q7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_S1_0 = X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_S2_0 = X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_S3_0 = X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_S4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_S5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_S6_0 = X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F6 | OUT_Q6;
				mux X2_S7_0 = X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F7 | OUT_Q7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_N0_0 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_N1_0 = X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_N2_0 = X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_N4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_N3_0 = X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_N4_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_N5_0 = X1_W1_1 | X1_E1_1 | X1_S5_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_N6_0 = X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_N4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F6 | OUT_Q6;
				mux X2_N7_0 = X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F7 | OUT_Q7;
				mux X6_W0_0 = X1_W0_1 | X1_E0_0 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W0_0 | X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W3_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W6_2 | X6_W1_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_W3_0 = X1_W5_1 | X1_S0_0 | X1_S5_1 | X1_N5_1 | X2_W5_2 | X2_W7_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_E0_0 = X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_W0_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E1_2 | X2_E3_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_E4_2 | X2_E6_2 | X6_E1_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_E3_0 = X1_E5_1 | X1_S0_0 | X1_S5_1 | X1_N5_1 | X2_E5_2 | X2_E7_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_E5_0 | X1_S0_1 | X2_S0_2 | X2_S2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X2_S1_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N5_0 | X2_S4_2 | X2_S6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_S3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X2_S5_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_E5_0 | X1_N0_1 | X2_N0_2 | X2_N2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_N1_1 | X2_N1_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W4_1 | X1_E4_1 | X1_N4_1 | X1_N5_0 | X2_N4_2 | X2_N6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_N3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_N5_1 | X2_N5_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				progbuf HSDCLK0 = IMUX_CE1 @XXX57005[57005][57005];
				progbuf HSDCLK4 = IMUX_CLK2 @XXX57005[57005][57005];
				progbuf VSDCLK0 = IMUX_A7 @XXX57005[57005][57005];
				progbuf VSDCLK0_N = IMUX_A6 @XXX57005[57005][57005];
				progbuf VSDCLK1 = IMUX_B7 @XXX57005[57005][57005];
				progbuf VSDCLK1_N = IMUX_B6 @XXX57005[57005][57005];
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | HSDCLK0 | HSDCLK4 | VSDCLK0;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | HSDCLK0 | HSDCLK4 | VSDCLK0_N;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | HSDCLK0 | HSDCLK4 | VSDCLK1;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | HSDCLK0 | HSDCLK4 | VSDCLK1_N;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F6;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F6;
				mux IMUX_CLK0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK2 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE1 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_CE2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
			}
		}

		tile_class INT_EBR_IO {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux X1_H1 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_H4 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_V1 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_V4 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_W0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_W1_0 = X1_H1;
				permabuf X1_W4_0 = X1_H4;
				mux X1_W5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_E1_0 = X1_H1;
				permabuf X1_E4_0 = X1_H4;
				mux X1_E5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_S1_0 = X1_V1;
				permabuf X1_S4_0 = X1_V4;
				mux X1_S5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_N1_0 = X1_V1;
				permabuf X1_N4_0 = X1_V4;
				mux X1_N5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X2_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_W1_0 = X1_W1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_W2_0 = X1_W4_1 | X1_E0_0 | X1_S4_1 | X1_N4_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_W3_0 = X1_W0_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_W4_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_W5_0 = X1_W1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_W6_0 = X1_W4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_Q6;
				mux X2_W7_0 = X1_W5_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F7 | OUT_Q7;
				mux X2_E0_0 = X1_E0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_E1_0 = X1_E1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_E2_0 = X1_E0_0 | X1_E4_1 | X1_S4_1 | X1_N4_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_E3_0 = X1_W0_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_E4_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_E5_0 = X1_E1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_E6_0 = X1_E4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_Q6;
				mux X2_E7_0 = X1_W5_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F7 | OUT_Q7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_S1_0 = X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_S2_0 = X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_S3_0 = X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_S4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_S5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_S6_0 = X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F6 | OUT_Q6;
				mux X2_S7_0 = X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F7 | OUT_Q7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_N0_0 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0;
				mux X2_N1_0 = X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1;
				mux X2_N2_0 = X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_N4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F2 | OUT_Q2;
				mux X2_N3_0 = X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F3 | OUT_Q3;
				mux X2_N4_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4;
				mux X2_N5_0 = X1_W1_1 | X1_E1_1 | X1_S5_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5;
				mux X2_N6_0 = X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_N4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F6 | OUT_Q6;
				mux X2_N7_0 = X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F7 | OUT_Q7;
				mux X6_W0_0 = X1_W0_1 | X1_E0_0 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W0_0 | X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W3_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W6_2 | X6_W1_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_W3_0 = X1_W5_1 | X1_S0_0 | X1_S5_1 | X1_N5_1 | X2_W5_2 | X2_W7_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_E0_0 = X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_W0_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E1_2 | X2_E3_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_E4_2 | X2_E6_2 | X6_E1_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_E3_0 = X1_E5_1 | X1_S0_0 | X1_S5_1 | X1_N5_1 | X2_E5_2 | X2_E7_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_E5_0 | X1_S0_1 | X2_S0_2 | X2_S2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X2_S1_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N5_0 | X2_S4_2 | X2_S6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_S3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X2_S5_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_E5_0 | X1_N0_1 | X2_N0_2 | X2_N2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_N1_1 | X2_N1_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W4_1 | X1_E4_1 | X1_N4_1 | X1_N5_0 | X2_N4_2 | X2_N6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_N3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_N5_1 | X2_N5_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux HSDCLK0 = IMUX_CE1 | OUT_F6 | OUT_F7;
				mux HSDCLK4 = IMUX_CLK2 | OUT_F6 | OUT_F7;
				mux VSDCLK0 = IMUX_A7 | OUT_F6 | OUT_F7;
				mux VSDCLK0_N = IMUX_A6 | OUT_F6 | OUT_F7;
				mux VSDCLK1 = IMUX_B7 | OUT_F6 | OUT_F7;
				mux VSDCLK1_N = IMUX_B6 | OUT_F6 | OUT_F7;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | HSDCLK0 | HSDCLK4 | VSDCLK0;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | HSDCLK0 | HSDCLK4 | VSDCLK0_N;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F7;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | HSDCLK0 | HSDCLK4 | VSDCLK1;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | HSDCLK0 | HSDCLK4 | VSDCLK1_N;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F6;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F6;
				mux IMUX_CLK0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK2 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE1 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2;
				mux IMUX_CE2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
			}
		}
	}

	tile_slot IO {
		bel_slot IO0: legacy;
		bel_slot IO1: legacy;
		bel_slot IO2: legacy;
		bel_slot IO3: legacy;
		bel_slot IO4: legacy;
		bel_slot IO5: legacy;
		bel_slot IO6: legacy;
		bel_slot IO7: legacy;
		bel_slot IO8: legacy;
		bel_slot IO9: legacy;
		bel_slot IO10: legacy;
		bel_slot IO11: legacy;
		bel_slot PICTEST0: legacy;
		bel_slot PICTEST1: legacy;
		bel_slot PICTEST2: legacy;

		tile_class IO_W {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				input DEL0 = IMUX_D4;
				input DEL1 = IMUX_C4;
				input DEL2 = IMUX_B4;
				input DEL3 = IMUX_A4;
				output DI = OUT_F0;
				output IPOS0 = OUT_F2;
				output IPOS1 = OUT_F3;
				input LSR = IMUX_LSR0;
				input ONEG0 = IMUX_D0;
				input ONEG1 = IMUX_D2;
				input ONEG2 = IMUX_C0;
				input OPOS0 = IMUX_B0;
				input OPOS1 = IMUX_B1;
				input OPOS2 = IMUX_A0;
				output QNEG0 = OUT_Q2;
				output QNEG1 = OUT_Q3;
				output QPOS0 = OUT_Q0;
				output QPOS1 = OUT_Q1;
				input TD = IMUX_A2;
			}

			bel IO1 {
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				input DEL0 = IMUX_D5;
				input DEL1 = IMUX_C5;
				input DEL2 = IMUX_B5;
				input DEL3 = IMUX_A5;
				output DI = OUT_F1;
				output IPOS0 = OUT_F4;
				output IPOS1 = OUT_F5;
				input LSR = IMUX_LSR1;
				input ONEG0 = IMUX_C0;
				input ONEG1 = IMUX_C2;
				input OPOS0 = IMUX_A0;
				input OPOS1 = IMUX_A1;
				output QPOS0 = OUT_Q2;
				output QPOS1 = OUT_Q3;
				input TD = IMUX_A3;
			}

			// wire IMUX_A0                        IO0.OPOS2 IO1.OPOS0
			// wire IMUX_A1                        IO1.OPOS1
			// wire IMUX_A2                        IO0.TD
			// wire IMUX_A3                        IO1.TD
			// wire IMUX_A4                        IO0.DEL3
			// wire IMUX_A5                        IO1.DEL3
			// wire IMUX_B0                        IO0.OPOS0
			// wire IMUX_B1                        IO0.OPOS1
			// wire IMUX_B4                        IO0.DEL2
			// wire IMUX_B5                        IO1.DEL2
			// wire IMUX_C0                        IO0.ONEG2 IO1.ONEG0
			// wire IMUX_C2                        IO1.ONEG1
			// wire IMUX_C4                        IO0.DEL1
			// wire IMUX_C5                        IO1.DEL1
			// wire IMUX_D0                        IO0.ONEG0
			// wire IMUX_D2                        IO0.ONEG1
			// wire IMUX_D4                        IO0.DEL0
			// wire IMUX_D5                        IO1.DEL0
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_CLK1                      IO1.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_LSR1                      IO1.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire IMUX_CE1                       IO1.CE
			// wire OUT_F0                         IO0.DI
			// wire OUT_F1                         IO1.DI
			// wire OUT_F2                         IO0.IPOS0
			// wire OUT_F3                         IO0.IPOS1
			// wire OUT_F4                         IO1.IPOS0
			// wire OUT_F5                         IO1.IPOS1
			// wire OUT_Q0                         IO0.QPOS0
			// wire OUT_Q1                         IO0.QPOS1
			// wire OUT_Q2                         IO0.QNEG0 IO1.QPOS0
			// wire OUT_Q3                         IO0.QNEG1 IO1.QPOS1
		}

		tile_class IO_E {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				input DEL0 = IMUX_D4;
				input DEL1 = IMUX_C4;
				input DEL2 = IMUX_B4;
				input DEL3 = IMUX_A4;
				output DI = OUT_F0;
				output IPOS0 = OUT_F2;
				output IPOS1 = OUT_F3;
				input LSR = IMUX_LSR0;
				input ONEG0 = IMUX_D0;
				input ONEG1 = IMUX_D2;
				input ONEG2 = IMUX_C0;
				input OPOS0 = IMUX_B0;
				input OPOS1 = IMUX_B1;
				input OPOS2 = IMUX_A0;
				output QNEG0 = OUT_Q2;
				output QNEG1 = OUT_Q3;
				output QPOS0 = OUT_Q0;
				output QPOS1 = OUT_Q1;
				input TD = IMUX_A2;
			}

			bel IO1 {
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				input DEL0 = IMUX_D5;
				input DEL1 = IMUX_C5;
				input DEL2 = IMUX_B5;
				input DEL3 = IMUX_A5;
				output DI = OUT_F1;
				output IPOS0 = OUT_F4;
				output IPOS1 = OUT_F5;
				input LSR = IMUX_LSR1;
				input ONEG0 = IMUX_C0;
				input ONEG1 = IMUX_C2;
				input OPOS0 = IMUX_A0;
				input OPOS1 = IMUX_A1;
				output QPOS0 = OUT_Q2;
				output QPOS1 = OUT_Q3;
				input TD = IMUX_A3;
			}

			// wire IMUX_A0                        IO0.OPOS2 IO1.OPOS0
			// wire IMUX_A1                        IO1.OPOS1
			// wire IMUX_A2                        IO0.TD
			// wire IMUX_A3                        IO1.TD
			// wire IMUX_A4                        IO0.DEL3
			// wire IMUX_A5                        IO1.DEL3
			// wire IMUX_B0                        IO0.OPOS0
			// wire IMUX_B1                        IO0.OPOS1
			// wire IMUX_B4                        IO0.DEL2
			// wire IMUX_B5                        IO1.DEL2
			// wire IMUX_C0                        IO0.ONEG2 IO1.ONEG0
			// wire IMUX_C2                        IO1.ONEG1
			// wire IMUX_C4                        IO0.DEL1
			// wire IMUX_C5                        IO1.DEL1
			// wire IMUX_D0                        IO0.ONEG0
			// wire IMUX_D2                        IO0.ONEG1
			// wire IMUX_D4                        IO0.DEL0
			// wire IMUX_D5                        IO1.DEL0
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_CLK1                      IO1.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_LSR1                      IO1.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire IMUX_CE1                       IO1.CE
			// wire OUT_F0                         IO0.DI
			// wire OUT_F1                         IO1.DI
			// wire OUT_F2                         IO0.IPOS0
			// wire OUT_F3                         IO0.IPOS1
			// wire OUT_F4                         IO1.IPOS0
			// wire OUT_F5                         IO1.IPOS1
			// wire OUT_Q0                         IO0.QPOS0
			// wire OUT_Q1                         IO0.QPOS1
			// wire OUT_Q2                         IO0.QNEG0 IO1.QPOS0
			// wire OUT_Q3                         IO0.QNEG1 IO1.QPOS1
		}

		tile_class IO_S {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				input DEL0 = IMUX_D4;
				input DEL1 = IMUX_C4;
				input DEL2 = IMUX_B4;
				input DEL3 = IMUX_A4;
				output DI = OUT_F0;
				output IPOS0 = OUT_F2;
				output IPOS1 = OUT_F3;
				input LSR = IMUX_LSR0;
				input ONEG0 = IMUX_D0;
				input ONEG1 = IMUX_D2;
				input ONEG2 = IMUX_C0;
				input OPOS0 = IMUX_B0;
				input OPOS1 = IMUX_B1;
				input OPOS2 = IMUX_A0;
				output QNEG0 = OUT_Q2;
				output QNEG1 = OUT_Q3;
				output QPOS0 = OUT_Q0;
				output QPOS1 = OUT_Q1;
				input TD = IMUX_A2;
			}

			bel IO1 {
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				input DEL0 = IMUX_D5;
				input DEL1 = IMUX_C5;
				input DEL2 = IMUX_B5;
				input DEL3 = IMUX_A5;
				output DI = OUT_F1;
				output IPOS0 = OUT_F4;
				output IPOS1 = OUT_F5;
				input LSR = IMUX_LSR1;
				input ONEG0 = IMUX_C0;
				input ONEG1 = IMUX_C2;
				input OPOS0 = IMUX_A0;
				input OPOS1 = IMUX_A1;
				output QPOS0 = OUT_Q2;
				output QPOS1 = OUT_Q3;
				input TD = IMUX_A3;
			}

			// wire IMUX_A0                        IO0.OPOS2 IO1.OPOS0
			// wire IMUX_A1                        IO1.OPOS1
			// wire IMUX_A2                        IO0.TD
			// wire IMUX_A3                        IO1.TD
			// wire IMUX_A4                        IO0.DEL3
			// wire IMUX_A5                        IO1.DEL3
			// wire IMUX_B0                        IO0.OPOS0
			// wire IMUX_B1                        IO0.OPOS1
			// wire IMUX_B4                        IO0.DEL2
			// wire IMUX_B5                        IO1.DEL2
			// wire IMUX_C0                        IO0.ONEG2 IO1.ONEG0
			// wire IMUX_C2                        IO1.ONEG1
			// wire IMUX_C4                        IO0.DEL1
			// wire IMUX_C5                        IO1.DEL1
			// wire IMUX_D0                        IO0.ONEG0
			// wire IMUX_D2                        IO0.ONEG1
			// wire IMUX_D4                        IO0.DEL0
			// wire IMUX_D5                        IO1.DEL0
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_CLK1                      IO1.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_LSR1                      IO1.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire IMUX_CE1                       IO1.CE
			// wire OUT_F0                         IO0.DI
			// wire OUT_F1                         IO1.DI
			// wire OUT_F2                         IO0.IPOS0
			// wire OUT_F3                         IO0.IPOS1
			// wire OUT_F4                         IO1.IPOS0
			// wire OUT_F5                         IO1.IPOS1
			// wire OUT_Q0                         IO0.QPOS0
			// wire OUT_Q1                         IO0.QPOS1
			// wire OUT_Q2                         IO0.QNEG0 IO1.QPOS0
			// wire OUT_Q3                         IO0.QNEG1 IO1.QPOS1
		}

		tile_class IO_N {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				input DEL0 = IMUX_D4;
				input DEL1 = IMUX_C4;
				input DEL2 = IMUX_B4;
				input DEL3 = IMUX_A4;
				output DI = OUT_F0;
				output IPOS0 = OUT_F2;
				output IPOS1 = OUT_F3;
				input LSR = IMUX_LSR0;
				input ONEG0 = IMUX_D0;
				input ONEG1 = IMUX_D2;
				input ONEG2 = IMUX_C0;
				input OPOS0 = IMUX_B0;
				input OPOS1 = IMUX_B1;
				input OPOS2 = IMUX_A0;
				output QNEG0 = OUT_Q2;
				output QNEG1 = OUT_Q3;
				output QPOS0 = OUT_Q0;
				output QPOS1 = OUT_Q1;
				input TD = IMUX_A2;
			}

			bel IO1 {
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				input DEL0 = IMUX_D5;
				input DEL1 = IMUX_C5;
				input DEL2 = IMUX_B5;
				input DEL3 = IMUX_A5;
				output DI = OUT_F1;
				output IPOS0 = OUT_F4;
				output IPOS1 = OUT_F5;
				input LSR = IMUX_LSR1;
				input ONEG0 = IMUX_C0;
				input ONEG1 = IMUX_C2;
				input OPOS0 = IMUX_A0;
				input OPOS1 = IMUX_A1;
				output QPOS0 = OUT_Q2;
				output QPOS1 = OUT_Q3;
				input TD = IMUX_A3;
			}

			// wire IMUX_A0                        IO0.OPOS2 IO1.OPOS0
			// wire IMUX_A1                        IO1.OPOS1
			// wire IMUX_A2                        IO0.TD
			// wire IMUX_A3                        IO1.TD
			// wire IMUX_A4                        IO0.DEL3
			// wire IMUX_A5                        IO1.DEL3
			// wire IMUX_B0                        IO0.OPOS0
			// wire IMUX_B1                        IO0.OPOS1
			// wire IMUX_B4                        IO0.DEL2
			// wire IMUX_B5                        IO1.DEL2
			// wire IMUX_C0                        IO0.ONEG2 IO1.ONEG0
			// wire IMUX_C2                        IO1.ONEG1
			// wire IMUX_C4                        IO0.DEL1
			// wire IMUX_C5                        IO1.DEL1
			// wire IMUX_D0                        IO0.ONEG0
			// wire IMUX_D2                        IO0.ONEG1
			// wire IMUX_D4                        IO0.DEL0
			// wire IMUX_D5                        IO1.DEL0
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_CLK1                      IO1.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_LSR1                      IO1.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire IMUX_CE1                       IO1.CE
			// wire OUT_F0                         IO0.DI
			// wire OUT_F1                         IO1.DI
			// wire OUT_F2                         IO0.IPOS0
			// wire OUT_F3                         IO0.IPOS1
			// wire OUT_F4                         IO1.IPOS0
			// wire OUT_F5                         IO1.IPOS1
			// wire OUT_Q0                         IO0.QPOS0
			// wire OUT_Q1                         IO0.QPOS1
			// wire OUT_Q2                         IO0.QNEG0 IO1.QPOS0
			// wire OUT_Q3                         IO0.QNEG1 IO1.QPOS1
		}
	}

	tile_slot BEL {
		bel_slot SLICE0: legacy;
		bel_slot SLICE1: legacy;
		bel_slot SLICE2: legacy;
		bel_slot SLICE3: legacy;
		bel_slot IO_INT: legacy;
		bel_slot DQS0: legacy;
		bel_slot DQS1: legacy;
		bel_slot DQSTEST: legacy;
		bel_slot DQSDLL: legacy;
		bel_slot DQSDLLTEST: legacy;
		bel_slot SERDES: legacy;
		bel_slot SERDES_CENTER: legacy;
		bel_slot SERDES_CORNER: legacy;
		bel_slot MACO: legacy;
		bel_slot MACO_INT: legacy;
		bel_slot MIPI: legacy;
		bel_slot CLKTEST_MIPI: legacy;
		bel_slot CIBTEST_SEL: legacy;
		bel_slot EBR0: legacy;
		bel_slot EBR1: legacy;
		bel_slot EBR2: legacy;
		bel_slot EBR3: legacy;
		bel_slot EBR_INT: legacy;
		bel_slot DSP0: legacy;
		bel_slot DSP1: legacy;
		bel_slot PLL0: legacy;
		bel_slot PLL1: legacy;
		bel_slot PLL_SMI: legacy;
		bel_slot PLLREFCS0: legacy;
		bel_slot PLLREFCS1: legacy;
		bel_slot DLL0: legacy;
		bel_slot DLL1: legacy;
		bel_slot DLL2: legacy;
		bel_slot DLL3: legacy;
		bel_slot DLL_DCNTL0: legacy;
		bel_slot DLL_DCNTL1: legacy;
		bel_slot PROMON: legacy;
		bel_slot RNET: legacy;
		bel_slot DDRDLL: legacy;
		bel_slot DTR: legacy;
		bel_slot DLLDEL0: legacy;
		bel_slot DLLDEL1: legacy;
		bel_slot DLLDEL2: legacy;
		bel_slot DLLDEL3: legacy;
		bel_slot DLLDEL4: legacy;
		bel_slot DLLDEL5: legacy;
		bel_slot DLLDEL6: legacy;
		bel_slot DLLDEL7: legacy;
		bel_slot CLKDIV0: legacy;
		bel_slot CLKDIV1: legacy;
		bel_slot CLKDIV2: legacy;
		bel_slot CLKDIV3: legacy;
		bel_slot ECLK_ALT_ROOT: legacy;
		bel_slot SPLL: legacy;
		bel_slot SYSBUS: legacy;
		bel_slot START: legacy;
		bel_slot OSC: legacy;
		bel_slot JTAG: legacy;
		bel_slot RDBK: legacy;
		bel_slot GSR: legacy;
		bel_slot TSALL: legacy;
		bel_slot SED: legacy;
		bel_slot M0: legacy;
		bel_slot M1: legacy;
		bel_slot M2: legacy;
		bel_slot M3: legacy;
		bel_slot RESETN: legacy;
		bel_slot RDCFGN: legacy;
		bel_slot CCLK: legacy;
		bel_slot TCK: legacy;
		bel_slot TMS: legacy;
		bel_slot TDI: legacy;
		bel_slot SPIM: legacy;
		bel_slot SSPI: legacy;
		bel_slot WAKEUP: legacy;
		bel_slot STF: legacy;
		bel_slot AMBOOT: legacy;
		bel_slot PERREG: legacy;
		bel_slot PCNTR: legacy;
		bel_slot EFB: legacy;
		bel_slot ESB: legacy;
		bel_slot I2C: legacy;
		bel_slot NVCMTEST: legacy;
		bel_slot PMU: legacy;
		bel_slot PMUTEST: legacy;
		bel_slot CFGTEST: legacy;
		bel_slot PVTTEST: legacy;
		bel_slot PVTCAL: legacy;
		bel_slot TESTIN: legacy;
		bel_slot TESTOUT: legacy;
		bel_slot DTS: legacy;

		tile_class PLC {
			cell CELL0;

			bel SLICE0 {
				input A0 = IMUX_A0;
				input A1 = IMUX_A1;
				input B0 = IMUX_B0;
				input B1 = IMUX_B1;
				input C0 = IMUX_C0;
				input C1 = IMUX_C1;
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				input D0 = IMUX_D0;
				input D1 = IMUX_D1;
				output F0 = OUT_F0;
				output F1 = OUT_F1;
				input LSR = IMUX_LSR0;
				input M0 = IMUX_M0;
				input M1 = IMUX_M1;
				output OFX0 = OUT_OFX0;
				output OFX1 = OUT_OFX1;
				output Q0 = OUT_Q0;
				output Q1 = OUT_Q1;
			}

			bel SLICE1 {
				input A0 = IMUX_A2;
				input A1 = IMUX_A3;
				input B0 = IMUX_B2;
				input B1 = IMUX_B3;
				input C0 = IMUX_C2;
				input C1 = IMUX_C3;
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				input D0 = IMUX_D2;
				input D1 = IMUX_D3;
				output F0 = OUT_F2;
				output F1 = OUT_F3;
				input LSR = IMUX_LSR1;
				input M0 = IMUX_M2;
				input M1 = IMUX_M3;
				output OFX0 = OUT_OFX2;
				output OFX1 = OUT_OFX3;
				output Q0 = OUT_Q2;
				output Q1 = OUT_Q3;
			}

			bel SLICE2 {
				input A0 = IMUX_A4;
				input A1 = IMUX_A5;
				input B0 = IMUX_B4;
				input B1 = IMUX_B5;
				input C0 = IMUX_C4;
				input C1 = IMUX_C5;
				input CE = IMUX_CE2;
				input CLK = IMUX_CLK2;
				input D0 = IMUX_D4;
				input D1 = IMUX_D5;
				output F0 = OUT_F4;
				output F1 = OUT_F5;
				input LSR = IMUX_LSR2;
				input M0 = IMUX_M4;
				input M1 = IMUX_M5;
				output OFX0 = OUT_OFX4;
				output OFX1 = OUT_OFX5;
				output Q0 = OUT_Q4;
				output Q1 = OUT_Q5;
			}

			bel SLICE3 {
				input A0 = IMUX_A6;
				input A1 = IMUX_A7;
				input B0 = IMUX_B6;
				input B1 = IMUX_B7;
				input C0 = IMUX_C6;
				input C1 = IMUX_C7;
				input D0 = IMUX_D6;
				input D1 = IMUX_D7;
				output F0 = OUT_F6;
				output F1 = OUT_F7;
				input M0 = IMUX_M6;
				input M1 = IMUX_M7;
				output OFX0 = OUT_OFX6;
				output OFX1 = OUT_OFX7;
			}

			// wire IMUX_A0                        SLICE0.A0
			// wire IMUX_A1                        SLICE0.A1
			// wire IMUX_A2                        SLICE1.A0
			// wire IMUX_A3                        SLICE1.A1
			// wire IMUX_A4                        SLICE2.A0
			// wire IMUX_A5                        SLICE2.A1
			// wire IMUX_A6                        SLICE3.A0
			// wire IMUX_A7                        SLICE3.A1
			// wire IMUX_B0                        SLICE0.B0
			// wire IMUX_B1                        SLICE0.B1
			// wire IMUX_B2                        SLICE1.B0
			// wire IMUX_B3                        SLICE1.B1
			// wire IMUX_B4                        SLICE2.B0
			// wire IMUX_B5                        SLICE2.B1
			// wire IMUX_B6                        SLICE3.B0
			// wire IMUX_B7                        SLICE3.B1
			// wire IMUX_C0                        SLICE0.C0
			// wire IMUX_C1                        SLICE0.C1
			// wire IMUX_C2                        SLICE1.C0
			// wire IMUX_C3                        SLICE1.C1
			// wire IMUX_C4                        SLICE2.C0
			// wire IMUX_C5                        SLICE2.C1
			// wire IMUX_C6                        SLICE3.C0
			// wire IMUX_C7                        SLICE3.C1
			// wire IMUX_D0                        SLICE0.D0
			// wire IMUX_D1                        SLICE0.D1
			// wire IMUX_D2                        SLICE1.D0
			// wire IMUX_D3                        SLICE1.D1
			// wire IMUX_D4                        SLICE2.D0
			// wire IMUX_D5                        SLICE2.D1
			// wire IMUX_D6                        SLICE3.D0
			// wire IMUX_D7                        SLICE3.D1
			// wire IMUX_M0                        SLICE0.M0
			// wire IMUX_M1                        SLICE0.M1
			// wire IMUX_M2                        SLICE1.M0
			// wire IMUX_M3                        SLICE1.M1
			// wire IMUX_M4                        SLICE2.M0
			// wire IMUX_M5                        SLICE2.M1
			// wire IMUX_M6                        SLICE3.M0
			// wire IMUX_M7                        SLICE3.M1
			// wire IMUX_CLK0                      SLICE0.CLK
			// wire IMUX_CLK1                      SLICE1.CLK
			// wire IMUX_CLK2                      SLICE2.CLK
			// wire IMUX_LSR0                      SLICE0.LSR
			// wire IMUX_LSR1                      SLICE1.LSR
			// wire IMUX_LSR2                      SLICE2.LSR
			// wire IMUX_CE0                       SLICE0.CE
			// wire IMUX_CE1                       SLICE1.CE
			// wire IMUX_CE2                       SLICE2.CE
			// wire OUT_F0                         SLICE0.F0
			// wire OUT_F1                         SLICE0.F1
			// wire OUT_F2                         SLICE1.F0
			// wire OUT_F3                         SLICE1.F1
			// wire OUT_F4                         SLICE2.F0
			// wire OUT_F5                         SLICE2.F1
			// wire OUT_F6                         SLICE3.F0
			// wire OUT_F7                         SLICE3.F1
			// wire OUT_Q0                         SLICE0.Q0
			// wire OUT_Q1                         SLICE0.Q1
			// wire OUT_Q2                         SLICE1.Q0
			// wire OUT_Q3                         SLICE1.Q1
			// wire OUT_Q4                         SLICE2.Q0
			// wire OUT_Q5                         SLICE2.Q1
			// wire OUT_OFX0                       SLICE0.OFX0
			// wire OUT_OFX1                       SLICE0.OFX1
			// wire OUT_OFX2                       SLICE1.OFX0
			// wire OUT_OFX3                       SLICE1.OFX1
			// wire OUT_OFX4                       SLICE2.OFX0
			// wire OUT_OFX5                       SLICE2.OFX1
			// wire OUT_OFX6                       SLICE3.OFX0
			// wire OUT_OFX7                       SLICE3.OFX1
		}

		tile_class FPLC {
			cell CELL0;

			bel SLICE0 {
				input A0 = IMUX_A0;
				input A1 = IMUX_A1;
				input B0 = IMUX_B0;
				input B1 = IMUX_B1;
				input C0 = IMUX_C0;
				input C1 = IMUX_C1;
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				input D0 = IMUX_D0;
				input D1 = IMUX_D1;
				output F0 = OUT_F0;
				output F1 = OUT_F1;
				input LSR = IMUX_LSR0;
				input M0 = IMUX_M0;
				input M1 = IMUX_M1;
				output OFX0 = OUT_OFX0;
				output OFX1 = OUT_OFX1;
				output Q0 = OUT_Q0;
				output Q1 = OUT_Q1;
			}

			bel SLICE1 {
				input A0 = IMUX_A2;
				input A1 = IMUX_A3;
				input B0 = IMUX_B2;
				input B1 = IMUX_B3;
				input C0 = IMUX_C2;
				input C1 = IMUX_C3;
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				input D0 = IMUX_D2;
				input D1 = IMUX_D3;
				output F0 = OUT_F2;
				output F1 = OUT_F3;
				input LSR = IMUX_LSR1;
				input M0 = IMUX_M2;
				input M1 = IMUX_M3;
				output OFX0 = OUT_OFX2;
				output OFX1 = OUT_OFX3;
				output Q0 = OUT_Q2;
				output Q1 = OUT_Q3;
			}

			bel SLICE2 {
				input A0 = IMUX_A4;
				input A1 = IMUX_A5;
				input B0 = IMUX_B4;
				input B1 = IMUX_B5;
				input C0 = IMUX_C4;
				input C1 = IMUX_C5;
				input CE = IMUX_CE2;
				input CLK = IMUX_CLK2;
				input D0 = IMUX_D4;
				input D1 = IMUX_D5;
				output F0 = OUT_F4;
				output F1 = OUT_F5;
				input LSR = IMUX_LSR2;
				input M0 = IMUX_M4;
				input M1 = IMUX_M5;
				output OFX0 = OUT_OFX4;
				output OFX1 = OUT_OFX5;
				output Q0 = OUT_Q4;
				output Q1 = OUT_Q5;
			}

			bel SLICE3 {
				input A0 = IMUX_A6;
				input A1 = IMUX_A7;
				input B0 = IMUX_B6;
				input B1 = IMUX_B7;
				input C0 = IMUX_C6;
				input C1 = IMUX_C7;
				input D0 = IMUX_D6;
				input D1 = IMUX_D7;
				output F0 = OUT_F6;
				output F1 = OUT_F7;
				input M0 = IMUX_M6;
				input M1 = IMUX_M7;
				output OFX0 = OUT_OFX6;
				output OFX1 = OUT_OFX7;
			}

			// wire IMUX_A0                        SLICE0.A0
			// wire IMUX_A1                        SLICE0.A1
			// wire IMUX_A2                        SLICE1.A0
			// wire IMUX_A3                        SLICE1.A1
			// wire IMUX_A4                        SLICE2.A0
			// wire IMUX_A5                        SLICE2.A1
			// wire IMUX_A6                        SLICE3.A0
			// wire IMUX_A7                        SLICE3.A1
			// wire IMUX_B0                        SLICE0.B0
			// wire IMUX_B1                        SLICE0.B1
			// wire IMUX_B2                        SLICE1.B0
			// wire IMUX_B3                        SLICE1.B1
			// wire IMUX_B4                        SLICE2.B0
			// wire IMUX_B5                        SLICE2.B1
			// wire IMUX_B6                        SLICE3.B0
			// wire IMUX_B7                        SLICE3.B1
			// wire IMUX_C0                        SLICE0.C0
			// wire IMUX_C1                        SLICE0.C1
			// wire IMUX_C2                        SLICE1.C0
			// wire IMUX_C3                        SLICE1.C1
			// wire IMUX_C4                        SLICE2.C0
			// wire IMUX_C5                        SLICE2.C1
			// wire IMUX_C6                        SLICE3.C0
			// wire IMUX_C7                        SLICE3.C1
			// wire IMUX_D0                        SLICE0.D0
			// wire IMUX_D1                        SLICE0.D1
			// wire IMUX_D2                        SLICE1.D0
			// wire IMUX_D3                        SLICE1.D1
			// wire IMUX_D4                        SLICE2.D0
			// wire IMUX_D5                        SLICE2.D1
			// wire IMUX_D6                        SLICE3.D0
			// wire IMUX_D7                        SLICE3.D1
			// wire IMUX_M0                        SLICE0.M0
			// wire IMUX_M1                        SLICE0.M1
			// wire IMUX_M2                        SLICE1.M0
			// wire IMUX_M3                        SLICE1.M1
			// wire IMUX_M4                        SLICE2.M0
			// wire IMUX_M5                        SLICE2.M1
			// wire IMUX_M6                        SLICE3.M0
			// wire IMUX_M7                        SLICE3.M1
			// wire IMUX_CLK0                      SLICE0.CLK
			// wire IMUX_CLK1                      SLICE1.CLK
			// wire IMUX_CLK2                      SLICE2.CLK
			// wire IMUX_LSR0                      SLICE0.LSR
			// wire IMUX_LSR1                      SLICE1.LSR
			// wire IMUX_LSR2                      SLICE2.LSR
			// wire IMUX_CE0                       SLICE0.CE
			// wire IMUX_CE1                       SLICE1.CE
			// wire IMUX_CE2                       SLICE2.CE
			// wire OUT_F0                         SLICE0.F0
			// wire OUT_F1                         SLICE0.F1
			// wire OUT_F2                         SLICE1.F0
			// wire OUT_F3                         SLICE1.F1
			// wire OUT_F4                         SLICE2.F0
			// wire OUT_F5                         SLICE2.F1
			// wire OUT_F6                         SLICE3.F0
			// wire OUT_F7                         SLICE3.F1
			// wire OUT_Q0                         SLICE0.Q0
			// wire OUT_Q1                         SLICE0.Q1
			// wire OUT_Q2                         SLICE1.Q0
			// wire OUT_Q3                         SLICE1.Q1
			// wire OUT_Q4                         SLICE2.Q0
			// wire OUT_Q5                         SLICE2.Q1
			// wire OUT_OFX0                       SLICE0.OFX0
			// wire OUT_OFX1                       SLICE0.OFX1
			// wire OUT_OFX2                       SLICE1.OFX0
			// wire OUT_OFX3                       SLICE1.OFX1
			// wire OUT_OFX4                       SLICE2.OFX0
			// wire OUT_OFX5                       SLICE2.OFX1
			// wire OUT_OFX6                       SLICE3.OFX0
			// wire OUT_OFX7                       SLICE3.OFX1
		}

		tile_class EBR {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel EBR0 {
				input ADA0 = CELL0.IMUX_D0;
				input ADA1 = CELL0.IMUX_B0;
				input ADA10 = CELL2.IMUX_D0;
				input ADA11 = CELL2.IMUX_B0;
				input ADA12 = CELL2.IMUX_C0;
				input ADA13 = CELL2.IMUX_A0;
				input ADA2 = CELL2.IMUX_D4;
				input ADA3 = CELL2.IMUX_B4;
				input ADA4 = CELL0.IMUX_C0;
				input ADA5 = CELL0.IMUX_A0;
				input ADA6 = CELL1.IMUX_D0;
				input ADA7 = CELL1.IMUX_B0;
				input ADA8 = CELL1.IMUX_C0;
				input ADA9 = CELL1.IMUX_A0;
				input ADB0 = CELL0.IMUX_D2;
				input ADB1 = CELL0.IMUX_B2;
				input ADB10 = CELL2.IMUX_D2;
				input ADB11 = CELL2.IMUX_B2;
				input ADB12 = CELL2.IMUX_C2;
				input ADB13 = CELL2.IMUX_A2;
				input ADB2 = CELL2.IMUX_D6;
				input ADB3 = CELL2.IMUX_B5;
				input ADB3W = CELL1.IMUX_LSR1;
				input ADB4 = CELL0.IMUX_C2;
				input ADB5 = CELL0.IMUX_A2;
				input ADB6 = CELL1.IMUX_D2;
				input ADB7 = CELL1.IMUX_B2;
				input ADB8 = CELL1.IMUX_C2;
				input ADB9 = CELL1.IMUX_A2;
				input BHENABLE = CELL1.IMUX_CE0;
				input BLENABLE = CELL0.IMUX_CE2;
				input CEA = CELL2.IMUX_CE0;
				input CEB = CELL0.IMUX_CE0;
				input CLKA = CELL1.IMUX_CLK1;
				input CLKB = CELL1.IMUX_CLK0;
				input CSA0 = CELL0.IMUX_LSR0;
				input CSA1 = CELL1.IMUX_LSR0;
				input CSA2 = CELL2.IMUX_LSR0;
				input CSB0 = CELL0.IMUX_LSR2;
				input CSB1 = CELL1.IMUX_LSR2;
				input CSB2 = CELL2.IMUX_LSR2;
				input DIA0 = CELL0.IMUX_C4;
				input DIA1 = CELL0.IMUX_A4;
				input DIA10 = CELL1.IMUX_D4;
				input DIA11 = CELL1.IMUX_B4;
				input DIA12 = CELL2.IMUX_C4;
				input DIA13 = CELL2.IMUX_A4;
				input DIA14 = CELL2.IMUX_A1;
				input DIA15 = CELL2.IMUX_B1;
				input DIA16 = CELL2.IMUX_D4;
				input DIA17 = CELL2.IMUX_B4;
				input DIA2 = CELL0.IMUX_A1;
				input DIA3 = CELL0.IMUX_B1;
				input DIA4 = CELL0.IMUX_D4;
				input DIA5 = CELL0.IMUX_B4;
				input DIA6 = CELL1.IMUX_C4;
				input DIA7 = CELL1.IMUX_A4;
				input DIA8 = CELL1.IMUX_A1;
				input DIA9 = CELL1.IMUX_B1;
				input DIB0 = CELL0.IMUX_C6;
				input DIB1 = CELL0.IMUX_B3;
				input DIB10 = CELL1.IMUX_D6;
				input DIB11 = CELL1.IMUX_B5;
				input DIB12 = CELL2.IMUX_C6;
				input DIB13 = CELL2.IMUX_B3;
				input DIB14 = CELL2.IMUX_A3;
				input DIB15 = CELL2.IMUX_A5;
				input DIB16 = CELL2.IMUX_D6;
				input DIB17 = CELL2.IMUX_B5;
				input DIB2 = CELL0.IMUX_A3;
				input DIB3 = CELL0.IMUX_A5;
				input DIB4 = CELL0.IMUX_D6;
				input DIB5 = CELL0.IMUX_B5;
				input DIB6 = CELL1.IMUX_C6;
				input DIB7 = CELL1.IMUX_B3;
				input DIB8 = CELL1.IMUX_A3;
				input DIB9 = CELL1.IMUX_A5;
				output DOA0 = CELL0.OUT_F0;
				output DOA1 = CELL0.OUT_F1;
				output DOA10 = CELL1.OUT_F4;
				output DOA11 = CELL1.OUT_F5;
				output DOA12 = CELL2.OUT_F0;
				output DOA13 = CELL2.OUT_F1;
				output DOA14 = CELL2.OUT_F2;
				output DOA15 = CELL2.OUT_F3;
				output DOA16 = CELL2.OUT_F4;
				output DOA17 = CELL2.OUT_F5;
				output DOA2 = CELL0.OUT_F2;
				output DOA3 = CELL0.OUT_F3;
				output DOA4 = CELL0.OUT_F4;
				output DOA5 = CELL0.OUT_F5;
				output DOA6 = CELL1.OUT_F0;
				output DOA7 = CELL1.OUT_F1;
				output DOA8 = CELL1.OUT_F2;
				output DOA9 = CELL1.OUT_F3;
				output DOB0 = CELL0.OUT_Q0;
				output DOB1 = CELL0.OUT_Q1;
				output DOB10 = CELL1.OUT_Q4;
				output DOB11 = CELL1.OUT_Q5;
				output DOB12 = CELL2.OUT_Q0;
				output DOB13 = CELL2.OUT_Q1;
				output DOB14 = CELL2.OUT_Q2;
				output DOB15 = CELL2.OUT_Q3;
				output DOB16 = CELL2.OUT_Q4;
				output DOB17 = CELL2.OUT_Q5;
				output DOB2 = CELL0.OUT_Q2;
				output DOB3 = CELL0.OUT_Q3;
				output DOB4 = CELL0.OUT_Q4;
				output DOB5 = CELL0.OUT_Q5;
				output DOB6 = CELL1.OUT_Q0;
				output DOB7 = CELL1.OUT_Q1;
				output DOB8 = CELL1.OUT_Q2;
				output DOB9 = CELL1.OUT_Q3;
				input MORCLKA = CELL0.IMUX_CLK1;
				input MORCLKB = CELL0.IMUX_CLK0;
				input RSTA = CELL2.IMUX_LSR1;
				input RSTB = CELL0.IMUX_LSR1;
				input WEA = CELL1.IMUX_CE2;
				input WEB = CELL2.IMUX_CE2;
			}

			// wire CELL0.IMUX_A0                  EBR0.ADA5
			// wire CELL0.IMUX_A1                  EBR0.DIA2
			// wire CELL0.IMUX_A2                  EBR0.ADB5
			// wire CELL0.IMUX_A3                  EBR0.DIB2
			// wire CELL0.IMUX_A4                  EBR0.DIA1
			// wire CELL0.IMUX_A5                  EBR0.DIB3
			// wire CELL0.IMUX_B0                  EBR0.ADA1
			// wire CELL0.IMUX_B1                  EBR0.DIA3
			// wire CELL0.IMUX_B2                  EBR0.ADB1
			// wire CELL0.IMUX_B3                  EBR0.DIB1
			// wire CELL0.IMUX_B4                  EBR0.DIA5
			// wire CELL0.IMUX_B5                  EBR0.DIB5
			// wire CELL0.IMUX_C0                  EBR0.ADA4
			// wire CELL0.IMUX_C2                  EBR0.ADB4
			// wire CELL0.IMUX_C4                  EBR0.DIA0
			// wire CELL0.IMUX_C6                  EBR0.DIB0
			// wire CELL0.IMUX_D0                  EBR0.ADA0
			// wire CELL0.IMUX_D2                  EBR0.ADB0
			// wire CELL0.IMUX_D4                  EBR0.DIA4
			// wire CELL0.IMUX_D6                  EBR0.DIB4
			// wire CELL0.IMUX_CLK0                EBR0.MORCLKB
			// wire CELL0.IMUX_CLK1                EBR0.MORCLKA
			// wire CELL0.IMUX_LSR0                EBR0.CSA0
			// wire CELL0.IMUX_LSR1                EBR0.RSTB
			// wire CELL0.IMUX_LSR2                EBR0.CSB0
			// wire CELL0.IMUX_CE0                 EBR0.CEB
			// wire CELL0.IMUX_CE2                 EBR0.BLENABLE
			// wire CELL0.OUT_F0                   EBR0.DOA0
			// wire CELL0.OUT_F1                   EBR0.DOA1
			// wire CELL0.OUT_F2                   EBR0.DOA2
			// wire CELL0.OUT_F3                   EBR0.DOA3
			// wire CELL0.OUT_F4                   EBR0.DOA4
			// wire CELL0.OUT_F5                   EBR0.DOA5
			// wire CELL0.OUT_Q0                   EBR0.DOB0
			// wire CELL0.OUT_Q1                   EBR0.DOB1
			// wire CELL0.OUT_Q2                   EBR0.DOB2
			// wire CELL0.OUT_Q3                   EBR0.DOB3
			// wire CELL0.OUT_Q4                   EBR0.DOB4
			// wire CELL0.OUT_Q5                   EBR0.DOB5
			// wire CELL1.IMUX_A0                  EBR0.ADA9
			// wire CELL1.IMUX_A1                  EBR0.DIA8
			// wire CELL1.IMUX_A2                  EBR0.ADB9
			// wire CELL1.IMUX_A3                  EBR0.DIB8
			// wire CELL1.IMUX_A4                  EBR0.DIA7
			// wire CELL1.IMUX_A5                  EBR0.DIB9
			// wire CELL1.IMUX_B0                  EBR0.ADA7
			// wire CELL1.IMUX_B1                  EBR0.DIA9
			// wire CELL1.IMUX_B2                  EBR0.ADB7
			// wire CELL1.IMUX_B3                  EBR0.DIB7
			// wire CELL1.IMUX_B4                  EBR0.DIA11
			// wire CELL1.IMUX_B5                  EBR0.DIB11
			// wire CELL1.IMUX_C0                  EBR0.ADA8
			// wire CELL1.IMUX_C2                  EBR0.ADB8
			// wire CELL1.IMUX_C4                  EBR0.DIA6
			// wire CELL1.IMUX_C6                  EBR0.DIB6
			// wire CELL1.IMUX_D0                  EBR0.ADA6
			// wire CELL1.IMUX_D2                  EBR0.ADB6
			// wire CELL1.IMUX_D4                  EBR0.DIA10
			// wire CELL1.IMUX_D6                  EBR0.DIB10
			// wire CELL1.IMUX_CLK0                EBR0.CLKB
			// wire CELL1.IMUX_CLK1                EBR0.CLKA
			// wire CELL1.IMUX_LSR0                EBR0.CSA1
			// wire CELL1.IMUX_LSR1                EBR0.ADB3W
			// wire CELL1.IMUX_LSR2                EBR0.CSB1
			// wire CELL1.IMUX_CE0                 EBR0.BHENABLE
			// wire CELL1.IMUX_CE2                 EBR0.WEA
			// wire CELL1.OUT_F0                   EBR0.DOA6
			// wire CELL1.OUT_F1                   EBR0.DOA7
			// wire CELL1.OUT_F2                   EBR0.DOA8
			// wire CELL1.OUT_F3                   EBR0.DOA9
			// wire CELL1.OUT_F4                   EBR0.DOA10
			// wire CELL1.OUT_F5                   EBR0.DOA11
			// wire CELL1.OUT_Q0                   EBR0.DOB6
			// wire CELL1.OUT_Q1                   EBR0.DOB7
			// wire CELL1.OUT_Q2                   EBR0.DOB8
			// wire CELL1.OUT_Q3                   EBR0.DOB9
			// wire CELL1.OUT_Q4                   EBR0.DOB10
			// wire CELL1.OUT_Q5                   EBR0.DOB11
			// wire CELL2.IMUX_A0                  EBR0.ADA13
			// wire CELL2.IMUX_A1                  EBR0.DIA14
			// wire CELL2.IMUX_A2                  EBR0.ADB13
			// wire CELL2.IMUX_A3                  EBR0.DIB14
			// wire CELL2.IMUX_A4                  EBR0.DIA13
			// wire CELL2.IMUX_A5                  EBR0.DIB15
			// wire CELL2.IMUX_B0                  EBR0.ADA11
			// wire CELL2.IMUX_B1                  EBR0.DIA15
			// wire CELL2.IMUX_B2                  EBR0.ADB11
			// wire CELL2.IMUX_B3                  EBR0.DIB13
			// wire CELL2.IMUX_B4                  EBR0.ADA3 EBR0.DIA17
			// wire CELL2.IMUX_B5                  EBR0.ADB3 EBR0.DIB17
			// wire CELL2.IMUX_C0                  EBR0.ADA12
			// wire CELL2.IMUX_C2                  EBR0.ADB12
			// wire CELL2.IMUX_C4                  EBR0.DIA12
			// wire CELL2.IMUX_C6                  EBR0.DIB12
			// wire CELL2.IMUX_D0                  EBR0.ADA10
			// wire CELL2.IMUX_D2                  EBR0.ADB10
			// wire CELL2.IMUX_D4                  EBR0.ADA2 EBR0.DIA16
			// wire CELL2.IMUX_D6                  EBR0.ADB2 EBR0.DIB16
			// wire CELL2.IMUX_LSR0                EBR0.CSA2
			// wire CELL2.IMUX_LSR1                EBR0.RSTA
			// wire CELL2.IMUX_LSR2                EBR0.CSB2
			// wire CELL2.IMUX_CE0                 EBR0.CEA
			// wire CELL2.IMUX_CE2                 EBR0.WEB
			// wire CELL2.OUT_F0                   EBR0.DOA12
			// wire CELL2.OUT_F1                   EBR0.DOA13
			// wire CELL2.OUT_F2                   EBR0.DOA14
			// wire CELL2.OUT_F3                   EBR0.DOA15
			// wire CELL2.OUT_F4                   EBR0.DOA16
			// wire CELL2.OUT_F5                   EBR0.DOA17
			// wire CELL2.OUT_Q0                   EBR0.DOB12
			// wire CELL2.OUT_Q1                   EBR0.DOB13
			// wire CELL2.OUT_Q2                   EBR0.DOB14
			// wire CELL2.OUT_Q3                   EBR0.DOB15
			// wire CELL2.OUT_Q4                   EBR0.DOB16
			// wire CELL2.OUT_Q5                   EBR0.DOB17
		}

		tile_class DSP {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;

			bel DSP0 {
				input ACCUMSLOAD1 = CELL2.IMUX_CLK0;
				input ACCUMSLOAD3 = CELL5.IMUX_CLK1;
				input ADDNSUB1 = CELL1.IMUX_CLK1;
				input ADDNSUB3 = CELL7.IMUX_CLK1;
				input CE0 = CELL2.IMUX_CE0;
				input CE1 = CELL3.IMUX_CE0;
				input CE2 = CELL4.IMUX_CE0;
				input CE3 = CELL5.IMUX_CE0;
				input CLK0 = CELL3.IMUX_CLK1;
				input CLK1 = CELL3.IMUX_CLK0;
				input CLK2 = CELL4.IMUX_CLK0;
				input CLK3 = CELL4.IMUX_CLK1;
				input LD0_MAC52 = CELL0.IMUX_B4;
				input LD0_MULT36 = CELL2.IMUX_B4;
				input LD10_MAC52 = CELL1.IMUX_B5;
				input LD10_MULT36 = CELL4.IMUX_A1;
				input LD11_MAC52 = CELL1.IMUX_A5;
				input LD11_MULT36 = CELL4.IMUX_D6;
				input LD12_MAC52 = CELL1.IMUX_D4;
				input LD12_MULT36 = CELL5.IMUX_A1;
				input LD13_MAC52 = CELL1.IMUX_A1;
				input LD13_MULT36 = CELL5.IMUX_D6;
				input LD14_MAC52 = CELL1.IMUX_D6;
				input LD14_MULT36 = CELL6.IMUX_A1;
				input LD15_MAC52 = CELL1.IMUX_A3;
				input LD15_MULT36 = CELL6.IMUX_D6;
				input LD1_MAC52 = CELL0.IMUX_A4;
				input LD1_MULT36 = CELL2.IMUX_A4;
				input LD2_MAC52 = CELL0.IMUX_B5;
				input LD2_MULT36 = CELL2.IMUX_B5;
				input LD3_MAC52 = CELL0.IMUX_A5;
				input LD3_MULT36 = CELL2.IMUX_A5;
				input LD4_MAC52 = CELL0.IMUX_D4;
				input LD4_MULT36 = CELL2.IMUX_D4;
				input LD5_MAC52 = CELL0.IMUX_A1;
				input LD5_MULT36 = CELL2.IMUX_A1;
				input LD6_MAC52 = CELL0.IMUX_D6;
				input LD6_MULT36 = CELL2.IMUX_D6;
				input LD7_MAC52 = CELL0.IMUX_A3;
				input LD7_MULT36 = CELL2.IMUX_A3;
				input LD8_MAC52 = CELL1.IMUX_B4;
				input LD8_MULT36 = CELL3.IMUX_A1;
				input LD9_MAC52 = CELL1.IMUX_A4;
				input LD9_MULT36 = CELL3.IMUX_D6;
				input MUA00 = CELL0.IMUX_D0;
				input MUA01 = CELL0.IMUX_B0;
				input MUA010 = CELL1.IMUX_C0;
				input MUA011 = CELL1.IMUX_A0;
				input MUA012 = CELL2.IMUX_D0;
				input MUA013 = CELL2.IMUX_B0;
				input MUA014 = CELL2.IMUX_D2;
				input MUA015 = CELL2.IMUX_B1;
				input MUA016 = CELL2.IMUX_C0;
				input MUA017 = CELL2.IMUX_A0;
				input MUA02 = CELL0.IMUX_D2;
				input MUA03 = CELL0.IMUX_B1;
				input MUA04 = CELL0.IMUX_C0;
				input MUA05 = CELL0.IMUX_A0;
				input MUA06 = CELL1.IMUX_D0;
				input MUA07 = CELL1.IMUX_B0;
				input MUA08 = CELL1.IMUX_D2;
				input MUA09 = CELL1.IMUX_B1;
				input MUA10 = CELL3.IMUX_D0;
				input MUA11 = CELL3.IMUX_B0;
				input MUA110 = CELL4.IMUX_C0;
				input MUA111 = CELL4.IMUX_A0;
				input MUA112 = CELL5.IMUX_D0;
				input MUA113 = CELL5.IMUX_B0;
				input MUA114 = CELL5.IMUX_D2;
				input MUA115 = CELL5.IMUX_B1;
				input MUA116 = CELL5.IMUX_C0;
				input MUA117 = CELL5.IMUX_A0;
				input MUA12 = CELL3.IMUX_D2;
				input MUA13 = CELL3.IMUX_B1;
				input MUA14 = CELL3.IMUX_C0;
				input MUA15 = CELL3.IMUX_A0;
				input MUA16 = CELL4.IMUX_D0;
				input MUA17 = CELL4.IMUX_B0;
				input MUA18 = CELL4.IMUX_D2;
				input MUA19 = CELL4.IMUX_B1;
				input MUA20 = CELL3.IMUX_A3;
				input MUA21 = CELL3.IMUX_A4;
				input MUA210 = CELL4.IMUX_D4;
				input MUA211 = CELL4.IMUX_B5;
				input MUA212 = CELL5.IMUX_A3;
				input MUA213 = CELL5.IMUX_A4;
				input MUA214 = CELL5.IMUX_B4;
				input MUA215 = CELL5.IMUX_A5;
				input MUA216 = CELL5.IMUX_D4;
				input MUA217 = CELL5.IMUX_B5;
				input MUA22 = CELL3.IMUX_B4;
				input MUA23 = CELL3.IMUX_A5;
				input MUA24 = CELL3.IMUX_D4;
				input MUA25 = CELL3.IMUX_B5;
				input MUA26 = CELL4.IMUX_A3;
				input MUA27 = CELL4.IMUX_A4;
				input MUA28 = CELL4.IMUX_B4;
				input MUA29 = CELL4.IMUX_A5;
				input MUA30 = CELL6.IMUX_A3;
				input MUA31 = CELL6.IMUX_A4;
				input MUA310 = CELL7.IMUX_D4;
				input MUA311 = CELL7.IMUX_B5;
				input MUA312 = CELL8.IMUX_A3;
				input MUA313 = CELL8.IMUX_A4;
				input MUA314 = CELL8.IMUX_B4;
				input MUA315 = CELL8.IMUX_A5;
				input MUA316 = CELL8.IMUX_D4;
				input MUA317 = CELL8.IMUX_B5;
				input MUA32 = CELL6.IMUX_B4;
				input MUA33 = CELL6.IMUX_A5;
				input MUA34 = CELL6.IMUX_D4;
				input MUA35 = CELL6.IMUX_B5;
				input MUA36 = CELL7.IMUX_A3;
				input MUA37 = CELL7.IMUX_A4;
				input MUA38 = CELL7.IMUX_B4;
				input MUA39 = CELL7.IMUX_A5;
				input MUB00 = CELL0.IMUX_C4;
				input MUB01 = CELL0.IMUX_B2;
				input MUB010 = CELL1.IMUX_C2;
				input MUB011 = CELL1.IMUX_A2;
				input MUB012 = CELL2.IMUX_C4;
				input MUB013 = CELL2.IMUX_B2;
				input MUB014 = CELL2.IMUX_C6;
				input MUB015 = CELL2.IMUX_B3;
				input MUB016 = CELL2.IMUX_C2;
				input MUB017 = CELL2.IMUX_A2;
				input MUB02 = CELL0.IMUX_C6;
				input MUB03 = CELL0.IMUX_B3;
				input MUB04 = CELL0.IMUX_C2;
				input MUB05 = CELL0.IMUX_A2;
				input MUB06 = CELL1.IMUX_C4;
				input MUB07 = CELL1.IMUX_B2;
				input MUB08 = CELL1.IMUX_C6;
				input MUB09 = CELL1.IMUX_B3;
				input MUB10 = CELL3.IMUX_C4;
				input MUB11 = CELL3.IMUX_B2;
				input MUB110 = CELL4.IMUX_C2;
				input MUB111 = CELL4.IMUX_A2;
				input MUB112 = CELL5.IMUX_C4;
				input MUB113 = CELL5.IMUX_B2;
				input MUB114 = CELL5.IMUX_C6;
				input MUB115 = CELL5.IMUX_B3;
				input MUB116 = CELL5.IMUX_C2;
				input MUB117 = CELL5.IMUX_A2;
				input MUB12 = CELL3.IMUX_C6;
				input MUB13 = CELL3.IMUX_B3;
				input MUB14 = CELL3.IMUX_C2;
				input MUB15 = CELL3.IMUX_A2;
				input MUB16 = CELL4.IMUX_C4;
				input MUB17 = CELL4.IMUX_B2;
				input MUB18 = CELL4.IMUX_C6;
				input MUB19 = CELL4.IMUX_B3;
				input MUB20 = CELL6.IMUX_D0;
				input MUB21 = CELL6.IMUX_B0;
				input MUB210 = CELL7.IMUX_C0;
				input MUB211 = CELL7.IMUX_A0;
				input MUB212 = CELL8.IMUX_D0;
				input MUB213 = CELL8.IMUX_B0;
				input MUB214 = CELL8.IMUX_D2;
				input MUB215 = CELL8.IMUX_B1;
				input MUB216 = CELL8.IMUX_C0;
				input MUB217 = CELL8.IMUX_A0;
				input MUB22 = CELL6.IMUX_D2;
				input MUB23 = CELL6.IMUX_B1;
				input MUB24 = CELL6.IMUX_C0;
				input MUB25 = CELL6.IMUX_A0;
				input MUB26 = CELL7.IMUX_D0;
				input MUB27 = CELL7.IMUX_B0;
				input MUB28 = CELL7.IMUX_D2;
				input MUB29 = CELL7.IMUX_B1;
				input MUB30 = CELL6.IMUX_C4;
				input MUB31 = CELL6.IMUX_B2;
				input MUB310 = CELL7.IMUX_C2;
				input MUB311 = CELL7.IMUX_A2;
				input MUB312 = CELL8.IMUX_C4;
				input MUB313 = CELL8.IMUX_B2;
				input MUB314 = CELL8.IMUX_C6;
				input MUB315 = CELL8.IMUX_B3;
				input MUB316 = CELL8.IMUX_C2;
				input MUB317 = CELL8.IMUX_A2;
				input MUB32 = CELL6.IMUX_C6;
				input MUB33 = CELL6.IMUX_B3;
				input MUB34 = CELL6.IMUX_C2;
				input MUB35 = CELL6.IMUX_A2;
				input MUB36 = CELL7.IMUX_C4;
				input MUB37 = CELL7.IMUX_B2;
				input MUB38 = CELL7.IMUX_C6;
				input MUB39 = CELL7.IMUX_B3;
				output MUP00 = CELL0.OUT_F6;
				output MUP01 = CELL0.OUT_F7;
				output MUP010 = CELL2.OUT_Q6;
				output MUP011 = CELL2.OUT_Q7;
				output MUP012 = CELL3.OUT_F6;
				output MUP013 = CELL3.OUT_F7;
				output MUP014 = CELL3.OUT_Q6;
				output MUP015 = CELL3.OUT_Q7;
				output MUP016 = CELL4.OUT_F6;
				output MUP017 = CELL4.OUT_F7;
				output MUP018 = CELL3.OUT_F0;
				output MUP019 = CELL3.OUT_F1;
				output MUP02 = CELL0.OUT_Q6;
				output MUP020 = CELL3.OUT_F2;
				output MUP021 = CELL3.OUT_F3;
				output MUP022 = CELL3.OUT_F4;
				output MUP023 = CELL3.OUT_F5;
				output MUP024 = CELL4.OUT_F0;
				output MUP025 = CELL4.OUT_F1;
				output MUP026 = CELL4.OUT_F2;
				output MUP027 = CELL4.OUT_F3;
				output MUP028 = CELL4.OUT_F4;
				output MUP029 = CELL4.OUT_F5;
				output MUP03 = CELL0.OUT_Q7;
				output MUP030 = CELL5.OUT_F0;
				output MUP031 = CELL5.OUT_F1;
				output MUP032 = CELL5.OUT_F2;
				output MUP033 = CELL5.OUT_F3;
				output MUP034 = CELL5.OUT_F4;
				output MUP035 = CELL5.OUT_F5;
				output MUP04 = CELL1.OUT_F6;
				output MUP05 = CELL1.OUT_F7;
				output MUP06 = CELL1.OUT_Q6;
				output MUP07 = CELL1.OUT_Q7;
				output MUP08 = CELL2.OUT_F6;
				output MUP09 = CELL2.OUT_F7;
				output MUP10 = CELL0.OUT_Q0;
				output MUP11 = CELL0.OUT_Q1;
				output MUP110 = CELL1.OUT_Q4;
				output MUP111 = CELL1.OUT_Q5;
				output MUP112 = CELL2.OUT_Q0;
				output MUP113 = CELL2.OUT_Q1;
				output MUP114 = CELL2.OUT_Q2;
				output MUP115 = CELL2.OUT_Q3;
				output MUP116 = CELL2.OUT_Q4;
				output MUP117 = CELL2.OUT_Q5;
				output MUP118 = CELL0.OUT_F0;
				output MUP119 = CELL0.OUT_F1;
				output MUP12 = CELL0.OUT_Q2;
				output MUP120 = CELL0.OUT_F2;
				output MUP121 = CELL0.OUT_F3;
				output MUP122 = CELL0.OUT_F4;
				output MUP123 = CELL0.OUT_F5;
				output MUP124 = CELL1.OUT_F0;
				output MUP125 = CELL1.OUT_F1;
				output MUP126 = CELL1.OUT_F2;
				output MUP127 = CELL1.OUT_F3;
				output MUP128 = CELL1.OUT_F4;
				output MUP129 = CELL1.OUT_F5;
				output MUP13 = CELL0.OUT_Q3;
				output MUP130 = CELL2.OUT_F0;
				output MUP131 = CELL2.OUT_F1;
				output MUP132 = CELL2.OUT_F2;
				output MUP133 = CELL2.OUT_F3;
				output MUP134 = CELL2.OUT_F4;
				output MUP135 = CELL2.OUT_F5;
				output MUP14 = CELL0.OUT_Q4;
				output MUP15 = CELL0.OUT_Q5;
				output MUP16 = CELL1.OUT_Q0;
				output MUP17 = CELL1.OUT_Q1;
				output MUP18 = CELL1.OUT_Q2;
				output MUP19 = CELL1.OUT_Q3;
				output MUP20 = CELL4.OUT_Q6;
				output MUP21 = CELL4.OUT_Q7;
				output MUP210 = CELL7.OUT_F6;
				output MUP211 = CELL7.OUT_F7;
				output MUP212 = CELL7.OUT_Q6;
				output MUP213 = CELL7.OUT_Q7;
				output MUP214 = CELL8.OUT_F6;
				output MUP215 = CELL8.OUT_F7;
				output MUP216 = CELL8.OUT_Q6;
				output MUP217 = CELL8.OUT_Q7;
				output MUP218 = CELL3.OUT_Q0;
				output MUP219 = CELL3.OUT_Q1;
				output MUP22 = CELL5.OUT_F6;
				output MUP220 = CELL3.OUT_Q2;
				output MUP221 = CELL3.OUT_Q3;
				output MUP222 = CELL3.OUT_Q4;
				output MUP223 = CELL3.OUT_Q5;
				output MUP224 = CELL4.OUT_Q0;
				output MUP225 = CELL4.OUT_Q1;
				output MUP226 = CELL4.OUT_Q2;
				output MUP227 = CELL4.OUT_Q3;
				output MUP228 = CELL4.OUT_Q4;
				output MUP229 = CELL4.OUT_Q5;
				output MUP23 = CELL5.OUT_F7;
				output MUP230 = CELL5.OUT_Q0;
				output MUP231 = CELL5.OUT_Q1;
				output MUP232 = CELL5.OUT_Q2;
				output MUP233 = CELL5.OUT_Q3;
				output MUP234 = CELL5.OUT_Q4;
				output MUP235 = CELL5.OUT_Q5;
				output MUP24 = CELL5.OUT_Q6;
				output MUP25 = CELL5.OUT_Q7;
				output MUP26 = CELL6.OUT_F6;
				output MUP27 = CELL6.OUT_F7;
				output MUP28 = CELL6.OUT_Q6;
				output MUP29 = CELL6.OUT_Q7;
				output MUP30 = CELL6.OUT_Q0;
				output MUP31 = CELL6.OUT_Q1;
				output MUP310 = CELL7.OUT_Q4;
				output MUP311 = CELL7.OUT_Q5;
				output MUP312 = CELL8.OUT_Q0;
				output MUP313 = CELL8.OUT_Q1;
				output MUP314 = CELL8.OUT_Q2;
				output MUP315 = CELL8.OUT_Q3;
				output MUP316 = CELL8.OUT_Q4;
				output MUP317 = CELL8.OUT_Q5;
				output MUP318 = CELL6.OUT_F0;
				output MUP319 = CELL6.OUT_F1;
				output MUP32 = CELL6.OUT_Q2;
				output MUP320 = CELL6.OUT_F2;
				output MUP321 = CELL6.OUT_F3;
				output MUP322 = CELL6.OUT_F4;
				output MUP323 = CELL6.OUT_F5;
				output MUP324 = CELL7.OUT_F0;
				output MUP325 = CELL7.OUT_F1;
				output MUP326 = CELL7.OUT_F2;
				output MUP327 = CELL7.OUT_F3;
				output MUP328 = CELL7.OUT_F4;
				output MUP329 = CELL7.OUT_F5;
				output MUP33 = CELL6.OUT_Q3;
				output MUP330 = CELL8.OUT_F0;
				output MUP331 = CELL8.OUT_F1;
				output MUP332 = CELL8.OUT_F2;
				output MUP333 = CELL8.OUT_F3;
				output MUP334 = CELL8.OUT_F4;
				output MUP335 = CELL8.OUT_F5;
				output MUP34 = CELL6.OUT_Q4;
				output MUP35 = CELL6.OUT_Q5;
				output MUP36 = CELL7.OUT_Q0;
				output MUP37 = CELL7.OUT_Q1;
				output MUP38 = CELL7.OUT_Q2;
				output MUP39 = CELL7.OUT_Q3;
				input RST0 = CELL2.IMUX_LSR0;
				input RST1 = CELL3.IMUX_LSR0;
				input RST2 = CELL4.IMUX_LSR0;
				input RST3 = CELL5.IMUX_LSR0;
				input SIGNEDA0 = CELL0.IMUX_LSR0;
				input SIGNEDA1 = CELL1.IMUX_LSR0;
				input SIGNEDA2 = CELL6.IMUX_LSR0;
				input SIGNEDA3 = CELL8.IMUX_LSR0;
				input SIGNEDB0 = CELL1.IMUX_LSR1;
				input SIGNEDB1 = CELL6.IMUX_LSR1;
				input SIGNEDB2 = CELL7.IMUX_LSR1;
				input SIGNEDB3 = CELL8.IMUX_LSR1;
				input SOURCEA0 = CELL0.IMUX_CLK1;
				input SOURCEA1 = CELL6.IMUX_CLK1;
				input SOURCEA2 = CELL7.IMUX_CLK0;
				input SOURCEA3 = CELL8.IMUX_CLK1;
				input SOURCEB0 = CELL0.IMUX_CLK0;
				input SOURCEB1 = CELL1.IMUX_CLK0;
				input SOURCEB2 = CELL6.IMUX_CLK0;
				input SOURCEB3 = CELL8.IMUX_CLK0;
				output SROA0 = CELL6.OUT_Q0;
				output SROA1 = CELL6.OUT_Q1;
				output SROA10 = CELL7.OUT_Q4;
				output SROA11 = CELL7.OUT_Q5;
				output SROA12 = CELL8.OUT_Q0;
				output SROA13 = CELL8.OUT_Q1;
				output SROA14 = CELL8.OUT_Q2;
				output SROA15 = CELL8.OUT_Q3;
				output SROA16 = CELL8.OUT_Q4;
				output SROA17 = CELL8.OUT_Q5;
				output SROA2 = CELL6.OUT_Q2;
				output SROA3 = CELL6.OUT_Q3;
				output SROA4 = CELL6.OUT_Q4;
				output SROA5 = CELL6.OUT_Q5;
				output SROA6 = CELL7.OUT_Q0;
				output SROA7 = CELL7.OUT_Q1;
				output SROA8 = CELL7.OUT_Q2;
				output SROA9 = CELL7.OUT_Q3;
				output SROB0 = CELL6.OUT_F0;
				output SROB1 = CELL6.OUT_F1;
				output SROB10 = CELL7.OUT_F4;
				output SROB11 = CELL7.OUT_F5;
				output SROB12 = CELL8.OUT_F0;
				output SROB13 = CELL8.OUT_F1;
				output SROB14 = CELL8.OUT_F2;
				output SROB15 = CELL8.OUT_F3;
				output SROB16 = CELL8.OUT_F4;
				output SROB17 = CELL8.OUT_F5;
				output SROB2 = CELL6.OUT_F2;
				output SROB3 = CELL6.OUT_F3;
				output SROB4 = CELL6.OUT_F4;
				output SROB5 = CELL6.OUT_F5;
				output SROB6 = CELL7.OUT_F0;
				output SROB7 = CELL7.OUT_F1;
				output SROB8 = CELL7.OUT_F2;
				output SROB9 = CELL7.OUT_F3;
			}

			// wire CELL0.IMUX_A0                  DSP0.MUA05
			// wire CELL0.IMUX_A1                  DSP0.LD5_MAC52
			// wire CELL0.IMUX_A2                  DSP0.MUB05
			// wire CELL0.IMUX_A3                  DSP0.LD7_MAC52
			// wire CELL0.IMUX_A4                  DSP0.LD1_MAC52
			// wire CELL0.IMUX_A5                  DSP0.LD3_MAC52
			// wire CELL0.IMUX_B0                  DSP0.MUA01
			// wire CELL0.IMUX_B1                  DSP0.MUA03
			// wire CELL0.IMUX_B2                  DSP0.MUB01
			// wire CELL0.IMUX_B3                  DSP0.MUB03
			// wire CELL0.IMUX_B4                  DSP0.LD0_MAC52
			// wire CELL0.IMUX_B5                  DSP0.LD2_MAC52
			// wire CELL0.IMUX_C0                  DSP0.MUA04
			// wire CELL0.IMUX_C2                  DSP0.MUB04
			// wire CELL0.IMUX_C4                  DSP0.MUB00
			// wire CELL0.IMUX_C6                  DSP0.MUB02
			// wire CELL0.IMUX_D0                  DSP0.MUA00
			// wire CELL0.IMUX_D2                  DSP0.MUA02
			// wire CELL0.IMUX_D4                  DSP0.LD4_MAC52
			// wire CELL0.IMUX_D6                  DSP0.LD6_MAC52
			// wire CELL0.IMUX_CLK0                DSP0.SOURCEB0
			// wire CELL0.IMUX_CLK1                DSP0.SOURCEA0
			// wire CELL0.IMUX_LSR0                DSP0.SIGNEDA0
			// wire CELL0.OUT_F0                   DSP0.MUP118
			// wire CELL0.OUT_F1                   DSP0.MUP119
			// wire CELL0.OUT_F2                   DSP0.MUP120
			// wire CELL0.OUT_F3                   DSP0.MUP121
			// wire CELL0.OUT_F4                   DSP0.MUP122
			// wire CELL0.OUT_F5                   DSP0.MUP123
			// wire CELL0.OUT_F6                   DSP0.MUP00
			// wire CELL0.OUT_F7                   DSP0.MUP01
			// wire CELL0.OUT_Q0                   DSP0.MUP10
			// wire CELL0.OUT_Q1                   DSP0.MUP11
			// wire CELL0.OUT_Q2                   DSP0.MUP12
			// wire CELL0.OUT_Q3                   DSP0.MUP13
			// wire CELL0.OUT_Q4                   DSP0.MUP14
			// wire CELL0.OUT_Q5                   DSP0.MUP15
			// wire CELL0.OUT_Q6                   DSP0.MUP02
			// wire CELL0.OUT_Q7                   DSP0.MUP03
			// wire CELL1.IMUX_A0                  DSP0.MUA011
			// wire CELL1.IMUX_A1                  DSP0.LD13_MAC52
			// wire CELL1.IMUX_A2                  DSP0.MUB011
			// wire CELL1.IMUX_A3                  DSP0.LD15_MAC52
			// wire CELL1.IMUX_A4                  DSP0.LD9_MAC52
			// wire CELL1.IMUX_A5                  DSP0.LD11_MAC52
			// wire CELL1.IMUX_B0                  DSP0.MUA07
			// wire CELL1.IMUX_B1                  DSP0.MUA09
			// wire CELL1.IMUX_B2                  DSP0.MUB07
			// wire CELL1.IMUX_B3                  DSP0.MUB09
			// wire CELL1.IMUX_B4                  DSP0.LD8_MAC52
			// wire CELL1.IMUX_B5                  DSP0.LD10_MAC52
			// wire CELL1.IMUX_C0                  DSP0.MUA010
			// wire CELL1.IMUX_C2                  DSP0.MUB010
			// wire CELL1.IMUX_C4                  DSP0.MUB06
			// wire CELL1.IMUX_C6                  DSP0.MUB08
			// wire CELL1.IMUX_D0                  DSP0.MUA06
			// wire CELL1.IMUX_D2                  DSP0.MUA08
			// wire CELL1.IMUX_D4                  DSP0.LD12_MAC52
			// wire CELL1.IMUX_D6                  DSP0.LD14_MAC52
			// wire CELL1.IMUX_CLK0                DSP0.SOURCEB1
			// wire CELL1.IMUX_CLK1                DSP0.ADDNSUB1
			// wire CELL1.IMUX_LSR0                DSP0.SIGNEDA1
			// wire CELL1.IMUX_LSR1                DSP0.SIGNEDB0
			// wire CELL1.OUT_F0                   DSP0.MUP124
			// wire CELL1.OUT_F1                   DSP0.MUP125
			// wire CELL1.OUT_F2                   DSP0.MUP126
			// wire CELL1.OUT_F3                   DSP0.MUP127
			// wire CELL1.OUT_F4                   DSP0.MUP128
			// wire CELL1.OUT_F5                   DSP0.MUP129
			// wire CELL1.OUT_F6                   DSP0.MUP04
			// wire CELL1.OUT_F7                   DSP0.MUP05
			// wire CELL1.OUT_Q0                   DSP0.MUP16
			// wire CELL1.OUT_Q1                   DSP0.MUP17
			// wire CELL1.OUT_Q2                   DSP0.MUP18
			// wire CELL1.OUT_Q3                   DSP0.MUP19
			// wire CELL1.OUT_Q4                   DSP0.MUP110
			// wire CELL1.OUT_Q5                   DSP0.MUP111
			// wire CELL1.OUT_Q6                   DSP0.MUP06
			// wire CELL1.OUT_Q7                   DSP0.MUP07
			// wire CELL2.IMUX_A0                  DSP0.MUA017
			// wire CELL2.IMUX_A1                  DSP0.LD5_MULT36
			// wire CELL2.IMUX_A2                  DSP0.MUB017
			// wire CELL2.IMUX_A3                  DSP0.LD7_MULT36
			// wire CELL2.IMUX_A4                  DSP0.LD1_MULT36
			// wire CELL2.IMUX_A5                  DSP0.LD3_MULT36
			// wire CELL2.IMUX_B0                  DSP0.MUA013
			// wire CELL2.IMUX_B1                  DSP0.MUA015
			// wire CELL2.IMUX_B2                  DSP0.MUB013
			// wire CELL2.IMUX_B3                  DSP0.MUB015
			// wire CELL2.IMUX_B4                  DSP0.LD0_MULT36
			// wire CELL2.IMUX_B5                  DSP0.LD2_MULT36
			// wire CELL2.IMUX_C0                  DSP0.MUA016
			// wire CELL2.IMUX_C2                  DSP0.MUB016
			// wire CELL2.IMUX_C4                  DSP0.MUB012
			// wire CELL2.IMUX_C6                  DSP0.MUB014
			// wire CELL2.IMUX_D0                  DSP0.MUA012
			// wire CELL2.IMUX_D2                  DSP0.MUA014
			// wire CELL2.IMUX_D4                  DSP0.LD4_MULT36
			// wire CELL2.IMUX_D6                  DSP0.LD6_MULT36
			// wire CELL2.IMUX_CLK0                DSP0.ACCUMSLOAD1
			// wire CELL2.IMUX_LSR0                DSP0.RST0
			// wire CELL2.IMUX_CE0                 DSP0.CE0
			// wire CELL2.OUT_F0                   DSP0.MUP130
			// wire CELL2.OUT_F1                   DSP0.MUP131
			// wire CELL2.OUT_F2                   DSP0.MUP132
			// wire CELL2.OUT_F3                   DSP0.MUP133
			// wire CELL2.OUT_F4                   DSP0.MUP134
			// wire CELL2.OUT_F5                   DSP0.MUP135
			// wire CELL2.OUT_F6                   DSP0.MUP08
			// wire CELL2.OUT_F7                   DSP0.MUP09
			// wire CELL2.OUT_Q0                   DSP0.MUP112
			// wire CELL2.OUT_Q1                   DSP0.MUP113
			// wire CELL2.OUT_Q2                   DSP0.MUP114
			// wire CELL2.OUT_Q3                   DSP0.MUP115
			// wire CELL2.OUT_Q4                   DSP0.MUP116
			// wire CELL2.OUT_Q5                   DSP0.MUP117
			// wire CELL2.OUT_Q6                   DSP0.MUP010
			// wire CELL2.OUT_Q7                   DSP0.MUP011
			// wire CELL3.IMUX_A0                  DSP0.MUA15
			// wire CELL3.IMUX_A1                  DSP0.LD8_MULT36
			// wire CELL3.IMUX_A2                  DSP0.MUB15
			// wire CELL3.IMUX_A3                  DSP0.MUA20
			// wire CELL3.IMUX_A4                  DSP0.MUA21
			// wire CELL3.IMUX_A5                  DSP0.MUA23
			// wire CELL3.IMUX_B0                  DSP0.MUA11
			// wire CELL3.IMUX_B1                  DSP0.MUA13
			// wire CELL3.IMUX_B2                  DSP0.MUB11
			// wire CELL3.IMUX_B3                  DSP0.MUB13
			// wire CELL3.IMUX_B4                  DSP0.MUA22
			// wire CELL3.IMUX_B5                  DSP0.MUA25
			// wire CELL3.IMUX_C0                  DSP0.MUA14
			// wire CELL3.IMUX_C2                  DSP0.MUB14
			// wire CELL3.IMUX_C4                  DSP0.MUB10
			// wire CELL3.IMUX_C6                  DSP0.MUB12
			// wire CELL3.IMUX_D0                  DSP0.MUA10
			// wire CELL3.IMUX_D2                  DSP0.MUA12
			// wire CELL3.IMUX_D4                  DSP0.MUA24
			// wire CELL3.IMUX_D6                  DSP0.LD9_MULT36
			// wire CELL3.IMUX_CLK0                DSP0.CLK1
			// wire CELL3.IMUX_CLK1                DSP0.CLK0
			// wire CELL3.IMUX_LSR0                DSP0.RST1
			// wire CELL3.IMUX_CE0                 DSP0.CE1
			// wire CELL3.OUT_F0                   DSP0.MUP018
			// wire CELL3.OUT_F1                   DSP0.MUP019
			// wire CELL3.OUT_F2                   DSP0.MUP020
			// wire CELL3.OUT_F3                   DSP0.MUP021
			// wire CELL3.OUT_F4                   DSP0.MUP022
			// wire CELL3.OUT_F5                   DSP0.MUP023
			// wire CELL3.OUT_F6                   DSP0.MUP012
			// wire CELL3.OUT_F7                   DSP0.MUP013
			// wire CELL3.OUT_Q0                   DSP0.MUP218
			// wire CELL3.OUT_Q1                   DSP0.MUP219
			// wire CELL3.OUT_Q2                   DSP0.MUP220
			// wire CELL3.OUT_Q3                   DSP0.MUP221
			// wire CELL3.OUT_Q4                   DSP0.MUP222
			// wire CELL3.OUT_Q5                   DSP0.MUP223
			// wire CELL3.OUT_Q6                   DSP0.MUP014
			// wire CELL3.OUT_Q7                   DSP0.MUP015
			// wire CELL4.IMUX_A0                  DSP0.MUA111
			// wire CELL4.IMUX_A1                  DSP0.LD10_MULT36
			// wire CELL4.IMUX_A2                  DSP0.MUB111
			// wire CELL4.IMUX_A3                  DSP0.MUA26
			// wire CELL4.IMUX_A4                  DSP0.MUA27
			// wire CELL4.IMUX_A5                  DSP0.MUA29
			// wire CELL4.IMUX_B0                  DSP0.MUA17
			// wire CELL4.IMUX_B1                  DSP0.MUA19
			// wire CELL4.IMUX_B2                  DSP0.MUB17
			// wire CELL4.IMUX_B3                  DSP0.MUB19
			// wire CELL4.IMUX_B4                  DSP0.MUA28
			// wire CELL4.IMUX_B5                  DSP0.MUA211
			// wire CELL4.IMUX_C0                  DSP0.MUA110
			// wire CELL4.IMUX_C2                  DSP0.MUB110
			// wire CELL4.IMUX_C4                  DSP0.MUB16
			// wire CELL4.IMUX_C6                  DSP0.MUB18
			// wire CELL4.IMUX_D0                  DSP0.MUA16
			// wire CELL4.IMUX_D2                  DSP0.MUA18
			// wire CELL4.IMUX_D4                  DSP0.MUA210
			// wire CELL4.IMUX_D6                  DSP0.LD11_MULT36
			// wire CELL4.IMUX_CLK0                DSP0.CLK2
			// wire CELL4.IMUX_CLK1                DSP0.CLK3
			// wire CELL4.IMUX_LSR0                DSP0.RST2
			// wire CELL4.IMUX_CE0                 DSP0.CE2
			// wire CELL4.OUT_F0                   DSP0.MUP024
			// wire CELL4.OUT_F1                   DSP0.MUP025
			// wire CELL4.OUT_F2                   DSP0.MUP026
			// wire CELL4.OUT_F3                   DSP0.MUP027
			// wire CELL4.OUT_F4                   DSP0.MUP028
			// wire CELL4.OUT_F5                   DSP0.MUP029
			// wire CELL4.OUT_F6                   DSP0.MUP016
			// wire CELL4.OUT_F7                   DSP0.MUP017
			// wire CELL4.OUT_Q0                   DSP0.MUP224
			// wire CELL4.OUT_Q1                   DSP0.MUP225
			// wire CELL4.OUT_Q2                   DSP0.MUP226
			// wire CELL4.OUT_Q3                   DSP0.MUP227
			// wire CELL4.OUT_Q4                   DSP0.MUP228
			// wire CELL4.OUT_Q5                   DSP0.MUP229
			// wire CELL4.OUT_Q6                   DSP0.MUP20
			// wire CELL4.OUT_Q7                   DSP0.MUP21
			// wire CELL5.IMUX_A0                  DSP0.MUA117
			// wire CELL5.IMUX_A1                  DSP0.LD12_MULT36
			// wire CELL5.IMUX_A2                  DSP0.MUB117
			// wire CELL5.IMUX_A3                  DSP0.MUA212
			// wire CELL5.IMUX_A4                  DSP0.MUA213
			// wire CELL5.IMUX_A5                  DSP0.MUA215
			// wire CELL5.IMUX_B0                  DSP0.MUA113
			// wire CELL5.IMUX_B1                  DSP0.MUA115
			// wire CELL5.IMUX_B2                  DSP0.MUB113
			// wire CELL5.IMUX_B3                  DSP0.MUB115
			// wire CELL5.IMUX_B4                  DSP0.MUA214
			// wire CELL5.IMUX_B5                  DSP0.MUA217
			// wire CELL5.IMUX_C0                  DSP0.MUA116
			// wire CELL5.IMUX_C2                  DSP0.MUB116
			// wire CELL5.IMUX_C4                  DSP0.MUB112
			// wire CELL5.IMUX_C6                  DSP0.MUB114
			// wire CELL5.IMUX_D0                  DSP0.MUA112
			// wire CELL5.IMUX_D2                  DSP0.MUA114
			// wire CELL5.IMUX_D4                  DSP0.MUA216
			// wire CELL5.IMUX_D6                  DSP0.LD13_MULT36
			// wire CELL5.IMUX_CLK1                DSP0.ACCUMSLOAD3
			// wire CELL5.IMUX_LSR0                DSP0.RST3
			// wire CELL5.IMUX_CE0                 DSP0.CE3
			// wire CELL5.OUT_F0                   DSP0.MUP030
			// wire CELL5.OUT_F1                   DSP0.MUP031
			// wire CELL5.OUT_F2                   DSP0.MUP032
			// wire CELL5.OUT_F3                   DSP0.MUP033
			// wire CELL5.OUT_F4                   DSP0.MUP034
			// wire CELL5.OUT_F5                   DSP0.MUP035
			// wire CELL5.OUT_F6                   DSP0.MUP22
			// wire CELL5.OUT_F7                   DSP0.MUP23
			// wire CELL5.OUT_Q0                   DSP0.MUP230
			// wire CELL5.OUT_Q1                   DSP0.MUP231
			// wire CELL5.OUT_Q2                   DSP0.MUP232
			// wire CELL5.OUT_Q3                   DSP0.MUP233
			// wire CELL5.OUT_Q4                   DSP0.MUP234
			// wire CELL5.OUT_Q5                   DSP0.MUP235
			// wire CELL5.OUT_Q6                   DSP0.MUP24
			// wire CELL5.OUT_Q7                   DSP0.MUP25
			// wire CELL6.IMUX_A0                  DSP0.MUB25
			// wire CELL6.IMUX_A1                  DSP0.LD14_MULT36
			// wire CELL6.IMUX_A2                  DSP0.MUB35
			// wire CELL6.IMUX_A3                  DSP0.MUA30
			// wire CELL6.IMUX_A4                  DSP0.MUA31
			// wire CELL6.IMUX_A5                  DSP0.MUA33
			// wire CELL6.IMUX_B0                  DSP0.MUB21
			// wire CELL6.IMUX_B1                  DSP0.MUB23
			// wire CELL6.IMUX_B2                  DSP0.MUB31
			// wire CELL6.IMUX_B3                  DSP0.MUB33
			// wire CELL6.IMUX_B4                  DSP0.MUA32
			// wire CELL6.IMUX_B5                  DSP0.MUA35
			// wire CELL6.IMUX_C0                  DSP0.MUB24
			// wire CELL6.IMUX_C2                  DSP0.MUB34
			// wire CELL6.IMUX_C4                  DSP0.MUB30
			// wire CELL6.IMUX_C6                  DSP0.MUB32
			// wire CELL6.IMUX_D0                  DSP0.MUB20
			// wire CELL6.IMUX_D2                  DSP0.MUB22
			// wire CELL6.IMUX_D4                  DSP0.MUA34
			// wire CELL6.IMUX_D6                  DSP0.LD15_MULT36
			// wire CELL6.IMUX_CLK0                DSP0.SOURCEB2
			// wire CELL6.IMUX_CLK1                DSP0.SOURCEA1
			// wire CELL6.IMUX_LSR0                DSP0.SIGNEDA2
			// wire CELL6.IMUX_LSR1                DSP0.SIGNEDB1
			// wire CELL6.OUT_F0                   DSP0.MUP318 DSP0.SROB0
			// wire CELL6.OUT_F1                   DSP0.MUP319 DSP0.SROB1
			// wire CELL6.OUT_F2                   DSP0.MUP320 DSP0.SROB2
			// wire CELL6.OUT_F3                   DSP0.MUP321 DSP0.SROB3
			// wire CELL6.OUT_F4                   DSP0.MUP322 DSP0.SROB4
			// wire CELL6.OUT_F5                   DSP0.MUP323 DSP0.SROB5
			// wire CELL6.OUT_F6                   DSP0.MUP26
			// wire CELL6.OUT_F7                   DSP0.MUP27
			// wire CELL6.OUT_Q0                   DSP0.MUP30 DSP0.SROA0
			// wire CELL6.OUT_Q1                   DSP0.MUP31 DSP0.SROA1
			// wire CELL6.OUT_Q2                   DSP0.MUP32 DSP0.SROA2
			// wire CELL6.OUT_Q3                   DSP0.MUP33 DSP0.SROA3
			// wire CELL6.OUT_Q4                   DSP0.MUP34 DSP0.SROA4
			// wire CELL6.OUT_Q5                   DSP0.MUP35 DSP0.SROA5
			// wire CELL6.OUT_Q6                   DSP0.MUP28
			// wire CELL6.OUT_Q7                   DSP0.MUP29
			// wire CELL7.IMUX_A0                  DSP0.MUB211
			// wire CELL7.IMUX_A2                  DSP0.MUB311
			// wire CELL7.IMUX_A3                  DSP0.MUA36
			// wire CELL7.IMUX_A4                  DSP0.MUA37
			// wire CELL7.IMUX_A5                  DSP0.MUA39
			// wire CELL7.IMUX_B0                  DSP0.MUB27
			// wire CELL7.IMUX_B1                  DSP0.MUB29
			// wire CELL7.IMUX_B2                  DSP0.MUB37
			// wire CELL7.IMUX_B3                  DSP0.MUB39
			// wire CELL7.IMUX_B4                  DSP0.MUA38
			// wire CELL7.IMUX_B5                  DSP0.MUA311
			// wire CELL7.IMUX_C0                  DSP0.MUB210
			// wire CELL7.IMUX_C2                  DSP0.MUB310
			// wire CELL7.IMUX_C4                  DSP0.MUB36
			// wire CELL7.IMUX_C6                  DSP0.MUB38
			// wire CELL7.IMUX_D0                  DSP0.MUB26
			// wire CELL7.IMUX_D2                  DSP0.MUB28
			// wire CELL7.IMUX_D4                  DSP0.MUA310
			// wire CELL7.IMUX_CLK0                DSP0.SOURCEA2
			// wire CELL7.IMUX_CLK1                DSP0.ADDNSUB3
			// wire CELL7.IMUX_LSR1                DSP0.SIGNEDB2
			// wire CELL7.OUT_F0                   DSP0.MUP324 DSP0.SROB6
			// wire CELL7.OUT_F1                   DSP0.MUP325 DSP0.SROB7
			// wire CELL7.OUT_F2                   DSP0.MUP326 DSP0.SROB8
			// wire CELL7.OUT_F3                   DSP0.MUP327 DSP0.SROB9
			// wire CELL7.OUT_F4                   DSP0.MUP328 DSP0.SROB10
			// wire CELL7.OUT_F5                   DSP0.MUP329 DSP0.SROB11
			// wire CELL7.OUT_F6                   DSP0.MUP210
			// wire CELL7.OUT_F7                   DSP0.MUP211
			// wire CELL7.OUT_Q0                   DSP0.MUP36 DSP0.SROA6
			// wire CELL7.OUT_Q1                   DSP0.MUP37 DSP0.SROA7
			// wire CELL7.OUT_Q2                   DSP0.MUP38 DSP0.SROA8
			// wire CELL7.OUT_Q3                   DSP0.MUP39 DSP0.SROA9
			// wire CELL7.OUT_Q4                   DSP0.MUP310 DSP0.SROA10
			// wire CELL7.OUT_Q5                   DSP0.MUP311 DSP0.SROA11
			// wire CELL7.OUT_Q6                   DSP0.MUP212
			// wire CELL7.OUT_Q7                   DSP0.MUP213
			// wire CELL8.IMUX_A0                  DSP0.MUB217
			// wire CELL8.IMUX_A2                  DSP0.MUB317
			// wire CELL8.IMUX_A3                  DSP0.MUA312
			// wire CELL8.IMUX_A4                  DSP0.MUA313
			// wire CELL8.IMUX_A5                  DSP0.MUA315
			// wire CELL8.IMUX_B0                  DSP0.MUB213
			// wire CELL8.IMUX_B1                  DSP0.MUB215
			// wire CELL8.IMUX_B2                  DSP0.MUB313
			// wire CELL8.IMUX_B3                  DSP0.MUB315
			// wire CELL8.IMUX_B4                  DSP0.MUA314
			// wire CELL8.IMUX_B5                  DSP0.MUA317
			// wire CELL8.IMUX_C0                  DSP0.MUB216
			// wire CELL8.IMUX_C2                  DSP0.MUB316
			// wire CELL8.IMUX_C4                  DSP0.MUB312
			// wire CELL8.IMUX_C6                  DSP0.MUB314
			// wire CELL8.IMUX_D0                  DSP0.MUB212
			// wire CELL8.IMUX_D2                  DSP0.MUB214
			// wire CELL8.IMUX_D4                  DSP0.MUA316
			// wire CELL8.IMUX_CLK0                DSP0.SOURCEB3
			// wire CELL8.IMUX_CLK1                DSP0.SOURCEA3
			// wire CELL8.IMUX_LSR0                DSP0.SIGNEDA3
			// wire CELL8.IMUX_LSR1                DSP0.SIGNEDB3
			// wire CELL8.OUT_F0                   DSP0.MUP330 DSP0.SROB12
			// wire CELL8.OUT_F1                   DSP0.MUP331 DSP0.SROB13
			// wire CELL8.OUT_F2                   DSP0.MUP332 DSP0.SROB14
			// wire CELL8.OUT_F3                   DSP0.MUP333 DSP0.SROB15
			// wire CELL8.OUT_F4                   DSP0.MUP334 DSP0.SROB16
			// wire CELL8.OUT_F5                   DSP0.MUP335 DSP0.SROB17
			// wire CELL8.OUT_F6                   DSP0.MUP214
			// wire CELL8.OUT_F7                   DSP0.MUP215
			// wire CELL8.OUT_Q0                   DSP0.MUP312 DSP0.SROA12
			// wire CELL8.OUT_Q1                   DSP0.MUP313 DSP0.SROA13
			// wire CELL8.OUT_Q2                   DSP0.MUP314 DSP0.SROA14
			// wire CELL8.OUT_Q3                   DSP0.MUP315 DSP0.SROA15
			// wire CELL8.OUT_Q4                   DSP0.MUP316 DSP0.SROA16
			// wire CELL8.OUT_Q5                   DSP0.MUP317 DSP0.SROA17
			// wire CELL8.OUT_Q6                   DSP0.MUP216
			// wire CELL8.OUT_Q7                   DSP0.MUP217
		}

		tile_class CONFIG {
			cell CELL0;

			bel JTAG {
				output JCE1 = OUT_Q1;
				output JCE2 = OUT_Q2;
				output JRSTN = OUT_Q0;
				output JRTI1 = OUT_F1;
				output JRTI2 = OUT_F2;
				output JSHIFT = OUT_F4;
				output JTCK = OUT_F0;
				output JTDI = OUT_F3;
				input JTDO1 = IMUX_A0;
				input JTDO2 = IMUX_B0;
				output JUPDATE = OUT_F5;
			}

			bel SED {
				output SEDCLKOUT = OUT_Q5;
				output SEDDONE = OUT_Q3;
				input SEDENABLE = IMUX_CE2;
				output SEDERR = OUT_Q4;
				input SEDFRCERR = IMUX_CLK0;
				output SEDINPROG = OUT_Q6;
				input SEDSTART = IMUX_CE0;
			}

			// wire IMUX_A0                        JTAG.JTDO1
			// wire IMUX_B0                        JTAG.JTDO2
			// wire IMUX_CLK0                      SED.SEDFRCERR
			// wire IMUX_CE0                       SED.SEDSTART
			// wire IMUX_CE2                       SED.SEDENABLE
			// wire OUT_F0                         JTAG.JTCK
			// wire OUT_F1                         JTAG.JRTI1
			// wire OUT_F2                         JTAG.JRTI2
			// wire OUT_F3                         JTAG.JTDI
			// wire OUT_F4                         JTAG.JSHIFT
			// wire OUT_F5                         JTAG.JUPDATE
			// wire OUT_Q0                         JTAG.JRSTN
			// wire OUT_Q1                         JTAG.JCE1
			// wire OUT_Q2                         JTAG.JCE2
			// wire OUT_Q3                         SED.SEDDONE
			// wire OUT_Q4                         SED.SEDERR
			// wire OUT_Q5                         SED.SEDCLKOUT
			// wire OUT_Q6                         SED.SEDINPROG
		}

		tile_class OSC {
			cell CELL0;

			bel OSC {
				output CFGCLK = OUT_F6;
			}

			// wire OUT_F6                         OSC.CFGCLK
		}

		tile_class DQS_W {
			cell CELL0;

			bel DQS0 {
				input CLK = IMUX_CLK0;
				output DATAVALID = OUT_Q4;
				output DDRCLKPOL = OUT_F7;
				output PRMBDET = OUT_F6;
				input READ = IMUX_B2;
			}

			// wire IMUX_B2                        DQS0.READ
			// wire IMUX_CLK0                      DQS0.CLK
			// wire OUT_F6                         DQS0.PRMBDET
			// wire OUT_F7                         DQS0.DDRCLKPOL
			// wire OUT_Q4                         DQS0.DATAVALID
		}

		tile_class DQS_E {
			cell CELL0;

			bel DQS0 {
				input CLK = IMUX_CLK0;
				output DATAVALID = OUT_Q4;
				output DDRCLKPOL = OUT_F7;
				output PRMBDET = OUT_F6;
				input READ = IMUX_B2;
			}

			// wire IMUX_B2                        DQS0.READ
			// wire IMUX_CLK0                      DQS0.CLK
			// wire OUT_F6                         DQS0.PRMBDET
			// wire OUT_F7                         DQS0.DDRCLKPOL
			// wire OUT_Q4                         DQS0.DATAVALID
		}

		tile_class DQS_S {
			cell CELL0;

			bel DQS0 {
				input CLK = IMUX_CLK0;
				output DATAVALID = OUT_Q4;
				output DDRCLKPOL = OUT_F7;
				output PRMBDET = OUT_F6;
				input READ = IMUX_B2;
			}

			// wire IMUX_B2                        DQS0.READ
			// wire IMUX_CLK0                      DQS0.CLK
			// wire OUT_F6                         DQS0.PRMBDET
			// wire OUT_F7                         DQS0.DDRCLKPOL
			// wire OUT_Q4                         DQS0.DATAVALID
		}

		tile_class DQS_N {
			cell CELL0;

			bel DQS0 {
				input CLK = IMUX_CLK0;
				output DATAVALID = OUT_Q4;
				output DDRCLKPOL = OUT_F7;
				output PRMBDET = OUT_F6;
				input READ = IMUX_B2;
			}

			// wire IMUX_B2                        DQS0.READ
			// wire IMUX_CLK0                      DQS0.CLK
			// wire OUT_F6                         DQS0.PRMBDET
			// wire OUT_F7                         DQS0.DDRCLKPOL
			// wire OUT_Q4                         DQS0.DATAVALID
		}

		tile_class CLK_W {
			cell CELL0;

			bel DQSDLL {
				input CLK = IMUX_CLK0;
				output LOCK = OUT_F4;
				input RST = IMUX_B0;
				input UDDCNTL = IMUX_A0;
			}

			bel CLKDIV0 {
				output CDIV1 = OUT_F0;
				output CDIV2 = OUT_F2;
				output CDIV4 = OUT_F1;
				output CDIV8 = OUT_F3;
				input RELEASE = IMUX_CE0;
				input RST = IMUX_LSR0;
			}

			// wire IMUX_A0                        DQSDLL.UDDCNTL
			// wire IMUX_B0                        DQSDLL.RST
			// wire IMUX_CLK0                      DQSDLL.CLK
			// wire IMUX_LSR0                      CLKDIV0.RST
			// wire IMUX_CE0                       CLKDIV0.RELEASE
			// wire OUT_F0                         CLKDIV0.CDIV1
			// wire OUT_F1                         CLKDIV0.CDIV4
			// wire OUT_F2                         CLKDIV0.CDIV2
			// wire OUT_F3                         CLKDIV0.CDIV8
			// wire OUT_F4                         DQSDLL.LOCK
		}

		tile_class CLK_E {
			cell CELL0;
			cell CELL1;

			bel DQSDLL {
				input CLK = CELL0.IMUX_CLK0;
				output LOCK = CELL0.OUT_F4;
				input RST = CELL0.IMUX_B0;
				input UDDCNTL = CELL0.IMUX_A0;
			}

			bel CLKDIV0 {
				output CDIV1 = CELL0.OUT_F0;
				output CDIV2 = CELL0.OUT_F2;
				output CDIV4 = CELL0.OUT_F1;
				output CDIV8 = CELL0.OUT_F3;
				input RELEASE = CELL0.IMUX_CE0;
				input RST = CELL0.IMUX_LSR0;
			}

			bel START {
				input STARTCLK = CELL0.IMUX_CLK1;
			}

			bel GSR {
				input CLK = CELL1.IMUX_CLK1;
				input GSR = CELL0.IMUX_D0;
			}

			bel SSPI {
				input CLK = CELL0.IMUX_C2;
				input CS = CELL0.IMUX_D2;
				input SI = CELL0.IMUX_B1;
				output SO = CELL0.OUT_Q1;
			}

			bel WAKEUP {
				input USRGOE = CELL0.IMUX_C0;
			}

			bel STF {
				input STOREN = CELL0.IMUX_A1;
				output UFMBUSYN = CELL0.OUT_F5;
				output UFMFAIL = CELL0.OUT_Q0;
			}

			// wire CELL0.IMUX_A0                  DQSDLL.UDDCNTL
			// wire CELL0.IMUX_A1                  STF.STOREN
			// wire CELL0.IMUX_B0                  DQSDLL.RST
			// wire CELL0.IMUX_B1                  SSPI.SI
			// wire CELL0.IMUX_C0                  WAKEUP.USRGOE
			// wire CELL0.IMUX_C2                  SSPI.CLK
			// wire CELL0.IMUX_D0                  GSR.GSR
			// wire CELL0.IMUX_D2                  SSPI.CS
			// wire CELL0.IMUX_CLK0                DQSDLL.CLK
			// wire CELL0.IMUX_CLK1                START.STARTCLK
			// wire CELL0.IMUX_LSR0                CLKDIV0.RST
			// wire CELL0.IMUX_CE0                 CLKDIV0.RELEASE
			// wire CELL0.OUT_F0                   CLKDIV0.CDIV1
			// wire CELL0.OUT_F1                   CLKDIV0.CDIV4
			// wire CELL0.OUT_F2                   CLKDIV0.CDIV2
			// wire CELL0.OUT_F3                   CLKDIV0.CDIV8
			// wire CELL0.OUT_F4                   DQSDLL.LOCK
			// wire CELL0.OUT_F5                   STF.UFMBUSYN
			// wire CELL0.OUT_Q0                   STF.UFMFAIL
			// wire CELL0.OUT_Q1                   SSPI.SO
			// wire CELL1.IMUX_CLK1                GSR.CLK
		}

		tile_class PLL_S {
			cell CELL0;
			cell CELL1;

			bel PLL0 {
				input CLKFB0 = CELL0.IMUX_CLK1;
				input CLKI0 = CELL0.IMUX_B0;
				input CLKI1 = CELL0.IMUX_A0;
				input CLKI2 = CELL0.IMUX_CLK0;
				output CLKOK = CELL0.OUT_F2;
				output CLKOK2 = CELL1.OUT_Q5;
				output CLKOP = CELL0.OUT_F5;
				output CLKOS = CELL0.OUT_F6;
				input CNTRST = CELL0.IMUX_LSR0;
				input DFPAI0 = CELL0.IMUX_A1;
				input DFPAI1 = CELL0.IMUX_C1;
				input DFPAI2 = CELL0.IMUX_A2;
				input DFPAI3 = CELL0.IMUX_C2;
				output DFPAO0 = CELL0.OUT_F4;
				output DFPAO1 = CELL0.OUT_Q5;
				output DFPAO2 = CELL1.OUT_F6;
				output DFPAO3 = CELL0.OUT_F7;
				output DNLOCK = CELL0.OUT_Q3;
				input DPAMODE = CELL0.IMUX_A3;
				input DRPAI0 = CELL0.IMUX_B1;
				input DRPAI1 = CELL0.IMUX_D1;
				input DRPAI2 = CELL0.IMUX_B2;
				input DRPAI3 = CELL0.IMUX_D2;
				output DRPAO0 = CELL0.OUT_F0;
				output DRPAO1 = CELL0.OUT_F1;
				output DRPAO2 = CELL0.OUT_Q4;
				output DRPAO3 = CELL0.OUT_F3;
				output LOCK = CELL0.OUT_Q0;
				input PWD = CELL0.IMUX_A4;
				input RESETK = CELL0.IMUX_CE0;
				input RESETM = CELL0.IMUX_LSR1;
				input TCLKI = CELL0.IMUX_B4;
				output TESTOUT = CELL0.OUT_Q1;
				output UPLOCK = CELL0.OUT_Q2;
			}

			// wire CELL0.IMUX_A0                  PLL0.CLKI1
			// wire CELL0.IMUX_A1                  PLL0.DFPAI0
			// wire CELL0.IMUX_A2                  PLL0.DFPAI2
			// wire CELL0.IMUX_A3                  PLL0.DPAMODE
			// wire CELL0.IMUX_A4                  PLL0.PWD
			// wire CELL0.IMUX_B0                  PLL0.CLKI0
			// wire CELL0.IMUX_B1                  PLL0.DRPAI0
			// wire CELL0.IMUX_B2                  PLL0.DRPAI2
			// wire CELL0.IMUX_B4                  PLL0.TCLKI
			// wire CELL0.IMUX_C1                  PLL0.DFPAI1
			// wire CELL0.IMUX_C2                  PLL0.DFPAI3
			// wire CELL0.IMUX_D1                  PLL0.DRPAI1
			// wire CELL0.IMUX_D2                  PLL0.DRPAI3
			// wire CELL0.IMUX_CLK0                PLL0.CLKI2
			// wire CELL0.IMUX_CLK1                PLL0.CLKFB0
			// wire CELL0.IMUX_LSR0                PLL0.CNTRST
			// wire CELL0.IMUX_LSR1                PLL0.RESETM
			// wire CELL0.IMUX_CE0                 PLL0.RESETK
			// wire CELL0.OUT_F0                   PLL0.DRPAO0
			// wire CELL0.OUT_F1                   PLL0.DRPAO1
			// wire CELL0.OUT_F2                   PLL0.CLKOK
			// wire CELL0.OUT_F3                   PLL0.DRPAO3
			// wire CELL0.OUT_F4                   PLL0.DFPAO0
			// wire CELL0.OUT_F5                   PLL0.CLKOP
			// wire CELL0.OUT_F6                   PLL0.CLKOS
			// wire CELL0.OUT_F7                   PLL0.DFPAO3
			// wire CELL0.OUT_Q0                   PLL0.LOCK
			// wire CELL0.OUT_Q1                   PLL0.TESTOUT
			// wire CELL0.OUT_Q2                   PLL0.UPLOCK
			// wire CELL0.OUT_Q3                   PLL0.DNLOCK
			// wire CELL0.OUT_Q4                   PLL0.DRPAO2
			// wire CELL0.OUT_Q5                   PLL0.DFPAO1
			// wire CELL1.OUT_F6                   PLL0.DFPAO2
			// wire CELL1.OUT_Q5                   PLL0.CLKOK2
		}

		tile_class PLL_N {
			cell CELL0;
			cell CELL1;

			bel PLL0 {
				input CLKFB0 = CELL0.IMUX_CLK1;
				input CLKI0 = CELL0.IMUX_B0;
				input CLKI1 = CELL0.IMUX_A0;
				input CLKI2 = CELL0.IMUX_CLK0;
				output CLKOK = CELL0.OUT_F2;
				output CLKOK2 = CELL1.OUT_Q5;
				output CLKOP = CELL0.OUT_F5;
				output CLKOS = CELL0.OUT_F6;
				input CNTRST = CELL0.IMUX_LSR0;
				input DFPAI0 = CELL0.IMUX_A1;
				input DFPAI1 = CELL0.IMUX_C1;
				input DFPAI2 = CELL0.IMUX_A2;
				input DFPAI3 = CELL0.IMUX_C2;
				output DFPAO0 = CELL0.OUT_F4;
				output DFPAO1 = CELL0.OUT_Q5;
				output DFPAO2 = CELL1.OUT_F6;
				output DFPAO3 = CELL0.OUT_F7;
				output DNLOCK = CELL0.OUT_Q3;
				input DPAMODE = CELL0.IMUX_A3;
				input DRPAI0 = CELL0.IMUX_B1;
				input DRPAI1 = CELL0.IMUX_D1;
				input DRPAI2 = CELL0.IMUX_B2;
				input DRPAI3 = CELL0.IMUX_D2;
				output DRPAO0 = CELL0.OUT_F0;
				output DRPAO1 = CELL0.OUT_F1;
				output DRPAO2 = CELL0.OUT_Q4;
				output DRPAO3 = CELL0.OUT_F3;
				output LOCK = CELL0.OUT_Q0;
				input PWD = CELL0.IMUX_A4;
				input RESETK = CELL0.IMUX_CE0;
				input RESETM = CELL0.IMUX_LSR1;
				input TCLKI = CELL0.IMUX_B4;
				output TESTOUT = CELL0.OUT_Q1;
				output UPLOCK = CELL0.OUT_Q2;
			}

			// wire CELL0.IMUX_A0                  PLL0.CLKI1
			// wire CELL0.IMUX_A1                  PLL0.DFPAI0
			// wire CELL0.IMUX_A2                  PLL0.DFPAI2
			// wire CELL0.IMUX_A3                  PLL0.DPAMODE
			// wire CELL0.IMUX_A4                  PLL0.PWD
			// wire CELL0.IMUX_B0                  PLL0.CLKI0
			// wire CELL0.IMUX_B1                  PLL0.DRPAI0
			// wire CELL0.IMUX_B2                  PLL0.DRPAI2
			// wire CELL0.IMUX_B4                  PLL0.TCLKI
			// wire CELL0.IMUX_C1                  PLL0.DFPAI1
			// wire CELL0.IMUX_C2                  PLL0.DFPAI3
			// wire CELL0.IMUX_D1                  PLL0.DRPAI1
			// wire CELL0.IMUX_D2                  PLL0.DRPAI3
			// wire CELL0.IMUX_CLK0                PLL0.CLKI2
			// wire CELL0.IMUX_CLK1                PLL0.CLKFB0
			// wire CELL0.IMUX_LSR0                PLL0.CNTRST
			// wire CELL0.IMUX_LSR1                PLL0.RESETM
			// wire CELL0.IMUX_CE0                 PLL0.RESETK
			// wire CELL0.OUT_F0                   PLL0.DRPAO0
			// wire CELL0.OUT_F1                   PLL0.DRPAO1
			// wire CELL0.OUT_F2                   PLL0.CLKOK
			// wire CELL0.OUT_F3                   PLL0.DRPAO3
			// wire CELL0.OUT_F4                   PLL0.DFPAO0
			// wire CELL0.OUT_F5                   PLL0.CLKOP
			// wire CELL0.OUT_F6                   PLL0.CLKOS
			// wire CELL0.OUT_F7                   PLL0.DFPAO3
			// wire CELL0.OUT_Q0                   PLL0.LOCK
			// wire CELL0.OUT_Q1                   PLL0.TESTOUT
			// wire CELL0.OUT_Q2                   PLL0.UPLOCK
			// wire CELL0.OUT_Q3                   PLL0.DNLOCK
			// wire CELL0.OUT_Q4                   PLL0.DRPAO2
			// wire CELL0.OUT_Q5                   PLL0.DFPAO1
			// wire CELL1.OUT_F6                   PLL0.DFPAO2
			// wire CELL1.OUT_Q5                   PLL0.CLKOK2
		}
	}

	tile_slot BC {
		bel_slot BCPG: legacy;
		bel_slot BCINRD: legacy;
		bel_slot BCLVDSO: legacy;
		bel_slot BCSLEWRATE: legacy;
		bel_slot BCPUSL: legacy;
		bel_slot BREFTEST: legacy;
	}

	tile_slot CLK {
		bel_slot PCSCLKDIV0: legacy;
		bel_slot PCSCLKDIV1: legacy;
		bel_slot PCSCLKDIV2: legacy;
		bel_slot PCSCLKDIV3: legacy;
		bel_slot DCC_SW0: legacy;
		bel_slot DCC_SW1: legacy;
		bel_slot DCC_SW2: legacy;
		bel_slot DCC_SW3: legacy;
		bel_slot DCC_SW4: legacy;
		bel_slot DCC_SW5: legacy;
		bel_slot DCC_SE0: legacy;
		bel_slot DCC_SE1: legacy;
		bel_slot DCC_SE2: legacy;
		bel_slot DCC_SE3: legacy;
		bel_slot DCC_SE4: legacy;
		bel_slot DCC_SE5: legacy;
		bel_slot DCC_NW0: legacy;
		bel_slot DCC_NW1: legacy;
		bel_slot DCC_NW2: legacy;
		bel_slot DCC_NW3: legacy;
		bel_slot DCC_NW4: legacy;
		bel_slot DCC_NW5: legacy;
		bel_slot DCC_NE0: legacy;
		bel_slot DCC_NE1: legacy;
		bel_slot DCC_NE2: legacy;
		bel_slot DCC_NE3: legacy;
		bel_slot DCC_NE4: legacy;
		bel_slot DCC_NE5: legacy;
		bel_slot DCS_SW0: legacy;
		bel_slot DCS_SW1: legacy;
		bel_slot DCS_SE0: legacy;
		bel_slot DCS_SE1: legacy;
		bel_slot DCS_NW0: legacy;
		bel_slot DCS_NW1: legacy;
		bel_slot DCS_NE0: legacy;
		bel_slot DCS_NE1: legacy;
		bel_slot DCC0: legacy;
		bel_slot DCC1: legacy;
		bel_slot DCC2: legacy;
		bel_slot DCC3: legacy;
		bel_slot DCC4: legacy;
		bel_slot DCC5: legacy;
		bel_slot DCC6: legacy;
		bel_slot DCC7: legacy;
		bel_slot DCC8: legacy;
		bel_slot DCC9: legacy;
		bel_slot DCC10: legacy;
		bel_slot DCC11: legacy;
		bel_slot DCC12: legacy;
		bel_slot DCC13: legacy;
		bel_slot DCC14: legacy;
		bel_slot DCC15: legacy;
		bel_slot DCM0: legacy;
		bel_slot DCM1: legacy;
		bel_slot DCS0: legacy;
		bel_slot DCS1: legacy;
		bel_slot ECLKBRIDGECS0: legacy;
		bel_slot ECLKBRIDGECS1: legacy;
		bel_slot BRGECLKSYNC0: legacy;
		bel_slot BRGECLKSYNC1: legacy;
		bel_slot CLKFBBUF0: legacy;
		bel_slot CLKFBBUF1: legacy;
		bel_slot CLK_ROOT: legacy;
		bel_slot CLK_EDGE: legacy;
		bel_slot CLKTEST: legacy;
		bel_slot ECLK_ROOT: legacy;
		bel_slot ECLKSYNC0: legacy;
		bel_slot ECLKSYNC1: legacy;
		bel_slot ECLKSYNC2: legacy;
		bel_slot ECLKSYNC3: legacy;
		bel_slot ECLKSYNC4: legacy;
		bel_slot ECLKSYNC5: legacy;
		bel_slot ECLKSYNC6: legacy;
		bel_slot ECLKSYNC7: legacy;
		bel_slot ECLKSYNC8: legacy;
		bel_slot ECLKSYNC9: legacy;
		bel_slot ECLKSYNC10: legacy;
		bel_slot ECLKSYNC11: legacy;
		bel_slot ECLKSYNC12: legacy;
		bel_slot ECLKSYNC13: legacy;
		bel_slot ECLKSYNC14: legacy;
		bel_slot ECLKSYNC15: legacy;
		bel_slot CLKTEST_ECLK: legacy;

		tile_class CLK_ROOT_2PLL {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;
			cell CELL14;
			cell CELL15;
			cell CELL16;
			cell CELL17;
			cell CELL18;
			cell CELL19;
			cell CELL20;
			cell CELL21;
			cell CELL22;
			cell CELL23;
			cell CELL24;
			cell CELL25;
			cell CELL26;
			cell CELL27;
			cell CELL28;
			cell CELL29;

			bel DCS_SW0 {
				input OUT = CELL0.PCLK6;
			}

			bel DCS_SW1 {
				input OUT = CELL0.PCLK7;
			}

			bel DCS_SE0 {
				input OUT = CELL1.PCLK6;
			}

			bel DCS_SE1 {
				input OUT = CELL1.PCLK7;
			}

			bel DCS_NW0 {
				input OUT = CELL2.PCLK6;
			}

			bel DCS_NW1 {
				input OUT = CELL2.PCLK7;
			}

			bel DCS_NE0 {
				input OUT = CELL3.PCLK6;
			}

			bel DCS_NE1 {
				input OUT = CELL3.PCLK7;
			}

			bel CLK_ROOT {
				input PCLK0_NE = CELL3.PCLK0;
				input PCLK0_NW = CELL2.PCLK0;
				input PCLK0_SE = CELL1.PCLK0;
				input PCLK0_SW = CELL0.PCLK0;
				input PCLK1_NE = CELL3.PCLK1;
				input PCLK1_NW = CELL2.PCLK1;
				input PCLK1_SE = CELL1.PCLK1;
				input PCLK1_SW = CELL0.PCLK1;
				input PCLK2_NE = CELL3.PCLK2;
				input PCLK2_NW = CELL2.PCLK2;
				input PCLK2_SE = CELL1.PCLK2;
				input PCLK2_SW = CELL0.PCLK2;
				input PCLK3_NE = CELL3.PCLK3;
				input PCLK3_NW = CELL2.PCLK3;
				input PCLK3_SE = CELL1.PCLK3;
				input PCLK3_SW = CELL0.PCLK3;
				input PCLK4_NE = CELL3.PCLK4;
				input PCLK4_NW = CELL2.PCLK4;
				input PCLK4_SE = CELL1.PCLK4;
				input PCLK4_SW = CELL0.PCLK4;
				input PCLK5_NE = CELL3.PCLK5;
				input PCLK5_NW = CELL2.PCLK5;
				input PCLK5_SE = CELL1.PCLK5;
				input PCLK5_SW = CELL0.PCLK5;
				input PCLK_IN_E0 = CELL6.IMUX_C3;
				input PCLK_IN_E1 = CELL7.IMUX_C3;
				input PCLK_IN_E2 = CELL8.IMUX_C3;
				input PCLK_IN_E3 = CELL9.IMUX_C3;
				input PCLK_IN_N0 = CELL12.IMUX_C3;
				input PCLK_IN_N1 = CELL13.IMUX_C3;
				input PCLK_IN_S0 = CELL10.IMUX_C3;
				input PCLK_IN_S1 = CELL11.IMUX_C3;
				input PCLK_IN_W0 = CELL4.IMUX_C3;
				input PCLK_IN_W1 = CELL5.IMUX_C3;
				input SCLK_IN_E0 = CELL18.IMUX_C3;
				input SCLK_IN_E1 = CELL19.IMUX_C3;
				input SCLK_IN_E2 = CELL20.IMUX_C3;
				input SCLK_IN_E3 = CELL21.IMUX_C3;
				input SCLK_IN_N0 = CELL26.IMUX_C3;
				input SCLK_IN_N1 = CELL27.IMUX_C3;
				input SCLK_IN_N2 = CELL28.IMUX_C3;
				input SCLK_IN_N3 = CELL29.IMUX_C3;
				input SCLK_IN_S0 = CELL22.IMUX_C3;
				input SCLK_IN_S1 = CELL23.IMUX_C3;
				input SCLK_IN_S2 = CELL24.IMUX_C3;
				input SCLK_IN_S3 = CELL25.IMUX_C3;
				input SCLK_IN_W0 = CELL14.IMUX_C3;
				input SCLK_IN_W1 = CELL15.IMUX_C3;
				input SCLK_IN_W2 = CELL16.IMUX_C3;
				input SCLK_IN_W3 = CELL17.IMUX_C3;
			}

			// wire CELL0.PCLK0                    CLK_ROOT.PCLK0_SW
			// wire CELL0.PCLK1                    CLK_ROOT.PCLK1_SW
			// wire CELL0.PCLK2                    CLK_ROOT.PCLK2_SW
			// wire CELL0.PCLK3                    CLK_ROOT.PCLK3_SW
			// wire CELL0.PCLK4                    CLK_ROOT.PCLK4_SW
			// wire CELL0.PCLK5                    CLK_ROOT.PCLK5_SW
			// wire CELL0.PCLK6                    DCS_SW0.OUT
			// wire CELL0.PCLK7                    DCS_SW1.OUT
			// wire CELL1.PCLK0                    CLK_ROOT.PCLK0_SE
			// wire CELL1.PCLK1                    CLK_ROOT.PCLK1_SE
			// wire CELL1.PCLK2                    CLK_ROOT.PCLK2_SE
			// wire CELL1.PCLK3                    CLK_ROOT.PCLK3_SE
			// wire CELL1.PCLK4                    CLK_ROOT.PCLK4_SE
			// wire CELL1.PCLK5                    CLK_ROOT.PCLK5_SE
			// wire CELL1.PCLK6                    DCS_SE0.OUT
			// wire CELL1.PCLK7                    DCS_SE1.OUT
			// wire CELL2.PCLK0                    CLK_ROOT.PCLK0_NW
			// wire CELL2.PCLK1                    CLK_ROOT.PCLK1_NW
			// wire CELL2.PCLK2                    CLK_ROOT.PCLK2_NW
			// wire CELL2.PCLK3                    CLK_ROOT.PCLK3_NW
			// wire CELL2.PCLK4                    CLK_ROOT.PCLK4_NW
			// wire CELL2.PCLK5                    CLK_ROOT.PCLK5_NW
			// wire CELL2.PCLK6                    DCS_NW0.OUT
			// wire CELL2.PCLK7                    DCS_NW1.OUT
			// wire CELL3.PCLK0                    CLK_ROOT.PCLK0_NE
			// wire CELL3.PCLK1                    CLK_ROOT.PCLK1_NE
			// wire CELL3.PCLK2                    CLK_ROOT.PCLK2_NE
			// wire CELL3.PCLK3                    CLK_ROOT.PCLK3_NE
			// wire CELL3.PCLK4                    CLK_ROOT.PCLK4_NE
			// wire CELL3.PCLK5                    CLK_ROOT.PCLK5_NE
			// wire CELL3.PCLK6                    DCS_NE0.OUT
			// wire CELL3.PCLK7                    DCS_NE1.OUT
			// wire CELL4.IMUX_C3                  CLK_ROOT.PCLK_IN_W0
			// wire CELL5.IMUX_C3                  CLK_ROOT.PCLK_IN_W1
			// wire CELL6.IMUX_C3                  CLK_ROOT.PCLK_IN_E0
			// wire CELL7.IMUX_C3                  CLK_ROOT.PCLK_IN_E1
			// wire CELL8.IMUX_C3                  CLK_ROOT.PCLK_IN_E2
			// wire CELL9.IMUX_C3                  CLK_ROOT.PCLK_IN_E3
			// wire CELL10.IMUX_C3                 CLK_ROOT.PCLK_IN_S0
			// wire CELL11.IMUX_C3                 CLK_ROOT.PCLK_IN_S1
			// wire CELL12.IMUX_C3                 CLK_ROOT.PCLK_IN_N0
			// wire CELL13.IMUX_C3                 CLK_ROOT.PCLK_IN_N1
			// wire CELL14.IMUX_C3                 CLK_ROOT.SCLK_IN_W0
			// wire CELL15.IMUX_C3                 CLK_ROOT.SCLK_IN_W1
			// wire CELL16.IMUX_C3                 CLK_ROOT.SCLK_IN_W2
			// wire CELL17.IMUX_C3                 CLK_ROOT.SCLK_IN_W3
			// wire CELL18.IMUX_C3                 CLK_ROOT.SCLK_IN_E0
			// wire CELL19.IMUX_C3                 CLK_ROOT.SCLK_IN_E1
			// wire CELL20.IMUX_C3                 CLK_ROOT.SCLK_IN_E2
			// wire CELL21.IMUX_C3                 CLK_ROOT.SCLK_IN_E3
			// wire CELL22.IMUX_C3                 CLK_ROOT.SCLK_IN_S0
			// wire CELL23.IMUX_C3                 CLK_ROOT.SCLK_IN_S1
			// wire CELL24.IMUX_C3                 CLK_ROOT.SCLK_IN_S2
			// wire CELL25.IMUX_C3                 CLK_ROOT.SCLK_IN_S3
			// wire CELL26.IMUX_C3                 CLK_ROOT.SCLK_IN_N0
			// wire CELL27.IMUX_C3                 CLK_ROOT.SCLK_IN_N1
			// wire CELL28.IMUX_C3                 CLK_ROOT.SCLK_IN_N2
			// wire CELL29.IMUX_C3                 CLK_ROOT.SCLK_IN_N3
		}

		tile_class CLK_ROOT_4PLL {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;
			cell CELL14;
			cell CELL15;
			cell CELL16;
			cell CELL17;
			cell CELL18;
			cell CELL19;
			cell CELL20;
			cell CELL21;
			cell CELL22;
			cell CELL23;
			cell CELL24;
			cell CELL25;
			cell CELL26;
			cell CELL27;
			cell CELL28;
			cell CELL29;

			bel DCS_SW0 {
				input OUT = CELL0.PCLK6;
			}

			bel DCS_SW1 {
				input OUT = CELL0.PCLK7;
			}

			bel DCS_SE0 {
				input OUT = CELL1.PCLK6;
			}

			bel DCS_SE1 {
				input OUT = CELL1.PCLK7;
			}

			bel DCS_NW0 {
				input OUT = CELL2.PCLK6;
			}

			bel DCS_NW1 {
				input OUT = CELL2.PCLK7;
			}

			bel DCS_NE0 {
				input OUT = CELL3.PCLK6;
			}

			bel DCS_NE1 {
				input OUT = CELL3.PCLK7;
			}

			bel CLK_ROOT {
				input PCLK0_NE = CELL3.PCLK0;
				input PCLK0_NW = CELL2.PCLK0;
				input PCLK0_SE = CELL1.PCLK0;
				input PCLK0_SW = CELL0.PCLK0;
				input PCLK1_NE = CELL3.PCLK1;
				input PCLK1_NW = CELL2.PCLK1;
				input PCLK1_SE = CELL1.PCLK1;
				input PCLK1_SW = CELL0.PCLK1;
				input PCLK2_NE = CELL3.PCLK2;
				input PCLK2_NW = CELL2.PCLK2;
				input PCLK2_SE = CELL1.PCLK2;
				input PCLK2_SW = CELL0.PCLK2;
				input PCLK3_NE = CELL3.PCLK3;
				input PCLK3_NW = CELL2.PCLK3;
				input PCLK3_SE = CELL1.PCLK3;
				input PCLK3_SW = CELL0.PCLK3;
				input PCLK4_NE = CELL3.PCLK4;
				input PCLK4_NW = CELL2.PCLK4;
				input PCLK4_SE = CELL1.PCLK4;
				input PCLK4_SW = CELL0.PCLK4;
				input PCLK5_NE = CELL3.PCLK5;
				input PCLK5_NW = CELL2.PCLK5;
				input PCLK5_SE = CELL1.PCLK5;
				input PCLK5_SW = CELL0.PCLK5;
				input PCLK_IN_E0 = CELL6.IMUX_C3;
				input PCLK_IN_E1 = CELL7.IMUX_C3;
				input PCLK_IN_E2 = CELL8.IMUX_C3;
				input PCLK_IN_E3 = CELL9.IMUX_C3;
				input PCLK_IN_N0 = CELL12.IMUX_C3;
				input PCLK_IN_N1 = CELL13.IMUX_C3;
				input PCLK_IN_S0 = CELL10.IMUX_C3;
				input PCLK_IN_S1 = CELL11.IMUX_C3;
				input PCLK_IN_W0 = CELL4.IMUX_C3;
				input PCLK_IN_W1 = CELL5.IMUX_C3;
				input SCLK_IN_E0 = CELL18.IMUX_C3;
				input SCLK_IN_E1 = CELL19.IMUX_C3;
				input SCLK_IN_E2 = CELL20.IMUX_C3;
				input SCLK_IN_E3 = CELL21.IMUX_C3;
				input SCLK_IN_N0 = CELL26.IMUX_C3;
				input SCLK_IN_N1 = CELL27.IMUX_C3;
				input SCLK_IN_N2 = CELL28.IMUX_C3;
				input SCLK_IN_N3 = CELL29.IMUX_C3;
				input SCLK_IN_S0 = CELL22.IMUX_C3;
				input SCLK_IN_S1 = CELL23.IMUX_C3;
				input SCLK_IN_S2 = CELL24.IMUX_C3;
				input SCLK_IN_S3 = CELL25.IMUX_C3;
				input SCLK_IN_W0 = CELL14.IMUX_C3;
				input SCLK_IN_W1 = CELL15.IMUX_C3;
				input SCLK_IN_W2 = CELL16.IMUX_C3;
				input SCLK_IN_W3 = CELL17.IMUX_C3;
			}

			// wire CELL0.PCLK0                    CLK_ROOT.PCLK0_SW
			// wire CELL0.PCLK1                    CLK_ROOT.PCLK1_SW
			// wire CELL0.PCLK2                    CLK_ROOT.PCLK2_SW
			// wire CELL0.PCLK3                    CLK_ROOT.PCLK3_SW
			// wire CELL0.PCLK4                    CLK_ROOT.PCLK4_SW
			// wire CELL0.PCLK5                    CLK_ROOT.PCLK5_SW
			// wire CELL0.PCLK6                    DCS_SW0.OUT
			// wire CELL0.PCLK7                    DCS_SW1.OUT
			// wire CELL1.PCLK0                    CLK_ROOT.PCLK0_SE
			// wire CELL1.PCLK1                    CLK_ROOT.PCLK1_SE
			// wire CELL1.PCLK2                    CLK_ROOT.PCLK2_SE
			// wire CELL1.PCLK3                    CLK_ROOT.PCLK3_SE
			// wire CELL1.PCLK4                    CLK_ROOT.PCLK4_SE
			// wire CELL1.PCLK5                    CLK_ROOT.PCLK5_SE
			// wire CELL1.PCLK6                    DCS_SE0.OUT
			// wire CELL1.PCLK7                    DCS_SE1.OUT
			// wire CELL2.PCLK0                    CLK_ROOT.PCLK0_NW
			// wire CELL2.PCLK1                    CLK_ROOT.PCLK1_NW
			// wire CELL2.PCLK2                    CLK_ROOT.PCLK2_NW
			// wire CELL2.PCLK3                    CLK_ROOT.PCLK3_NW
			// wire CELL2.PCLK4                    CLK_ROOT.PCLK4_NW
			// wire CELL2.PCLK5                    CLK_ROOT.PCLK5_NW
			// wire CELL2.PCLK6                    DCS_NW0.OUT
			// wire CELL2.PCLK7                    DCS_NW1.OUT
			// wire CELL3.PCLK0                    CLK_ROOT.PCLK0_NE
			// wire CELL3.PCLK1                    CLK_ROOT.PCLK1_NE
			// wire CELL3.PCLK2                    CLK_ROOT.PCLK2_NE
			// wire CELL3.PCLK3                    CLK_ROOT.PCLK3_NE
			// wire CELL3.PCLK4                    CLK_ROOT.PCLK4_NE
			// wire CELL3.PCLK5                    CLK_ROOT.PCLK5_NE
			// wire CELL3.PCLK6                    DCS_NE0.OUT
			// wire CELL3.PCLK7                    DCS_NE1.OUT
			// wire CELL4.IMUX_C3                  CLK_ROOT.PCLK_IN_W0
			// wire CELL5.IMUX_C3                  CLK_ROOT.PCLK_IN_W1
			// wire CELL6.IMUX_C3                  CLK_ROOT.PCLK_IN_E0
			// wire CELL7.IMUX_C3                  CLK_ROOT.PCLK_IN_E1
			// wire CELL8.IMUX_C3                  CLK_ROOT.PCLK_IN_E2
			// wire CELL9.IMUX_C3                  CLK_ROOT.PCLK_IN_E3
			// wire CELL10.IMUX_C3                 CLK_ROOT.PCLK_IN_S0
			// wire CELL11.IMUX_C3                 CLK_ROOT.PCLK_IN_S1
			// wire CELL12.IMUX_C3                 CLK_ROOT.PCLK_IN_N0
			// wire CELL13.IMUX_C3                 CLK_ROOT.PCLK_IN_N1
			// wire CELL14.IMUX_C3                 CLK_ROOT.SCLK_IN_W0
			// wire CELL15.IMUX_C3                 CLK_ROOT.SCLK_IN_W1
			// wire CELL16.IMUX_C3                 CLK_ROOT.SCLK_IN_W2
			// wire CELL17.IMUX_C3                 CLK_ROOT.SCLK_IN_W3
			// wire CELL18.IMUX_C3                 CLK_ROOT.SCLK_IN_E0
			// wire CELL19.IMUX_C3                 CLK_ROOT.SCLK_IN_E1
			// wire CELL20.IMUX_C3                 CLK_ROOT.SCLK_IN_E2
			// wire CELL21.IMUX_C3                 CLK_ROOT.SCLK_IN_E3
			// wire CELL22.IMUX_C3                 CLK_ROOT.SCLK_IN_S0
			// wire CELL23.IMUX_C3                 CLK_ROOT.SCLK_IN_S1
			// wire CELL24.IMUX_C3                 CLK_ROOT.SCLK_IN_S2
			// wire CELL25.IMUX_C3                 CLK_ROOT.SCLK_IN_S3
			// wire CELL26.IMUX_C3                 CLK_ROOT.SCLK_IN_N0
			// wire CELL27.IMUX_C3                 CLK_ROOT.SCLK_IN_N1
			// wire CELL28.IMUX_C3                 CLK_ROOT.SCLK_IN_N2
			// wire CELL29.IMUX_C3                 CLK_ROOT.SCLK_IN_N3
		}

		tile_class ECLK_ROOT_W {
			cell CELL0;

			bel ECLK_ROOT {
				input ECLK0_IN = IMUX_B2;
				input ECLK1_IN = IMUX_B3;
				output PAD0_OUT = OUT_F6;
				output PAD1_OUT = OUT_F7;
			}

			// wire IMUX_B2                        ECLK_ROOT.ECLK0_IN
			// wire IMUX_B3                        ECLK_ROOT.ECLK1_IN
			// wire OUT_F6                         ECLK_ROOT.PAD0_OUT
			// wire OUT_F7                         ECLK_ROOT.PAD1_OUT
		}

		tile_class ECLK_ROOT_E {
			cell CELL0;

			bel ECLK_ROOT {
				input ECLK0_IN = IMUX_B2;
				input ECLK1_IN = IMUX_B3;
				output PAD0_OUT = OUT_F6;
				output PAD1_OUT = OUT_F7;
			}

			// wire IMUX_B2                        ECLK_ROOT.ECLK0_IN
			// wire IMUX_B3                        ECLK_ROOT.ECLK1_IN
			// wire OUT_F6                         ECLK_ROOT.PAD0_OUT
			// wire OUT_F7                         ECLK_ROOT.PAD1_OUT
		}

		tile_class ECLK_ROOT_S {
			cell CELL0;
			cell CELL1;

			bel ECLK_ROOT {
				input ECLK0_IN = CELL0.IMUX_B2;
				input ECLK1_IN = CELL0.IMUX_B3;
				output PAD0_OUT0 = CELL0.OUT_F6;
				output PAD0_OUT1 = CELL1.OUT_F6;
				output PAD1_OUT0 = CELL0.OUT_F7;
				output PAD1_OUT1 = CELL1.OUT_F7;
			}

			// wire CELL0.IMUX_B2                  ECLK_ROOT.ECLK0_IN
			// wire CELL0.IMUX_B3                  ECLK_ROOT.ECLK1_IN
			// wire CELL0.OUT_F6                   ECLK_ROOT.PAD0_OUT0
			// wire CELL0.OUT_F7                   ECLK_ROOT.PAD1_OUT0
			// wire CELL1.OUT_F6                   ECLK_ROOT.PAD0_OUT1
			// wire CELL1.OUT_F7                   ECLK_ROOT.PAD1_OUT1
		}

		tile_class ECLK_ROOT_N {
			cell CELL0;
			cell CELL1;

			bel ECLK_ROOT {
				input ECLK0_IN = CELL0.IMUX_B2;
				input ECLK1_IN = CELL0.IMUX_B3;
				output PAD0_OUT0 = CELL0.OUT_F6;
				output PAD0_OUT1 = CELL1.OUT_F6;
				output PAD1_OUT0 = CELL0.OUT_F7;
				output PAD1_OUT1 = CELL1.OUT_F7;
			}

			// wire CELL0.IMUX_B2                  ECLK_ROOT.ECLK0_IN
			// wire CELL0.IMUX_B3                  ECLK_ROOT.ECLK1_IN
			// wire CELL0.OUT_F6                   ECLK_ROOT.PAD0_OUT0
			// wire CELL0.OUT_F7                   ECLK_ROOT.PAD1_OUT0
			// wire CELL1.OUT_F6                   ECLK_ROOT.PAD0_OUT1
			// wire CELL1.OUT_F7                   ECLK_ROOT.PAD1_OUT1
		}
	}

	tile_slot SCLK_SOURCE {
		bel_slot SCLK_SOURCE: legacy;

		tile_class SCLK0_SOURCE {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK0 = VSDCLK0;
				permabuf SCLK4 = VSDCLK1;
			}
		}

		tile_class SCLK1_SOURCE {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK1 = VSDCLK0;
				permabuf SCLK5 = VSDCLK1;
			}
		}

		tile_class SCLK2_SOURCE {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK2 = VSDCLK0;
				permabuf SCLK6 = VSDCLK1;
			}
		}

		tile_class SCLK3_SOURCE {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK3 = VSDCLK0;
				permabuf SCLK7 = VSDCLK1;
			}
		}
	}

	tile_slot PCLK_SOURCE {
		bel_slot PCLK_SOURCE_W: legacy;
		bel_slot PCLK_SOURCE_E: legacy;
		bel_slot PCLK_DCC0: legacy;
		bel_slot PCLK_DCC1: legacy;
	}

	tile_slot ECLK_TAP {
		bel_slot ECLK_TAP: legacy;

		tile_class ECLK_TAP {
			cell CELL0;

			bel ECLK_TAP {
				output ECLK0 = OUT_F6;
				output ECLK1 = OUT_F7;
			}

			// wire OUT_F6                         ECLK_TAP.ECLK0
			// wire OUT_F7                         ECLK_TAP.ECLK1
		}
	}

	tile_slot HSDCLK_SPLITTER {
		bel_slot HSDCLK_ROOT: legacy;
		bel_slot HSDCLK_SPLITTER: legacy;

		tile_class HSDCLK_SPLITTER {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;

			switchbox HSDCLK_SPLITTER {
				progbuf CELL0.HSDCLK0 = CELL4.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL4.HSDCLK0 = CELL0.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL1.HSDCLK0 = CELL5.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL5.HSDCLK0 = CELL1.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL2.HSDCLK0 = CELL6.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL6.HSDCLK0 = CELL2.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL3.HSDCLK0 = CELL7.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL7.HSDCLK0 = CELL3.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL0.HSDCLK4 = CELL4.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL4.HSDCLK4 = CELL0.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL1.HSDCLK4 = CELL5.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL5.HSDCLK4 = CELL1.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL2.HSDCLK4 = CELL6.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL6.HSDCLK4 = CELL2.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL3.HSDCLK4 = CELL7.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL7.HSDCLK4 = CELL3.HSDCLK4 @XXX57005[57005][57005];
			}
		}

		tile_class HSDCLK_ROOT {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;

			bel HSDCLK_ROOT {
				output OUT_E0 = CELL4.HSDCLK0;
				output OUT_E1 = CELL5.HSDCLK0;
				output OUT_E2 = CELL6.HSDCLK0;
				output OUT_E3 = CELL7.HSDCLK0;
				output OUT_E4 = CELL4.HSDCLK4;
				output OUT_E5 = CELL5.HSDCLK4;
				output OUT_E6 = CELL6.HSDCLK4;
				output OUT_E7 = CELL7.HSDCLK4;
				output OUT_W0 = CELL0.HSDCLK0;
				output OUT_W1 = CELL1.HSDCLK0;
				output OUT_W2 = CELL2.HSDCLK0;
				output OUT_W3 = CELL3.HSDCLK0;
				output OUT_W4 = CELL0.HSDCLK4;
				output OUT_W5 = CELL1.HSDCLK4;
				output OUT_W6 = CELL2.HSDCLK4;
				output OUT_W7 = CELL3.HSDCLK4;
			}

			switchbox HSDCLK_SPLITTER {
				progbuf CELL0.HSDCLK0 = CELL4.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL4.HSDCLK0 = CELL0.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL1.HSDCLK0 = CELL5.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL5.HSDCLK0 = CELL1.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL2.HSDCLK0 = CELL6.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL6.HSDCLK0 = CELL2.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL3.HSDCLK0 = CELL7.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL7.HSDCLK0 = CELL3.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL0.HSDCLK4 = CELL4.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL4.HSDCLK4 = CELL0.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL1.HSDCLK4 = CELL5.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL5.HSDCLK4 = CELL1.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL2.HSDCLK4 = CELL6.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL6.HSDCLK4 = CELL2.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL3.HSDCLK4 = CELL7.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL7.HSDCLK4 = CELL3.HSDCLK4 @XXX57005[57005][57005];
			}

			// wire CELL0.HSDCLK0                  HSDCLK_ROOT.OUT_W0
			// wire CELL0.HSDCLK4                  HSDCLK_ROOT.OUT_W4
			// wire CELL1.HSDCLK0                  HSDCLK_ROOT.OUT_W1
			// wire CELL1.HSDCLK4                  HSDCLK_ROOT.OUT_W5
			// wire CELL2.HSDCLK0                  HSDCLK_ROOT.OUT_W2
			// wire CELL2.HSDCLK4                  HSDCLK_ROOT.OUT_W6
			// wire CELL3.HSDCLK0                  HSDCLK_ROOT.OUT_W3
			// wire CELL3.HSDCLK4                  HSDCLK_ROOT.OUT_W7
			// wire CELL4.HSDCLK0                  HSDCLK_ROOT.OUT_E0
			// wire CELL4.HSDCLK4                  HSDCLK_ROOT.OUT_E4
			// wire CELL5.HSDCLK0                  HSDCLK_ROOT.OUT_E1
			// wire CELL5.HSDCLK4                  HSDCLK_ROOT.OUT_E5
			// wire CELL6.HSDCLK0                  HSDCLK_ROOT.OUT_E2
			// wire CELL6.HSDCLK4                  HSDCLK_ROOT.OUT_E6
			// wire CELL7.HSDCLK0                  HSDCLK_ROOT.OUT_E3
			// wire CELL7.HSDCLK4                  HSDCLK_ROOT.OUT_E7
		}
	}

	connector_slot W {
		opposite E;

		connector_class PASS_W {
			pass X1_E0_1 = X1_E0_0;
			pass X1_E1_1 = X1_E1_0;
			pass X1_E4_1 = X1_E4_0;
			pass X1_E5_1 = X1_E5_0;
			pass X2_E0_1 = X2_E0_0;
			pass X2_E0_2 = X2_E0_1;
			pass X2_E1_1 = X2_E1_0;
			pass X2_E1_2 = X2_E1_1;
			pass X2_E2_1 = X2_E2_0;
			pass X2_E2_2 = X2_E2_1;
			pass X2_E3_1 = X2_E3_0;
			pass X2_E3_2 = X2_E3_1;
			pass X2_E4_1 = X2_E4_0;
			pass X2_E4_2 = X2_E4_1;
			pass X2_E5_1 = X2_E5_0;
			pass X2_E5_2 = X2_E5_1;
			pass X2_E6_1 = X2_E6_0;
			pass X2_E6_2 = X2_E6_1;
			pass X2_E7_1 = X2_E7_0;
			pass X2_E7_2 = X2_E7_1;
			pass X6_E0_1 = X6_E0_0;
			pass X6_E0_2 = X6_E0_1;
			pass X6_E0_3 = X6_E0_2;
			pass X6_E0_4 = X6_E0_3;
			pass X6_E0_5 = X6_E0_4;
			pass X6_E0_6 = X6_E0_5;
			pass X6_E1_1 = X6_E1_0;
			pass X6_E1_2 = X6_E1_1;
			pass X6_E1_3 = X6_E1_2;
			pass X6_E1_4 = X6_E1_3;
			pass X6_E1_5 = X6_E1_4;
			pass X6_E1_6 = X6_E1_5;
			pass X6_E2_1 = X6_E2_0;
			pass X6_E2_2 = X6_E2_1;
			pass X6_E2_3 = X6_E2_2;
			pass X6_E2_4 = X6_E2_3;
			pass X6_E2_5 = X6_E2_4;
			pass X6_E2_6 = X6_E2_5;
			pass X6_E3_1 = X6_E3_0;
			pass X6_E3_2 = X6_E3_1;
			pass X6_E3_3 = X6_E3_2;
			pass X6_E3_4 = X6_E3_3;
			pass X6_E3_5 = X6_E3_4;
			pass X6_E3_6 = X6_E3_5;
		}

		connector_class TERM_W {
			reflect X2_E0_1 = X2_W0_0;
			reflect X2_E0_2 = X2_W0_1;
			reflect X2_E1_1 = X2_W1_0;
			reflect X2_E1_2 = X2_W1_1;
			reflect X2_E2_1 = X2_W2_0;
			reflect X2_E2_2 = X2_W2_1;
			reflect X2_E3_1 = X2_W3_0;
			reflect X2_E3_2 = X2_W3_1;
			reflect X2_E4_1 = X2_W4_0;
			reflect X2_E4_2 = X2_W4_1;
			reflect X2_E5_1 = X2_W5_0;
			reflect X2_E5_2 = X2_W5_1;
			reflect X2_E6_1 = X2_W6_0;
			reflect X2_E6_2 = X2_W6_1;
			reflect X2_E7_1 = X2_W7_0;
			reflect X2_E7_2 = X2_W7_1;
			reflect X6_E0_1 = X6_W0_0;
			reflect X6_E0_2 = X6_W0_1;
			reflect X6_E0_3 = X6_W0_2;
			reflect X6_E0_4 = X6_W0_3;
			reflect X6_E0_5 = X6_W0_4;
			reflect X6_E0_6 = X6_W0_5;
			reflect X6_E1_1 = X6_W1_0;
			reflect X6_E1_2 = X6_W1_1;
			reflect X6_E1_3 = X6_W1_2;
			reflect X6_E1_4 = X6_W1_3;
			reflect X6_E1_5 = X6_W1_4;
			reflect X6_E1_6 = X6_W1_5;
			reflect X6_E2_1 = X6_W2_0;
			reflect X6_E2_2 = X6_W2_1;
			reflect X6_E2_3 = X6_W2_2;
			reflect X6_E2_4 = X6_W2_3;
			reflect X6_E2_5 = X6_W2_4;
			reflect X6_E2_6 = X6_W2_5;
			reflect X6_E3_1 = X6_W3_0;
			reflect X6_E3_2 = X6_W3_1;
			reflect X6_E3_3 = X6_W3_2;
			reflect X6_E3_4 = X6_W3_3;
			reflect X6_E3_5 = X6_W3_4;
			reflect X6_E3_6 = X6_W3_5;
		}
	}

	connector_slot E {
		opposite W;

		connector_class PASS_E {
			pass X1_W0_1 = X1_W0_0;
			pass X1_W1_1 = X1_W1_0;
			pass X1_W4_1 = X1_W4_0;
			pass X1_W5_1 = X1_W5_0;
			pass X2_W0_1 = X2_W0_0;
			pass X2_W0_2 = X2_W0_1;
			pass X2_W1_1 = X2_W1_0;
			pass X2_W1_2 = X2_W1_1;
			pass X2_W2_1 = X2_W2_0;
			pass X2_W2_2 = X2_W2_1;
			pass X2_W3_1 = X2_W3_0;
			pass X2_W3_2 = X2_W3_1;
			pass X2_W4_1 = X2_W4_0;
			pass X2_W4_2 = X2_W4_1;
			pass X2_W5_1 = X2_W5_0;
			pass X2_W5_2 = X2_W5_1;
			pass X2_W6_1 = X2_W6_0;
			pass X2_W6_2 = X2_W6_1;
			pass X2_W7_1 = X2_W7_0;
			pass X2_W7_2 = X2_W7_1;
			pass X6_W0_1 = X6_W0_0;
			pass X6_W0_2 = X6_W0_1;
			pass X6_W0_3 = X6_W0_2;
			pass X6_W0_4 = X6_W0_3;
			pass X6_W0_5 = X6_W0_4;
			pass X6_W0_6 = X6_W0_5;
			pass X6_W1_1 = X6_W1_0;
			pass X6_W1_2 = X6_W1_1;
			pass X6_W1_3 = X6_W1_2;
			pass X6_W1_4 = X6_W1_3;
			pass X6_W1_5 = X6_W1_4;
			pass X6_W1_6 = X6_W1_5;
			pass X6_W2_1 = X6_W2_0;
			pass X6_W2_2 = X6_W2_1;
			pass X6_W2_3 = X6_W2_2;
			pass X6_W2_4 = X6_W2_3;
			pass X6_W2_5 = X6_W2_4;
			pass X6_W2_6 = X6_W2_5;
			pass X6_W3_1 = X6_W3_0;
			pass X6_W3_2 = X6_W3_1;
			pass X6_W3_3 = X6_W3_2;
			pass X6_W3_4 = X6_W3_3;
			pass X6_W3_5 = X6_W3_4;
			pass X6_W3_6 = X6_W3_5;
		}

		connector_class TERM_E {
			reflect X2_W0_1 = X2_E0_0;
			reflect X2_W0_2 = X2_E0_1;
			reflect X2_W1_1 = X2_E1_0;
			reflect X2_W1_2 = X2_E1_1;
			reflect X2_W2_1 = X2_E2_0;
			reflect X2_W2_2 = X2_E2_1;
			reflect X2_W3_1 = X2_E3_0;
			reflect X2_W3_2 = X2_E3_1;
			reflect X2_W4_1 = X2_E4_0;
			reflect X2_W4_2 = X2_E4_1;
			reflect X2_W5_1 = X2_E5_0;
			reflect X2_W5_2 = X2_E5_1;
			reflect X2_W6_1 = X2_E6_0;
			reflect X2_W6_2 = X2_E6_1;
			reflect X2_W7_1 = X2_E7_0;
			reflect X2_W7_2 = X2_E7_1;
			reflect X6_W0_1 = X6_E0_0;
			reflect X6_W0_2 = X6_E0_1;
			reflect X6_W0_3 = X6_E0_2;
			reflect X6_W0_4 = X6_E0_3;
			reflect X6_W0_5 = X6_E0_4;
			reflect X6_W0_6 = X6_E0_5;
			reflect X6_W1_1 = X6_E1_0;
			reflect X6_W1_2 = X6_E1_1;
			reflect X6_W1_3 = X6_E1_2;
			reflect X6_W1_4 = X6_E1_3;
			reflect X6_W1_5 = X6_E1_4;
			reflect X6_W1_6 = X6_E1_5;
			reflect X6_W2_1 = X6_E2_0;
			reflect X6_W2_2 = X6_E2_1;
			reflect X6_W2_3 = X6_E2_2;
			reflect X6_W2_4 = X6_E2_3;
			reflect X6_W2_5 = X6_E2_4;
			reflect X6_W2_6 = X6_E2_5;
			reflect X6_W3_1 = X6_E3_0;
			reflect X6_W3_2 = X6_E3_1;
			reflect X6_W3_3 = X6_E3_2;
			reflect X6_W3_4 = X6_E3_3;
			reflect X6_W3_5 = X6_E3_4;
			reflect X6_W3_6 = X6_E3_5;
		}
	}

	connector_slot S {
		opposite N;

		connector_class PASS_S {
			pass X1_N0_1 = X1_N0_0;
			pass X1_N1_1 = X1_N1_0;
			pass X1_N4_1 = X1_N4_0;
			pass X1_N5_1 = X1_N5_0;
			pass X2_N0_1 = X2_N0_0;
			pass X2_N0_2 = X2_N0_1;
			pass X2_N1_1 = X2_N1_0;
			pass X2_N1_2 = X2_N1_1;
			pass X2_N2_1 = X2_N2_0;
			pass X2_N2_2 = X2_N2_1;
			pass X2_N3_1 = X2_N3_0;
			pass X2_N3_2 = X2_N3_1;
			pass X2_N4_1 = X2_N4_0;
			pass X2_N4_2 = X2_N4_1;
			pass X2_N5_1 = X2_N5_0;
			pass X2_N5_2 = X2_N5_1;
			pass X2_N6_1 = X2_N6_0;
			pass X2_N6_2 = X2_N6_1;
			pass X2_N7_1 = X2_N7_0;
			pass X2_N7_2 = X2_N7_1;
			pass X6_N0_1 = X6_N0_0;
			pass X6_N0_2 = X6_N0_1;
			pass X6_N0_3 = X6_N0_2;
			pass X6_N0_4 = X6_N0_3;
			pass X6_N0_5 = X6_N0_4;
			pass X6_N0_6 = X6_N0_5;
			pass X6_N1_1 = X6_N1_0;
			pass X6_N1_2 = X6_N1_1;
			pass X6_N1_3 = X6_N1_2;
			pass X6_N1_4 = X6_N1_3;
			pass X6_N1_5 = X6_N1_4;
			pass X6_N1_6 = X6_N1_5;
			pass X6_N2_1 = X6_N2_0;
			pass X6_N2_2 = X6_N2_1;
			pass X6_N2_3 = X6_N2_2;
			pass X6_N2_4 = X6_N2_3;
			pass X6_N2_5 = X6_N2_4;
			pass X6_N2_6 = X6_N2_5;
			pass X6_N3_1 = X6_N3_0;
			pass X6_N3_2 = X6_N3_1;
			pass X6_N3_3 = X6_N3_2;
			pass X6_N3_4 = X6_N3_3;
			pass X6_N3_5 = X6_N3_4;
			pass X6_N3_6 = X6_N3_5;
			pass VSDCLK0_N = VSDCLK0;
			pass VSDCLK1_N = VSDCLK1;
		}

		connector_class TERM_S {
			reflect X2_N0_1 = X2_S0_0;
			reflect X2_N0_2 = X2_S0_1;
			reflect X2_N1_1 = X2_S1_0;
			reflect X2_N1_2 = X2_S1_1;
			reflect X2_N2_1 = X2_S2_0;
			reflect X2_N2_2 = X2_S2_1;
			reflect X2_N3_1 = X2_S3_0;
			reflect X2_N3_2 = X2_S3_1;
			reflect X2_N4_1 = X2_S4_0;
			reflect X2_N4_2 = X2_S4_1;
			reflect X2_N5_1 = X2_S5_0;
			reflect X2_N5_2 = X2_S5_1;
			reflect X2_N6_1 = X2_S6_0;
			reflect X2_N6_2 = X2_S6_1;
			reflect X2_N7_1 = X2_S7_0;
			reflect X2_N7_2 = X2_S7_1;
			reflect X6_N0_1 = X6_S0_0;
			reflect X6_N0_2 = X6_S0_1;
			reflect X6_N0_3 = X6_S0_2;
			reflect X6_N0_4 = X6_S0_3;
			reflect X6_N0_5 = X6_S0_4;
			reflect X6_N0_6 = X6_S0_5;
			reflect X6_N1_1 = X6_S1_0;
			reflect X6_N1_2 = X6_S1_1;
			reflect X6_N1_3 = X6_S1_2;
			reflect X6_N1_4 = X6_S1_3;
			reflect X6_N1_5 = X6_S1_4;
			reflect X6_N1_6 = X6_S1_5;
			reflect X6_N2_1 = X6_S2_0;
			reflect X6_N2_2 = X6_S2_1;
			reflect X6_N2_3 = X6_S2_2;
			reflect X6_N2_4 = X6_S2_3;
			reflect X6_N2_5 = X6_S2_4;
			reflect X6_N2_6 = X6_S2_5;
			reflect X6_N3_1 = X6_S3_0;
			reflect X6_N3_2 = X6_S3_1;
			reflect X6_N3_3 = X6_S3_2;
			reflect X6_N3_4 = X6_S3_3;
			reflect X6_N3_5 = X6_S3_4;
			reflect X6_N3_6 = X6_S3_5;
		}
	}

	connector_slot N {
		opposite S;

		connector_class PASS_N {
			pass X1_S0_1 = X1_S0_0;
			pass X1_S1_1 = X1_S1_0;
			pass X1_S4_1 = X1_S4_0;
			pass X1_S5_1 = X1_S5_0;
			pass X2_S0_1 = X2_S0_0;
			pass X2_S0_2 = X2_S0_1;
			pass X2_S1_1 = X2_S1_0;
			pass X2_S1_2 = X2_S1_1;
			pass X2_S2_1 = X2_S2_0;
			pass X2_S2_2 = X2_S2_1;
			pass X2_S3_1 = X2_S3_0;
			pass X2_S3_2 = X2_S3_1;
			pass X2_S4_1 = X2_S4_0;
			pass X2_S4_2 = X2_S4_1;
			pass X2_S5_1 = X2_S5_0;
			pass X2_S5_2 = X2_S5_1;
			pass X2_S6_1 = X2_S6_0;
			pass X2_S6_2 = X2_S6_1;
			pass X2_S7_1 = X2_S7_0;
			pass X2_S7_2 = X2_S7_1;
			pass X6_S0_1 = X6_S0_0;
			pass X6_S0_2 = X6_S0_1;
			pass X6_S0_3 = X6_S0_2;
			pass X6_S0_4 = X6_S0_3;
			pass X6_S0_5 = X6_S0_4;
			pass X6_S0_6 = X6_S0_5;
			pass X6_S1_1 = X6_S1_0;
			pass X6_S1_2 = X6_S1_1;
			pass X6_S1_3 = X6_S1_2;
			pass X6_S1_4 = X6_S1_3;
			pass X6_S1_5 = X6_S1_4;
			pass X6_S1_6 = X6_S1_5;
			pass X6_S2_1 = X6_S2_0;
			pass X6_S2_2 = X6_S2_1;
			pass X6_S2_3 = X6_S2_2;
			pass X6_S2_4 = X6_S2_3;
			pass X6_S2_5 = X6_S2_4;
			pass X6_S2_6 = X6_S2_5;
			pass X6_S3_1 = X6_S3_0;
			pass X6_S3_2 = X6_S3_1;
			pass X6_S3_3 = X6_S3_2;
			pass X6_S3_4 = X6_S3_3;
			pass X6_S3_5 = X6_S3_4;
			pass X6_S3_6 = X6_S3_5;
		}

		connector_class TERM_N {
			reflect X2_S0_1 = X2_N0_0;
			reflect X2_S0_2 = X2_N0_1;
			reflect X2_S1_1 = X2_N1_0;
			reflect X2_S1_2 = X2_N1_1;
			reflect X2_S2_1 = X2_N2_0;
			reflect X2_S2_2 = X2_N2_1;
			reflect X2_S3_1 = X2_N3_0;
			reflect X2_S3_2 = X2_N3_1;
			reflect X2_S4_1 = X2_N4_0;
			reflect X2_S4_2 = X2_N4_1;
			reflect X2_S5_1 = X2_N5_0;
			reflect X2_S5_2 = X2_N5_1;
			reflect X2_S6_1 = X2_N6_0;
			reflect X2_S6_2 = X2_N6_1;
			reflect X2_S7_1 = X2_N7_0;
			reflect X2_S7_2 = X2_N7_1;
			reflect X6_S0_1 = X6_N0_0;
			reflect X6_S0_2 = X6_N0_1;
			reflect X6_S0_3 = X6_N0_2;
			reflect X6_S0_4 = X6_N0_3;
			reflect X6_S0_5 = X6_N0_4;
			reflect X6_S0_6 = X6_N0_5;
			reflect X6_S1_1 = X6_N1_0;
			reflect X6_S1_2 = X6_N1_1;
			reflect X6_S1_3 = X6_N1_2;
			reflect X6_S1_4 = X6_N1_3;
			reflect X6_S1_5 = X6_N1_4;
			reflect X6_S1_6 = X6_N1_5;
			reflect X6_S2_1 = X6_N2_0;
			reflect X6_S2_2 = X6_N2_1;
			reflect X6_S2_3 = X6_N2_2;
			reflect X6_S2_4 = X6_N2_3;
			reflect X6_S2_5 = X6_N2_4;
			reflect X6_S2_6 = X6_N2_5;
			reflect X6_S3_1 = X6_N3_0;
			reflect X6_S3_2 = X6_N3_1;
			reflect X6_S3_3 = X6_N3_2;
			reflect X6_S3_4 = X6_N3_3;
			reflect X6_S3_5 = X6_N3_4;
			reflect X6_S3_6 = X6_N3_5;
		}
	}

	connector_slot SW {
		opposite SE;

		connector_class PASS_SW {
			pass HSDCLK0 = HSDCLK1;
			pass HSDCLK1 = HSDCLK2;
			pass HSDCLK2 = HSDCLK3;
			pass HSDCLK3 = HSDCLK0;
			pass HSDCLK4 = HSDCLK5;
			pass HSDCLK5 = HSDCLK6;
			pass HSDCLK6 = HSDCLK7;
			pass HSDCLK7 = HSDCLK4;
		}
	}

	connector_slot SE {
		opposite SW;

		connector_class PASS_SE {
		}
	}

	connector_slot EBR_W {
		opposite EBR_E;
	}

	connector_slot EBR_E {
		opposite EBR_W;
	}

	connector_slot IO_W {
		opposite IO_E;
	}

	connector_slot IO_E {
		opposite IO_W;
	}
}

