

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_ADD_LOOP1'
================================================================
* Date:           Thu Dec 29 12:30:07 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      167|      200|  1.670 us|  2.000 us|  167|  200|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_ADD_LOOP1  |      165|      198|        34|         33|          1|  5 ~ 6|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 33, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 33, D = 34, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i_35 = alloca i32 1"   --->   Operation 37 'alloca' 'i_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%this_2_0 = alloca i32 1"   --->   Operation 38 'alloca' 'this_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%this_1_0 = alloca i32 1"   --->   Operation 39 'alloca' 'this_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%this_4_0 = alloca i32 1"   --->   Operation 40 'alloca' 'this_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%this_3_0 = alloca i32 1"   --->   Operation 41 'alloca' 'this_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0"   --->   Operation 42 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%addr3_cast_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %addr3_cast_cast"   --->   Operation 43 'read' 'addr3_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%addr2_cast_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %addr2_cast_cast"   --->   Operation 44 'read' 'addr2_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 45 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln"   --->   Operation 46 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read16 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read1"   --->   Operation 47 'read' 'p_read16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_15 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read"   --->   Operation 48 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read34 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read3"   --->   Operation 49 'read' 'p_read34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read23 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read2"   --->   Operation 50 'read' 'p_read23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%addr3_cast_cast_cast = zext i6 %addr3_cast_cast_read"   --->   Operation 51 'zext' 'addr3_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%addr2_cast_cast_cast = zext i6 %addr2_cast_cast_read"   --->   Operation 52 'zext' 'addr2_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read23, i8192 %this_3_0"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read34, i8192 %this_4_0"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 56 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read_15, i8192 %this_1_0"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 57 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read16, i8192 %this_2_0"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i_35"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%i = load i3 %i_35" [HLS_Final_vitis_src/dpu.cpp:139]   --->   Operation 60 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.56ns)   --->   "%icmp_ln139 = icmp_eq  i3 %i, i3 %trunc_ln_read" [HLS_Final_vitis_src/dpu.cpp:139]   --->   Operation 62 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.71ns)   --->   "%i_73 = add i3 %i, i3 1" [HLS_Final_vitis_src/dpu.cpp:139]   --->   Operation 64 'add' 'i_73' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %for.inc.split, void %sw.epilog.loopexit14.exitStub" [HLS_Final_vitis_src/dpu.cpp:139]   --->   Operation 65 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i3 %i" [HLS_Final_vitis_src/dpu.cpp:141]   --->   Operation 66 'zext' 'zext_ln141' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i3 %i" [HLS_Final_vitis_src/dpu.cpp:141]   --->   Operation 67 'zext' 'zext_ln141_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.87ns)   --->   "%add_ln141 = add i8 %zext_ln141, i8 %addr1_read" [HLS_Final_vitis_src/dpu.cpp:141]   --->   Operation 68 'add' 'add_ln141' <Predicate = (!icmp_ln139)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.84ns)   --->   "%add_ln142 = add i7 %zext_ln141_1, i7 %addr2_cast_cast_cast" [HLS_Final_vitis_src/dpu.cpp:142]   --->   Operation 69 'add' 'add_ln142' <Predicate = (!icmp_ln139)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.84ns)   --->   "%add_ln144 = add i7 %zext_ln141_1, i7 %addr3_cast_cast_cast" [HLS_Final_vitis_src/dpu.cpp:144]   --->   Operation 70 'add' 'add_ln144' <Predicate = (!icmp_ln139)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.46ns)   --->   "%store_ln139 = store i3 %i_73, i3 %i_35" [HLS_Final_vitis_src/dpu.cpp:139]   --->   Operation 71 'store' 'store_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.46>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%this_2_0_load = load i8192 %this_2_0"   --->   Operation 117 'load' 'this_2_0_load' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%this_1_0_load = load i8192 %this_1_0"   --->   Operation 118 'load' 'this_1_0_load' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%this_4_0_load = load i8192 %this_4_0"   --->   Operation 119 'load' 'this_4_0_load' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%this_3_0_load = load i8192 %this_3_0"   --->   Operation 120 'load' 'this_3_0_load' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_3_0_out, i8192 %this_3_0_load"   --->   Operation 121 'write' 'write_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_4_0_out, i8192 %this_4_0_load"   --->   Operation 122 'write' 'write_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_1_0_out, i8192 %this_1_0_load"   --->   Operation 123 'write' 'write_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_2_0_out, i8192 %this_2_0_load"   --->   Operation 124 'write' 'write_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 125 'ret' 'ret_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 72 [2/2] (1.29ns)   --->   "%call_ret4 = call i8192 @read_p1, i8192 %this_0, i8 %add_ln141" [HLS_Final_vitis_src/dpu.cpp:141]   --->   Operation 72 'call' 'call_ret4' <Predicate = (!icmp_ln139)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 73 [1/2] (1.29ns)   --->   "%call_ret4 = call i8192 @read_p1, i8192 %this_0, i8 %add_ln141" [HLS_Final_vitis_src/dpu.cpp:141]   --->   Operation 73 'call' 'call_ret4' <Predicate = (!icmp_ln139)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i7 %add_ln142" [HLS_Final_vitis_src/dpu.cpp:142]   --->   Operation 74 'zext' 'zext_ln142' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (1.29ns)   --->   "%call_ret5 = call i8192 @read_p2, i8192 %this_0, i8 %zext_ln142" [HLS_Final_vitis_src/dpu.cpp:142]   --->   Operation 75 'call' 'call_ret5' <Predicate = (!icmp_ln139)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.75>
ST_5 : Operation 76 [1/2] (1.29ns)   --->   "%call_ret5 = call i8192 @read_p2, i8192 %this_0, i8 %zext_ln142" [HLS_Final_vitis_src/dpu.cpp:142]   --->   Operation 76 'call' 'call_ret5' <Predicate = (!icmp_ln139)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 77 [1/1] (0.46ns)   --->   "%store_ln139 = store i8192 %call_ret5, i8192 %this_2_0" [HLS_Final_vitis_src/dpu.cpp:139]   --->   Operation 77 'store' 'store_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.46>

State 6 <SV = 5> <Delay = 6.13>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%this_4_0_load_1 = load i8192 %this_4_0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 78 'load' 'this_4_0_load_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_6 : Operation 79 [29/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 79 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 6.13>
ST_7 : Operation 80 [28/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 80 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.13>
ST_8 : Operation 81 [27/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 81 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 6.13>
ST_9 : Operation 82 [26/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 82 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 6.13>
ST_10 : Operation 83 [25/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 83 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 6.13>
ST_11 : Operation 84 [24/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 84 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 6.13>
ST_12 : Operation 85 [23/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 85 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 6.13>
ST_13 : Operation 86 [22/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 86 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 6.13>
ST_14 : Operation 87 [21/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 87 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 6.13>
ST_15 : Operation 88 [20/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 88 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 6.13>
ST_16 : Operation 89 [19/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 89 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 6.13>
ST_17 : Operation 90 [18/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 90 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 6.13>
ST_18 : Operation 91 [17/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 91 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 6.13>
ST_19 : Operation 92 [16/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 92 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 6.13>
ST_20 : Operation 93 [15/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 93 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 6.13>
ST_21 : Operation 94 [14/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 94 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 6.13>
ST_22 : Operation 95 [13/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 95 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 6.13>
ST_23 : Operation 96 [12/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 96 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 6.13>
ST_24 : Operation 97 [11/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 97 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 6.13>
ST_25 : Operation 98 [10/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 98 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 6.13>
ST_26 : Operation 99 [9/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 99 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 6.13>
ST_27 : Operation 100 [8/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 100 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 6.13>
ST_28 : Operation 101 [7/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 101 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 6.13>
ST_29 : Operation 102 [6/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 102 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 6.13>
ST_30 : Operation 103 [5/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 103 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 6.13>
ST_31 : Operation 104 [4/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 104 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 6.13>
ST_32 : Operation 105 [3/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 105 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 6.13>
ST_33 : Operation 106 [2/29] (6.13ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 106 'call' 'call_ret6' <Predicate = (!icmp_ln139)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.12>
ST_34 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [HLS_Final_vitis_src/dpu.cpp:139]   --->   Operation 107 'specloopname' 'specloopname_ln139' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 108 [1/29] (5.82ns)   --->   "%call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 108 'call' 'call_ret6' <Predicate = true> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 109 [1/1] (0.00ns)   --->   "%this_3_ret1 = extractvalue i16384 %call_ret6" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 109 'extractvalue' 'this_3_ret1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 110 [1/1] (0.00ns)   --->   "%this_4_ret1 = extractvalue i16384 %call_ret6" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 110 'extractvalue' 'this_4_ret1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i7 %add_ln144" [HLS_Final_vitis_src/dpu.cpp:144]   --->   Operation 111 'zext' 'zext_ln144' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 112 [1/1] (1.29ns)   --->   "%call_ln144 = call void @write_p3, i8192 %this_0, i8192 %this_3_ret1, i8 %zext_ln144" [HLS_Final_vitis_src/dpu.cpp:144]   --->   Operation 112 'call' 'call_ln144' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 113 [1/1] (0.46ns)   --->   "%store_ln139 = store i8192 %this_3_ret1, i8192 %this_3_0" [HLS_Final_vitis_src/dpu.cpp:139]   --->   Operation 113 'store' 'store_ln139' <Predicate = true> <Delay = 0.46>
ST_34 : Operation 114 [1/1] (0.46ns)   --->   "%store_ln139 = store i8192 %this_4_ret1, i8192 %this_4_0" [HLS_Final_vitis_src/dpu.cpp:139]   --->   Operation 114 'store' 'store_ln139' <Predicate = true> <Delay = 0.46>
ST_34 : Operation 115 [1/1] (0.46ns)   --->   "%store_ln139 = store i8192 %call_ret4, i8192 %this_1_0" [HLS_Final_vitis_src/dpu.cpp:139]   --->   Operation 115 'store' 'store_ln139' <Predicate = true> <Delay = 0.46>
ST_34 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln139 = br void %for.inc" [HLS_Final_vitis_src/dpu.cpp:139]   --->   Operation 116 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	'alloca' operation ('i') [14]  (0 ns)
	'load' operation ('i', HLS_Final_vitis_src/dpu.cpp:139) on local variable 'i' [38]  (0 ns)
	'add' operation ('i', HLS_Final_vitis_src/dpu.cpp:139) [42]  (0.715 ns)
	'store' operation ('store_ln139', HLS_Final_vitis_src/dpu.cpp:139) of variable 'i', HLS_Final_vitis_src/dpu.cpp:139 on local variable 'i' [64]  (0.46 ns)

 <State 2>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret4', HLS_Final_vitis_src/dpu.cpp:141) to 'read_p1' [50]  (1.3 ns)

 <State 3>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret4', HLS_Final_vitis_src/dpu.cpp:141) to 'read_p1' [50]  (1.3 ns)

 <State 4>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret5', HLS_Final_vitis_src/dpu.cpp:142) to 'read_p2' [53]  (1.3 ns)

 <State 5>: 1.76ns
The critical path consists of the following:
	'call' operation ('call_ret5', HLS_Final_vitis_src/dpu.cpp:142) to 'read_p2' [53]  (1.3 ns)
	'store' operation ('store_ln139', HLS_Final_vitis_src/dpu.cpp:139) of variable 'call_ret5', HLS_Final_vitis_src/dpu.cpp:142 on local variable 'this_2_0' [63]  (0.46 ns)

 <State 6>: 6.13ns
The critical path consists of the following:
	'load' operation ('this_4_0_load_1', HLS_Final_vitis_src/dpu.cpp:143) on local variable 'this_4_0' [45]  (0 ns)
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 7>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 8>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 9>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 10>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 11>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 12>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 13>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 14>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 15>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 16>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 17>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 18>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 19>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 20>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 21>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 22>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 23>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 24>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 25>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 26>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 27>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 28>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 29>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 30>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 31>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 32>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 33>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (6.13 ns)

 <State 34>: 7.12ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:143) to 'dpu_unit' [54]  (5.82 ns)
	'call' operation ('call_ln144', HLS_Final_vitis_src/dpu.cpp:144) to 'write_p3' [59]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
