INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscao/Assignment 1_3/Assignment 1_3.srcs/sources_1/new/Circuit3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Circuit3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscao/Assignment 1_3/Assignment 1_3.srcs/sim_1/new/tb_Circuit3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Circuit3
