// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
// Version: 2020.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject_axi_myproject_axi,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.371000,HLS_SYN_LAT=31,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=14597,HLS_SYN_LUT=12107,HLS_VERSION=2020_1}" *)

module myproject_axi (
        ap_local_block,
        ap_local_deadlock,
        ap_clk,
        ap_rst_n,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        in_r_TKEEP,
        in_r_TSTRB,
        in_r_TLAST,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY,
        out_r_TKEEP,
        out_r_TSTRB,
        out_r_TLAST
);

parameter    ap_ST_fsm_state1 = 32'd1;
parameter    ap_ST_fsm_state2 = 32'd2;
parameter    ap_ST_fsm_state3 = 32'd4;
parameter    ap_ST_fsm_state4 = 32'd8;
parameter    ap_ST_fsm_state5 = 32'd16;
parameter    ap_ST_fsm_state6 = 32'd32;
parameter    ap_ST_fsm_state7 = 32'd64;
parameter    ap_ST_fsm_state8 = 32'd128;
parameter    ap_ST_fsm_state9 = 32'd256;
parameter    ap_ST_fsm_state10 = 32'd512;
parameter    ap_ST_fsm_state11 = 32'd1024;
parameter    ap_ST_fsm_state12 = 32'd2048;
parameter    ap_ST_fsm_state13 = 32'd4096;
parameter    ap_ST_fsm_state14 = 32'd8192;
parameter    ap_ST_fsm_state15 = 32'd16384;
parameter    ap_ST_fsm_state16 = 32'd32768;
parameter    ap_ST_fsm_state17 = 32'd65536;
parameter    ap_ST_fsm_state18 = 32'd131072;
parameter    ap_ST_fsm_state19 = 32'd262144;
parameter    ap_ST_fsm_state20 = 32'd524288;
parameter    ap_ST_fsm_state21 = 32'd1048576;
parameter    ap_ST_fsm_state22 = 32'd2097152;
parameter    ap_ST_fsm_state23 = 32'd4194304;
parameter    ap_ST_fsm_state24 = 32'd8388608;
parameter    ap_ST_fsm_state25 = 32'd16777216;
parameter    ap_ST_fsm_state26 = 32'd33554432;
parameter    ap_ST_fsm_state27 = 32'd67108864;
parameter    ap_ST_fsm_state28 = 32'd134217728;
parameter    ap_ST_fsm_state29 = 32'd268435456;
parameter    ap_ST_fsm_state30 = 32'd536870912;
parameter    ap_ST_fsm_state31 = 32'd1073741824;
parameter    ap_ST_fsm_state32 = 32'd2147483648;

output   ap_local_block;
output   ap_local_deadlock;
input   ap_clk;
input   ap_rst_n;
input  [319:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
input  [39:0] in_r_TKEEP;
input  [39:0] in_r_TSTRB;
input  [0:0] in_r_TLAST;
output  [319:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;
output  [39:0] out_r_TKEEP;
output  [39:0] out_r_TSTRB;
output  [0:0] out_r_TLAST;

 reg    ap_rst_n_inv;
reg    in_r_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    out_r_TDATA_blk_n;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
reg   [319:0] p_0_reg_2877;
reg   [0:0] tmp_last_V_reg_2891;
wire   [62:0] trunc_ln564_fu_382_p1;
reg   [62:0] trunc_ln564_reg_2946;
wire    ap_CS_fsm_state4;
reg   [0:0] p_Result_2_reg_2951;
reg   [10:0] exp_tmp_reg_2956;
wire   [51:0] trunc_ln574_fu_404_p1;
reg   [51:0] trunc_ln574_reg_2961;
wire   [62:0] trunc_ln564_1_fu_412_p1;
reg   [62:0] trunc_ln564_1_reg_2966;
reg   [0:0] p_Result_4_reg_2971;
reg   [10:0] exp_tmp_1_reg_2976;
wire   [51:0] trunc_ln574_1_fu_434_p1;
reg   [51:0] trunc_ln574_1_reg_2981;
wire   [62:0] trunc_ln564_2_fu_442_p1;
reg   [62:0] trunc_ln564_2_reg_2986;
reg   [0:0] p_Result_6_reg_2991;
reg   [10:0] exp_tmp_2_reg_2996;
wire   [51:0] trunc_ln574_2_fu_464_p1;
reg   [51:0] trunc_ln574_2_reg_3001;
wire   [62:0] trunc_ln564_3_fu_472_p1;
reg   [62:0] trunc_ln564_3_reg_3006;
reg   [0:0] p_Result_8_reg_3011;
reg   [10:0] exp_tmp_3_reg_3016;
wire   [51:0] trunc_ln574_3_fu_494_p1;
reg   [51:0] trunc_ln574_3_reg_3021;
wire   [62:0] trunc_ln564_4_fu_502_p1;
reg   [62:0] trunc_ln564_4_reg_3026;
reg   [0:0] p_Result_10_reg_3031;
reg   [10:0] exp_tmp_4_reg_3036;
wire   [51:0] trunc_ln574_4_fu_524_p1;
reg   [51:0] trunc_ln574_4_reg_3041;
wire   [62:0] trunc_ln564_5_fu_532_p1;
reg   [62:0] trunc_ln564_5_reg_3046;
reg   [0:0] p_Result_12_reg_3051;
reg   [10:0] exp_tmp_5_reg_3056;
wire   [51:0] trunc_ln574_5_fu_554_p1;
reg   [51:0] trunc_ln574_5_reg_3061;
wire   [62:0] trunc_ln564_6_fu_562_p1;
reg   [62:0] trunc_ln564_6_reg_3066;
reg   [0:0] p_Result_14_reg_3071;
reg   [10:0] exp_tmp_6_reg_3076;
wire   [51:0] trunc_ln574_6_fu_584_p1;
reg   [51:0] trunc_ln574_6_reg_3081;
wire   [62:0] trunc_ln564_7_fu_592_p1;
reg   [62:0] trunc_ln564_7_reg_3086;
reg   [0:0] p_Result_16_reg_3091;
reg   [10:0] exp_tmp_7_reg_3096;
wire   [51:0] trunc_ln574_7_fu_614_p1;
reg   [51:0] trunc_ln574_7_reg_3101;
wire   [62:0] trunc_ln564_8_fu_622_p1;
reg   [62:0] trunc_ln564_8_reg_3106;
reg   [0:0] p_Result_18_reg_3111;
reg   [10:0] exp_tmp_8_reg_3116;
wire   [51:0] trunc_ln574_8_fu_644_p1;
reg   [51:0] trunc_ln574_8_reg_3121;
wire   [62:0] trunc_ln564_9_fu_652_p1;
reg   [62:0] trunc_ln564_9_reg_3126;
reg   [0:0] p_Result_20_reg_3131;
reg   [10:0] exp_tmp_9_reg_3136;
wire   [51:0] trunc_ln574_9_fu_674_p1;
reg   [51:0] trunc_ln574_9_reg_3141;
wire   [53:0] zext_ln578_fu_688_p1;
reg   [53:0] zext_ln578_reg_3146;
wire    ap_CS_fsm_state5;
wire   [53:0] man_V_1_fu_692_p2;
reg   [53:0] man_V_1_reg_3151;
wire   [0:0] icmp_ln580_fu_698_p2;
reg   [0:0] icmp_ln580_reg_3156;
wire   [11:0] F2_fu_703_p2;
reg   [11:0] F2_reg_3163;
wire   [53:0] zext_ln578_1_fu_719_p1;
reg   [53:0] zext_ln578_1_reg_3171;
wire   [53:0] man_V_4_fu_723_p2;
reg   [53:0] man_V_4_reg_3176;
wire   [0:0] icmp_ln580_1_fu_729_p2;
reg   [0:0] icmp_ln580_1_reg_3181;
wire   [11:0] F2_1_fu_734_p2;
reg   [11:0] F2_1_reg_3188;
wire   [53:0] zext_ln578_2_fu_750_p1;
reg   [53:0] zext_ln578_2_reg_3196;
wire   [53:0] man_V_7_fu_754_p2;
reg   [53:0] man_V_7_reg_3201;
wire   [0:0] icmp_ln580_2_fu_760_p2;
reg   [0:0] icmp_ln580_2_reg_3206;
wire   [11:0] F2_2_fu_765_p2;
reg   [11:0] F2_2_reg_3213;
wire   [53:0] zext_ln578_3_fu_781_p1;
reg   [53:0] zext_ln578_3_reg_3221;
wire   [53:0] man_V_10_fu_785_p2;
reg   [53:0] man_V_10_reg_3226;
wire   [0:0] icmp_ln580_3_fu_791_p2;
reg   [0:0] icmp_ln580_3_reg_3231;
wire   [11:0] F2_3_fu_796_p2;
reg   [11:0] F2_3_reg_3238;
wire   [53:0] zext_ln578_4_fu_812_p1;
reg   [53:0] zext_ln578_4_reg_3246;
wire   [53:0] man_V_13_fu_816_p2;
reg   [53:0] man_V_13_reg_3251;
wire   [0:0] icmp_ln580_4_fu_822_p2;
reg   [0:0] icmp_ln580_4_reg_3256;
wire   [11:0] F2_4_fu_827_p2;
reg   [11:0] F2_4_reg_3263;
wire   [53:0] zext_ln578_5_fu_843_p1;
reg   [53:0] zext_ln578_5_reg_3271;
wire   [53:0] man_V_16_fu_847_p2;
reg   [53:0] man_V_16_reg_3276;
wire   [0:0] icmp_ln580_5_fu_853_p2;
reg   [0:0] icmp_ln580_5_reg_3281;
wire   [11:0] F2_5_fu_858_p2;
reg   [11:0] F2_5_reg_3288;
wire   [53:0] zext_ln578_6_fu_874_p1;
reg   [53:0] zext_ln578_6_reg_3296;
wire   [53:0] man_V_19_fu_878_p2;
reg   [53:0] man_V_19_reg_3301;
wire   [0:0] icmp_ln580_6_fu_884_p2;
reg   [0:0] icmp_ln580_6_reg_3306;
wire   [11:0] F2_6_fu_889_p2;
reg   [11:0] F2_6_reg_3313;
wire   [53:0] zext_ln578_7_fu_905_p1;
reg   [53:0] zext_ln578_7_reg_3321;
wire   [53:0] man_V_22_fu_909_p2;
reg   [53:0] man_V_22_reg_3326;
wire   [0:0] icmp_ln580_7_fu_915_p2;
reg   [0:0] icmp_ln580_7_reg_3331;
wire   [11:0] F2_7_fu_920_p2;
reg   [11:0] F2_7_reg_3338;
wire   [53:0] zext_ln578_8_fu_936_p1;
reg   [53:0] zext_ln578_8_reg_3346;
wire   [53:0] man_V_25_fu_940_p2;
reg   [53:0] man_V_25_reg_3351;
wire   [0:0] icmp_ln580_8_fu_946_p2;
reg   [0:0] icmp_ln580_8_reg_3356;
wire   [11:0] F2_8_fu_951_p2;
reg   [11:0] F2_8_reg_3363;
wire   [53:0] zext_ln578_9_fu_967_p1;
reg   [53:0] zext_ln578_9_reg_3371;
wire   [53:0] man_V_28_fu_971_p2;
reg   [53:0] man_V_28_reg_3376;
wire   [0:0] icmp_ln580_9_fu_977_p2;
reg   [0:0] icmp_ln580_9_reg_3381;
wire   [11:0] F2_9_fu_982_p2;
reg   [11:0] F2_9_reg_3388;
wire   [53:0] man_V_2_fu_988_p3;
reg   [53:0] man_V_2_reg_3396;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln590_fu_993_p2;
reg   [0:0] icmp_ln590_reg_3401;
wire  signed [11:0] sh_amt_fu_1008_p3;
reg  signed [11:0] sh_amt_reg_3407;
wire   [0:0] icmp_ln591_fu_1016_p2;
reg   [0:0] icmp_ln591_reg_3413;
wire   [31:0] trunc_ln592_fu_1021_p1;
reg   [31:0] trunc_ln592_reg_3418;
reg   [6:0] tmp_reg_3423;
wire   [31:0] select_ln591_fu_1061_p3;
reg   [31:0] select_ln591_reg_3428;
wire   [53:0] man_V_5_fu_1069_p3;
reg   [53:0] man_V_5_reg_3433;
wire   [0:0] icmp_ln590_1_fu_1074_p2;
reg   [0:0] icmp_ln590_1_reg_3438;
wire  signed [11:0] sh_amt_1_fu_1089_p3;
reg  signed [11:0] sh_amt_1_reg_3444;
wire   [0:0] icmp_ln591_1_fu_1097_p2;
reg   [0:0] icmp_ln591_1_reg_3450;
wire   [31:0] trunc_ln592_1_fu_1102_p1;
reg   [31:0] trunc_ln592_1_reg_3455;
reg   [6:0] tmp_3_reg_3460;
wire   [31:0] select_ln591_1_fu_1142_p3;
reg   [31:0] select_ln591_1_reg_3465;
wire   [53:0] man_V_8_fu_1150_p3;
reg   [53:0] man_V_8_reg_3470;
wire   [0:0] icmp_ln590_2_fu_1155_p2;
reg   [0:0] icmp_ln590_2_reg_3475;
wire  signed [11:0] sh_amt_2_fu_1170_p3;
reg  signed [11:0] sh_amt_2_reg_3481;
wire   [0:0] icmp_ln591_2_fu_1178_p2;
reg   [0:0] icmp_ln591_2_reg_3487;
wire   [31:0] trunc_ln592_2_fu_1183_p1;
reg   [31:0] trunc_ln592_2_reg_3492;
reg   [6:0] tmp_6_reg_3497;
wire   [31:0] select_ln591_2_fu_1223_p3;
reg   [31:0] select_ln591_2_reg_3502;
wire   [53:0] man_V_11_fu_1231_p3;
reg   [53:0] man_V_11_reg_3507;
wire   [0:0] icmp_ln590_3_fu_1236_p2;
reg   [0:0] icmp_ln590_3_reg_3512;
wire  signed [11:0] sh_amt_3_fu_1251_p3;
reg  signed [11:0] sh_amt_3_reg_3518;
wire   [0:0] icmp_ln591_3_fu_1259_p2;
reg   [0:0] icmp_ln591_3_reg_3524;
wire   [31:0] trunc_ln592_3_fu_1264_p1;
reg   [31:0] trunc_ln592_3_reg_3529;
reg   [6:0] tmp_9_reg_3534;
wire   [31:0] select_ln591_3_fu_1304_p3;
reg   [31:0] select_ln591_3_reg_3539;
wire   [53:0] man_V_14_fu_1312_p3;
reg   [53:0] man_V_14_reg_3544;
wire   [0:0] icmp_ln590_4_fu_1317_p2;
reg   [0:0] icmp_ln590_4_reg_3549;
wire  signed [11:0] sh_amt_4_fu_1332_p3;
reg  signed [11:0] sh_amt_4_reg_3555;
wire   [0:0] icmp_ln591_4_fu_1340_p2;
reg   [0:0] icmp_ln591_4_reg_3561;
wire   [31:0] trunc_ln592_4_fu_1345_p1;
reg   [31:0] trunc_ln592_4_reg_3566;
reg   [6:0] tmp_12_reg_3571;
wire   [31:0] select_ln591_4_fu_1385_p3;
reg   [31:0] select_ln591_4_reg_3576;
wire   [53:0] man_V_17_fu_1393_p3;
reg   [53:0] man_V_17_reg_3581;
wire   [0:0] icmp_ln590_5_fu_1398_p2;
reg   [0:0] icmp_ln590_5_reg_3586;
wire  signed [11:0] sh_amt_5_fu_1413_p3;
reg  signed [11:0] sh_amt_5_reg_3592;
wire   [0:0] icmp_ln591_5_fu_1421_p2;
reg   [0:0] icmp_ln591_5_reg_3598;
wire   [31:0] trunc_ln592_5_fu_1426_p1;
reg   [31:0] trunc_ln592_5_reg_3603;
reg   [6:0] tmp_15_reg_3608;
wire   [31:0] select_ln591_5_fu_1466_p3;
reg   [31:0] select_ln591_5_reg_3613;
wire   [53:0] man_V_20_fu_1474_p3;
reg   [53:0] man_V_20_reg_3618;
wire   [0:0] icmp_ln590_6_fu_1479_p2;
reg   [0:0] icmp_ln590_6_reg_3623;
wire  signed [11:0] sh_amt_6_fu_1494_p3;
reg  signed [11:0] sh_amt_6_reg_3629;
wire   [0:0] icmp_ln591_6_fu_1502_p2;
reg   [0:0] icmp_ln591_6_reg_3635;
wire   [31:0] trunc_ln592_6_fu_1507_p1;
reg   [31:0] trunc_ln592_6_reg_3640;
reg   [6:0] tmp_18_reg_3645;
wire   [31:0] select_ln591_6_fu_1547_p3;
reg   [31:0] select_ln591_6_reg_3650;
wire   [53:0] man_V_23_fu_1555_p3;
reg   [53:0] man_V_23_reg_3655;
wire   [0:0] icmp_ln590_7_fu_1560_p2;
reg   [0:0] icmp_ln590_7_reg_3660;
wire  signed [11:0] sh_amt_7_fu_1575_p3;
reg  signed [11:0] sh_amt_7_reg_3666;
wire   [0:0] icmp_ln591_7_fu_1583_p2;
reg   [0:0] icmp_ln591_7_reg_3672;
wire   [31:0] trunc_ln592_7_fu_1588_p1;
reg   [31:0] trunc_ln592_7_reg_3677;
reg   [6:0] tmp_21_reg_3682;
wire   [31:0] select_ln591_7_fu_1628_p3;
reg   [31:0] select_ln591_7_reg_3687;
wire   [53:0] man_V_26_fu_1636_p3;
reg   [53:0] man_V_26_reg_3692;
wire   [0:0] icmp_ln590_8_fu_1641_p2;
reg   [0:0] icmp_ln590_8_reg_3697;
wire  signed [11:0] sh_amt_8_fu_1656_p3;
reg  signed [11:0] sh_amt_8_reg_3703;
wire   [0:0] icmp_ln591_8_fu_1664_p2;
reg   [0:0] icmp_ln591_8_reg_3709;
wire   [31:0] trunc_ln592_8_fu_1669_p1;
reg   [31:0] trunc_ln592_8_reg_3714;
reg   [6:0] tmp_24_reg_3719;
wire   [31:0] select_ln591_8_fu_1709_p3;
reg   [31:0] select_ln591_8_reg_3724;
wire   [53:0] man_V_29_fu_1717_p3;
reg   [53:0] man_V_29_reg_3729;
wire   [0:0] icmp_ln590_9_fu_1722_p2;
reg   [0:0] icmp_ln590_9_reg_3734;
wire  signed [11:0] sh_amt_9_fu_1737_p3;
reg  signed [11:0] sh_amt_9_reg_3740;
wire   [0:0] icmp_ln591_9_fu_1745_p2;
reg   [0:0] icmp_ln591_9_reg_3746;
wire   [31:0] trunc_ln592_9_fu_1750_p1;
reg   [31:0] trunc_ln592_9_reg_3751;
reg   [6:0] tmp_27_reg_3756;
wire   [31:0] select_ln591_9_fu_1790_p3;
reg   [31:0] select_ln591_9_reg_3761;
wire  signed [31:0] sext_ln590_fu_1798_p1;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln594_fu_1801_p2;
reg   [0:0] icmp_ln594_reg_3771;
wire   [0:0] icmp_ln612_fu_1806_p2;
reg   [0:0] icmp_ln612_reg_3776;
wire  signed [31:0] sext_ln590_1_fu_1825_p1;
wire   [0:0] icmp_ln594_1_fu_1828_p2;
reg   [0:0] icmp_ln594_1_reg_3791;
wire   [0:0] icmp_ln612_1_fu_1833_p2;
reg   [0:0] icmp_ln612_1_reg_3796;
wire  signed [31:0] sext_ln590_2_fu_1852_p1;
wire   [0:0] icmp_ln594_2_fu_1855_p2;
reg   [0:0] icmp_ln594_2_reg_3811;
wire   [0:0] icmp_ln612_2_fu_1860_p2;
reg   [0:0] icmp_ln612_2_reg_3816;
wire  signed [31:0] sext_ln590_3_fu_1879_p1;
wire   [0:0] icmp_ln594_3_fu_1882_p2;
reg   [0:0] icmp_ln594_3_reg_3831;
wire   [0:0] icmp_ln612_3_fu_1887_p2;
reg   [0:0] icmp_ln612_3_reg_3836;
wire  signed [31:0] sext_ln590_4_fu_1906_p1;
wire   [0:0] icmp_ln594_4_fu_1909_p2;
reg   [0:0] icmp_ln594_4_reg_3851;
wire   [0:0] icmp_ln612_4_fu_1914_p2;
reg   [0:0] icmp_ln612_4_reg_3856;
wire  signed [31:0] sext_ln590_5_fu_1933_p1;
wire   [0:0] icmp_ln594_5_fu_1936_p2;
reg   [0:0] icmp_ln594_5_reg_3871;
wire   [0:0] icmp_ln612_5_fu_1941_p2;
reg   [0:0] icmp_ln612_5_reg_3876;
wire  signed [31:0] sext_ln590_6_fu_1960_p1;
wire   [0:0] icmp_ln594_6_fu_1963_p2;
reg   [0:0] icmp_ln594_6_reg_3891;
wire   [0:0] icmp_ln612_6_fu_1968_p2;
reg   [0:0] icmp_ln612_6_reg_3896;
wire  signed [31:0] sext_ln590_7_fu_1987_p1;
wire   [0:0] icmp_ln594_7_fu_1990_p2;
reg   [0:0] icmp_ln594_7_reg_3911;
wire   [0:0] icmp_ln612_7_fu_1995_p2;
reg   [0:0] icmp_ln612_7_reg_3916;
wire  signed [31:0] sext_ln590_8_fu_2014_p1;
wire   [0:0] icmp_ln594_8_fu_2017_p2;
reg   [0:0] icmp_ln594_8_reg_3931;
wire   [0:0] icmp_ln612_8_fu_2022_p2;
reg   [0:0] icmp_ln612_8_reg_3936;
wire  signed [31:0] sext_ln590_9_fu_2041_p1;
wire   [0:0] icmp_ln594_9_fu_2044_p2;
reg   [0:0] icmp_ln594_9_reg_3951;
wire   [0:0] icmp_ln612_9_fu_2049_p2;
reg   [0:0] icmp_ln612_9_reg_3956;
wire   [31:0] grp_fu_1811_p2;
reg   [31:0] shl_ln613_reg_3966;
wire    ap_CS_fsm_state8;
wire   [31:0] grp_fu_1838_p2;
reg   [31:0] shl_ln613_1_reg_3971;
wire   [31:0] grp_fu_1865_p2;
reg   [31:0] shl_ln613_2_reg_3976;
wire   [31:0] grp_fu_1892_p2;
reg   [31:0] shl_ln613_3_reg_3981;
wire   [31:0] grp_fu_1919_p2;
reg   [31:0] shl_ln613_4_reg_3986;
wire   [31:0] grp_fu_1946_p2;
reg   [31:0] shl_ln613_5_reg_3991;
wire   [31:0] grp_fu_1973_p2;
reg   [31:0] shl_ln613_6_reg_3996;
wire   [31:0] grp_fu_2000_p2;
reg   [31:0] shl_ln613_7_reg_4001;
wire   [31:0] grp_fu_2027_p2;
reg   [31:0] shl_ln613_8_reg_4006;
wire   [31:0] grp_fu_2054_p2;
reg   [31:0] shl_ln613_9_reg_4011;
wire   [31:0] select_ln590_fu_2083_p3;
reg   [31:0] select_ln590_reg_4016;
wire    ap_CS_fsm_state9;
wire   [0:0] and_ln594_1_fu_2101_p2;
reg   [0:0] and_ln594_1_reg_4021;
wire   [31:0] select_ln590_2_fu_2121_p3;
reg   [31:0] select_ln590_2_reg_4026;
wire   [0:0] and_ln594_3_fu_2139_p2;
reg   [0:0] and_ln594_3_reg_4031;
wire   [31:0] select_ln590_4_fu_2159_p3;
reg   [31:0] select_ln590_4_reg_4036;
wire   [0:0] and_ln594_5_fu_2177_p2;
reg   [0:0] and_ln594_5_reg_4041;
wire   [31:0] select_ln590_6_fu_2197_p3;
reg   [31:0] select_ln590_6_reg_4046;
wire   [0:0] and_ln594_7_fu_2215_p2;
reg   [0:0] and_ln594_7_reg_4051;
wire   [31:0] select_ln590_8_fu_2235_p3;
reg   [31:0] select_ln590_8_reg_4056;
wire   [0:0] and_ln594_9_fu_2253_p2;
reg   [0:0] and_ln594_9_reg_4061;
wire   [31:0] select_ln590_10_fu_2273_p3;
reg   [31:0] select_ln590_10_reg_4066;
wire   [0:0] and_ln594_11_fu_2291_p2;
reg   [0:0] and_ln594_11_reg_4071;
wire   [31:0] select_ln590_12_fu_2311_p3;
reg   [31:0] select_ln590_12_reg_4076;
wire   [0:0] and_ln594_13_fu_2329_p2;
reg   [0:0] and_ln594_13_reg_4081;
wire   [31:0] select_ln590_14_fu_2349_p3;
reg   [31:0] select_ln590_14_reg_4086;
wire   [0:0] and_ln594_15_fu_2367_p2;
reg   [0:0] and_ln594_15_reg_4091;
wire   [31:0] select_ln590_16_fu_2387_p3;
reg   [31:0] select_ln590_16_reg_4096;
wire   [0:0] and_ln594_17_fu_2405_p2;
reg   [0:0] and_ln594_17_reg_4101;
wire   [31:0] select_ln590_18_fu_2425_p3;
reg   [31:0] select_ln590_18_reg_4106;
wire   [0:0] and_ln594_19_fu_2443_p2;
reg   [0:0] and_ln594_19_reg_4111;
wire   [53:0] grp_fu_1820_p2;
reg   [53:0] ashr_ln595_reg_4116;
wire    ap_CS_fsm_state13;
wire   [53:0] grp_fu_1847_p2;
reg   [53:0] ashr_ln595_1_reg_4121;
wire   [53:0] grp_fu_1874_p2;
reg   [53:0] ashr_ln595_2_reg_4126;
wire   [53:0] grp_fu_1901_p2;
reg   [53:0] ashr_ln595_3_reg_4131;
wire   [53:0] grp_fu_1928_p2;
reg   [53:0] ashr_ln595_4_reg_4136;
wire   [53:0] grp_fu_1955_p2;
reg   [53:0] ashr_ln595_5_reg_4141;
wire   [53:0] grp_fu_1982_p2;
reg   [53:0] ashr_ln595_6_reg_4146;
wire   [53:0] grp_fu_2009_p2;
reg   [53:0] ashr_ln595_7_reg_4151;
wire   [53:0] grp_fu_2036_p2;
reg   [53:0] ashr_ln595_8_reg_4156;
wire   [53:0] grp_fu_2063_p2;
reg   [53:0] ashr_ln595_9_reg_4161;
wire   [31:0] in_local_V_fu_2457_p3;
reg   [31:0] in_local_V_reg_4166;
wire    ap_CS_fsm_state14;
wire   [31:0] in_local_V_1_fu_2473_p3;
reg   [31:0] in_local_V_1_reg_4171;
wire   [31:0] in_local_V_2_fu_2489_p3;
reg   [31:0] in_local_V_2_reg_4176;
wire   [31:0] in_local_V_3_fu_2505_p3;
reg   [31:0] in_local_V_3_reg_4181;
wire   [31:0] in_local_V_4_fu_2521_p3;
reg   [31:0] in_local_V_4_reg_4186;
wire   [31:0] in_local_V_5_fu_2537_p3;
reg   [31:0] in_local_V_5_reg_4191;
wire   [31:0] in_local_V_6_fu_2553_p3;
reg   [31:0] in_local_V_6_reg_4196;
wire   [31:0] in_local_V_7_fu_2569_p3;
reg   [31:0] in_local_V_7_reg_4201;
wire   [31:0] in_local_V_8_fu_2585_p3;
reg   [31:0] in_local_V_8_reg_4206;
wire   [31:0] in_local_V_9_fu_2601_p3;
reg   [31:0] in_local_V_9_reg_4211;
wire   [31:0] grp_myproject_fu_182_ap_return;
reg   [31:0] out_local_V_reg_4216;
wire    ap_CS_fsm_state20;
reg   [0:0] p_Result_22_reg_4223;
wire   [31:0] tmp_V_fu_2616_p2;
reg   [31:0] tmp_V_reg_4229;
wire    ap_CS_fsm_state21;
wire   [0:0] icmp_ln988_fu_2621_p2;
reg   [0:0] icmp_ln988_reg_4234;
wire    ap_CS_fsm_state22;
wire   [31:0] tmp_V_3_fu_2626_p3;
reg   [31:0] tmp_V_3_reg_4239;
wire   [31:0] sub_ln997_fu_2649_p2;
reg   [31:0] sub_ln997_reg_4246;
wire   [5:0] trunc_ln1000_fu_2655_p1;
reg   [5:0] trunc_ln1000_reg_4253;
wire   [7:0] trunc_ln996_fu_2659_p1;
reg   [7:0] trunc_ln996_reg_4258;
wire   [31:0] lsb_index_fu_2663_p2;
reg   [31:0] lsb_index_reg_4263;
wire    ap_CS_fsm_state23;
reg   [30:0] tmp_30_reg_4271;
wire   [0:0] icmp_ln999_fu_2678_p2;
reg   [0:0] icmp_ln999_reg_4276;
wire    ap_CS_fsm_state24;
wire   [5:0] sub_ln1000_fu_2688_p2;
reg   [5:0] sub_ln1000_reg_4281;
wire    ap_CS_fsm_state25;
wire   [31:0] grp_fu_2683_p2;
reg   [31:0] shl_ln1002_reg_4286;
wire   [31:0] sub_ln1012_fu_2693_p2;
reg   [31:0] sub_ln1012_reg_4291;
wire   [31:0] add_ln1011_fu_2698_p2;
reg   [31:0] add_ln1011_reg_4296;
wire   [63:0] zext_ln1010_fu_2703_p1;
wire    ap_CS_fsm_state26;
wire   [0:0] icmp_ln1002_fu_2725_p2;
reg   [0:0] icmp_ln1002_reg_4307;
wire   [0:0] p_Result_24_fu_2731_p3;
reg   [0:0] p_Result_24_reg_4312;
wire   [0:0] icmp_ln1011_fu_2768_p2;
reg   [0:0] icmp_ln1011_reg_4328;
wire    ap_CS_fsm_state27;
wire   [63:0] grp_fu_2740_p2;
reg   [63:0] shl_ln1012_reg_4333;
wire   [63:0] grp_fu_2749_p2;
reg   [63:0] lshr_ln1011_reg_4338;
wire   [0:0] select_ln1011_fu_2783_p3;
reg   [0:0] select_ln1011_reg_4343;
reg   [62:0] m_5_reg_4348;
wire    ap_CS_fsm_state28;
reg   [0:0] p_Result_s_reg_4353;
wire   [7:0] select_ln996_fu_2823_p3;
reg   [7:0] select_ln996_reg_4358;
wire    ap_CS_fsm_state29;
wire   [31:0] LD_10_fu_2862_p1;
reg   [31:0] LD_10_reg_4363;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state15;
wire   [31:0] grp_fu_196_p0;
wire   [31:0] grp_fu_199_p0;
wire   [31:0] grp_fu_202_p0;
wire   [31:0] grp_fu_205_p0;
wire   [31:0] grp_fu_208_p0;
wire   [31:0] grp_fu_211_p0;
wire   [31:0] grp_fu_214_p0;
wire   [31:0] grp_fu_217_p0;
wire   [31:0] grp_fu_220_p0;
wire   [31:0] grp_fu_223_p0;
wire   [31:0] trunc_ln293_fu_234_p1;
wire   [31:0] trunc_ln293_1_fu_243_p4;
wire   [31:0] trunc_ln293_2_fu_258_p4;
wire   [31:0] trunc_ln293_3_fu_273_p4;
wire   [31:0] trunc_ln293_4_fu_288_p4;
wire   [31:0] trunc_ln293_5_fu_303_p4;
wire   [31:0] trunc_ln293_6_fu_318_p4;
wire   [31:0] trunc_ln293_7_fu_333_p4;
wire   [31:0] trunc_ln293_8_fu_348_p4;
wire   [31:0] trunc_ln293_9_fu_363_p4;
wire   [63:0] grp_fu_196_p1;
wire   [63:0] ireg_fu_378_p1;
wire   [63:0] grp_fu_199_p1;
wire   [63:0] ireg_1_fu_408_p1;
wire   [63:0] grp_fu_202_p1;
wire   [63:0] ireg_2_fu_438_p1;
wire   [63:0] grp_fu_205_p1;
wire   [63:0] ireg_3_fu_468_p1;
wire   [63:0] grp_fu_208_p1;
wire   [63:0] ireg_4_fu_498_p1;
wire   [63:0] grp_fu_211_p1;
wire   [63:0] ireg_5_fu_528_p1;
wire   [63:0] grp_fu_214_p1;
wire   [63:0] ireg_6_fu_558_p1;
wire   [63:0] grp_fu_217_p1;
wire   [63:0] ireg_7_fu_588_p1;
wire   [63:0] grp_fu_220_p1;
wire   [63:0] ireg_8_fu_618_p1;
wire   [63:0] grp_fu_223_p1;
wire   [63:0] ireg_9_fu_648_p1;
wire   [52:0] p_Result_3_fu_681_p3;
wire   [11:0] zext_ln501_fu_678_p1;
wire   [52:0] p_Result_5_fu_712_p3;
wire   [11:0] zext_ln501_1_fu_709_p1;
wire   [52:0] p_Result_7_fu_743_p3;
wire   [11:0] zext_ln501_2_fu_740_p1;
wire   [52:0] p_Result_9_fu_774_p3;
wire   [11:0] zext_ln501_3_fu_771_p1;
wire   [52:0] p_Result_11_fu_805_p3;
wire   [11:0] zext_ln501_4_fu_802_p1;
wire   [52:0] p_Result_13_fu_836_p3;
wire   [11:0] zext_ln501_5_fu_833_p1;
wire   [52:0] p_Result_15_fu_867_p3;
wire   [11:0] zext_ln501_6_fu_864_p1;
wire   [52:0] p_Result_17_fu_898_p3;
wire   [11:0] zext_ln501_7_fu_895_p1;
wire   [52:0] p_Result_19_fu_929_p3;
wire   [11:0] zext_ln501_8_fu_926_p1;
wire   [52:0] p_Result_21_fu_960_p3;
wire   [11:0] zext_ln501_9_fu_957_p1;
wire   [11:0] add_ln590_fu_998_p2;
wire   [11:0] sub_ln590_fu_1003_p2;
wire   [0:0] tmp_1_fu_1035_p3;
wire   [0:0] xor_ln580_fu_1050_p2;
wire   [0:0] and_ln591_fu_1055_p2;
wire   [31:0] select_ln597_fu_1042_p3;
wire   [11:0] add_ln590_1_fu_1079_p2;
wire   [11:0] sub_ln590_1_fu_1084_p2;
wire   [0:0] tmp_4_fu_1116_p3;
wire   [0:0] xor_ln580_1_fu_1131_p2;
wire   [0:0] and_ln591_1_fu_1136_p2;
wire   [31:0] select_ln597_1_fu_1123_p3;
wire   [11:0] add_ln590_2_fu_1160_p2;
wire   [11:0] sub_ln590_2_fu_1165_p2;
wire   [0:0] tmp_7_fu_1197_p3;
wire   [0:0] xor_ln580_2_fu_1212_p2;
wire   [0:0] and_ln591_2_fu_1217_p2;
wire   [31:0] select_ln597_2_fu_1204_p3;
wire   [11:0] add_ln590_3_fu_1241_p2;
wire   [11:0] sub_ln590_3_fu_1246_p2;
wire   [0:0] tmp_10_fu_1278_p3;
wire   [0:0] xor_ln580_3_fu_1293_p2;
wire   [0:0] and_ln591_3_fu_1298_p2;
wire   [31:0] select_ln597_3_fu_1285_p3;
wire   [11:0] add_ln590_4_fu_1322_p2;
wire   [11:0] sub_ln590_4_fu_1327_p2;
wire   [0:0] tmp_13_fu_1359_p3;
wire   [0:0] xor_ln580_4_fu_1374_p2;
wire   [0:0] and_ln591_4_fu_1379_p2;
wire   [31:0] select_ln597_4_fu_1366_p3;
wire   [11:0] add_ln590_5_fu_1403_p2;
wire   [11:0] sub_ln590_5_fu_1408_p2;
wire   [0:0] tmp_16_fu_1440_p3;
wire   [0:0] xor_ln580_5_fu_1455_p2;
wire   [0:0] and_ln591_5_fu_1460_p2;
wire   [31:0] select_ln597_5_fu_1447_p3;
wire   [11:0] add_ln590_6_fu_1484_p2;
wire   [11:0] sub_ln590_6_fu_1489_p2;
wire   [0:0] tmp_19_fu_1521_p3;
wire   [0:0] xor_ln580_6_fu_1536_p2;
wire   [0:0] and_ln591_6_fu_1541_p2;
wire   [31:0] select_ln597_6_fu_1528_p3;
wire   [11:0] add_ln590_7_fu_1565_p2;
wire   [11:0] sub_ln590_7_fu_1570_p2;
wire   [0:0] tmp_22_fu_1602_p3;
wire   [0:0] xor_ln580_7_fu_1617_p2;
wire   [0:0] and_ln591_7_fu_1622_p2;
wire   [31:0] select_ln597_7_fu_1609_p3;
wire   [11:0] add_ln590_8_fu_1646_p2;
wire   [11:0] sub_ln590_8_fu_1651_p2;
wire   [0:0] tmp_25_fu_1683_p3;
wire   [0:0] xor_ln580_8_fu_1698_p2;
wire   [0:0] and_ln591_8_fu_1703_p2;
wire   [31:0] select_ln597_8_fu_1690_p3;
wire   [11:0] add_ln590_9_fu_1727_p2;
wire   [11:0] sub_ln590_9_fu_1732_p2;
wire   [0:0] tmp_28_fu_1764_p3;
wire   [0:0] xor_ln580_9_fu_1779_p2;
wire   [0:0] and_ln591_9_fu_1784_p2;
wire   [31:0] select_ln597_9_fu_1771_p3;
wire   [53:0] grp_fu_1820_p1;
wire   [53:0] grp_fu_1847_p1;
wire   [53:0] grp_fu_1874_p1;
wire   [53:0] grp_fu_1901_p1;
wire   [53:0] grp_fu_1928_p1;
wire   [53:0] grp_fu_1955_p1;
wire   [53:0] grp_fu_1982_p1;
wire   [53:0] grp_fu_2009_p1;
wire   [53:0] grp_fu_2036_p1;
wire   [53:0] grp_fu_2063_p1;
wire   [0:0] or_ln591_fu_2074_p2;
wire   [0:0] or_ln590_fu_2078_p2;
wire   [31:0] select_ln612_fu_2068_p3;
wire   [0:0] xor_ln591_fu_2090_p2;
wire   [0:0] and_ln594_fu_2096_p2;
wire   [0:0] or_ln591_1_fu_2112_p2;
wire   [0:0] or_ln590_1_fu_2116_p2;
wire   [31:0] select_ln612_1_fu_2106_p3;
wire   [0:0] xor_ln591_1_fu_2128_p2;
wire   [0:0] and_ln594_2_fu_2134_p2;
wire   [0:0] or_ln591_2_fu_2150_p2;
wire   [0:0] or_ln590_2_fu_2154_p2;
wire   [31:0] select_ln612_2_fu_2144_p3;
wire   [0:0] xor_ln591_2_fu_2166_p2;
wire   [0:0] and_ln594_4_fu_2172_p2;
wire   [0:0] or_ln591_3_fu_2188_p2;
wire   [0:0] or_ln590_3_fu_2192_p2;
wire   [31:0] select_ln612_3_fu_2182_p3;
wire   [0:0] xor_ln591_3_fu_2204_p2;
wire   [0:0] and_ln594_6_fu_2210_p2;
wire   [0:0] or_ln591_4_fu_2226_p2;
wire   [0:0] or_ln590_4_fu_2230_p2;
wire   [31:0] select_ln612_4_fu_2220_p3;
wire   [0:0] xor_ln591_4_fu_2242_p2;
wire   [0:0] and_ln594_8_fu_2248_p2;
wire   [0:0] or_ln591_5_fu_2264_p2;
wire   [0:0] or_ln590_5_fu_2268_p2;
wire   [31:0] select_ln612_5_fu_2258_p3;
wire   [0:0] xor_ln591_5_fu_2280_p2;
wire   [0:0] and_ln594_10_fu_2286_p2;
wire   [0:0] or_ln591_6_fu_2302_p2;
wire   [0:0] or_ln590_6_fu_2306_p2;
wire   [31:0] select_ln612_6_fu_2296_p3;
wire   [0:0] xor_ln591_6_fu_2318_p2;
wire   [0:0] and_ln594_12_fu_2324_p2;
wire   [0:0] or_ln591_7_fu_2340_p2;
wire   [0:0] or_ln590_7_fu_2344_p2;
wire   [31:0] select_ln612_7_fu_2334_p3;
wire   [0:0] xor_ln591_7_fu_2356_p2;
wire   [0:0] and_ln594_14_fu_2362_p2;
wire   [0:0] or_ln591_8_fu_2378_p2;
wire   [0:0] or_ln590_8_fu_2382_p2;
wire   [31:0] select_ln612_8_fu_2372_p3;
wire   [0:0] xor_ln591_8_fu_2394_p2;
wire   [0:0] and_ln594_16_fu_2400_p2;
wire   [0:0] or_ln591_9_fu_2416_p2;
wire   [0:0] or_ln590_9_fu_2420_p2;
wire   [31:0] select_ln612_9_fu_2410_p3;
wire   [0:0] xor_ln591_9_fu_2432_p2;
wire   [0:0] and_ln594_18_fu_2438_p2;
wire   [31:0] trunc_ln595_fu_2448_p1;
wire   [31:0] select_ln594_fu_2451_p3;
wire   [31:0] trunc_ln595_1_fu_2464_p1;
wire   [31:0] select_ln594_1_fu_2467_p3;
wire   [31:0] trunc_ln595_2_fu_2480_p1;
wire   [31:0] select_ln594_2_fu_2483_p3;
wire   [31:0] trunc_ln595_3_fu_2496_p1;
wire   [31:0] select_ln594_3_fu_2499_p3;
wire   [31:0] trunc_ln595_4_fu_2512_p1;
wire   [31:0] select_ln594_4_fu_2515_p3;
wire   [31:0] trunc_ln595_5_fu_2528_p1;
wire   [31:0] select_ln594_5_fu_2531_p3;
wire   [31:0] trunc_ln595_6_fu_2544_p1;
wire   [31:0] select_ln594_6_fu_2547_p3;
wire   [31:0] trunc_ln595_7_fu_2560_p1;
wire   [31:0] select_ln594_7_fu_2563_p3;
wire   [31:0] trunc_ln595_8_fu_2576_p1;
wire   [31:0] select_ln594_8_fu_2579_p3;
wire   [31:0] trunc_ln595_9_fu_2592_p1;
wire   [31:0] select_ln594_9_fu_2595_p3;
reg   [31:0] p_Result_23_fu_2631_p4;
reg   [31:0] l_fu_2641_p3;
wire   [31:0] lshr_ln1000_fu_2709_p1;
wire   [31:0] lshr_ln1000_fu_2709_p2;
wire   [31:0] or_ln1002_1_fu_2715_p2;
wire   [31:0] and_ln1002_fu_2720_p2;
wire   [63:0] grp_fu_2740_p1;
wire   [63:0] grp_fu_2749_p1;
wire   [0:0] tmp_31_fu_2755_p3;
wire   [0:0] xor_ln1002_fu_2762_p2;
wire   [0:0] select_ln999_fu_2778_p3;
wire   [0:0] and_ln1002_1_fu_2773_p2;
wire   [63:0] m_fu_2791_p3;
wire   [63:0] zext_ln1014_fu_2796_p1;
wire   [63:0] m_2_fu_2799_p2;
wire   [7:0] sub_ln1017_fu_2833_p2;
wire   [7:0] add_ln1017_fu_2838_p2;
wire   [63:0] zext_ln1015_fu_2830_p1;
wire   [8:0] tmp_s_fu_2843_p3;
wire   [63:0] p_Result_25_fu_2850_p5;
wire   [31:0] select_ln304_fu_2866_p3;
reg    grp_fu_196_ce;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_fu_199_ce;
reg    grp_fu_202_ce;
reg    grp_fu_205_ce;
reg    grp_fu_208_ce;
reg    grp_fu_211_ce;
reg    grp_fu_214_ce;
reg    grp_fu_217_ce;
reg    grp_fu_220_ce;
reg    grp_fu_223_ce;
reg   [31:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    regslice_both_out_r_V_data_V_U_apdone_blk;
reg    ap_block_state32;
wire    regslice_both_in_r_V_data_V_U_apdone_blk;
wire   [319:0] in_r_TDATA_int_regslice;
wire    in_r_TVALID_int_regslice;
reg    in_r_TREADY_int_regslice;
wire    regslice_both_in_r_V_data_V_U_ack_in;
wire    regslice_both_in_r_V_keep_V_U_apdone_blk;
wire   [39:0] in_r_TKEEP_int_regslice;
wire    regslice_both_in_r_V_keep_V_U_vld_out;
wire    regslice_both_in_r_V_keep_V_U_ack_in;
wire    regslice_both_in_r_V_strb_V_U_apdone_blk;
wire   [39:0] in_r_TSTRB_int_regslice;
wire    regslice_both_in_r_V_strb_V_U_vld_out;
wire    regslice_both_in_r_V_strb_V_U_ack_in;
wire    regslice_both_in_r_V_last_V_U_apdone_blk;
wire   [0:0] in_r_TLAST_int_regslice;
wire    regslice_both_in_r_V_last_V_U_vld_out;
wire    regslice_both_in_r_V_last_V_U_ack_in;
wire   [319:0] out_r_TDATA_int_regslice;
reg    out_r_TVALID_int_regslice;
wire    out_r_TREADY_int_regslice;
wire    regslice_both_out_r_V_data_V_U_vld_out;
wire    regslice_both_out_r_V_keep_V_U_apdone_blk;
wire    regslice_both_out_r_V_keep_V_U_ack_in_dummy;
wire    regslice_both_out_r_V_keep_V_U_vld_out;
wire    regslice_both_out_r_V_strb_V_U_apdone_blk;
wire    regslice_both_out_r_V_strb_V_U_ack_in_dummy;
wire    regslice_both_out_r_V_strb_V_U_vld_out;
wire    regslice_both_out_r_V_last_V_U_apdone_blk;
wire    regslice_both_out_r_V_last_V_U_ack_in_dummy;
wire    regslice_both_out_r_V_last_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 32'd1;
end

myproject_axi_myproject grp_myproject_fu_182(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .p_read(in_local_V_reg_4166),
    .p_read1(in_local_V_1_reg_4171),
    .p_read2(in_local_V_2_reg_4176),
    .p_read3(in_local_V_3_reg_4181),
    .p_read4(in_local_V_4_reg_4186),
    .p_read5(in_local_V_5_reg_4191),
    .p_read6(in_local_V_6_reg_4196),
    .p_read7(in_local_V_7_reg_4201),
    .p_read8(in_local_V_8_reg_4206),
    .p_read9(in_local_V_9_reg_4211),
    .ap_return(grp_myproject_fu_182_ap_return)
);

myproject_axi_fpext_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_4_no_dsp_1_U39(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_196_p0),
    .ce(grp_fu_196_ce),
    .dout(grp_fu_196_p1)
);

myproject_axi_fpext_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_4_no_dsp_1_U40(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_199_p0),
    .ce(grp_fu_199_ce),
    .dout(grp_fu_199_p1)
);

myproject_axi_fpext_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_4_no_dsp_1_U41(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_202_p0),
    .ce(grp_fu_202_ce),
    .dout(grp_fu_202_p1)
);

myproject_axi_fpext_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_4_no_dsp_1_U42(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_205_p0),
    .ce(grp_fu_205_ce),
    .dout(grp_fu_205_p1)
);

myproject_axi_fpext_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_4_no_dsp_1_U43(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_208_p0),
    .ce(grp_fu_208_ce),
    .dout(grp_fu_208_p1)
);

myproject_axi_fpext_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_4_no_dsp_1_U44(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_211_p0),
    .ce(grp_fu_211_ce),
    .dout(grp_fu_211_p1)
);

myproject_axi_fpext_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_4_no_dsp_1_U45(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_214_p0),
    .ce(grp_fu_214_ce),
    .dout(grp_fu_214_p1)
);

myproject_axi_fpext_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_4_no_dsp_1_U46(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_217_p0),
    .ce(grp_fu_217_ce),
    .dout(grp_fu_217_p1)
);

myproject_axi_fpext_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_4_no_dsp_1_U47(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_220_p0),
    .ce(grp_fu_220_ce),
    .dout(grp_fu_220_p1)
);

myproject_axi_fpext_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_4_no_dsp_1_U48(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_223_p0),
    .ce(grp_fu_223_ce),
    .dout(grp_fu_223_p1)
);

myproject_axi_shl_32ns_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
shl_32ns_32s_32_2_1_U49(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(trunc_ln592_reg_3418),
    .din1(sext_ln590_fu_1798_p1),
    .ce(1'b1),
    .dout(grp_fu_1811_p2)
);

myproject_axi_ashr_54ns_32ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
ashr_54ns_32ns_54_7_1_U50(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(man_V_2_reg_3396),
    .din1(grp_fu_1820_p1),
    .ce(1'b1),
    .dout(grp_fu_1820_p2)
);

myproject_axi_shl_32ns_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
shl_32ns_32s_32_2_1_U51(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(trunc_ln592_1_reg_3455),
    .din1(sext_ln590_1_fu_1825_p1),
    .ce(1'b1),
    .dout(grp_fu_1838_p2)
);

myproject_axi_ashr_54ns_32ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
ashr_54ns_32ns_54_7_1_U52(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(man_V_5_reg_3433),
    .din1(grp_fu_1847_p1),
    .ce(1'b1),
    .dout(grp_fu_1847_p2)
);

myproject_axi_shl_32ns_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
shl_32ns_32s_32_2_1_U53(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(trunc_ln592_2_reg_3492),
    .din1(sext_ln590_2_fu_1852_p1),
    .ce(1'b1),
    .dout(grp_fu_1865_p2)
);

myproject_axi_ashr_54ns_32ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
ashr_54ns_32ns_54_7_1_U54(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(man_V_8_reg_3470),
    .din1(grp_fu_1874_p1),
    .ce(1'b1),
    .dout(grp_fu_1874_p2)
);

myproject_axi_shl_32ns_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
shl_32ns_32s_32_2_1_U55(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(trunc_ln592_3_reg_3529),
    .din1(sext_ln590_3_fu_1879_p1),
    .ce(1'b1),
    .dout(grp_fu_1892_p2)
);

myproject_axi_ashr_54ns_32ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
ashr_54ns_32ns_54_7_1_U56(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(man_V_11_reg_3507),
    .din1(grp_fu_1901_p1),
    .ce(1'b1),
    .dout(grp_fu_1901_p2)
);

myproject_axi_shl_32ns_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
shl_32ns_32s_32_2_1_U57(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(trunc_ln592_4_reg_3566),
    .din1(sext_ln590_4_fu_1906_p1),
    .ce(1'b1),
    .dout(grp_fu_1919_p2)
);

myproject_axi_ashr_54ns_32ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
ashr_54ns_32ns_54_7_1_U58(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(man_V_14_reg_3544),
    .din1(grp_fu_1928_p1),
    .ce(1'b1),
    .dout(grp_fu_1928_p2)
);

myproject_axi_shl_32ns_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
shl_32ns_32s_32_2_1_U59(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(trunc_ln592_5_reg_3603),
    .din1(sext_ln590_5_fu_1933_p1),
    .ce(1'b1),
    .dout(grp_fu_1946_p2)
);

myproject_axi_ashr_54ns_32ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
ashr_54ns_32ns_54_7_1_U60(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(man_V_17_reg_3581),
    .din1(grp_fu_1955_p1),
    .ce(1'b1),
    .dout(grp_fu_1955_p2)
);

myproject_axi_shl_32ns_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
shl_32ns_32s_32_2_1_U61(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(trunc_ln592_6_reg_3640),
    .din1(sext_ln590_6_fu_1960_p1),
    .ce(1'b1),
    .dout(grp_fu_1973_p2)
);

myproject_axi_ashr_54ns_32ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
ashr_54ns_32ns_54_7_1_U62(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(man_V_20_reg_3618),
    .din1(grp_fu_1982_p1),
    .ce(1'b1),
    .dout(grp_fu_1982_p2)
);

myproject_axi_shl_32ns_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
shl_32ns_32s_32_2_1_U63(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(trunc_ln592_7_reg_3677),
    .din1(sext_ln590_7_fu_1987_p1),
    .ce(1'b1),
    .dout(grp_fu_2000_p2)
);

myproject_axi_ashr_54ns_32ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
ashr_54ns_32ns_54_7_1_U64(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(man_V_23_reg_3655),
    .din1(grp_fu_2009_p1),
    .ce(1'b1),
    .dout(grp_fu_2009_p2)
);

myproject_axi_shl_32ns_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
shl_32ns_32s_32_2_1_U65(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(trunc_ln592_8_reg_3714),
    .din1(sext_ln590_8_fu_2014_p1),
    .ce(1'b1),
    .dout(grp_fu_2027_p2)
);

myproject_axi_ashr_54ns_32ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
ashr_54ns_32ns_54_7_1_U66(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(man_V_26_reg_3692),
    .din1(grp_fu_2036_p1),
    .ce(1'b1),
    .dout(grp_fu_2036_p2)
);

myproject_axi_shl_32ns_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
shl_32ns_32s_32_2_1_U67(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(trunc_ln592_9_reg_3751),
    .din1(sext_ln590_9_fu_2041_p1),
    .ce(1'b1),
    .dout(grp_fu_2054_p2)
);

myproject_axi_ashr_54ns_32ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
ashr_54ns_32ns_54_7_1_U68(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(man_V_29_reg_3729),
    .din1(grp_fu_2063_p1),
    .ce(1'b1),
    .dout(grp_fu_2063_p2)
);

myproject_axi_shl_32ns_32ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
shl_32ns_32ns_32_2_1_U69(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(32'd1),
    .din1(lsb_index_reg_4263),
    .ce(1'b1),
    .dout(grp_fu_2683_p2)
);

myproject_axi_lshr_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .OP( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
lshr_32s_6ns_32_1_1_U70(
    .din0(32'd4294967295),
    .din1(lshr_ln1000_fu_2709_p1),
    .dout(lshr_ln1000_fu_2709_p2)
);

myproject_axi_shl_64ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
shl_64ns_32ns_64_2_1_U71(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(zext_ln1010_fu_2703_p1),
    .din1(grp_fu_2740_p1),
    .ce(1'b1),
    .dout(grp_fu_2740_p2)
);

myproject_axi_lshr_64ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
lshr_64ns_32ns_64_2_1_U72(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(zext_ln1010_fu_2703_p1),
    .din1(grp_fu_2749_p1),
    .ce(1'b1),
    .dout(grp_fu_2749_p2)
);

myproject_axi_regslice_both #(
    .DataWidth( 320 ))
regslice_both_in_r_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TDATA),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_r_V_data_V_U_ack_in),
    .data_out(in_r_TDATA_int_regslice),
    .vld_out(in_r_TVALID_int_regslice),
    .ack_out(in_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_r_V_data_V_U_apdone_blk)
);

myproject_axi_regslice_both #(
    .DataWidth( 40 ))
regslice_both_in_r_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TKEEP),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_r_V_keep_V_U_ack_in),
    .data_out(in_r_TKEEP_int_regslice),
    .vld_out(regslice_both_in_r_V_keep_V_U_vld_out),
    .ack_out(in_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_r_V_keep_V_U_apdone_blk)
);

myproject_axi_regslice_both #(
    .DataWidth( 40 ))
regslice_both_in_r_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TSTRB),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_r_V_strb_V_U_ack_in),
    .data_out(in_r_TSTRB_int_regslice),
    .vld_out(regslice_both_in_r_V_strb_V_U_vld_out),
    .ack_out(in_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_r_V_strb_V_U_apdone_blk)
);

myproject_axi_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_r_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TLAST),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_r_V_last_V_U_ack_in),
    .data_out(in_r_TLAST_int_regslice),
    .vld_out(regslice_both_in_r_V_last_V_U_vld_out),
    .ack_out(in_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_r_V_last_V_U_apdone_blk)
);

myproject_axi_regslice_both #(
    .DataWidth( 320 ))
regslice_both_out_r_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_r_TDATA_int_regslice),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(out_r_TREADY_int_regslice),
    .data_out(out_r_TDATA),
    .vld_out(regslice_both_out_r_V_data_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_r_V_data_V_U_apdone_blk)
);

myproject_axi_regslice_both #(
    .DataWidth( 40 ))
regslice_both_out_r_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(40'd0),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(regslice_both_out_r_V_keep_V_U_ack_in_dummy),
    .data_out(out_r_TKEEP),
    .vld_out(regslice_both_out_r_V_keep_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_r_V_keep_V_U_apdone_blk)
);

myproject_axi_regslice_both #(
    .DataWidth( 40 ))
regslice_both_out_r_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(40'd0),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(regslice_both_out_r_V_strb_V_U_ack_in_dummy),
    .data_out(out_r_TSTRB),
    .vld_out(regslice_both_out_r_V_strb_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_r_V_strb_V_U_apdone_blk)
);

myproject_axi_regslice_both #(
    .DataWidth( 1 ))
regslice_both_out_r_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(tmp_last_V_reg_2891),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(regslice_both_out_r_V_last_V_U_ack_in_dummy),
    .data_out(out_r_TLAST),
    .vld_out(regslice_both_out_r_V_last_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_r_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        F2_1_reg_3188 <= F2_1_fu_734_p2;
        F2_2_reg_3213 <= F2_2_fu_765_p2;
        F2_3_reg_3238 <= F2_3_fu_796_p2;
        F2_4_reg_3263 <= F2_4_fu_827_p2;
        F2_5_reg_3288 <= F2_5_fu_858_p2;
        F2_6_reg_3313 <= F2_6_fu_889_p2;
        F2_7_reg_3338 <= F2_7_fu_920_p2;
        F2_8_reg_3363 <= F2_8_fu_951_p2;
        F2_9_reg_3388 <= F2_9_fu_982_p2;
        F2_reg_3163 <= F2_fu_703_p2;
        icmp_ln580_1_reg_3181 <= icmp_ln580_1_fu_729_p2;
        icmp_ln580_2_reg_3206 <= icmp_ln580_2_fu_760_p2;
        icmp_ln580_3_reg_3231 <= icmp_ln580_3_fu_791_p2;
        icmp_ln580_4_reg_3256 <= icmp_ln580_4_fu_822_p2;
        icmp_ln580_5_reg_3281 <= icmp_ln580_5_fu_853_p2;
        icmp_ln580_6_reg_3306 <= icmp_ln580_6_fu_884_p2;
        icmp_ln580_7_reg_3331 <= icmp_ln580_7_fu_915_p2;
        icmp_ln580_8_reg_3356 <= icmp_ln580_8_fu_946_p2;
        icmp_ln580_9_reg_3381 <= icmp_ln580_9_fu_977_p2;
        icmp_ln580_reg_3156 <= icmp_ln580_fu_698_p2;
        zext_ln578_1_reg_3171[51 : 0] <= zext_ln578_1_fu_719_p1[51 : 0];
        zext_ln578_2_reg_3196[51 : 0] <= zext_ln578_2_fu_750_p1[51 : 0];
        zext_ln578_3_reg_3221[51 : 0] <= zext_ln578_3_fu_781_p1[51 : 0];
        zext_ln578_4_reg_3246[51 : 0] <= zext_ln578_4_fu_812_p1[51 : 0];
        zext_ln578_5_reg_3271[51 : 0] <= zext_ln578_5_fu_843_p1[51 : 0];
        zext_ln578_6_reg_3296[51 : 0] <= zext_ln578_6_fu_874_p1[51 : 0];
        zext_ln578_7_reg_3321[51 : 0] <= zext_ln578_7_fu_905_p1[51 : 0];
        zext_ln578_8_reg_3346[51 : 0] <= zext_ln578_8_fu_936_p1[51 : 0];
        zext_ln578_9_reg_3371[51 : 0] <= zext_ln578_9_fu_967_p1[51 : 0];
        zext_ln578_reg_3146[51 : 0] <= zext_ln578_fu_688_p1[51 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln988_reg_4234 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        LD_10_reg_4363 <= LD_10_fu_2862_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln988_reg_4234 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        add_ln1011_reg_4296 <= add_ln1011_fu_2698_p2;
        shl_ln1002_reg_4286 <= grp_fu_2683_p2;
        sub_ln1012_reg_4291 <= sub_ln1012_fu_2693_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln580_5_reg_3281 == 1'd0))) begin
        and_ln594_11_reg_4071 <= and_ln594_11_fu_2291_p2;
        select_ln590_10_reg_4066 <= select_ln590_10_fu_2273_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln580_6_reg_3306 == 1'd0))) begin
        and_ln594_13_reg_4081 <= and_ln594_13_fu_2329_p2;
        select_ln590_12_reg_4076 <= select_ln590_12_fu_2311_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln580_7_reg_3331 == 1'd0))) begin
        and_ln594_15_reg_4091 <= and_ln594_15_fu_2367_p2;
        select_ln590_14_reg_4086 <= select_ln590_14_fu_2349_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln580_8_reg_3356 == 1'd0))) begin
        and_ln594_17_reg_4101 <= and_ln594_17_fu_2405_p2;
        select_ln590_16_reg_4096 <= select_ln590_16_fu_2387_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln580_9_reg_3381 == 1'd0))) begin
        and_ln594_19_reg_4111 <= and_ln594_19_fu_2443_p2;
        select_ln590_18_reg_4106 <= select_ln590_18_fu_2425_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln580_reg_3156 == 1'd0))) begin
        and_ln594_1_reg_4021 <= and_ln594_1_fu_2101_p2;
        select_ln590_reg_4016 <= select_ln590_fu_2083_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln580_1_reg_3181 == 1'd0))) begin
        and_ln594_3_reg_4031 <= and_ln594_3_fu_2139_p2;
        select_ln590_2_reg_4026 <= select_ln590_2_fu_2121_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln580_2_reg_3206 == 1'd0))) begin
        and_ln594_5_reg_4041 <= and_ln594_5_fu_2177_p2;
        select_ln590_4_reg_4036 <= select_ln590_4_fu_2159_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln580_3_reg_3231 == 1'd0))) begin
        and_ln594_7_reg_4051 <= and_ln594_7_fu_2215_p2;
        select_ln590_6_reg_4046 <= select_ln590_6_fu_2197_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln580_4_reg_3256 == 1'd0))) begin
        and_ln594_9_reg_4061 <= and_ln594_9_fu_2253_p2;
        select_ln590_8_reg_4056 <= select_ln590_8_fu_2235_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln580_1_reg_3181 == 1'd0))) begin
        ashr_ln595_1_reg_4121 <= grp_fu_1847_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln580_2_reg_3206 == 1'd0))) begin
        ashr_ln595_2_reg_4126 <= grp_fu_1874_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln580_3_reg_3231 == 1'd0))) begin
        ashr_ln595_3_reg_4131 <= grp_fu_1901_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln580_4_reg_3256 == 1'd0))) begin
        ashr_ln595_4_reg_4136 <= grp_fu_1928_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln580_5_reg_3281 == 1'd0))) begin
        ashr_ln595_5_reg_4141 <= grp_fu_1955_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln580_6_reg_3306 == 1'd0))) begin
        ashr_ln595_6_reg_4146 <= grp_fu_1982_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln580_7_reg_3331 == 1'd0))) begin
        ashr_ln595_7_reg_4151 <= grp_fu_2009_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln580_8_reg_3356 == 1'd0))) begin
        ashr_ln595_8_reg_4156 <= grp_fu_2036_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln580_9_reg_3381 == 1'd0))) begin
        ashr_ln595_9_reg_4161 <= grp_fu_2063_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln580_reg_3156 == 1'd0))) begin
        ashr_ln595_reg_4116 <= grp_fu_1820_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        exp_tmp_1_reg_2976 <= {{ireg_1_fu_408_p1[62:52]}};
        exp_tmp_2_reg_2996 <= {{ireg_2_fu_438_p1[62:52]}};
        exp_tmp_3_reg_3016 <= {{ireg_3_fu_468_p1[62:52]}};
        exp_tmp_4_reg_3036 <= {{ireg_4_fu_498_p1[62:52]}};
        exp_tmp_5_reg_3056 <= {{ireg_5_fu_528_p1[62:52]}};
        exp_tmp_6_reg_3076 <= {{ireg_6_fu_558_p1[62:52]}};
        exp_tmp_7_reg_3096 <= {{ireg_7_fu_588_p1[62:52]}};
        exp_tmp_8_reg_3116 <= {{ireg_8_fu_618_p1[62:52]}};
        exp_tmp_9_reg_3136 <= {{ireg_9_fu_648_p1[62:52]}};
        exp_tmp_reg_2956 <= {{ireg_fu_378_p1[62:52]}};
        p_Result_10_reg_3031 <= ireg_4_fu_498_p1[32'd63];
        p_Result_12_reg_3051 <= ireg_5_fu_528_p1[32'd63];
        p_Result_14_reg_3071 <= ireg_6_fu_558_p1[32'd63];
        p_Result_16_reg_3091 <= ireg_7_fu_588_p1[32'd63];
        p_Result_18_reg_3111 <= ireg_8_fu_618_p1[32'd63];
        p_Result_20_reg_3131 <= ireg_9_fu_648_p1[32'd63];
        p_Result_2_reg_2951 <= ireg_fu_378_p1[32'd63];
        p_Result_4_reg_2971 <= ireg_1_fu_408_p1[32'd63];
        p_Result_6_reg_2991 <= ireg_2_fu_438_p1[32'd63];
        p_Result_8_reg_3011 <= ireg_3_fu_468_p1[32'd63];
        trunc_ln564_1_reg_2966 <= trunc_ln564_1_fu_412_p1;
        trunc_ln564_2_reg_2986 <= trunc_ln564_2_fu_442_p1;
        trunc_ln564_3_reg_3006 <= trunc_ln564_3_fu_472_p1;
        trunc_ln564_4_reg_3026 <= trunc_ln564_4_fu_502_p1;
        trunc_ln564_5_reg_3046 <= trunc_ln564_5_fu_532_p1;
        trunc_ln564_6_reg_3066 <= trunc_ln564_6_fu_562_p1;
        trunc_ln564_7_reg_3086 <= trunc_ln564_7_fu_592_p1;
        trunc_ln564_8_reg_3106 <= trunc_ln564_8_fu_622_p1;
        trunc_ln564_9_reg_3126 <= trunc_ln564_9_fu_652_p1;
        trunc_ln564_reg_2946 <= trunc_ln564_fu_382_p1;
        trunc_ln574_1_reg_2981 <= trunc_ln574_1_fu_434_p1;
        trunc_ln574_2_reg_3001 <= trunc_ln574_2_fu_464_p1;
        trunc_ln574_3_reg_3021 <= trunc_ln574_3_fu_494_p1;
        trunc_ln574_4_reg_3041 <= trunc_ln574_4_fu_524_p1;
        trunc_ln574_5_reg_3061 <= trunc_ln574_5_fu_554_p1;
        trunc_ln574_6_reg_3081 <= trunc_ln574_6_fu_584_p1;
        trunc_ln574_7_reg_3101 <= trunc_ln574_7_fu_614_p1;
        trunc_ln574_8_reg_3121 <= trunc_ln574_8_fu_644_p1;
        trunc_ln574_9_reg_3141 <= trunc_ln574_9_fu_674_p1;
        trunc_ln574_reg_2961 <= trunc_ln574_fu_404_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln999_reg_4276 == 1'd1) & (icmp_ln988_reg_4234 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        icmp_ln1002_reg_4307 <= icmp_ln1002_fu_2725_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln988_reg_4234 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        icmp_ln1011_reg_4328 <= icmp_ln1011_fu_2768_p2;
        lshr_ln1011_reg_4338 <= grp_fu_2749_p2;
        select_ln1011_reg_4343 <= select_ln1011_fu_2783_p3;
        shl_ln1012_reg_4333 <= grp_fu_2740_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln580_1_reg_3181 == 1'd0))) begin
        icmp_ln590_1_reg_3438 <= icmp_ln590_1_fu_1074_p2;
        icmp_ln591_1_reg_3450 <= icmp_ln591_1_fu_1097_p2;
        man_V_5_reg_3433 <= man_V_5_fu_1069_p3;
        select_ln591_1_reg_3465 <= select_ln591_1_fu_1142_p3;
        sh_amt_1_reg_3444 <= sh_amt_1_fu_1089_p3;
        tmp_3_reg_3460 <= {{sh_amt_1_fu_1089_p3[11:5]}};
        trunc_ln592_1_reg_3455 <= trunc_ln592_1_fu_1102_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln580_2_reg_3206 == 1'd0))) begin
        icmp_ln590_2_reg_3475 <= icmp_ln590_2_fu_1155_p2;
        icmp_ln591_2_reg_3487 <= icmp_ln591_2_fu_1178_p2;
        man_V_8_reg_3470 <= man_V_8_fu_1150_p3;
        select_ln591_2_reg_3502 <= select_ln591_2_fu_1223_p3;
        sh_amt_2_reg_3481 <= sh_amt_2_fu_1170_p3;
        tmp_6_reg_3497 <= {{sh_amt_2_fu_1170_p3[11:5]}};
        trunc_ln592_2_reg_3492 <= trunc_ln592_2_fu_1183_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln580_3_reg_3231 == 1'd0))) begin
        icmp_ln590_3_reg_3512 <= icmp_ln590_3_fu_1236_p2;
        icmp_ln591_3_reg_3524 <= icmp_ln591_3_fu_1259_p2;
        man_V_11_reg_3507 <= man_V_11_fu_1231_p3;
        select_ln591_3_reg_3539 <= select_ln591_3_fu_1304_p3;
        sh_amt_3_reg_3518 <= sh_amt_3_fu_1251_p3;
        tmp_9_reg_3534 <= {{sh_amt_3_fu_1251_p3[11:5]}};
        trunc_ln592_3_reg_3529 <= trunc_ln592_3_fu_1264_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln580_4_reg_3256 == 1'd0))) begin
        icmp_ln590_4_reg_3549 <= icmp_ln590_4_fu_1317_p2;
        icmp_ln591_4_reg_3561 <= icmp_ln591_4_fu_1340_p2;
        man_V_14_reg_3544 <= man_V_14_fu_1312_p3;
        select_ln591_4_reg_3576 <= select_ln591_4_fu_1385_p3;
        sh_amt_4_reg_3555 <= sh_amt_4_fu_1332_p3;
        tmp_12_reg_3571 <= {{sh_amt_4_fu_1332_p3[11:5]}};
        trunc_ln592_4_reg_3566 <= trunc_ln592_4_fu_1345_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln580_5_reg_3281 == 1'd0))) begin
        icmp_ln590_5_reg_3586 <= icmp_ln590_5_fu_1398_p2;
        icmp_ln591_5_reg_3598 <= icmp_ln591_5_fu_1421_p2;
        man_V_17_reg_3581 <= man_V_17_fu_1393_p3;
        select_ln591_5_reg_3613 <= select_ln591_5_fu_1466_p3;
        sh_amt_5_reg_3592 <= sh_amt_5_fu_1413_p3;
        tmp_15_reg_3608 <= {{sh_amt_5_fu_1413_p3[11:5]}};
        trunc_ln592_5_reg_3603 <= trunc_ln592_5_fu_1426_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln580_6_reg_3306 == 1'd0))) begin
        icmp_ln590_6_reg_3623 <= icmp_ln590_6_fu_1479_p2;
        icmp_ln591_6_reg_3635 <= icmp_ln591_6_fu_1502_p2;
        man_V_20_reg_3618 <= man_V_20_fu_1474_p3;
        select_ln591_6_reg_3650 <= select_ln591_6_fu_1547_p3;
        sh_amt_6_reg_3629 <= sh_amt_6_fu_1494_p3;
        tmp_18_reg_3645 <= {{sh_amt_6_fu_1494_p3[11:5]}};
        trunc_ln592_6_reg_3640 <= trunc_ln592_6_fu_1507_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln580_7_reg_3331 == 1'd0))) begin
        icmp_ln590_7_reg_3660 <= icmp_ln590_7_fu_1560_p2;
        icmp_ln591_7_reg_3672 <= icmp_ln591_7_fu_1583_p2;
        man_V_23_reg_3655 <= man_V_23_fu_1555_p3;
        select_ln591_7_reg_3687 <= select_ln591_7_fu_1628_p3;
        sh_amt_7_reg_3666 <= sh_amt_7_fu_1575_p3;
        tmp_21_reg_3682 <= {{sh_amt_7_fu_1575_p3[11:5]}};
        trunc_ln592_7_reg_3677 <= trunc_ln592_7_fu_1588_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln580_8_reg_3356 == 1'd0))) begin
        icmp_ln590_8_reg_3697 <= icmp_ln590_8_fu_1641_p2;
        icmp_ln591_8_reg_3709 <= icmp_ln591_8_fu_1664_p2;
        man_V_26_reg_3692 <= man_V_26_fu_1636_p3;
        select_ln591_8_reg_3724 <= select_ln591_8_fu_1709_p3;
        sh_amt_8_reg_3703 <= sh_amt_8_fu_1656_p3;
        tmp_24_reg_3719 <= {{sh_amt_8_fu_1656_p3[11:5]}};
        trunc_ln592_8_reg_3714 <= trunc_ln592_8_fu_1669_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln580_9_reg_3381 == 1'd0))) begin
        icmp_ln590_9_reg_3734 <= icmp_ln590_9_fu_1722_p2;
        icmp_ln591_9_reg_3746 <= icmp_ln591_9_fu_1745_p2;
        man_V_29_reg_3729 <= man_V_29_fu_1717_p3;
        select_ln591_9_reg_3761 <= select_ln591_9_fu_1790_p3;
        sh_amt_9_reg_3740 <= sh_amt_9_fu_1737_p3;
        tmp_27_reg_3756 <= {{sh_amt_9_fu_1737_p3[11:5]}};
        trunc_ln592_9_reg_3751 <= trunc_ln592_9_fu_1750_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln580_reg_3156 == 1'd0))) begin
        icmp_ln590_reg_3401 <= icmp_ln590_fu_993_p2;
        icmp_ln591_reg_3413 <= icmp_ln591_fu_1016_p2;
        man_V_2_reg_3396 <= man_V_2_fu_988_p3;
        select_ln591_reg_3428 <= select_ln591_fu_1061_p3;
        sh_amt_reg_3407 <= sh_amt_fu_1008_p3;
        tmp_reg_3423 <= {{sh_amt_fu_1008_p3[11:5]}};
        trunc_ln592_reg_3418 <= trunc_ln592_fu_1021_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln580_1_reg_3181 == 1'd0))) begin
        icmp_ln594_1_reg_3791 <= icmp_ln594_1_fu_1828_p2;
        icmp_ln612_1_reg_3796 <= icmp_ln612_1_fu_1833_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln580_2_reg_3206 == 1'd0))) begin
        icmp_ln594_2_reg_3811 <= icmp_ln594_2_fu_1855_p2;
        icmp_ln612_2_reg_3816 <= icmp_ln612_2_fu_1860_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln580_3_reg_3231 == 1'd0))) begin
        icmp_ln594_3_reg_3831 <= icmp_ln594_3_fu_1882_p2;
        icmp_ln612_3_reg_3836 <= icmp_ln612_3_fu_1887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln580_4_reg_3256 == 1'd0))) begin
        icmp_ln594_4_reg_3851 <= icmp_ln594_4_fu_1909_p2;
        icmp_ln612_4_reg_3856 <= icmp_ln612_4_fu_1914_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln580_5_reg_3281 == 1'd0))) begin
        icmp_ln594_5_reg_3871 <= icmp_ln594_5_fu_1936_p2;
        icmp_ln612_5_reg_3876 <= icmp_ln612_5_fu_1941_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln580_6_reg_3306 == 1'd0))) begin
        icmp_ln594_6_reg_3891 <= icmp_ln594_6_fu_1963_p2;
        icmp_ln612_6_reg_3896 <= icmp_ln612_6_fu_1968_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln580_7_reg_3331 == 1'd0))) begin
        icmp_ln594_7_reg_3911 <= icmp_ln594_7_fu_1990_p2;
        icmp_ln612_7_reg_3916 <= icmp_ln612_7_fu_1995_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln580_8_reg_3356 == 1'd0))) begin
        icmp_ln594_8_reg_3931 <= icmp_ln594_8_fu_2017_p2;
        icmp_ln612_8_reg_3936 <= icmp_ln612_8_fu_2022_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln580_9_reg_3381 == 1'd0))) begin
        icmp_ln594_9_reg_3951 <= icmp_ln594_9_fu_2044_p2;
        icmp_ln612_9_reg_3956 <= icmp_ln612_9_fu_2049_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln580_reg_3156 == 1'd0))) begin
        icmp_ln594_reg_3771 <= icmp_ln594_fu_1801_p2;
        icmp_ln612_reg_3776 <= icmp_ln612_fu_1806_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        icmp_ln988_reg_4234 <= icmp_ln988_fu_2621_p2;
        sub_ln997_reg_4246 <= sub_ln997_fu_2649_p2;
        tmp_V_3_reg_4239 <= tmp_V_3_fu_2626_p3;
        trunc_ln1000_reg_4253 <= trunc_ln1000_fu_2655_p1;
        trunc_ln996_reg_4258 <= trunc_ln996_fu_2659_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln988_reg_4234 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        icmp_ln999_reg_4276 <= icmp_ln999_fu_2678_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        in_local_V_1_reg_4171 <= in_local_V_1_fu_2473_p3;
        in_local_V_2_reg_4176 <= in_local_V_2_fu_2489_p3;
        in_local_V_3_reg_4181 <= in_local_V_3_fu_2505_p3;
        in_local_V_4_reg_4186 <= in_local_V_4_fu_2521_p3;
        in_local_V_5_reg_4191 <= in_local_V_5_fu_2537_p3;
        in_local_V_6_reg_4196 <= in_local_V_6_fu_2553_p3;
        in_local_V_7_reg_4201 <= in_local_V_7_fu_2569_p3;
        in_local_V_8_reg_4206 <= in_local_V_8_fu_2585_p3;
        in_local_V_9_reg_4211 <= in_local_V_9_fu_2601_p3;
        in_local_V_reg_4166 <= in_local_V_fu_2457_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln988_reg_4234 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        lsb_index_reg_4263 <= lsb_index_fu_2663_p2;
        tmp_30_reg_4271 <= {{lsb_index_fu_2663_p2[31:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln988_reg_4234 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        m_5_reg_4348 <= {{m_2_fu_2799_p2[63:1]}};
        p_Result_s_reg_4353 <= m_2_fu_2799_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (p_Result_8_reg_3011 == 1'd1))) begin
        man_V_10_reg_3226 <= man_V_10_fu_785_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (p_Result_10_reg_3031 == 1'd1))) begin
        man_V_13_reg_3251 <= man_V_13_fu_816_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (p_Result_12_reg_3051 == 1'd1))) begin
        man_V_16_reg_3276 <= man_V_16_fu_847_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (p_Result_14_reg_3071 == 1'd1))) begin
        man_V_19_reg_3301 <= man_V_19_fu_878_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (p_Result_2_reg_2951 == 1'd1))) begin
        man_V_1_reg_3151 <= man_V_1_fu_692_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (p_Result_16_reg_3091 == 1'd1))) begin
        man_V_22_reg_3326 <= man_V_22_fu_909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (p_Result_18_reg_3111 == 1'd1))) begin
        man_V_25_reg_3351 <= man_V_25_fu_940_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (p_Result_20_reg_3131 == 1'd1))) begin
        man_V_28_reg_3376 <= man_V_28_fu_971_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (p_Result_4_reg_2971 == 1'd1))) begin
        man_V_4_reg_3176 <= man_V_4_fu_723_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (p_Result_6_reg_2991 == 1'd1))) begin
        man_V_7_reg_3201 <= man_V_7_fu_754_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        out_local_V_reg_4216 <= grp_myproject_fu_182_ap_return;
        p_Result_22_reg_4223 <= grp_myproject_fu_182_ap_return[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        p_0_reg_2877 <= in_r_TDATA_int_regslice;
        tmp_last_V_reg_2891 <= in_r_TLAST_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln988_reg_4234 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        p_Result_24_reg_4312 <= p_Result_24_fu_2731_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln988_reg_4234 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        select_ln996_reg_4358[0] <= select_ln996_fu_2823_p3[0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln580_1_reg_3181 == 1'd0))) begin
        shl_ln613_1_reg_3971 <= grp_fu_1838_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln580_2_reg_3206 == 1'd0))) begin
        shl_ln613_2_reg_3976 <= grp_fu_1865_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln580_3_reg_3231 == 1'd0))) begin
        shl_ln613_3_reg_3981 <= grp_fu_1892_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln580_4_reg_3256 == 1'd0))) begin
        shl_ln613_4_reg_3986 <= grp_fu_1919_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln580_5_reg_3281 == 1'd0))) begin
        shl_ln613_5_reg_3991 <= grp_fu_1946_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln580_6_reg_3306 == 1'd0))) begin
        shl_ln613_6_reg_3996 <= grp_fu_1973_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln580_7_reg_3331 == 1'd0))) begin
        shl_ln613_7_reg_4001 <= grp_fu_2000_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln580_8_reg_3356 == 1'd0))) begin
        shl_ln613_8_reg_4006 <= grp_fu_2027_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln580_9_reg_3381 == 1'd0))) begin
        shl_ln613_9_reg_4011 <= grp_fu_2054_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln580_reg_3156 == 1'd0))) begin
        shl_ln613_reg_3966 <= grp_fu_1811_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln999_reg_4276 == 1'd1) & (icmp_ln988_reg_4234 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        sub_ln1000_reg_4281 <= sub_ln1000_fu_2688_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_22_reg_4223 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        tmp_V_reg_4229 <= tmp_V_fu_2616_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((in_r_TVALID_int_regslice == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

always @ (*) begin
    if ((out_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

always @ (*) begin
    if (((out_r_TREADY_int_regslice == 1'b0) | (regslice_both_out_r_V_data_V_U_apdone_blk == 1'b1))) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (in_r_TVALID_int_regslice == 1'b1)))) begin
        grp_fu_196_ce = 1'b1;
    end else begin
        grp_fu_196_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (in_r_TVALID_int_regslice == 1'b1)))) begin
        grp_fu_199_ce = 1'b1;
    end else begin
        grp_fu_199_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (in_r_TVALID_int_regslice == 1'b1)))) begin
        grp_fu_202_ce = 1'b1;
    end else begin
        grp_fu_202_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (in_r_TVALID_int_regslice == 1'b1)))) begin
        grp_fu_205_ce = 1'b1;
    end else begin
        grp_fu_205_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (in_r_TVALID_int_regslice == 1'b1)))) begin
        grp_fu_208_ce = 1'b1;
    end else begin
        grp_fu_208_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (in_r_TVALID_int_regslice == 1'b1)))) begin
        grp_fu_211_ce = 1'b1;
    end else begin
        grp_fu_211_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (in_r_TVALID_int_regslice == 1'b1)))) begin
        grp_fu_214_ce = 1'b1;
    end else begin
        grp_fu_214_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (in_r_TVALID_int_regslice == 1'b1)))) begin
        grp_fu_217_ce = 1'b1;
    end else begin
        grp_fu_217_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (in_r_TVALID_int_regslice == 1'b1)))) begin
        grp_fu_220_ce = 1'b1;
    end else begin
        grp_fu_220_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (in_r_TVALID_int_regslice == 1'b1)))) begin
        grp_fu_223_ce = 1'b1;
    end else begin
        grp_fu_223_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        in_r_TDATA_blk_n = in_r_TVALID_int_regslice;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (in_r_TVALID_int_regslice == 1'b1))) begin
        in_r_TREADY_int_regslice = 1'b1;
    end else begin
        in_r_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31))) begin
        out_r_TDATA_blk_n = out_r_TREADY_int_regslice;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & (out_r_TREADY_int_regslice == 1'b1))) begin
        out_r_TVALID_int_regslice = 1'b1;
    end else begin
        out_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (in_r_TVALID_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & (out_r_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if ((~((out_r_TREADY_int_regslice == 1'b0) | (regslice_both_out_r_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_1_fu_734_p2 = (12'd1075 - zext_ln501_1_fu_709_p1);

assign F2_2_fu_765_p2 = (12'd1075 - zext_ln501_2_fu_740_p1);

assign F2_3_fu_796_p2 = (12'd1075 - zext_ln501_3_fu_771_p1);

assign F2_4_fu_827_p2 = (12'd1075 - zext_ln501_4_fu_802_p1);

assign F2_5_fu_858_p2 = (12'd1075 - zext_ln501_5_fu_833_p1);

assign F2_6_fu_889_p2 = (12'd1075 - zext_ln501_6_fu_864_p1);

assign F2_7_fu_920_p2 = (12'd1075 - zext_ln501_7_fu_895_p1);

assign F2_8_fu_951_p2 = (12'd1075 - zext_ln501_8_fu_926_p1);

assign F2_9_fu_982_p2 = (12'd1075 - zext_ln501_9_fu_957_p1);

assign F2_fu_703_p2 = (12'd1075 - zext_ln501_fu_678_p1);

assign LD_10_fu_2862_p1 = p_Result_25_fu_2850_p5[31:0];

assign add_ln1011_fu_2698_p2 = ($signed(sub_ln997_reg_4246) + $signed(32'd4294967271));

assign add_ln1017_fu_2838_p2 = (sub_ln1017_fu_2833_p2 + select_ln996_reg_4358);

assign add_ln590_1_fu_1079_p2 = ($signed(F2_1_reg_3188) + $signed(12'd4080));

assign add_ln590_2_fu_1160_p2 = ($signed(F2_2_reg_3213) + $signed(12'd4080));

assign add_ln590_3_fu_1241_p2 = ($signed(F2_3_reg_3238) + $signed(12'd4080));

assign add_ln590_4_fu_1322_p2 = ($signed(F2_4_reg_3263) + $signed(12'd4080));

assign add_ln590_5_fu_1403_p2 = ($signed(F2_5_reg_3288) + $signed(12'd4080));

assign add_ln590_6_fu_1484_p2 = ($signed(F2_6_reg_3313) + $signed(12'd4080));

assign add_ln590_7_fu_1565_p2 = ($signed(F2_7_reg_3338) + $signed(12'd4080));

assign add_ln590_8_fu_1646_p2 = ($signed(F2_8_reg_3363) + $signed(12'd4080));

assign add_ln590_9_fu_1727_p2 = ($signed(F2_9_reg_3388) + $signed(12'd4080));

assign add_ln590_fu_998_p2 = ($signed(F2_reg_3163) + $signed(12'd4080));

assign and_ln1002_1_fu_2773_p2 = (xor_ln1002_fu_2762_p2 & p_Result_24_reg_4312);

assign and_ln1002_fu_2720_p2 = (tmp_V_3_reg_4239 & or_ln1002_1_fu_2715_p2);

assign and_ln591_1_fu_1136_p2 = (xor_ln580_1_fu_1131_p2 & icmp_ln591_1_fu_1097_p2);

assign and_ln591_2_fu_1217_p2 = (xor_ln580_2_fu_1212_p2 & icmp_ln591_2_fu_1178_p2);

assign and_ln591_3_fu_1298_p2 = (xor_ln580_3_fu_1293_p2 & icmp_ln591_3_fu_1259_p2);

assign and_ln591_4_fu_1379_p2 = (xor_ln580_4_fu_1374_p2 & icmp_ln591_4_fu_1340_p2);

assign and_ln591_5_fu_1460_p2 = (xor_ln580_5_fu_1455_p2 & icmp_ln591_5_fu_1421_p2);

assign and_ln591_6_fu_1541_p2 = (xor_ln580_6_fu_1536_p2 & icmp_ln591_6_fu_1502_p2);

assign and_ln591_7_fu_1622_p2 = (xor_ln580_7_fu_1617_p2 & icmp_ln591_7_fu_1583_p2);

assign and_ln591_8_fu_1703_p2 = (xor_ln580_8_fu_1698_p2 & icmp_ln591_8_fu_1664_p2);

assign and_ln591_9_fu_1784_p2 = (xor_ln580_9_fu_1779_p2 & icmp_ln591_9_fu_1745_p2);

assign and_ln591_fu_1055_p2 = (xor_ln580_fu_1050_p2 & icmp_ln591_fu_1016_p2);

assign and_ln594_10_fu_2286_p2 = (xor_ln591_5_fu_2280_p2 & icmp_ln594_5_reg_3871);

assign and_ln594_11_fu_2291_p2 = (icmp_ln590_5_reg_3586 & and_ln594_10_fu_2286_p2);

assign and_ln594_12_fu_2324_p2 = (xor_ln591_6_fu_2318_p2 & icmp_ln594_6_reg_3891);

assign and_ln594_13_fu_2329_p2 = (icmp_ln590_6_reg_3623 & and_ln594_12_fu_2324_p2);

assign and_ln594_14_fu_2362_p2 = (xor_ln591_7_fu_2356_p2 & icmp_ln594_7_reg_3911);

assign and_ln594_15_fu_2367_p2 = (icmp_ln590_7_reg_3660 & and_ln594_14_fu_2362_p2);

assign and_ln594_16_fu_2400_p2 = (xor_ln591_8_fu_2394_p2 & icmp_ln594_8_reg_3931);

assign and_ln594_17_fu_2405_p2 = (icmp_ln590_8_reg_3697 & and_ln594_16_fu_2400_p2);

assign and_ln594_18_fu_2438_p2 = (xor_ln591_9_fu_2432_p2 & icmp_ln594_9_reg_3951);

assign and_ln594_19_fu_2443_p2 = (icmp_ln590_9_reg_3734 & and_ln594_18_fu_2438_p2);

assign and_ln594_1_fu_2101_p2 = (icmp_ln590_reg_3401 & and_ln594_fu_2096_p2);

assign and_ln594_2_fu_2134_p2 = (xor_ln591_1_fu_2128_p2 & icmp_ln594_1_reg_3791);

assign and_ln594_3_fu_2139_p2 = (icmp_ln590_1_reg_3438 & and_ln594_2_fu_2134_p2);

assign and_ln594_4_fu_2172_p2 = (xor_ln591_2_fu_2166_p2 & icmp_ln594_2_reg_3811);

assign and_ln594_5_fu_2177_p2 = (icmp_ln590_2_reg_3475 & and_ln594_4_fu_2172_p2);

assign and_ln594_6_fu_2210_p2 = (xor_ln591_3_fu_2204_p2 & icmp_ln594_3_reg_3831);

assign and_ln594_7_fu_2215_p2 = (icmp_ln590_3_reg_3512 & and_ln594_6_fu_2210_p2);

assign and_ln594_8_fu_2248_p2 = (xor_ln591_4_fu_2242_p2 & icmp_ln594_4_reg_3851);

assign and_ln594_9_fu_2253_p2 = (icmp_ln590_4_reg_3549 & and_ln594_8_fu_2248_p2);

assign and_ln594_fu_2096_p2 = (xor_ln591_fu_2090_p2 & icmp_ln594_reg_3771);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state32 = ((out_r_TREADY_int_regslice == 1'b0) | (regslice_both_out_r_V_data_V_U_apdone_blk == 1'b1));
end


assign ap_local_deadlock = 1'b0;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_fu_1820_p1 = $unsigned(sext_ln590_fu_1798_p1);

assign grp_fu_1847_p1 = $unsigned(sext_ln590_1_fu_1825_p1);

assign grp_fu_1874_p1 = $unsigned(sext_ln590_2_fu_1852_p1);

assign grp_fu_1901_p1 = $unsigned(sext_ln590_3_fu_1879_p1);

assign grp_fu_1928_p1 = $unsigned(sext_ln590_4_fu_1906_p1);

assign grp_fu_1955_p1 = $unsigned(sext_ln590_5_fu_1933_p1);

assign grp_fu_196_p0 = trunc_ln293_fu_234_p1;

assign grp_fu_1982_p1 = $unsigned(sext_ln590_6_fu_1960_p1);

assign grp_fu_199_p0 = trunc_ln293_1_fu_243_p4;

assign grp_fu_2009_p1 = $unsigned(sext_ln590_7_fu_1987_p1);

assign grp_fu_202_p0 = trunc_ln293_2_fu_258_p4;

assign grp_fu_2036_p1 = $unsigned(sext_ln590_8_fu_2014_p1);

assign grp_fu_205_p0 = trunc_ln293_3_fu_273_p4;

assign grp_fu_2063_p1 = $unsigned(sext_ln590_9_fu_2041_p1);

assign grp_fu_208_p0 = trunc_ln293_4_fu_288_p4;

assign grp_fu_211_p0 = trunc_ln293_5_fu_303_p4;

assign grp_fu_214_p0 = trunc_ln293_6_fu_318_p4;

assign grp_fu_217_p0 = trunc_ln293_7_fu_333_p4;

assign grp_fu_220_p0 = trunc_ln293_8_fu_348_p4;

assign grp_fu_223_p0 = trunc_ln293_9_fu_363_p4;

assign grp_fu_2740_p1 = sub_ln1012_reg_4291;

assign grp_fu_2749_p1 = add_ln1011_reg_4296;

assign icmp_ln1002_fu_2725_p2 = ((and_ln1002_fu_2720_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1011_fu_2768_p2 = (($signed(lsb_index_reg_4263) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln580_1_fu_729_p2 = ((trunc_ln564_1_reg_2966 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln580_2_fu_760_p2 = ((trunc_ln564_2_reg_2986 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln580_3_fu_791_p2 = ((trunc_ln564_3_reg_3006 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln580_4_fu_822_p2 = ((trunc_ln564_4_reg_3026 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln580_5_fu_853_p2 = ((trunc_ln564_5_reg_3046 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln580_6_fu_884_p2 = ((trunc_ln564_6_reg_3066 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln580_7_fu_915_p2 = ((trunc_ln564_7_reg_3086 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln580_8_fu_946_p2 = ((trunc_ln564_8_reg_3106 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln580_9_fu_977_p2 = ((trunc_ln564_9_reg_3126 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln580_fu_698_p2 = ((trunc_ln564_reg_2946 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln590_1_fu_1074_p2 = (($signed(F2_1_reg_3188) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln590_2_fu_1155_p2 = (($signed(F2_2_reg_3213) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln590_3_fu_1236_p2 = (($signed(F2_3_reg_3238) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln590_4_fu_1317_p2 = (($signed(F2_4_reg_3263) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln590_5_fu_1398_p2 = (($signed(F2_5_reg_3288) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln590_6_fu_1479_p2 = (($signed(F2_6_reg_3313) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln590_7_fu_1560_p2 = (($signed(F2_7_reg_3338) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln590_8_fu_1641_p2 = (($signed(F2_8_reg_3363) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln590_9_fu_1722_p2 = (($signed(F2_9_reg_3388) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln590_fu_993_p2 = (($signed(F2_reg_3163) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln591_1_fu_1097_p2 = ((F2_1_reg_3188 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln591_2_fu_1178_p2 = ((F2_2_reg_3213 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln591_3_fu_1259_p2 = ((F2_3_reg_3238 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln591_4_fu_1340_p2 = ((F2_4_reg_3263 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln591_5_fu_1421_p2 = ((F2_5_reg_3288 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln591_6_fu_1502_p2 = ((F2_6_reg_3313 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln591_7_fu_1583_p2 = ((F2_7_reg_3338 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln591_8_fu_1664_p2 = ((F2_8_reg_3363 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln591_9_fu_1745_p2 = ((F2_9_reg_3388 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln591_fu_1016_p2 = ((F2_reg_3163 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln594_1_fu_1828_p2 = ((sh_amt_1_reg_3444 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln594_2_fu_1855_p2 = ((sh_amt_2_reg_3481 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln594_3_fu_1882_p2 = ((sh_amt_3_reg_3518 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln594_4_fu_1909_p2 = ((sh_amt_4_reg_3555 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln594_5_fu_1936_p2 = ((sh_amt_5_reg_3592 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln594_6_fu_1963_p2 = ((sh_amt_6_reg_3629 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln594_7_fu_1990_p2 = ((sh_amt_7_reg_3666 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln594_8_fu_2017_p2 = ((sh_amt_8_reg_3703 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln594_9_fu_2044_p2 = ((sh_amt_9_reg_3740 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln594_fu_1801_p2 = ((sh_amt_reg_3407 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln612_1_fu_1833_p2 = ((tmp_3_reg_3460 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln612_2_fu_1860_p2 = ((tmp_6_reg_3497 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln612_3_fu_1887_p2 = ((tmp_9_reg_3534 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln612_4_fu_1914_p2 = ((tmp_12_reg_3571 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln612_5_fu_1941_p2 = ((tmp_15_reg_3608 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln612_6_fu_1968_p2 = ((tmp_18_reg_3645 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln612_7_fu_1995_p2 = ((tmp_21_reg_3682 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln612_8_fu_2022_p2 = ((tmp_24_reg_3719 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln612_9_fu_2049_p2 = ((tmp_27_reg_3756 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln612_fu_1806_p2 = ((tmp_reg_3423 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln988_fu_2621_p2 = ((out_local_V_reg_4216 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln999_fu_2678_p2 = (($signed(tmp_30_reg_4271) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign in_local_V_1_fu_2473_p3 = ((icmp_ln580_1_reg_3181[0:0] == 1'b1) ? 32'd0 : select_ln594_1_fu_2467_p3);

assign in_local_V_2_fu_2489_p3 = ((icmp_ln580_2_reg_3206[0:0] == 1'b1) ? 32'd0 : select_ln594_2_fu_2483_p3);

assign in_local_V_3_fu_2505_p3 = ((icmp_ln580_3_reg_3231[0:0] == 1'b1) ? 32'd0 : select_ln594_3_fu_2499_p3);

assign in_local_V_4_fu_2521_p3 = ((icmp_ln580_4_reg_3256[0:0] == 1'b1) ? 32'd0 : select_ln594_4_fu_2515_p3);

assign in_local_V_5_fu_2537_p3 = ((icmp_ln580_5_reg_3281[0:0] == 1'b1) ? 32'd0 : select_ln594_5_fu_2531_p3);

assign in_local_V_6_fu_2553_p3 = ((icmp_ln580_6_reg_3306[0:0] == 1'b1) ? 32'd0 : select_ln594_6_fu_2547_p3);

assign in_local_V_7_fu_2569_p3 = ((icmp_ln580_7_reg_3331[0:0] == 1'b1) ? 32'd0 : select_ln594_7_fu_2563_p3);

assign in_local_V_8_fu_2585_p3 = ((icmp_ln580_8_reg_3356[0:0] == 1'b1) ? 32'd0 : select_ln594_8_fu_2579_p3);

assign in_local_V_9_fu_2601_p3 = ((icmp_ln580_9_reg_3381[0:0] == 1'b1) ? 32'd0 : select_ln594_9_fu_2595_p3);

assign in_local_V_fu_2457_p3 = ((icmp_ln580_reg_3156[0:0] == 1'b1) ? 32'd0 : select_ln594_fu_2451_p3);

assign in_r_TREADY = regslice_both_in_r_V_data_V_U_ack_in;

assign ireg_1_fu_408_p1 = grp_fu_199_p1;

assign ireg_2_fu_438_p1 = grp_fu_202_p1;

assign ireg_3_fu_468_p1 = grp_fu_205_p1;

assign ireg_4_fu_498_p1 = grp_fu_208_p1;

assign ireg_5_fu_528_p1 = grp_fu_211_p1;

assign ireg_6_fu_558_p1 = grp_fu_214_p1;

assign ireg_7_fu_588_p1 = grp_fu_217_p1;

assign ireg_8_fu_618_p1 = grp_fu_220_p1;

assign ireg_9_fu_648_p1 = grp_fu_223_p1;

assign ireg_fu_378_p1 = grp_fu_196_p1;


always @ (p_Result_23_fu_2631_p4) begin
    if (p_Result_23_fu_2631_p4[0] == 1'b1) begin
        l_fu_2641_p3 = 32'd0;
    end else if (p_Result_23_fu_2631_p4[1] == 1'b1) begin
        l_fu_2641_p3 = 32'd1;
    end else if (p_Result_23_fu_2631_p4[2] == 1'b1) begin
        l_fu_2641_p3 = 32'd2;
    end else if (p_Result_23_fu_2631_p4[3] == 1'b1) begin
        l_fu_2641_p3 = 32'd3;
    end else if (p_Result_23_fu_2631_p4[4] == 1'b1) begin
        l_fu_2641_p3 = 32'd4;
    end else if (p_Result_23_fu_2631_p4[5] == 1'b1) begin
        l_fu_2641_p3 = 32'd5;
    end else if (p_Result_23_fu_2631_p4[6] == 1'b1) begin
        l_fu_2641_p3 = 32'd6;
    end else if (p_Result_23_fu_2631_p4[7] == 1'b1) begin
        l_fu_2641_p3 = 32'd7;
    end else if (p_Result_23_fu_2631_p4[8] == 1'b1) begin
        l_fu_2641_p3 = 32'd8;
    end else if (p_Result_23_fu_2631_p4[9] == 1'b1) begin
        l_fu_2641_p3 = 32'd9;
    end else if (p_Result_23_fu_2631_p4[10] == 1'b1) begin
        l_fu_2641_p3 = 32'd10;
    end else if (p_Result_23_fu_2631_p4[11] == 1'b1) begin
        l_fu_2641_p3 = 32'd11;
    end else if (p_Result_23_fu_2631_p4[12] == 1'b1) begin
        l_fu_2641_p3 = 32'd12;
    end else if (p_Result_23_fu_2631_p4[13] == 1'b1) begin
        l_fu_2641_p3 = 32'd13;
    end else if (p_Result_23_fu_2631_p4[14] == 1'b1) begin
        l_fu_2641_p3 = 32'd14;
    end else if (p_Result_23_fu_2631_p4[15] == 1'b1) begin
        l_fu_2641_p3 = 32'd15;
    end else if (p_Result_23_fu_2631_p4[16] == 1'b1) begin
        l_fu_2641_p3 = 32'd16;
    end else if (p_Result_23_fu_2631_p4[17] == 1'b1) begin
        l_fu_2641_p3 = 32'd17;
    end else if (p_Result_23_fu_2631_p4[18] == 1'b1) begin
        l_fu_2641_p3 = 32'd18;
    end else if (p_Result_23_fu_2631_p4[19] == 1'b1) begin
        l_fu_2641_p3 = 32'd19;
    end else if (p_Result_23_fu_2631_p4[20] == 1'b1) begin
        l_fu_2641_p3 = 32'd20;
    end else if (p_Result_23_fu_2631_p4[21] == 1'b1) begin
        l_fu_2641_p3 = 32'd21;
    end else if (p_Result_23_fu_2631_p4[22] == 1'b1) begin
        l_fu_2641_p3 = 32'd22;
    end else if (p_Result_23_fu_2631_p4[23] == 1'b1) begin
        l_fu_2641_p3 = 32'd23;
    end else if (p_Result_23_fu_2631_p4[24] == 1'b1) begin
        l_fu_2641_p3 = 32'd24;
    end else if (p_Result_23_fu_2631_p4[25] == 1'b1) begin
        l_fu_2641_p3 = 32'd25;
    end else if (p_Result_23_fu_2631_p4[26] == 1'b1) begin
        l_fu_2641_p3 = 32'd26;
    end else if (p_Result_23_fu_2631_p4[27] == 1'b1) begin
        l_fu_2641_p3 = 32'd27;
    end else if (p_Result_23_fu_2631_p4[28] == 1'b1) begin
        l_fu_2641_p3 = 32'd28;
    end else if (p_Result_23_fu_2631_p4[29] == 1'b1) begin
        l_fu_2641_p3 = 32'd29;
    end else if (p_Result_23_fu_2631_p4[30] == 1'b1) begin
        l_fu_2641_p3 = 32'd30;
    end else if (p_Result_23_fu_2631_p4[31] == 1'b1) begin
        l_fu_2641_p3 = 32'd31;
    end else begin
        l_fu_2641_p3 = 32'd32;
    end
end

assign lsb_index_fu_2663_p2 = ($signed(sub_ln997_reg_4246) + $signed(32'd4294967272));

assign lshr_ln1000_fu_2709_p1 = sub_ln1000_reg_4281;

assign m_2_fu_2799_p2 = (m_fu_2791_p3 + zext_ln1014_fu_2796_p1);

assign m_fu_2791_p3 = ((icmp_ln1011_reg_4328[0:0] == 1'b1) ? lshr_ln1011_reg_4338 : shl_ln1012_reg_4333);

assign man_V_10_fu_785_p2 = (54'd0 - zext_ln578_3_fu_781_p1);

assign man_V_11_fu_1231_p3 = ((p_Result_8_reg_3011[0:0] == 1'b1) ? man_V_10_reg_3226 : zext_ln578_3_reg_3221);

assign man_V_13_fu_816_p2 = (54'd0 - zext_ln578_4_fu_812_p1);

assign man_V_14_fu_1312_p3 = ((p_Result_10_reg_3031[0:0] == 1'b1) ? man_V_13_reg_3251 : zext_ln578_4_reg_3246);

assign man_V_16_fu_847_p2 = (54'd0 - zext_ln578_5_fu_843_p1);

assign man_V_17_fu_1393_p3 = ((p_Result_12_reg_3051[0:0] == 1'b1) ? man_V_16_reg_3276 : zext_ln578_5_reg_3271);

assign man_V_19_fu_878_p2 = (54'd0 - zext_ln578_6_fu_874_p1);

assign man_V_1_fu_692_p2 = (54'd0 - zext_ln578_fu_688_p1);

assign man_V_20_fu_1474_p3 = ((p_Result_14_reg_3071[0:0] == 1'b1) ? man_V_19_reg_3301 : zext_ln578_6_reg_3296);

assign man_V_22_fu_909_p2 = (54'd0 - zext_ln578_7_fu_905_p1);

assign man_V_23_fu_1555_p3 = ((p_Result_16_reg_3091[0:0] == 1'b1) ? man_V_22_reg_3326 : zext_ln578_7_reg_3321);

assign man_V_25_fu_940_p2 = (54'd0 - zext_ln578_8_fu_936_p1);

assign man_V_26_fu_1636_p3 = ((p_Result_18_reg_3111[0:0] == 1'b1) ? man_V_25_reg_3351 : zext_ln578_8_reg_3346);

assign man_V_28_fu_971_p2 = (54'd0 - zext_ln578_9_fu_967_p1);

assign man_V_29_fu_1717_p3 = ((p_Result_20_reg_3131[0:0] == 1'b1) ? man_V_28_reg_3376 : zext_ln578_9_reg_3371);

assign man_V_2_fu_988_p3 = ((p_Result_2_reg_2951[0:0] == 1'b1) ? man_V_1_reg_3151 : zext_ln578_reg_3146);

assign man_V_4_fu_723_p2 = (54'd0 - zext_ln578_1_fu_719_p1);

assign man_V_5_fu_1069_p3 = ((p_Result_4_reg_2971[0:0] == 1'b1) ? man_V_4_reg_3176 : zext_ln578_1_reg_3171);

assign man_V_7_fu_754_p2 = (54'd0 - zext_ln578_2_fu_750_p1);

assign man_V_8_fu_1150_p3 = ((p_Result_6_reg_2991[0:0] == 1'b1) ? man_V_7_reg_3201 : zext_ln578_2_reg_3196);

assign or_ln1002_1_fu_2715_p2 = (shl_ln1002_reg_4286 | lshr_ln1000_fu_2709_p2);

assign or_ln590_1_fu_2116_p2 = (or_ln591_1_fu_2112_p2 | icmp_ln590_1_reg_3438);

assign or_ln590_2_fu_2154_p2 = (or_ln591_2_fu_2150_p2 | icmp_ln590_2_reg_3475);

assign or_ln590_3_fu_2192_p2 = (or_ln591_3_fu_2188_p2 | icmp_ln590_3_reg_3512);

assign or_ln590_4_fu_2230_p2 = (or_ln591_4_fu_2226_p2 | icmp_ln590_4_reg_3549);

assign or_ln590_5_fu_2268_p2 = (or_ln591_5_fu_2264_p2 | icmp_ln590_5_reg_3586);

assign or_ln590_6_fu_2306_p2 = (or_ln591_6_fu_2302_p2 | icmp_ln590_6_reg_3623);

assign or_ln590_7_fu_2344_p2 = (or_ln591_7_fu_2340_p2 | icmp_ln590_7_reg_3660);

assign or_ln590_8_fu_2382_p2 = (or_ln591_8_fu_2378_p2 | icmp_ln590_8_reg_3697);

assign or_ln590_9_fu_2420_p2 = (or_ln591_9_fu_2416_p2 | icmp_ln590_9_reg_3734);

assign or_ln590_fu_2078_p2 = (or_ln591_fu_2074_p2 | icmp_ln590_reg_3401);

assign or_ln591_1_fu_2112_p2 = (icmp_ln591_1_reg_3450 | icmp_ln580_1_reg_3181);

assign or_ln591_2_fu_2150_p2 = (icmp_ln591_2_reg_3487 | icmp_ln580_2_reg_3206);

assign or_ln591_3_fu_2188_p2 = (icmp_ln591_3_reg_3524 | icmp_ln580_3_reg_3231);

assign or_ln591_4_fu_2226_p2 = (icmp_ln591_4_reg_3561 | icmp_ln580_4_reg_3256);

assign or_ln591_5_fu_2264_p2 = (icmp_ln591_5_reg_3598 | icmp_ln580_5_reg_3281);

assign or_ln591_6_fu_2302_p2 = (icmp_ln591_6_reg_3635 | icmp_ln580_6_reg_3306);

assign or_ln591_7_fu_2340_p2 = (icmp_ln591_7_reg_3672 | icmp_ln580_7_reg_3331);

assign or_ln591_8_fu_2378_p2 = (icmp_ln591_8_reg_3709 | icmp_ln580_8_reg_3356);

assign or_ln591_9_fu_2416_p2 = (icmp_ln591_9_reg_3746 | icmp_ln580_9_reg_3381);

assign or_ln591_fu_2074_p2 = (icmp_ln591_reg_3413 | icmp_ln580_reg_3156);

assign out_r_TDATA_int_regslice = select_ln304_fu_2866_p3;

assign out_r_TVALID = regslice_both_out_r_V_data_V_U_vld_out;

assign p_Result_11_fu_805_p3 = {{1'd1}, {trunc_ln574_4_reg_3041}};

assign p_Result_13_fu_836_p3 = {{1'd1}, {trunc_ln574_5_reg_3061}};

assign p_Result_15_fu_867_p3 = {{1'd1}, {trunc_ln574_6_reg_3081}};

assign p_Result_17_fu_898_p3 = {{1'd1}, {trunc_ln574_7_reg_3101}};

assign p_Result_19_fu_929_p3 = {{1'd1}, {trunc_ln574_8_reg_3121}};

assign p_Result_21_fu_960_p3 = {{1'd1}, {trunc_ln574_9_reg_3141}};

integer ap_tvar_int_0;

always @ (tmp_V_3_fu_2626_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_23_fu_2631_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_23_fu_2631_p4[ap_tvar_int_0] = tmp_V_3_fu_2626_p3[31 - ap_tvar_int_0];
        end
    end
end

assign p_Result_24_fu_2731_p3 = tmp_V_3_reg_4239[lsb_index_reg_4263];

assign p_Result_25_fu_2850_p5 = {{zext_ln1015_fu_2830_p1[63:32]}, {tmp_s_fu_2843_p3}, {zext_ln1015_fu_2830_p1[22:0]}};

assign p_Result_3_fu_681_p3 = {{1'd1}, {trunc_ln574_reg_2961}};

assign p_Result_5_fu_712_p3 = {{1'd1}, {trunc_ln574_1_reg_2981}};

assign p_Result_7_fu_743_p3 = {{1'd1}, {trunc_ln574_2_reg_3001}};

assign p_Result_9_fu_774_p3 = {{1'd1}, {trunc_ln574_3_reg_3021}};

assign select_ln1011_fu_2783_p3 = ((icmp_ln1011_fu_2768_p2[0:0] == 1'b1) ? select_ln999_fu_2778_p3 : and_ln1002_1_fu_2773_p2);

assign select_ln304_fu_2866_p3 = ((icmp_ln988_reg_4234[0:0] == 1'b1) ? 32'd0 : LD_10_reg_4363);

assign select_ln590_10_fu_2273_p3 = ((or_ln590_5_fu_2268_p2[0:0] == 1'b1) ? select_ln591_5_reg_3613 : select_ln612_5_fu_2258_p3);

assign select_ln590_12_fu_2311_p3 = ((or_ln590_6_fu_2306_p2[0:0] == 1'b1) ? select_ln591_6_reg_3650 : select_ln612_6_fu_2296_p3);

assign select_ln590_14_fu_2349_p3 = ((or_ln590_7_fu_2344_p2[0:0] == 1'b1) ? select_ln591_7_reg_3687 : select_ln612_7_fu_2334_p3);

assign select_ln590_16_fu_2387_p3 = ((or_ln590_8_fu_2382_p2[0:0] == 1'b1) ? select_ln591_8_reg_3724 : select_ln612_8_fu_2372_p3);

assign select_ln590_18_fu_2425_p3 = ((or_ln590_9_fu_2420_p2[0:0] == 1'b1) ? select_ln591_9_reg_3761 : select_ln612_9_fu_2410_p3);

assign select_ln590_2_fu_2121_p3 = ((or_ln590_1_fu_2116_p2[0:0] == 1'b1) ? select_ln591_1_reg_3465 : select_ln612_1_fu_2106_p3);

assign select_ln590_4_fu_2159_p3 = ((or_ln590_2_fu_2154_p2[0:0] == 1'b1) ? select_ln591_2_reg_3502 : select_ln612_2_fu_2144_p3);

assign select_ln590_6_fu_2197_p3 = ((or_ln590_3_fu_2192_p2[0:0] == 1'b1) ? select_ln591_3_reg_3539 : select_ln612_3_fu_2182_p3);

assign select_ln590_8_fu_2235_p3 = ((or_ln590_4_fu_2230_p2[0:0] == 1'b1) ? select_ln591_4_reg_3576 : select_ln612_4_fu_2220_p3);

assign select_ln590_fu_2083_p3 = ((or_ln590_fu_2078_p2[0:0] == 1'b1) ? select_ln591_reg_3428 : select_ln612_fu_2068_p3);

assign select_ln591_1_fu_1142_p3 = ((and_ln591_1_fu_1136_p2[0:0] == 1'b1) ? trunc_ln592_1_fu_1102_p1 : select_ln597_1_fu_1123_p3);

assign select_ln591_2_fu_1223_p3 = ((and_ln591_2_fu_1217_p2[0:0] == 1'b1) ? trunc_ln592_2_fu_1183_p1 : select_ln597_2_fu_1204_p3);

assign select_ln591_3_fu_1304_p3 = ((and_ln591_3_fu_1298_p2[0:0] == 1'b1) ? trunc_ln592_3_fu_1264_p1 : select_ln597_3_fu_1285_p3);

assign select_ln591_4_fu_1385_p3 = ((and_ln591_4_fu_1379_p2[0:0] == 1'b1) ? trunc_ln592_4_fu_1345_p1 : select_ln597_4_fu_1366_p3);

assign select_ln591_5_fu_1466_p3 = ((and_ln591_5_fu_1460_p2[0:0] == 1'b1) ? trunc_ln592_5_fu_1426_p1 : select_ln597_5_fu_1447_p3);

assign select_ln591_6_fu_1547_p3 = ((and_ln591_6_fu_1541_p2[0:0] == 1'b1) ? trunc_ln592_6_fu_1507_p1 : select_ln597_6_fu_1528_p3);

assign select_ln591_7_fu_1628_p3 = ((and_ln591_7_fu_1622_p2[0:0] == 1'b1) ? trunc_ln592_7_fu_1588_p1 : select_ln597_7_fu_1609_p3);

assign select_ln591_8_fu_1709_p3 = ((and_ln591_8_fu_1703_p2[0:0] == 1'b1) ? trunc_ln592_8_fu_1669_p1 : select_ln597_8_fu_1690_p3);

assign select_ln591_9_fu_1790_p3 = ((and_ln591_9_fu_1784_p2[0:0] == 1'b1) ? trunc_ln592_9_fu_1750_p1 : select_ln597_9_fu_1771_p3);

assign select_ln591_fu_1061_p3 = ((and_ln591_fu_1055_p2[0:0] == 1'b1) ? trunc_ln592_fu_1021_p1 : select_ln597_fu_1042_p3);

assign select_ln594_1_fu_2467_p3 = ((and_ln594_3_reg_4031[0:0] == 1'b1) ? trunc_ln595_1_fu_2464_p1 : select_ln590_2_reg_4026);

assign select_ln594_2_fu_2483_p3 = ((and_ln594_5_reg_4041[0:0] == 1'b1) ? trunc_ln595_2_fu_2480_p1 : select_ln590_4_reg_4036);

assign select_ln594_3_fu_2499_p3 = ((and_ln594_7_reg_4051[0:0] == 1'b1) ? trunc_ln595_3_fu_2496_p1 : select_ln590_6_reg_4046);

assign select_ln594_4_fu_2515_p3 = ((and_ln594_9_reg_4061[0:0] == 1'b1) ? trunc_ln595_4_fu_2512_p1 : select_ln590_8_reg_4056);

assign select_ln594_5_fu_2531_p3 = ((and_ln594_11_reg_4071[0:0] == 1'b1) ? trunc_ln595_5_fu_2528_p1 : select_ln590_10_reg_4066);

assign select_ln594_6_fu_2547_p3 = ((and_ln594_13_reg_4081[0:0] == 1'b1) ? trunc_ln595_6_fu_2544_p1 : select_ln590_12_reg_4076);

assign select_ln594_7_fu_2563_p3 = ((and_ln594_15_reg_4091[0:0] == 1'b1) ? trunc_ln595_7_fu_2560_p1 : select_ln590_14_reg_4086);

assign select_ln594_8_fu_2579_p3 = ((and_ln594_17_reg_4101[0:0] == 1'b1) ? trunc_ln595_8_fu_2576_p1 : select_ln590_16_reg_4096);

assign select_ln594_9_fu_2595_p3 = ((and_ln594_19_reg_4111[0:0] == 1'b1) ? trunc_ln595_9_fu_2592_p1 : select_ln590_18_reg_4106);

assign select_ln594_fu_2451_p3 = ((and_ln594_1_reg_4021[0:0] == 1'b1) ? trunc_ln595_fu_2448_p1 : select_ln590_reg_4016);

assign select_ln597_1_fu_1123_p3 = ((tmp_4_fu_1116_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln597_2_fu_1204_p3 = ((tmp_7_fu_1197_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln597_3_fu_1285_p3 = ((tmp_10_fu_1278_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln597_4_fu_1366_p3 = ((tmp_13_fu_1359_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln597_5_fu_1447_p3 = ((tmp_16_fu_1440_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln597_6_fu_1528_p3 = ((tmp_19_fu_1521_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln597_7_fu_1609_p3 = ((tmp_22_fu_1602_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln597_8_fu_1690_p3 = ((tmp_25_fu_1683_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln597_9_fu_1771_p3 = ((tmp_28_fu_1764_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln597_fu_1042_p3 = ((tmp_1_fu_1035_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln612_1_fu_2106_p3 = ((icmp_ln612_1_reg_3796[0:0] == 1'b1) ? shl_ln613_1_reg_3971 : 32'd0);

assign select_ln612_2_fu_2144_p3 = ((icmp_ln612_2_reg_3816[0:0] == 1'b1) ? shl_ln613_2_reg_3976 : 32'd0);

assign select_ln612_3_fu_2182_p3 = ((icmp_ln612_3_reg_3836[0:0] == 1'b1) ? shl_ln613_3_reg_3981 : 32'd0);

assign select_ln612_4_fu_2220_p3 = ((icmp_ln612_4_reg_3856[0:0] == 1'b1) ? shl_ln613_4_reg_3986 : 32'd0);

assign select_ln612_5_fu_2258_p3 = ((icmp_ln612_5_reg_3876[0:0] == 1'b1) ? shl_ln613_5_reg_3991 : 32'd0);

assign select_ln612_6_fu_2296_p3 = ((icmp_ln612_6_reg_3896[0:0] == 1'b1) ? shl_ln613_6_reg_3996 : 32'd0);

assign select_ln612_7_fu_2334_p3 = ((icmp_ln612_7_reg_3916[0:0] == 1'b1) ? shl_ln613_7_reg_4001 : 32'd0);

assign select_ln612_8_fu_2372_p3 = ((icmp_ln612_8_reg_3936[0:0] == 1'b1) ? shl_ln613_8_reg_4006 : 32'd0);

assign select_ln612_9_fu_2410_p3 = ((icmp_ln612_9_reg_3956[0:0] == 1'b1) ? shl_ln613_9_reg_4011 : 32'd0);

assign select_ln612_fu_2068_p3 = ((icmp_ln612_reg_3776[0:0] == 1'b1) ? shl_ln613_reg_3966 : 32'd0);

assign select_ln996_fu_2823_p3 = ((p_Result_s_reg_4353[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln999_fu_2778_p3 = ((icmp_ln999_reg_4276[0:0] == 1'b1) ? icmp_ln1002_reg_4307 : p_Result_24_reg_4312);

assign sext_ln590_1_fu_1825_p1 = sh_amt_1_reg_3444;

assign sext_ln590_2_fu_1852_p1 = sh_amt_2_reg_3481;

assign sext_ln590_3_fu_1879_p1 = sh_amt_3_reg_3518;

assign sext_ln590_4_fu_1906_p1 = sh_amt_4_reg_3555;

assign sext_ln590_5_fu_1933_p1 = sh_amt_5_reg_3592;

assign sext_ln590_6_fu_1960_p1 = sh_amt_6_reg_3629;

assign sext_ln590_7_fu_1987_p1 = sh_amt_7_reg_3666;

assign sext_ln590_8_fu_2014_p1 = sh_amt_8_reg_3703;

assign sext_ln590_9_fu_2041_p1 = sh_amt_9_reg_3740;

assign sext_ln590_fu_1798_p1 = sh_amt_reg_3407;

assign sh_amt_1_fu_1089_p3 = ((icmp_ln590_1_fu_1074_p2[0:0] == 1'b1) ? add_ln590_1_fu_1079_p2 : sub_ln590_1_fu_1084_p2);

assign sh_amt_2_fu_1170_p3 = ((icmp_ln590_2_fu_1155_p2[0:0] == 1'b1) ? add_ln590_2_fu_1160_p2 : sub_ln590_2_fu_1165_p2);

assign sh_amt_3_fu_1251_p3 = ((icmp_ln590_3_fu_1236_p2[0:0] == 1'b1) ? add_ln590_3_fu_1241_p2 : sub_ln590_3_fu_1246_p2);

assign sh_amt_4_fu_1332_p3 = ((icmp_ln590_4_fu_1317_p2[0:0] == 1'b1) ? add_ln590_4_fu_1322_p2 : sub_ln590_4_fu_1327_p2);

assign sh_amt_5_fu_1413_p3 = ((icmp_ln590_5_fu_1398_p2[0:0] == 1'b1) ? add_ln590_5_fu_1403_p2 : sub_ln590_5_fu_1408_p2);

assign sh_amt_6_fu_1494_p3 = ((icmp_ln590_6_fu_1479_p2[0:0] == 1'b1) ? add_ln590_6_fu_1484_p2 : sub_ln590_6_fu_1489_p2);

assign sh_amt_7_fu_1575_p3 = ((icmp_ln590_7_fu_1560_p2[0:0] == 1'b1) ? add_ln590_7_fu_1565_p2 : sub_ln590_7_fu_1570_p2);

assign sh_amt_8_fu_1656_p3 = ((icmp_ln590_8_fu_1641_p2[0:0] == 1'b1) ? add_ln590_8_fu_1646_p2 : sub_ln590_8_fu_1651_p2);

assign sh_amt_9_fu_1737_p3 = ((icmp_ln590_9_fu_1722_p2[0:0] == 1'b1) ? add_ln590_9_fu_1727_p2 : sub_ln590_9_fu_1732_p2);

assign sh_amt_fu_1008_p3 = ((icmp_ln590_fu_993_p2[0:0] == 1'b1) ? add_ln590_fu_998_p2 : sub_ln590_fu_1003_p2);

assign sub_ln1000_fu_2688_p2 = ($signed(6'd57) - $signed(trunc_ln1000_reg_4253));

assign sub_ln1012_fu_2693_p2 = (32'd25 - sub_ln997_reg_4246);

assign sub_ln1017_fu_2833_p2 = (8'd16 - trunc_ln996_reg_4258);

assign sub_ln590_1_fu_1084_p2 = (12'd16 - F2_1_reg_3188);

assign sub_ln590_2_fu_1165_p2 = (12'd16 - F2_2_reg_3213);

assign sub_ln590_3_fu_1246_p2 = (12'd16 - F2_3_reg_3238);

assign sub_ln590_4_fu_1327_p2 = (12'd16 - F2_4_reg_3263);

assign sub_ln590_5_fu_1408_p2 = (12'd16 - F2_5_reg_3288);

assign sub_ln590_6_fu_1489_p2 = (12'd16 - F2_6_reg_3313);

assign sub_ln590_7_fu_1570_p2 = (12'd16 - F2_7_reg_3338);

assign sub_ln590_8_fu_1651_p2 = (12'd16 - F2_8_reg_3363);

assign sub_ln590_9_fu_1732_p2 = (12'd16 - F2_9_reg_3388);

assign sub_ln590_fu_1003_p2 = (12'd16 - F2_reg_3163);

assign sub_ln997_fu_2649_p2 = (32'd32 - l_fu_2641_p3);

assign tmp_10_fu_1278_p3 = p_0_reg_2877[32'd127];

assign tmp_13_fu_1359_p3 = p_0_reg_2877[32'd159];

assign tmp_16_fu_1440_p3 = p_0_reg_2877[32'd191];

assign tmp_19_fu_1521_p3 = p_0_reg_2877[32'd223];

assign tmp_1_fu_1035_p3 = p_0_reg_2877[32'd31];

assign tmp_22_fu_1602_p3 = p_0_reg_2877[32'd255];

assign tmp_25_fu_1683_p3 = p_0_reg_2877[32'd287];

assign tmp_28_fu_1764_p3 = p_0_reg_2877[32'd319];

assign tmp_31_fu_2755_p3 = lsb_index_reg_4263[32'd31];

assign tmp_4_fu_1116_p3 = p_0_reg_2877[32'd63];

assign tmp_7_fu_1197_p3 = p_0_reg_2877[32'd95];

assign tmp_V_3_fu_2626_p3 = ((p_Result_22_reg_4223[0:0] == 1'b1) ? tmp_V_reg_4229 : out_local_V_reg_4216);

assign tmp_V_fu_2616_p2 = (32'd0 - out_local_V_reg_4216);

assign tmp_s_fu_2843_p3 = {{p_Result_22_reg_4223}, {add_ln1017_fu_2838_p2}};

assign trunc_ln1000_fu_2655_p1 = sub_ln997_fu_2649_p2[5:0];

assign trunc_ln293_1_fu_243_p4 = {{in_r_TDATA_int_regslice[63:32]}};

assign trunc_ln293_2_fu_258_p4 = {{in_r_TDATA_int_regslice[95:64]}};

assign trunc_ln293_3_fu_273_p4 = {{in_r_TDATA_int_regslice[127:96]}};

assign trunc_ln293_4_fu_288_p4 = {{in_r_TDATA_int_regslice[159:128]}};

assign trunc_ln293_5_fu_303_p4 = {{in_r_TDATA_int_regslice[191:160]}};

assign trunc_ln293_6_fu_318_p4 = {{in_r_TDATA_int_regslice[223:192]}};

assign trunc_ln293_7_fu_333_p4 = {{in_r_TDATA_int_regslice[255:224]}};

assign trunc_ln293_8_fu_348_p4 = {{in_r_TDATA_int_regslice[287:256]}};

assign trunc_ln293_9_fu_363_p4 = {{in_r_TDATA_int_regslice[319:288]}};

assign trunc_ln293_fu_234_p1 = in_r_TDATA_int_regslice[31:0];

assign trunc_ln564_1_fu_412_p1 = ireg_1_fu_408_p1[62:0];

assign trunc_ln564_2_fu_442_p1 = ireg_2_fu_438_p1[62:0];

assign trunc_ln564_3_fu_472_p1 = ireg_3_fu_468_p1[62:0];

assign trunc_ln564_4_fu_502_p1 = ireg_4_fu_498_p1[62:0];

assign trunc_ln564_5_fu_532_p1 = ireg_5_fu_528_p1[62:0];

assign trunc_ln564_6_fu_562_p1 = ireg_6_fu_558_p1[62:0];

assign trunc_ln564_7_fu_592_p1 = ireg_7_fu_588_p1[62:0];

assign trunc_ln564_8_fu_622_p1 = ireg_8_fu_618_p1[62:0];

assign trunc_ln564_9_fu_652_p1 = ireg_9_fu_648_p1[62:0];

assign trunc_ln564_fu_382_p1 = ireg_fu_378_p1[62:0];

assign trunc_ln574_1_fu_434_p1 = ireg_1_fu_408_p1[51:0];

assign trunc_ln574_2_fu_464_p1 = ireg_2_fu_438_p1[51:0];

assign trunc_ln574_3_fu_494_p1 = ireg_3_fu_468_p1[51:0];

assign trunc_ln574_4_fu_524_p1 = ireg_4_fu_498_p1[51:0];

assign trunc_ln574_5_fu_554_p1 = ireg_5_fu_528_p1[51:0];

assign trunc_ln574_6_fu_584_p1 = ireg_6_fu_558_p1[51:0];

assign trunc_ln574_7_fu_614_p1 = ireg_7_fu_588_p1[51:0];

assign trunc_ln574_8_fu_644_p1 = ireg_8_fu_618_p1[51:0];

assign trunc_ln574_9_fu_674_p1 = ireg_9_fu_648_p1[51:0];

assign trunc_ln574_fu_404_p1 = ireg_fu_378_p1[51:0];

assign trunc_ln592_1_fu_1102_p1 = man_V_5_fu_1069_p3[31:0];

assign trunc_ln592_2_fu_1183_p1 = man_V_8_fu_1150_p3[31:0];

assign trunc_ln592_3_fu_1264_p1 = man_V_11_fu_1231_p3[31:0];

assign trunc_ln592_4_fu_1345_p1 = man_V_14_fu_1312_p3[31:0];

assign trunc_ln592_5_fu_1426_p1 = man_V_17_fu_1393_p3[31:0];

assign trunc_ln592_6_fu_1507_p1 = man_V_20_fu_1474_p3[31:0];

assign trunc_ln592_7_fu_1588_p1 = man_V_23_fu_1555_p3[31:0];

assign trunc_ln592_8_fu_1669_p1 = man_V_26_fu_1636_p3[31:0];

assign trunc_ln592_9_fu_1750_p1 = man_V_29_fu_1717_p3[31:0];

assign trunc_ln592_fu_1021_p1 = man_V_2_fu_988_p3[31:0];

assign trunc_ln595_1_fu_2464_p1 = ashr_ln595_1_reg_4121[31:0];

assign trunc_ln595_2_fu_2480_p1 = ashr_ln595_2_reg_4126[31:0];

assign trunc_ln595_3_fu_2496_p1 = ashr_ln595_3_reg_4131[31:0];

assign trunc_ln595_4_fu_2512_p1 = ashr_ln595_4_reg_4136[31:0];

assign trunc_ln595_5_fu_2528_p1 = ashr_ln595_5_reg_4141[31:0];

assign trunc_ln595_6_fu_2544_p1 = ashr_ln595_6_reg_4146[31:0];

assign trunc_ln595_7_fu_2560_p1 = ashr_ln595_7_reg_4151[31:0];

assign trunc_ln595_8_fu_2576_p1 = ashr_ln595_8_reg_4156[31:0];

assign trunc_ln595_9_fu_2592_p1 = ashr_ln595_9_reg_4161[31:0];

assign trunc_ln595_fu_2448_p1 = ashr_ln595_reg_4116[31:0];

assign trunc_ln996_fu_2659_p1 = l_fu_2641_p3[7:0];

assign xor_ln1002_fu_2762_p2 = (tmp_31_fu_2755_p3 ^ 1'd1);

assign xor_ln580_1_fu_1131_p2 = (icmp_ln580_1_reg_3181 ^ 1'd1);

assign xor_ln580_2_fu_1212_p2 = (icmp_ln580_2_reg_3206 ^ 1'd1);

assign xor_ln580_3_fu_1293_p2 = (icmp_ln580_3_reg_3231 ^ 1'd1);

assign xor_ln580_4_fu_1374_p2 = (icmp_ln580_4_reg_3256 ^ 1'd1);

assign xor_ln580_5_fu_1455_p2 = (icmp_ln580_5_reg_3281 ^ 1'd1);

assign xor_ln580_6_fu_1536_p2 = (icmp_ln580_6_reg_3306 ^ 1'd1);

assign xor_ln580_7_fu_1617_p2 = (icmp_ln580_7_reg_3331 ^ 1'd1);

assign xor_ln580_8_fu_1698_p2 = (icmp_ln580_8_reg_3356 ^ 1'd1);

assign xor_ln580_9_fu_1779_p2 = (icmp_ln580_9_reg_3381 ^ 1'd1);

assign xor_ln580_fu_1050_p2 = (icmp_ln580_reg_3156 ^ 1'd1);

assign xor_ln591_1_fu_2128_p2 = (or_ln591_1_fu_2112_p2 ^ 1'd1);

assign xor_ln591_2_fu_2166_p2 = (or_ln591_2_fu_2150_p2 ^ 1'd1);

assign xor_ln591_3_fu_2204_p2 = (or_ln591_3_fu_2188_p2 ^ 1'd1);

assign xor_ln591_4_fu_2242_p2 = (or_ln591_4_fu_2226_p2 ^ 1'd1);

assign xor_ln591_5_fu_2280_p2 = (or_ln591_5_fu_2264_p2 ^ 1'd1);

assign xor_ln591_6_fu_2318_p2 = (or_ln591_6_fu_2302_p2 ^ 1'd1);

assign xor_ln591_7_fu_2356_p2 = (or_ln591_7_fu_2340_p2 ^ 1'd1);

assign xor_ln591_8_fu_2394_p2 = (or_ln591_8_fu_2378_p2 ^ 1'd1);

assign xor_ln591_9_fu_2432_p2 = (or_ln591_9_fu_2416_p2 ^ 1'd1);

assign xor_ln591_fu_2090_p2 = (or_ln591_fu_2074_p2 ^ 1'd1);

assign zext_ln1010_fu_2703_p1 = tmp_V_3_reg_4239;

assign zext_ln1014_fu_2796_p1 = select_ln1011_reg_4343;

assign zext_ln1015_fu_2830_p1 = m_5_reg_4348;

assign zext_ln501_1_fu_709_p1 = exp_tmp_1_reg_2976;

assign zext_ln501_2_fu_740_p1 = exp_tmp_2_reg_2996;

assign zext_ln501_3_fu_771_p1 = exp_tmp_3_reg_3016;

assign zext_ln501_4_fu_802_p1 = exp_tmp_4_reg_3036;

assign zext_ln501_5_fu_833_p1 = exp_tmp_5_reg_3056;

assign zext_ln501_6_fu_864_p1 = exp_tmp_6_reg_3076;

assign zext_ln501_7_fu_895_p1 = exp_tmp_7_reg_3096;

assign zext_ln501_8_fu_926_p1 = exp_tmp_8_reg_3116;

assign zext_ln501_9_fu_957_p1 = exp_tmp_9_reg_3136;

assign zext_ln501_fu_678_p1 = exp_tmp_reg_2956;

assign zext_ln578_1_fu_719_p1 = p_Result_5_fu_712_p3;

assign zext_ln578_2_fu_750_p1 = p_Result_7_fu_743_p3;

assign zext_ln578_3_fu_781_p1 = p_Result_9_fu_774_p3;

assign zext_ln578_4_fu_812_p1 = p_Result_11_fu_805_p3;

assign zext_ln578_5_fu_843_p1 = p_Result_13_fu_836_p3;

assign zext_ln578_6_fu_874_p1 = p_Result_15_fu_867_p3;

assign zext_ln578_7_fu_905_p1 = p_Result_17_fu_898_p3;

assign zext_ln578_8_fu_936_p1 = p_Result_19_fu_929_p3;

assign zext_ln578_9_fu_967_p1 = p_Result_21_fu_960_p3;

assign zext_ln578_fu_688_p1 = p_Result_3_fu_681_p3;

always @ (posedge ap_clk) begin
    zext_ln578_reg_3146[53:52] <= 2'b01;
    zext_ln578_1_reg_3171[53:52] <= 2'b01;
    zext_ln578_2_reg_3196[53:52] <= 2'b01;
    zext_ln578_3_reg_3221[53:52] <= 2'b01;
    zext_ln578_4_reg_3246[53:52] <= 2'b01;
    zext_ln578_5_reg_3271[53:52] <= 2'b01;
    zext_ln578_6_reg_3296[53:52] <= 2'b01;
    zext_ln578_7_reg_3321[53:52] <= 2'b01;
    zext_ln578_8_reg_3346[53:52] <= 2'b01;
    zext_ln578_9_reg_3371[53:52] <= 2'b01;
    select_ln996_reg_4358[7:1] <= 7'b0111111;
end


reg find_kernel_block = 0;
// synthesis translate_off
`include "myproject_axi_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on


reg find_kernel_block = 0;
// synthesis translate_off
`include "myproject_axi_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on


reg find_kernel_block = 0;
// synthesis translate_off
`include "myproject_axi_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on


reg find_kernel_block = 0;
// synthesis translate_off
`include "myproject_axi_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on


reg find_kernel_block = 0;
// synthesis translate_off
`include "myproject_axi_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on


reg find_kernel_block = 0;
// synthesis translate_off
`include "myproject_axi_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on


reg find_kernel_block = 0;
// synthesis translate_off
`include "myproject_axi_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on


reg find_kernel_block = 0;
// synthesis translate_off
`include "myproject_axi_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on


reg find_kernel_block = 0;
assign ap_local_block = find_kernel_block;
// synthesis translate_off
`include "myproject_axi_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //myproject_axi









