

================================================================
== Vivado HLS Report for 'pgconv64_16u_s'
================================================================
* Date:           Sun Sep  6 13:24:56 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ResNet
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.454 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      325|      325| 3.250 us | 3.250 us |  325|  325|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- biconv_row_biconv_col  |      323|      323|         9|          5|          5|    64|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 5, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 11 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 12 [1/1] (0.75ns)   --->   "br label %1" [ResNet/pgconv64.h:103]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 4.49>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln103, %biconv_col ]" [ResNet/pgconv64.h:103]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%row_0 = phi i4 [ 1, %0 ], [ %select_ln109_8, %biconv_col ]" [ResNet/pgconv64.h:109]   --->   Operation 14 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%col_0 = phi i4 [ 1, %0 ], [ %col, %biconv_col ]"   --->   Operation 15 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.86ns)   --->   "%add_ln109 = add i4 %row_0, -1" [ResNet/pgconv64.h:109]   --->   Operation 16 'add' 'add_ln109' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.86ns)   --->   "%row = add i4 %row_0, 1" [ResNet/pgconv64.h:115]   --->   Operation 17 'add' 'row' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.86ns)   --->   "%icmp_ln103 = icmp eq i7 %indvar_flatten, -64" [ResNet/pgconv64.h:103]   --->   Operation 18 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.89ns)   --->   "%add_ln103 = add i7 %indvar_flatten, 1" [ResNet/pgconv64.h:103]   --->   Operation 19 'add' 'add_ln103' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln103, label %2, label %biconv_col" [ResNet/pgconv64.h:103]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.88ns)   --->   "%icmp_ln104 = icmp eq i4 %col_0, -7" [ResNet/pgconv64.h:104]   --->   Operation 21 'icmp' 'icmp_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.45ns)   --->   "%select_ln109 = select i1 %icmp_ln104, i4 1, i4 %col_0" [ResNet/pgconv64.h:109]   --->   Operation 22 'select' 'select_ln109' <Predicate = (!icmp_ln103)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.45ns)   --->   "%select_ln109_7 = select i1 %icmp_ln104, i4 %row_0, i4 %add_ln109" [ResNet/pgconv64.h:109]   --->   Operation 23 'select' 'select_ln109_7' <Predicate = (!icmp_ln103)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln109_7, i3 0)" [ResNet/pgconv64.h:109]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i7 %tmp to i8" [ResNet/pgconv64.h:109]   --->   Operation 25 'zext' 'zext_ln109' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_115 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln109_7, i1 false)" [ResNet/pgconv64.h:109]   --->   Operation 26 'bitconcatenate' 'tmp_115' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln109_7 = zext i5 %tmp_115 to i8" [ResNet/pgconv64.h:109]   --->   Operation 27 'zext' 'zext_ln109_7' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.89ns)   --->   "%add_ln109_6 = add i8 %zext_ln109, %zext_ln109_7" [ResNet/pgconv64.h:109]   --->   Operation 28 'add' 'add_ln109_6' <Predicate = (!icmp_ln103)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.45ns)   --->   "%select_ln109_8 = select i1 %icmp_ln104, i4 %row, i4 %row_0" [ResNet/pgconv64.h:109]   --->   Operation 29 'select' 'select_ln109_8' <Predicate = (!icmp_ln103)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.86ns)   --->   "%add_ln115 = add i4 2, %row_0" [ResNet/pgconv64.h:115]   --->   Operation 30 'add' 'add_ln115' <Predicate = (!icmp_ln103)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.45ns)   --->   "%select_ln109_9 = select i1 %icmp_ln104, i4 %add_ln115, i4 %row" [ResNet/pgconv64.h:109]   --->   Operation 31 'select' 'select_ln109_9' <Predicate = (!icmp_ln103)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.86ns)   --->   "%add_ln109_3 = add i4 -1, %select_ln109" [ResNet/pgconv64.h:109]   --->   Operation 32 'add' 'add_ln109_3' <Predicate = (!icmp_ln103)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln109_8 = zext i4 %add_ln109_3 to i8" [ResNet/pgconv64.h:109]   --->   Operation 33 'zext' 'zext_ln109_8' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.90ns)   --->   "%add_ln109_7 = add i8 %zext_ln109_8, %add_ln109_6" [ResNet/pgconv64.h:109]   --->   Operation 34 'add' 'add_ln109_7' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln109_9 = zext i8 %add_ln109_7 to i64" [ResNet/pgconv64.h:109]   --->   Operation 35 'zext' 'zext_ln109_9' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bottom1_V_addr = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln109_9" [ResNet/pgconv64.h:109]   --->   Operation 36 'getelementptr' 'bottom1_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i4 %select_ln109 to i8" [ResNet/pgconv64.h:110]   --->   Operation 37 'zext' 'zext_ln110' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.90ns)   --->   "%add_ln110 = add i8 %zext_ln110, %add_ln109_6" [ResNet/pgconv64.h:110]   --->   Operation 38 'add' 'add_ln110' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln110_3 = zext i8 %add_ln110 to i64" [ResNet/pgconv64.h:110]   --->   Operation 39 'zext' 'zext_ln110_3' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bottom1_V_addr_33 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln110_3" [ResNet/pgconv64.h:110]   --->   Operation 40 'getelementptr' 'bottom1_V_addr_33' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.35ns)   --->   "%bottom1_V_load = load i64* %bottom1_V_addr, align 8" [ResNet/pgconv64.h:109]   --->   Operation 41 'load' 'bottom1_V_load' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_2 : Operation 42 [2/2] (1.35ns)   --->   "%bottom1_V_load_33 = load i64* %bottom1_V_addr_33, align 8" [ResNet/pgconv64.h:110]   --->   Operation 42 'load' 'bottom1_V_load_33' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 3.15>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_116 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln109_8, i3 0)" [ResNet/pgconv64.h:112]   --->   Operation 43 'bitconcatenate' 'tmp_116' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i7 %tmp_116 to i8" [ResNet/pgconv64.h:112]   --->   Operation 44 'zext' 'zext_ln112' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_117 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln109_8, i1 false)" [ResNet/pgconv64.h:112]   --->   Operation 45 'bitconcatenate' 'tmp_117' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln112_5 = zext i5 %tmp_117 to i8" [ResNet/pgconv64.h:112]   --->   Operation 46 'zext' 'zext_ln112_5' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.89ns)   --->   "%add_ln112 = add i8 %zext_ln112, %zext_ln112_5" [ResNet/pgconv64.h:112]   --->   Operation 47 'add' 'add_ln112' <Predicate = (!icmp_ln103)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.90ns)   --->   "%add_ln112_3 = add i8 %zext_ln109_8, %add_ln112" [ResNet/pgconv64.h:112]   --->   Operation 48 'add' 'add_ln112_3' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln112_6 = zext i8 %add_ln112_3 to i64" [ResNet/pgconv64.h:112]   --->   Operation 49 'zext' 'zext_ln112_6' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%bottom1_V_addr_35 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln112_6" [ResNet/pgconv64.h:112]   --->   Operation 50 'getelementptr' 'bottom1_V_addr_35' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.86ns)   --->   "%col = add i4 1, %select_ln109" [ResNet/pgconv64.h:111]   --->   Operation 51 'add' 'col' <Predicate = (!icmp_ln103)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i4 %col to i8" [ResNet/pgconv64.h:111]   --->   Operation 52 'zext' 'zext_ln111' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.90ns)   --->   "%add_ln111_3 = add i8 %zext_ln111, %add_ln109_6" [ResNet/pgconv64.h:111]   --->   Operation 53 'add' 'add_ln111_3' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i8 %add_ln111_3 to i64" [ResNet/pgconv64.h:111]   --->   Operation 54 'zext' 'zext_ln111_3' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%bottom1_V_addr_34 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln111_3" [ResNet/pgconv64.h:111]   --->   Operation 55 'getelementptr' 'bottom1_V_addr_34' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (1.35ns)   --->   "%bottom1_V_load = load i64* %bottom1_V_addr, align 8" [ResNet/pgconv64.h:109]   --->   Operation 56 'load' 'bottom1_V_load' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_3 : Operation 57 [2/2] (1.79ns)   --->   "%p_s = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 65535)" [ResNet/pgconv64.h:109]   --->   Operation 57 'call' 'p_s' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 58 [1/2] (1.35ns)   --->   "%bottom1_V_load_33 = load i64* %bottom1_V_addr_33, align 8" [ResNet/pgconv64.h:110]   --->   Operation 58 'load' 'bottom1_V_load_33' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_3 : Operation 59 [2/2] (1.79ns)   --->   "%tmp1_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_33, i64 65535)" [ResNet/pgconv64.h:110]   --->   Operation 59 'call' 'tmp1_V' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 60 [2/2] (1.35ns)   --->   "%bottom1_V_load_34 = load i64* %bottom1_V_addr_34, align 8" [ResNet/pgconv64.h:111]   --->   Operation 60 'load' 'bottom1_V_load_34' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_3 : Operation 61 [2/2] (1.35ns)   --->   "%bottom1_V_load_35 = load i64* %bottom1_V_addr_35, align 8" [ResNet/pgconv64.h:112]   --->   Operation 61 'load' 'bottom1_V_load_35' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 4.72>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_118 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln109_9, i3 0)" [ResNet/pgconv64.h:115]   --->   Operation 62 'bitconcatenate' 'tmp_118' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i7 %tmp_118 to i8" [ResNet/pgconv64.h:115]   --->   Operation 63 'zext' 'zext_ln115' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_119 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln109_9, i1 false)" [ResNet/pgconv64.h:115]   --->   Operation 64 'bitconcatenate' 'tmp_119' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln115_5 = zext i5 %tmp_119 to i8" [ResNet/pgconv64.h:115]   --->   Operation 65 'zext' 'zext_ln115_5' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.89ns)   --->   "%add_ln115_5 = add i8 %zext_ln115, %zext_ln115_5" [ResNet/pgconv64.h:115]   --->   Operation 66 'add' 'add_ln115_5' <Predicate = (!icmp_ln103)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.90ns)   --->   "%add_ln115_6 = add i8 %zext_ln109_8, %add_ln115_5" [ResNet/pgconv64.h:115]   --->   Operation 67 'add' 'add_ln115_6' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.90ns)   --->   "%add_ln113 = add i8 %zext_ln110, %add_ln112" [ResNet/pgconv64.h:113]   --->   Operation 68 'add' 'add_ln113' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i8 %add_ln113 to i64" [ResNet/pgconv64.h:113]   --->   Operation 69 'zext' 'zext_ln113' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%bottom1_V_addr_36 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:113]   --->   Operation 70 'getelementptr' 'bottom1_V_addr_36' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.90ns)   --->   "%add_ln116 = add i8 %zext_ln110, %add_ln115_5" [ResNet/pgconv64.h:116]   --->   Operation 71 'add' 'add_ln116' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.90ns)   --->   "%add_ln114 = add i8 %zext_ln111, %add_ln112" [ResNet/pgconv64.h:114]   --->   Operation 72 'add' 'add_ln114' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i8 %add_ln114 to i64" [ResNet/pgconv64.h:114]   --->   Operation 73 'zext' 'zext_ln114' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%bottom1_V_addr_37 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln114" [ResNet/pgconv64.h:114]   --->   Operation 74 'getelementptr' 'bottom1_V_addr_37' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.90ns)   --->   "%add_ln117 = add i8 %zext_ln111, %add_ln115_5" [ResNet/pgconv64.h:117]   --->   Operation 75 'add' 'add_ln117' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/2] (4.72ns)   --->   "%p_s = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 65535)" [ResNet/pgconv64.h:109]   --->   Operation 76 'call' 'p_s' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 77 [1/2] (4.72ns)   --->   "%tmp1_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_33, i64 65535)" [ResNet/pgconv64.h:110]   --->   Operation 77 'call' 'tmp1_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 78 [1/2] (1.35ns)   --->   "%bottom1_V_load_34 = load i64* %bottom1_V_addr_34, align 8" [ResNet/pgconv64.h:111]   --->   Operation 78 'load' 'bottom1_V_load_34' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_4 : Operation 79 [2/2] (1.79ns)   --->   "%tmp2_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_34, i64 65535)" [ResNet/pgconv64.h:111]   --->   Operation 79 'call' 'tmp2_V' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 80 [1/2] (1.35ns)   --->   "%bottom1_V_load_35 = load i64* %bottom1_V_addr_35, align 8" [ResNet/pgconv64.h:112]   --->   Operation 80 'load' 'bottom1_V_load_35' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_4 : Operation 81 [2/2] (1.79ns)   --->   "%tmp3_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_35, i64 65535)" [ResNet/pgconv64.h:112]   --->   Operation 81 'call' 'tmp3_V' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 82 [2/2] (1.35ns)   --->   "%bottom1_V_load_36 = load i64* %bottom1_V_addr_36, align 8" [ResNet/pgconv64.h:113]   --->   Operation 82 'load' 'bottom1_V_load_36' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_4 : Operation 83 [2/2] (1.35ns)   --->   "%bottom1_V_load_37 = load i64* %bottom1_V_addr_37, align 8" [ResNet/pgconv64.h:114]   --->   Operation 83 'load' 'bottom1_V_load_37' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 4.72>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln115_6 = zext i8 %add_ln115_6 to i64" [ResNet/pgconv64.h:115]   --->   Operation 84 'zext' 'zext_ln115_6' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%bottom1_V_addr_38 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln115_6" [ResNet/pgconv64.h:115]   --->   Operation 85 'getelementptr' 'bottom1_V_addr_38' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i8 %add_ln116 to i64" [ResNet/pgconv64.h:116]   --->   Operation 86 'zext' 'zext_ln116' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%bottom1_V_addr_39 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln116" [ResNet/pgconv64.h:116]   --->   Operation 87 'getelementptr' 'bottom1_V_addr_39' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 88 [1/2] (4.72ns)   --->   "%tmp2_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_34, i64 65535)" [ResNet/pgconv64.h:111]   --->   Operation 88 'call' 'tmp2_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 89 [1/2] (4.72ns)   --->   "%tmp3_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_35, i64 65535)" [ResNet/pgconv64.h:112]   --->   Operation 89 'call' 'tmp3_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 90 [1/2] (1.35ns)   --->   "%bottom1_V_load_36 = load i64* %bottom1_V_addr_36, align 8" [ResNet/pgconv64.h:113]   --->   Operation 90 'load' 'bottom1_V_load_36' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_5 : Operation 91 [2/2] (1.79ns)   --->   "%tmp4_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_36, i64 65535)" [ResNet/pgconv64.h:113]   --->   Operation 91 'call' 'tmp4_V' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 92 [1/2] (1.35ns)   --->   "%bottom1_V_load_37 = load i64* %bottom1_V_addr_37, align 8" [ResNet/pgconv64.h:114]   --->   Operation 92 'load' 'bottom1_V_load_37' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_5 : Operation 93 [2/2] (1.79ns)   --->   "%tmp5_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_37, i64 65535)" [ResNet/pgconv64.h:114]   --->   Operation 93 'call' 'tmp5_V' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 94 [2/2] (1.35ns)   --->   "%bottom1_V_load_38 = load i64* %bottom1_V_addr_38, align 8" [ResNet/pgconv64.h:115]   --->   Operation 94 'load' 'bottom1_V_load_38' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_5 : Operation 95 [2/2] (1.35ns)   --->   "%bottom1_V_load_39 = load i64* %bottom1_V_addr_39, align 8" [ResNet/pgconv64.h:116]   --->   Operation 95 'load' 'bottom1_V_load_39' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>

State 6 <SV = 5> <Delay = 4.72>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i8 %add_ln117 to i64" [ResNet/pgconv64.h:117]   --->   Operation 96 'zext' 'zext_ln117' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%bottom1_V_addr_40 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln117" [ResNet/pgconv64.h:117]   --->   Operation 97 'getelementptr' 'bottom1_V_addr_40' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_6 : Operation 98 [1/2] (4.72ns)   --->   "%tmp4_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_36, i64 65535)" [ResNet/pgconv64.h:113]   --->   Operation 98 'call' 'tmp4_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 99 [1/2] (4.72ns)   --->   "%tmp5_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_37, i64 65535)" [ResNet/pgconv64.h:114]   --->   Operation 99 'call' 'tmp5_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 100 [1/2] (1.35ns)   --->   "%bottom1_V_load_38 = load i64* %bottom1_V_addr_38, align 8" [ResNet/pgconv64.h:115]   --->   Operation 100 'load' 'bottom1_V_load_38' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_6 : Operation 101 [2/2] (1.79ns)   --->   "%tmp6_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_38, i64 65535)" [ResNet/pgconv64.h:115]   --->   Operation 101 'call' 'tmp6_V' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 102 [1/2] (1.35ns)   --->   "%bottom1_V_load_39 = load i64* %bottom1_V_addr_39, align 8" [ResNet/pgconv64.h:116]   --->   Operation 102 'load' 'bottom1_V_load_39' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_6 : Operation 103 [2/2] (1.79ns)   --->   "%tmp7_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_39, i64 65535)" [ResNet/pgconv64.h:116]   --->   Operation 103 'call' 'tmp7_V' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 104 [2/2] (1.35ns)   --->   "%bottom1_V_load_40 = load i64* %bottom1_V_addr_40, align 8" [ResNet/pgconv64.h:117]   --->   Operation 104 'load' 'bottom1_V_load_40' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>

State 7 <SV = 6> <Delay = 4.72>
ST_7 : Operation 105 [1/2] (4.72ns)   --->   "%tmp6_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_38, i64 65535)" [ResNet/pgconv64.h:115]   --->   Operation 105 'call' 'tmp6_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 106 [1/2] (4.72ns)   --->   "%tmp7_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_39, i64 65535)" [ResNet/pgconv64.h:116]   --->   Operation 106 'call' 'tmp7_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 107 [1/2] (1.35ns)   --->   "%bottom1_V_load_40 = load i64* %bottom1_V_addr_40, align 8" [ResNet/pgconv64.h:117]   --->   Operation 107 'load' 'bottom1_V_load_40' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_7 : Operation 108 [2/2] (1.79ns)   --->   "%tmp8_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_40, i64 65535)" [ResNet/pgconv64.h:117]   --->   Operation 108 'call' 'tmp8_V' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.45>
ST_8 : Operation 109 [1/2] (4.72ns)   --->   "%tmp8_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_40, i64 65535)" [ResNet/pgconv64.h:117]   --->   Operation 109 'call' 'tmp8_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 110 [1/1] (3.72ns)   --->   "%sum_V_ret = call fastcc i8 @sum_engine(i6 %p_s, i6 %tmp1_V, i6 %tmp2_V, i6 %tmp3_V, i6 %tmp4_V, i6 %tmp5_V, i6 %tmp6_V, i6 %tmp7_V, i6 %tmp8_V)" [ResNet/pgconv64.h:118]   --->   Operation 110 'call' 'sum_V_ret' <Predicate = (!icmp_ln103)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_120 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %sum_V_ret, i32 3, i32 7)" [ResNet/pgconv64.h:131]   --->   Operation 111 'partselect' 'tmp_120' <Predicate = (!icmp_ln103)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.69>
ST_9 : Operation 112 [1/1] (0.87ns)   --->   "%icmp_ln1494 = icmp ne i5 %tmp_120, 0" [ResNet/pgconv64.h:131]   --->   Operation 112 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln103)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%shl_ln700 = shl i8 %sum_V_ret, 1" [ResNet/pgconv64.h:132]   --->   Operation 113 'shl' 'shl_ln700' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %icmp_ln1494, i8 %shl_ln700, i8 %sum_V_ret" [ResNet/pgconv64.h:131]   --->   Operation 114 'select' 'select_ln131' <Predicate = (!icmp_ln103)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (3.37ns)   --->   "%norm_V = call fastcc i12 @batch_norm(i8 %select_ln131)" [ResNet/pgconv64.h:134]   --->   Operation 115 'call' 'norm_V' <Predicate = (!icmp_ln103)> <Delay = 3.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.19>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @biconv_row_biconv_co)"   --->   Operation 116 'specloopname' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 117 'speclooptripcount' 'empty' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str267) nounwind" [ResNet/pgconv64.h:104]   --->   Operation 118 'specloopname' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str267)" [ResNet/pgconv64.h:104]   --->   Operation 119 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str251) nounwind" [ResNet/pgconv64.h:105]   --->   Operation 120 'specpipeline' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%top_0_V_addr = getelementptr [100 x i12]* %top_0_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 121 'getelementptr' 'top_0_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%top_1_V_addr = getelementptr [100 x i12]* %top_1_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 122 'getelementptr' 'top_1_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%top_2_V_addr = getelementptr [100 x i12]* %top_2_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 123 'getelementptr' 'top_2_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%top_3_V_addr = getelementptr [100 x i12]* %top_3_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 124 'getelementptr' 'top_3_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%top_4_V_addr = getelementptr [100 x i12]* %top_4_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 125 'getelementptr' 'top_4_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%top_5_V_addr = getelementptr [100 x i12]* %top_5_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 126 'getelementptr' 'top_5_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%top_6_V_addr = getelementptr [100 x i12]* %top_6_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 127 'getelementptr' 'top_6_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%top_7_V_addr = getelementptr [100 x i12]* %top_7_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 128 'getelementptr' 'top_7_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%top_8_V_addr = getelementptr [100 x i12]* %top_8_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 129 'getelementptr' 'top_8_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%top_9_V_addr = getelementptr [100 x i12]* %top_9_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 130 'getelementptr' 'top_9_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%top_10_V_addr = getelementptr [100 x i12]* %top_10_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 131 'getelementptr' 'top_10_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%top_11_V_addr = getelementptr [100 x i12]* %top_11_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 132 'getelementptr' 'top_11_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%top_12_V_addr = getelementptr [100 x i12]* %top_12_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 133 'getelementptr' 'top_12_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%top_13_V_addr = getelementptr [100 x i12]* %top_13_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 134 'getelementptr' 'top_13_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%top_14_V_addr = getelementptr [100 x i12]* %top_14_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 135 'getelementptr' 'top_14_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%top_15_V_addr = getelementptr [100 x i12]* %top_15_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 136 'getelementptr' 'top_15_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (6.84ns)   --->   "%op_V_assign = call fastcc i12 @relu(i12 %norm_V)" [ResNet/pgconv64.h:135]   --->   Operation 137 'call' 'op_V_assign' <Predicate = (!icmp_ln103)> <Delay = 6.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 138 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_0_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 138 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_10 : Operation 139 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_1_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 139 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_10 : Operation 140 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_2_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 140 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_10 : Operation 141 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_3_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 141 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_10 : Operation 142 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_4_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 142 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_10 : Operation 143 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_5_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 143 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_10 : Operation 144 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_6_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 144 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_10 : Operation 145 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_7_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 145 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_10 : Operation 146 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_8_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 146 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_10 : Operation 147 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_9_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 147 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_10 : Operation 148 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_10_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 148 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_10 : Operation 149 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_11_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 149 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_10 : Operation 150 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_12_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 150 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_10 : Operation 151 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_13_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 151 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_10 : Operation 152 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_14_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 152 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_10 : Operation 153 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_15_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 153 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 100> <RAM>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str267, i32 %tmp_5)" [ResNet/pgconv64.h:138]   --->   Operation 154 'specregionend' 'empty_35' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "br label %1" [ResNet/pgconv64.h:104]   --->   Operation 155 'br' <Predicate = (!icmp_ln103)> <Delay = 0.00>

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "ret void" [ResNet/pgconv64.h:140]   --->   Operation 156 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ResNet/pgconv64.h:103) with incoming values : ('add_ln103', ResNet/pgconv64.h:103) [22]  (0.755 ns)

 <State 2>: 4.49ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', ResNet/pgconv64.h:111) [24]  (0 ns)
	'icmp' operation ('icmp_ln104', ResNet/pgconv64.h:104) [33]  (0.884 ns)
	'select' operation ('select_ln109_7', ResNet/pgconv64.h:109) [35]  (0.45 ns)
	'add' operation ('add_ln109_6', ResNet/pgconv64.h:109) [40]  (0.897 ns)
	'add' operation ('add_ln109_7', ResNet/pgconv64.h:109) [59]  (0.907 ns)
	'getelementptr' operation ('bottom1_V_addr', ResNet/pgconv64.h:109) [61]  (0 ns)
	'load' operation ('bottom1_V_load', ResNet/pgconv64.h:109) on array 'bottom1_V' [105]  (1.35 ns)

 <State 3>: 3.16ns
The critical path consists of the following:
	'add' operation ('add_ln112', ResNet/pgconv64.h:112) [46]  (0.897 ns)
	'add' operation ('add_ln112_3', ResNet/pgconv64.h:112) [62]  (0.907 ns)
	'getelementptr' operation ('bottom1_V_addr_35', ResNet/pgconv64.h:112) [64]  (0 ns)
	'load' operation ('bottom1_V_load_35', ResNet/pgconv64.h:112) on array 'bottom1_V' [111]  (1.35 ns)

 <State 4>: 4.73ns
The critical path consists of the following:
	'call' operation ('p_s', ResNet/pgconv64.h:109) to 'compute_engine_64' [106]  (4.73 ns)

 <State 5>: 4.73ns
The critical path consists of the following:
	'call' operation ('tmp2_V', ResNet/pgconv64.h:111) to 'compute_engine_64' [110]  (4.73 ns)

 <State 6>: 4.73ns
The critical path consists of the following:
	'call' operation ('tmp4_V', ResNet/pgconv64.h:113) to 'compute_engine_64' [114]  (4.73 ns)

 <State 7>: 4.73ns
The critical path consists of the following:
	'call' operation ('tmp6_V', ResNet/pgconv64.h:115) to 'compute_engine_64' [118]  (4.73 ns)

 <State 8>: 8.45ns
The critical path consists of the following:
	'call' operation ('tmp8_V', ResNet/pgconv64.h:117) to 'compute_engine_64' [122]  (4.73 ns)
	'call' operation ('sum_V_ret', ResNet/pgconv64.h:118) to 'sum_engine' [123]  (3.73 ns)

 <State 9>: 4.69ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494', ResNet/pgconv64.h:131) [125]  (0.877 ns)
	'select' operation ('select_ln131', ResNet/pgconv64.h:131) [127]  (0.445 ns)
	'call' operation ('norm_V', ResNet/pgconv64.h:134) to 'batch_norm' [128]  (3.37 ns)

 <State 10>: 8.2ns
The critical path consists of the following:
	'call' operation ('op_V_assign', ResNet/pgconv64.h:135) to 'relu' [129]  (6.84 ns)
	'store' operation ('store_ln135', ResNet/pgconv64.h:135) of variable 'op_V_assign', ResNet/pgconv64.h:135 on array 'top_0_V' [130]  (1.35 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
