
fm_synth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004aa8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a94  08004bb4  08004bb4  00014bb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005648  08005648  000202b4  2**0
                  CONTENTS
  4 .ARM          00000000  08005648  08005648  000202b4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005648  08005648  000202b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005648  08005648  00015648  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800564c  0800564c  0001564c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002b4  20000000  08005650  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000dd0  200002b4  08005904  000202b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001084  08005904  00021084  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000202b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e639  00000000  00000000  000202dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003aed  00000000  00000000  0003e916  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00016aea  00000000  00000000  00042403  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e88  00000000  00000000  00058ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00003828  00000000  00000000  00059d78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018c25  00000000  00000000  0005d5a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020e58  00000000  00000000  000761c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008e93f  00000000  00000000  0009701d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0012595c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003824  00000000  00000000  001259b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200002b4 	.word	0x200002b4
 8000128:	00000000 	.word	0x00000000
 800012c:	08004b9c 	.word	0x08004b9c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200002b8 	.word	0x200002b8
 8000148:	08004b9c 	.word	0x08004b9c

0800014c <init_audio_out>:
 */

#include "audio_out.h"

void init_audio_out(SPI_HandleTypeDef* hspi, TIM_HandleTypeDef *htim) {
	audio_spi = hspi->Instance;
 800014c:	6803      	ldr	r3, [r0, #0]
void init_audio_out(SPI_HandleTypeDef* hspi, TIM_HandleTypeDef *htim) {
 800014e:	b510      	push	{r4, lr}
	audio_spi->CR1 |= SPI_CR1_SPE;					//enable SPI
 8000150:	681a      	ldr	r2, [r3, #0]
	audio_spi = hspi->Instance;
 8000152:	4c06      	ldr	r4, [pc, #24]	; (800016c <init_audio_out+0x20>)
	audio_spi->CR1 |= SPI_CR1_SPE;					//enable SPI
 8000154:	f042 0240 	orr.w	r2, r2, #64	; 0x40
	audio_spi = hspi->Instance;
 8000158:	6023      	str	r3, [r4, #0]
	HAL_TIM_Base_Start_IT(htim);
 800015a:	4608      	mov	r0, r1
	audio_spi->CR1 |= SPI_CR1_SPE;					//enable SPI
 800015c:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(htim);
 800015e:	f004 f9a3 	bl	80044a8 <HAL_TIM_Base_Start_IT>
	output_volume = 0x3800;
 8000162:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000166:	4b02      	ldr	r3, [pc, #8]	; (8000170 <init_audio_out+0x24>)
 8000168:	801a      	strh	r2, [r3, #0]
}
 800016a:	bd10      	pop	{r4, pc}
 800016c:	200004a8 	.word	0x200004a8
 8000170:	200004c8 	.word	0x200004c8

08000174 <update_volume>:

void update_volume() {
	AUDIO_GPIO->BSRR = (AUDIO_SPI_CS_PIN << 16);	//pull CS pin low
 8000174:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
void update_volume() {
 8000178:	b510      	push	{r4, lr}
	AUDIO_GPIO->BSRR = (AUDIO_SPI_CS_PIN << 16);	//pull CS pin low
 800017a:	4a0c      	ldr	r2, [pc, #48]	; (80001ac <update_volume+0x38>)
	audio_spi->DR = output_volume;					//write out data to SPI (assume SPI is not busy)
 800017c:	4c0c      	ldr	r4, [pc, #48]	; (80001b0 <update_volume+0x3c>)
 800017e:	4b0d      	ldr	r3, [pc, #52]	; (80001b4 <update_volume+0x40>)
	AUDIO_GPIO->BSRR = (AUDIO_SPI_CS_PIN << 16);	//pull CS pin low
 8000180:	6111      	str	r1, [r2, #16]
	audio_spi->DR = output_volume;					//write out data to SPI (assume SPI is not busy)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	8822      	ldrh	r2, [r4, #0]
 8000186:	60da      	str	r2, [r3, #12]
	output_volume = synth_sample();
 8000188:	f001 f8c8 	bl	800131c <synth_sample>
 800018c:	b280      	uxth	r0, r0
	if (output_volume > 0x0FFF) {					//max possible volume with 12-bit dac
 800018e:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8000192:	bf28      	it	cs
 8000194:	f643 70ff 	movwcs	r0, #16383	; 0x3fff
		output_volume = 0x0FFF;
	}
	output_volume |= 0b0011000000000000;			//MCP4921 DAC: bit 12 = on/off, bit 13 = gain 1x/2x
	AUDIO_GPIO->BSRR = AUDIO_SPI_CS_PIN;			//pull CS pin high
 8000198:	f04f 0210 	mov.w	r2, #16
 800019c:	4b03      	ldr	r3, [pc, #12]	; (80001ac <update_volume+0x38>)
 800019e:	bf38      	it	cc
 80001a0:	f440 5040 	orrcc.w	r0, r0, #12288	; 0x3000
	output_volume |= 0b0011000000000000;			//MCP4921 DAC: bit 12 = on/off, bit 13 = gain 1x/2x
 80001a4:	8020      	strh	r0, [r4, #0]
	AUDIO_GPIO->BSRR = AUDIO_SPI_CS_PIN;			//pull CS pin high
 80001a6:	611a      	str	r2, [r3, #16]
}
 80001a8:	bd10      	pop	{r4, pc}
 80001aa:	bf00      	nop
 80001ac:	40010800 	.word	0x40010800
 80001b0:	200004c8 	.word	0x200004c8
 80001b4:	200004a8 	.word	0x200004a8

080001b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001b8:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001bc:	2300      	movs	r3, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001be:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001c0:	2601      	movs	r6, #1
 80001c2:	2710      	movs	r7, #16
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001c4:	f44f 1260 	mov.w	r2, #3670016	; 0x380000
{
 80001c8:	b090      	sub	sp, #64	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001ca:	a806      	add	r0, sp, #24
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001cc:	e9cd 3308 	strd	r3, r3, [sp, #32]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d0:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80001d4:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001d8:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001dc:	9307      	str	r3, [sp, #28]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001de:	9300      	str	r3, [sp, #0]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80001e0:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001e2:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001e4:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001e6:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001e8:	920f      	str	r2, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001ea:	f003 fdb1 	bl	8003d50 <HAL_RCC_OscConfig>
 80001ee:	b108      	cbz	r0, 80001f4 <SystemClock_Config+0x3c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80001f0:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80001f2:	e7fe      	b.n	80001f2 <SystemClock_Config+0x3a>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001f4:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001f6:	f04f 080f 	mov.w	r8, #15
 80001fa:	f04f 0902 	mov.w	r9, #2
 80001fe:	2600      	movs	r6, #0
 8000200:	f44f 6780 	mov.w	r7, #1024	; 0x400
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000204:	4621      	mov	r1, r4
 8000206:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000208:	e9cd 8900 	strd	r8, r9, [sp]
 800020c:	e9cd 6702 	strd	r6, r7, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000210:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000212:	f003 ff9d 	bl	8004150 <HAL_RCC_ClockConfig>
 8000216:	b108      	cbz	r0, 800021c <SystemClock_Config+0x64>
 8000218:	b672      	cpsid	i
  while (1)
 800021a:	e7fe      	b.n	800021a <SystemClock_Config+0x62>
}
 800021c:	b010      	add	sp, #64	; 0x40
 800021e:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 8000222:	bf00      	nop

08000224 <main>:
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000224:	2400      	movs	r4, #0
{
 8000226:	b580      	push	{r7, lr}
 8000228:	b08a      	sub	sp, #40	; 0x28
  HAL_Init();
 800022a:	f001 ffff 	bl	800222c <HAL_Init>
  SystemClock_Config();
 800022e:	f7ff ffc3 	bl	80001b8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000232:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8000236:	e9cd 4408 	strd	r4, r4, [sp, #32]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800023a:	4d7b      	ldr	r5, [pc, #492]	; (8000428 <main+0x204>)
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800023c:	2201      	movs	r2, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800023e:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000240:	2110      	movs	r1, #16
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000242:	f043 0304 	orr.w	r3, r3, #4
 8000246:	61ab      	str	r3, [r5, #24]
 8000248:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800024a:	4878      	ldr	r0, [pc, #480]	; (800042c <main+0x208>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800024c:	f003 0304 	and.w	r3, r3, #4
 8000250:	9302      	str	r3, [sp, #8]
 8000252:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000254:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000256:	2610      	movs	r6, #16
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000258:	f043 0308 	orr.w	r3, r3, #8
 800025c:	61ab      	str	r3, [r5, #24]
 800025e:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000260:	2701      	movs	r7, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000262:	f003 0308 	and.w	r3, r3, #8
 8000266:	9303      	str	r3, [sp, #12]
 8000268:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800026a:	f002 fb09 	bl	8002880 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800026e:	2200      	movs	r2, #0
 8000270:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000272:	486e      	ldr	r0, [pc, #440]	; (800042c <main+0x208>)
 8000274:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000276:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800027a:	e9cd 6706 	strd	r6, r7, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800027e:	f002 f9f3 	bl	8002668 <HAL_GPIO_Init>
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000282:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_3|GPIO_PIN_5;
 8000284:	f245 0228 	movw	r2, #20520	; 0x5028
 8000288:	4b69      	ldr	r3, [pc, #420]	; (8000430 <main+0x20c>)
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800028a:	486a      	ldr	r0, [pc, #424]	; (8000434 <main+0x210>)
 800028c:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_3|GPIO_PIN_5;
 800028e:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000292:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000294:	f002 f9e8 	bl	8002668 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_6;
 8000298:	f24a 0250 	movw	r2, #41040	; 0xa050
 800029c:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800029e:	4865      	ldr	r0, [pc, #404]	; (8000434 <main+0x210>)
 80002a0:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_6;
 80002a2:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80002a6:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002a8:	f002 f9de 	bl	8002668 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80002ac:	f44f 7260 	mov.w	r2, #896	; 0x380
 80002b0:	4b61      	ldr	r3, [pc, #388]	; (8000438 <main+0x214>)
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002b2:	4860      	ldr	r0, [pc, #384]	; (8000434 <main+0x210>)
 80002b4:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80002b6:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002ba:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002bc:	f002 f9d4 	bl	8002668 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80002c0:	4622      	mov	r2, r4
 80002c2:	4621      	mov	r1, r4
 80002c4:	2009      	movs	r0, #9
 80002c6:	f001 fff9 	bl	80022bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80002ca:	2009      	movs	r0, #9
 80002cc:	f002 f82e 	bl	800232c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80002d0:	4622      	mov	r2, r4
 80002d2:	4621      	mov	r1, r4
 80002d4:	2017      	movs	r0, #23
 80002d6:	f001 fff1 	bl	80022bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80002da:	2017      	movs	r0, #23
 80002dc:	f002 f826 	bl	800232c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80002e0:	4622      	mov	r2, r4
 80002e2:	4621      	mov	r1, r4
 80002e4:	2028      	movs	r0, #40	; 0x28
 80002e6:	f001 ffe9 	bl	80022bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80002ea:	2028      	movs	r0, #40	; 0x28
 80002ec:	f002 f81e 	bl	800232c <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002f0:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80002f2:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002f4:	4333      	orrs	r3, r6
 80002f6:	616b      	str	r3, [r5, #20]
 80002f8:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80002fa:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002fc:	4033      	ands	r3, r6
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80002fe:	200e      	movs	r0, #14
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000300:	9301      	str	r3, [sp, #4]
 8000302:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000304:	f001 ffda 	bl	80022bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000308:	200e      	movs	r0, #14
 800030a:	f002 f80f 	bl	800232c <HAL_NVIC_EnableIRQ>
  huart1.Init.BaudRate = 31250;
 800030e:	f647 2212 	movw	r2, #31250	; 0x7a12
  huart1.Init.Mode = UART_MODE_RX;
 8000312:	2304      	movs	r3, #4
  huart1.Instance = USART1;
 8000314:	4d49      	ldr	r5, [pc, #292]	; (800043c <main+0x218>)
 8000316:	494a      	ldr	r1, [pc, #296]	; (8000440 <main+0x21c>)
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000318:	4628      	mov	r0, r5
  huart1.Init.StopBits = UART_STOPBITS_1;
 800031a:	e9c5 4402 	strd	r4, r4, [r5, #8]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800031e:	e9c5 4406 	strd	r4, r4, [r5, #24]
  huart1.Init.BaudRate = 31250;
 8000322:	e9c5 1200 	strd	r1, r2, [r5]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000326:	612c      	str	r4, [r5, #16]
  huart1.Init.Mode = UART_MODE_RX;
 8000328:	616b      	str	r3, [r5, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800032a:	f004 f9bf 	bl	80046ac <HAL_UART_Init>
 800032e:	b108      	cbz	r0, 8000334 <main+0x110>
 8000330:	b672      	cpsid	i
  while (1)
 8000332:	e7fe      	b.n	8000332 <main+0x10e>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000334:	4603      	mov	r3, r0
  htim2.Instance = TIM2;
 8000336:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Init.Period = 1451-1;
 800033a:	f240 52aa 	movw	r2, #1450	; 0x5aa
  htim2.Instance = TIM2;
 800033e:	4f41      	ldr	r7, [pc, #260]	; (8000444 <main+0x220>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000340:	e9cd 0006 	strd	r0, r0, [sp, #24]
 8000344:	e9cd 0008 	strd	r0, r0, [sp, #32]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000348:	9004      	str	r0, [sp, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800034a:	4638      	mov	r0, r7
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800034c:	e9c7 3301 	strd	r3, r3, [r7, #4]
  htim2.Instance = TIM2;
 8000350:	6039      	str	r1, [r7, #0]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000352:	613b      	str	r3, [r7, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000354:	61bb      	str	r3, [r7, #24]
  htim2.Init.Period = 1451-1;
 8000356:	60fa      	str	r2, [r7, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000358:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800035a:	f004 f841 	bl	80043e0 <HAL_TIM_Base_Init>
 800035e:	b108      	cbz	r0, 8000364 <main+0x140>
 8000360:	b672      	cpsid	i
  while (1)
 8000362:	e7fe      	b.n	8000362 <main+0x13e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000364:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000368:	4638      	mov	r0, r7
 800036a:	a906      	add	r1, sp, #24
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800036c:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800036e:	f004 f8c7 	bl	8004500 <HAL_TIM_ConfigClockSource>
 8000372:	b108      	cbz	r0, 8000378 <main+0x154>
 8000374:	b672      	cpsid	i
  while (1)
 8000376:	e7fe      	b.n	8000376 <main+0x152>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000378:	2300      	movs	r3, #0
 800037a:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800037c:	4638      	mov	r0, r7
 800037e:	a904      	add	r1, sp, #16
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000380:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000384:	f004 f960 	bl	8004648 <HAL_TIMEx_MasterConfigSynchronization>
 8000388:	4603      	mov	r3, r0
 800038a:	b9e0      	cbnz	r0, 80003c6 <main+0x1a2>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800038c:	f44f 7c82 	mov.w	ip, #260	; 0x104
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000390:	f44f 7000 	mov.w	r0, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000394:	2108      	movs	r1, #8
  hspi1.Init.CRCPolynomial = 10;
 8000396:	220a      	movs	r2, #10
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000398:	f44f 6600 	mov.w	r6, #2048	; 0x800
  hspi1.Instance = SPI1;
 800039c:	4c2a      	ldr	r4, [pc, #168]	; (8000448 <main+0x224>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800039e:	e9c4 c301 	strd	ip, r3, [r4, #4]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80003a2:	e9c4 3304 	strd	r3, r3, [r4, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80003a6:	e9c4 3308 	strd	r3, r3, [r4, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003aa:	62a3      	str	r3, [r4, #40]	; 0x28
  hspi1.Instance = SPI1;
 80003ac:	4b27      	ldr	r3, [pc, #156]	; (800044c <main+0x228>)
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80003ae:	61a0      	str	r0, [r4, #24]
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80003b0:	4620      	mov	r0, r4
  hspi1.Instance = SPI1;
 80003b2:	6023      	str	r3, [r4, #0]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80003b4:	60e6      	str	r6, [r4, #12]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80003b6:	61e1      	str	r1, [r4, #28]
  hspi1.Init.CRCPolynomial = 10;
 80003b8:	62e2      	str	r2, [r4, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80003ba:	f003 ffb7 	bl	800432c <HAL_SPI_Init>
 80003be:	4603      	mov	r3, r0
 80003c0:	b118      	cbz	r0, 80003ca <main+0x1a6>
 80003c2:	b672      	cpsid	i
  while (1)
 80003c4:	e7fe      	b.n	80003c4 <main+0x1a0>
 80003c6:	b672      	cpsid	i
 80003c8:	e7fe      	b.n	80003c8 <main+0x1a4>
  hi2c2.Init.ClockSpeed = 10000;
 80003ca:	f242 7010 	movw	r0, #10000	; 0x2710
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80003ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c2.Instance = I2C2;
 80003d2:	4e1f      	ldr	r6, [pc, #124]	; (8000450 <main+0x22c>)
 80003d4:	491f      	ldr	r1, [pc, #124]	; (8000454 <main+0x230>)
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80003d6:	e9c6 0301 	strd	r0, r3, [r6, #4]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80003da:	4630      	mov	r0, r6
  hi2c2.Init.OwnAddress2 = 0;
 80003dc:	e9c6 3305 	strd	r3, r3, [r6, #20]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003e0:	e9c6 3307 	strd	r3, r3, [r6, #28]
  hi2c2.Init.OwnAddress1 = 0;
 80003e4:	60f3      	str	r3, [r6, #12]
  hi2c2.Instance = I2C2;
 80003e6:	6031      	str	r1, [r6, #0]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80003e8:	6132      	str	r2, [r6, #16]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80003ea:	f002 faef 	bl	80029cc <HAL_I2C_Init>
 80003ee:	b108      	cbz	r0, 80003f4 <main+0x1d0>
 80003f0:	b672      	cpsid	i
  while (1)
 80003f2:	e7fe      	b.n	80003f2 <main+0x1ce>
  init_midi(&huart1);
 80003f4:	4628      	mov	r0, r5
 80003f6:	f000 f8b7 	bl	8000568 <init_midi>
  init_synth();
 80003fa:	f000 fcb3 	bl	8000d64 <init_synth>
  init_audio_out(&hspi1, &htim2);
 80003fe:	4620      	mov	r0, r4
 8000400:	4639      	mov	r1, r7
 8000402:	f7ff fea3 	bl	800014c <init_audio_out>
  init_ui(&hi2c2);
 8000406:	4630      	mov	r0, r6
 8000408:	f001 fe4a 	bl	80020a0 <init_ui>
 800040c:	4e12      	ldr	r6, [pc, #72]	; (8000458 <main+0x234>)
 800040e:	4c13      	ldr	r4, [pc, #76]	; (800045c <main+0x238>)
	if (midi_buffer_read != midi_buffer_write) {
 8000410:	7832      	ldrb	r2, [r6, #0]
 8000412:	7823      	ldrb	r3, [r4, #0]
 8000414:	429a      	cmp	r2, r3
 8000416:	d0fb      	beq.n	8000410 <main+0x1ec>
		process_midi_byte(&huart1);
 8000418:	4628      	mov	r0, r5
 800041a:	f000 f8c7 	bl	80005ac <process_midi_byte>
	if (midi_buffer_read != midi_buffer_write) {
 800041e:	7832      	ldrb	r2, [r6, #0]
 8000420:	7823      	ldrb	r3, [r4, #0]
 8000422:	429a      	cmp	r2, r3
 8000424:	d0f4      	beq.n	8000410 <main+0x1ec>
 8000426:	e7f7      	b.n	8000418 <main+0x1f4>
 8000428:	40021000 	.word	0x40021000
 800042c:	40010800 	.word	0x40010800
 8000430:	10210000 	.word	0x10210000
 8000434:	40010c00 	.word	0x40010c00
 8000438:	10110000 	.word	0x10110000
 800043c:	2000097c 	.word	0x2000097c
 8000440:	40013800 	.word	0x40013800
 8000444:	20000dcc 	.word	0x20000dcc
 8000448:	20000ca8 	.word	0x20000ca8
 800044c:	40013000 	.word	0x40013000
 8000450:	200004d4 	.word	0x200004d4
 8000454:	40005800 	.word	0x40005800
 8000458:	20000ee0 	.word	0x20000ee0
 800045c:	20000600 	.word	0x20000600

08000460 <HAL_GPIO_EXTI_Callback>:
	switch (GPIO_Pin) {
 8000460:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8000464:	d038      	beq.n	80004d8 <HAL_GPIO_EXTI_Callback+0x78>
 8000466:	d806      	bhi.n	8000476 <HAL_GPIO_EXTI_Callback+0x16>
 8000468:	2820      	cmp	r0, #32
 800046a:	d038      	beq.n	80004de <HAL_GPIO_EXTI_Callback+0x7e>
 800046c:	2880      	cmp	r0, #128	; 0x80
 800046e:	d119      	bne.n	80004a4 <HAL_GPIO_EXTI_Callback+0x44>
		fsm(pb_0);
 8000470:	2000      	movs	r0, #0
 8000472:	f001 be69 	b.w	8002148 <fsm>
	switch (GPIO_Pin) {
 8000476:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800047a:	d03e      	beq.n	80004fa <HAL_GPIO_EXTI_Callback+0x9a>
 800047c:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8000480:	d122      	bne.n	80004c8 <HAL_GPIO_EXTI_Callback+0x68>
uint8_t inc_dec;
uint8_t temp[MAX_PARAMS];

void init_ui(I2C_HandleTypeDef* hi2c);
void fsm(input key);
static inline void fsm_change_op(uint8_t op) { fsm_op = op; };
 8000482:	2101      	movs	r1, #1
 8000484:	4b24      	ldr	r3, [pc, #144]	; (8000518 <HAL_GPIO_EXTI_Callback+0xb8>)
		if ((UI_ROT_GPIO->IDR & (UI_ROT1_A | UI_ROT1_B)) == (UI_ROT1_A | UI_ROT1_B)
 8000486:	4a25      	ldr	r2, [pc, #148]	; (800051c <HAL_GPIO_EXTI_Callback+0xbc>)
 8000488:	7019      	strb	r1, [r3, #0]
 800048a:	6893      	ldr	r3, [r2, #8]
 800048c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000490:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8000494:	d003      	beq.n	800049e <HAL_GPIO_EXTI_Callback+0x3e>
			|| !(UI_ROT_GPIO->IDR & (UI_ROT1_A | UI_ROT1_B))) {
 8000496:	6893      	ldr	r3, [r2, #8]
 8000498:	f413 4f40 	tst.w	r3, #49152	; 0xc000
 800049c:	d111      	bne.n	80004c2 <HAL_GPIO_EXTI_Callback+0x62>
			fsm(rot_dec);
 800049e:	2004      	movs	r0, #4
 80004a0:	f001 be52 	b.w	8002148 <fsm>
	switch (GPIO_Pin) {
 80004a4:	2808      	cmp	r0, #8
 80004a6:	d115      	bne.n	80004d4 <HAL_GPIO_EXTI_Callback+0x74>
 80004a8:	2102      	movs	r1, #2
 80004aa:	4b1b      	ldr	r3, [pc, #108]	; (8000518 <HAL_GPIO_EXTI_Callback+0xb8>)
		if ((UI_ROT_GPIO->IDR & (UI_ROT2_A | UI_ROT2_B)) == (UI_ROT2_A | UI_ROT2_B)
 80004ac:	4a1b      	ldr	r2, [pc, #108]	; (800051c <HAL_GPIO_EXTI_Callback+0xbc>)
 80004ae:	7019      	strb	r1, [r3, #0]
 80004b0:	6893      	ldr	r3, [r2, #8]
 80004b2:	f003 0318 	and.w	r3, r3, #24
 80004b6:	2b18      	cmp	r3, #24
 80004b8:	d0f1      	beq.n	800049e <HAL_GPIO_EXTI_Callback+0x3e>
			|| !(UI_ROT_GPIO->IDR & (UI_ROT2_A | UI_ROT2_B))) {
 80004ba:	6893      	ldr	r3, [r2, #8]
 80004bc:	f013 0f18 	tst.w	r3, #24
 80004c0:	d0ed      	beq.n	800049e <HAL_GPIO_EXTI_Callback+0x3e>
			fsm(rot_inc);
 80004c2:	2003      	movs	r0, #3
 80004c4:	f001 be40 	b.w	8002148 <fsm>
	switch (GPIO_Pin) {
 80004c8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80004cc:	d103      	bne.n	80004d6 <HAL_GPIO_EXTI_Callback+0x76>
		fsm(pb_2);
 80004ce:	2002      	movs	r0, #2
 80004d0:	f001 be3a 	b.w	8002148 <fsm>
 80004d4:	4770      	bx	lr
 80004d6:	4770      	bx	lr
		fsm(pb_1);
 80004d8:	2001      	movs	r0, #1
 80004da:	f001 be35 	b.w	8002148 <fsm>
 80004de:	2103      	movs	r1, #3
 80004e0:	4b0d      	ldr	r3, [pc, #52]	; (8000518 <HAL_GPIO_EXTI_Callback+0xb8>)
		if ((UI_ROT_GPIO->IDR & (UI_ROT3_A | UI_ROT3_B)) == (UI_ROT3_A | UI_ROT3_B)
 80004e2:	4a0e      	ldr	r2, [pc, #56]	; (800051c <HAL_GPIO_EXTI_Callback+0xbc>)
 80004e4:	7019      	strb	r1, [r3, #0]
 80004e6:	6893      	ldr	r3, [r2, #8]
 80004e8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80004ec:	2b60      	cmp	r3, #96	; 0x60
 80004ee:	d0d6      	beq.n	800049e <HAL_GPIO_EXTI_Callback+0x3e>
			|| !(UI_ROT_GPIO->IDR & (UI_ROT3_A | UI_ROT3_B))) {
 80004f0:	6893      	ldr	r3, [r2, #8]
 80004f2:	f013 0f60 	tst.w	r3, #96	; 0x60
 80004f6:	d0d2      	beq.n	800049e <HAL_GPIO_EXTI_Callback+0x3e>
 80004f8:	e7e3      	b.n	80004c2 <HAL_GPIO_EXTI_Callback+0x62>
 80004fa:	2100      	movs	r1, #0
 80004fc:	4b06      	ldr	r3, [pc, #24]	; (8000518 <HAL_GPIO_EXTI_Callback+0xb8>)
		if ((UI_ROT_GPIO->IDR & (UI_ROT0_A | UI_ROT0_B)) == (UI_ROT0_A | UI_ROT0_B)
 80004fe:	4a07      	ldr	r2, [pc, #28]	; (800051c <HAL_GPIO_EXTI_Callback+0xbc>)
 8000500:	7019      	strb	r1, [r3, #0]
 8000502:	6893      	ldr	r3, [r2, #8]
 8000504:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8000508:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800050c:	d0c7      	beq.n	800049e <HAL_GPIO_EXTI_Callback+0x3e>
			|| !(UI_ROT_GPIO->IDR & (UI_ROT0_A | UI_ROT0_B))) {
 800050e:	6893      	ldr	r3, [r2, #8]
 8000510:	f413 5f40 	tst.w	r3, #12288	; 0x3000
 8000514:	d0c3      	beq.n	800049e <HAL_GPIO_EXTI_Callback+0x3e>
 8000516:	e7d4      	b.n	80004c2 <HAL_GPIO_EXTI_Callback+0x62>
 8000518:	200004d0 	.word	0x200004d0
 800051c:	40010c00 	.word	0x40010c00

08000520 <HAL_UART_RxCpltCallback>:
	HAL_UART_Receive_IT(huart, &midi_buffer[midi_buffer_write], 1);
 8000520:	2201      	movs	r2, #1
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000522:	b410      	push	{r4}
	midi_buffer_write = (midi_buffer_write + 1) & (RING_BUFFER_SIZE - 1);
 8000524:	4c05      	ldr	r4, [pc, #20]	; (800053c <HAL_UART_RxCpltCallback+0x1c>)
	HAL_UART_Receive_IT(huart, &midi_buffer[midi_buffer_write], 1);
 8000526:	4906      	ldr	r1, [pc, #24]	; (8000540 <HAL_UART_RxCpltCallback+0x20>)
	midi_buffer_write = (midi_buffer_write + 1) & (RING_BUFFER_SIZE - 1);
 8000528:	7823      	ldrb	r3, [r4, #0]
 800052a:	4413      	add	r3, r2
 800052c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000530:	7023      	strb	r3, [r4, #0]
	HAL_UART_Receive_IT(huart, &midi_buffer[midi_buffer_write], 1);
 8000532:	7823      	ldrb	r3, [r4, #0]
}
 8000534:	bc10      	pop	{r4}
	HAL_UART_Receive_IT(huart, &midi_buffer[midi_buffer_write], 1);
 8000536:	4419      	add	r1, r3
 8000538:	f004 b922 	b.w	8004780 <HAL_UART_Receive_IT>
 800053c:	20000600 	.word	0x20000600
 8000540:	200009c0 	.word	0x200009c0

08000544 <sample>:
void sample() {
 8000544:	b508      	push	{r3, lr}
	TIM2->SR = 0;
 8000546:	2200      	movs	r2, #0
 8000548:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 800054c:	f44f 7180 	mov.w	r1, #256	; 0x100
	TIM2->SR = 0;
 8000550:	611a      	str	r2, [r3, #16]
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 8000552:	4803      	ldr	r0, [pc, #12]	; (8000560 <sample+0x1c>)
 8000554:	f002 f998 	bl	8002888 <HAL_GPIO_TogglePin>
}
 8000558:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_volume();
 800055c:	f7ff be0a 	b.w	8000174 <update_volume>
 8000560:	40010800 	.word	0x40010800

08000564 <Error_Handler>:
 8000564:	b672      	cpsid	i
  while (1)
 8000566:	e7fe      	b.n	8000566 <Error_Handler+0x2>

08000568 <init_midi>:
 */

#include "midi.h"

void init_midi(UART_HandleTypeDef* huart) {
	data[0] = -1;
 8000568:	21ff      	movs	r1, #255	; 0xff
 800056a:	4b0c      	ldr	r3, [pc, #48]	; (800059c <init_midi+0x34>)
 800056c:	4a0c      	ldr	r2, [pc, #48]	; (80005a0 <init_midi+0x38>)
void init_midi(UART_HandleTypeDef* huart) {
 800056e:	b510      	push	{r4, lr}
 8000570:	4604      	mov	r4, r0
	data[0] = -1;
 8000572:	7011      	strb	r1, [r2, #0]
	data[1] = -1;
 8000574:	7051      	strb	r1, [r2, #1]
	for (uint8_t i = 0; i < RING_BUFFER_SIZE; i++) {
 8000576:	4618      	mov	r0, r3
 8000578:	2280      	movs	r2, #128	; 0x80
 800057a:	f004 fae7 	bl	8004b4c <memset>
		midi_buffer[i] = -1;
	}
	midi_buffer_read = 0;
 800057e:	2100      	movs	r1, #0
 8000580:	4603      	mov	r3, r0
	midi_buffer_write = 0;
 8000582:	4a08      	ldr	r2, [pc, #32]	; (80005a4 <init_midi+0x3c>)
	midi_buffer_read = 0;
 8000584:	4808      	ldr	r0, [pc, #32]	; (80005a8 <init_midi+0x40>)
 8000586:	7001      	strb	r1, [r0, #0]
	midi_buffer_write = 0;
 8000588:	7011      	strb	r1, [r2, #0]
	HAL_UART_Receive_IT(huart, &midi_buffer[midi_buffer_write], 1);
 800058a:	7811      	ldrb	r1, [r2, #0]
 800058c:	4620      	mov	r0, r4
}
 800058e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_UART_Receive_IT(huart, &midi_buffer[midi_buffer_write], 1);
 8000592:	2201      	movs	r2, #1
 8000594:	4419      	add	r1, r3
 8000596:	f004 b8f3 	b.w	8004780 <HAL_UART_Receive_IT>
 800059a:	bf00      	nop
 800059c:	200009c0 	.word	0x200009c0
 80005a0:	20000b0c 	.word	0x20000b0c
 80005a4:	20000600 	.word	0x20000600
 80005a8:	20000ee0 	.word	0x20000ee0

080005ac <process_midi_byte>:

void process_midi_byte() {
 80005ac:	b538      	push	{r3, r4, r5, lr}
	uint8_t midi_in = midi_buffer[midi_buffer_read];
 80005ae:	4c35      	ldr	r4, [pc, #212]	; (8000684 <process_midi_byte+0xd8>)
 80005b0:	4a35      	ldr	r2, [pc, #212]	; (8000688 <process_midi_byte+0xdc>)
 80005b2:	7823      	ldrb	r3, [r4, #0]
	if ((midi_in & 0x80) == 0x80) {	//if byte received was status byte
 80005b4:	56d1      	ldrsb	r1, [r2, r3]
	uint8_t midi_in = midi_buffer[midi_buffer_read];
 80005b6:	5cd2      	ldrb	r2, [r2, r3]
	if ((midi_in & 0x80) == 0x80) {	//if byte received was status byte
 80005b8:	2900      	cmp	r1, #0
 80005ba:	db41      	blt.n	8000640 <process_midi_byte+0x94>
		status = midi_in;
		data[0] = -1;
		data[1] = -1;
	}
	else {													//if byte received was data byte
		switch (status & 0xF0) {
 80005bc:	4b33      	ldr	r3, [pc, #204]	; (800068c <process_midi_byte+0xe0>)
 80005be:	7819      	ldrb	r1, [r3, #0]
 80005c0:	f001 03f0 	and.w	r3, r1, #240	; 0xf0
 80005c4:	2bc0      	cmp	r3, #192	; 0xc0
 80005c6:	d033      	beq.n	8000630 <process_midi_byte+0x84>
 80005c8:	d820      	bhi.n	800060c <process_midi_byte+0x60>
 80005ca:	2ba0      	cmp	r3, #160	; 0xa0
 80005cc:	d002      	beq.n	80005d4 <process_midi_byte+0x28>
 80005ce:	d90c      	bls.n	80005ea <process_midi_byte+0x3e>
 80005d0:	2bb0      	cmp	r3, #176	; 0xb0
 80005d2:	d147      	bne.n	8000664 <process_midi_byte+0xb8>
		case 0xD0:												//channel pressure (unimplemented)
			data[0] = midi_in;
			channel_pressure();
			break;
		case 0xE0:												//pitch bend (unimplemented)
			if (data[0] == (uint8_t)-1) {
 80005d4:	4b2e      	ldr	r3, [pc, #184]	; (8000690 <process_midi_byte+0xe4>)
 80005d6:	7819      	ldrb	r1, [r3, #0]
 80005d8:	29ff      	cmp	r1, #255	; 0xff
 80005da:	d02a      	beq.n	8000632 <process_midi_byte+0x86>
				data[0] = midi_in;
			}
			else {
				data[1] = midi_in;
 80005dc:	705a      	strb	r2, [r3, #1]
			break;
		default:
			__NOP();
		}
	}
	midi_buffer_read = (midi_buffer_read + 1) & (RING_BUFFER_SIZE - 1);
 80005de:	7823      	ldrb	r3, [r4, #0]
 80005e0:	3301      	adds	r3, #1
 80005e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80005e6:	7023      	strb	r3, [r4, #0]
}
 80005e8:	bd38      	pop	{r3, r4, r5, pc}
		switch (status & 0xF0) {
 80005ea:	2b80      	cmp	r3, #128	; 0x80
 80005ec:	d034      	beq.n	8000658 <process_midi_byte+0xac>
 80005ee:	2b90      	cmp	r3, #144	; 0x90
 80005f0:	d138      	bne.n	8000664 <process_midi_byte+0xb8>
			if (data[0] == (uint8_t)-1) {
 80005f2:	4d27      	ldr	r5, [pc, #156]	; (8000690 <process_midi_byte+0xe4>)
 80005f4:	7828      	ldrb	r0, [r5, #0]
 80005f6:	28ff      	cmp	r0, #255	; 0xff
 80005f8:	d032      	beq.n	8000660 <process_midi_byte+0xb4>
				data[1] = midi_in;
 80005fa:	706a      	strb	r2, [r5, #1]
				if (data[1] == 0) {
 80005fc:	2a00      	cmp	r2, #0
 80005fe:	d13a      	bne.n	8000676 <process_midi_byte+0xca>

void note_off() {
	release_voice(data[0]);
 8000600:	f000 fe4e 	bl	80012a0 <release_voice>
	data[0] = -1;
 8000604:	23ff      	movs	r3, #255	; 0xff
 8000606:	702b      	strb	r3, [r5, #0]
	data[1] = -1;
 8000608:	706b      	strb	r3, [r5, #1]
}
 800060a:	e7e8      	b.n	80005de <process_midi_byte+0x32>
		switch (status & 0xF0) {
 800060c:	2be0      	cmp	r3, #224	; 0xe0
 800060e:	d0e1      	beq.n	80005d4 <process_midi_byte+0x28>
 8000610:	2bf0      	cmp	r3, #240	; 0xf0
 8000612:	d10b      	bne.n	800062c <process_midi_byte+0x80>
			if (status == 0xFF) {									//system reset
 8000614:	29ff      	cmp	r1, #255	; 0xff
 8000616:	d1e2      	bne.n	80005de <process_midi_byte+0x32>
				midi_buffer_read = 0;
 8000618:	2200      	movs	r2, #0
				data[0] = -1;
 800061a:	4b1d      	ldr	r3, [pc, #116]	; (8000690 <process_midi_byte+0xe4>)
				midi_buffer_write = 0;
 800061c:	481d      	ldr	r0, [pc, #116]	; (8000694 <process_midi_byte+0xe8>)
				midi_buffer_read = 0;
 800061e:	7022      	strb	r2, [r4, #0]
				data[0] = -1;
 8000620:	7019      	strb	r1, [r3, #0]
				midi_buffer_write = 0;
 8000622:	7002      	strb	r2, [r0, #0]
				data[1] = -1;
 8000624:	7059      	strb	r1, [r3, #1]
				clear_voices();
 8000626:	f000 fd37 	bl	8001098 <clear_voices>
 800062a:	e7d8      	b.n	80005de <process_midi_byte+0x32>
		switch (status & 0xF0) {
 800062c:	2bd0      	cmp	r3, #208	; 0xd0
 800062e:	d119      	bne.n	8000664 <process_midi_byte+0xb8>
			data[0] = midi_in;
 8000630:	4b17      	ldr	r3, [pc, #92]	; (8000690 <process_midi_byte+0xe4>)
 8000632:	701a      	strb	r2, [r3, #0]
	midi_buffer_read = (midi_buffer_read + 1) & (RING_BUFFER_SIZE - 1);
 8000634:	7823      	ldrb	r3, [r4, #0]
 8000636:	3301      	adds	r3, #1
 8000638:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800063c:	7023      	strb	r3, [r4, #0]
}
 800063e:	bd38      	pop	{r3, r4, r5, pc}
		data[0] = -1;
 8000640:	21ff      	movs	r1, #255	; 0xff
 8000642:	4b13      	ldr	r3, [pc, #76]	; (8000690 <process_midi_byte+0xe4>)
		status = midi_in;
 8000644:	4811      	ldr	r0, [pc, #68]	; (800068c <process_midi_byte+0xe0>)
		data[0] = -1;
 8000646:	7019      	strb	r1, [r3, #0]
		data[1] = -1;
 8000648:	7059      	strb	r1, [r3, #1]
	midi_buffer_read = (midi_buffer_read + 1) & (RING_BUFFER_SIZE - 1);
 800064a:	7823      	ldrb	r3, [r4, #0]
		status = midi_in;
 800064c:	7002      	strb	r2, [r0, #0]
	midi_buffer_read = (midi_buffer_read + 1) & (RING_BUFFER_SIZE - 1);
 800064e:	3301      	adds	r3, #1
 8000650:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000654:	7023      	strb	r3, [r4, #0]
}
 8000656:	bd38      	pop	{r3, r4, r5, pc}
			if (data[0] == (uint8_t)-1) {
 8000658:	4d0d      	ldr	r5, [pc, #52]	; (8000690 <process_midi_byte+0xe4>)
 800065a:	7828      	ldrb	r0, [r5, #0]
 800065c:	28ff      	cmp	r0, #255	; 0xff
 800065e:	d103      	bne.n	8000668 <process_midi_byte+0xbc>
				data[0] = midi_in;
 8000660:	702a      	strb	r2, [r5, #0]
 8000662:	e7bc      	b.n	80005de <process_midi_byte+0x32>
			__NOP();
 8000664:	bf00      	nop
 8000666:	e7ba      	b.n	80005de <process_midi_byte+0x32>
				data[1] = midi_in;
 8000668:	706a      	strb	r2, [r5, #1]
	release_voice(data[0]);
 800066a:	f000 fe19 	bl	80012a0 <release_voice>
	data[0] = -1;
 800066e:	23ff      	movs	r3, #255	; 0xff
 8000670:	702b      	strb	r3, [r5, #0]
	data[1] = -1;
 8000672:	706b      	strb	r3, [r5, #1]
}
 8000674:	e7b3      	b.n	80005de <process_midi_byte+0x32>

void note_on() {
	add_voice(data[0]);
 8000676:	f000 fd21 	bl	80010bc <add_voice>
	data[0] = -1;
 800067a:	23ff      	movs	r3, #255	; 0xff
 800067c:	702b      	strb	r3, [r5, #0]
	data[1] = -1;
 800067e:	706b      	strb	r3, [r5, #1]
}
 8000680:	e7ad      	b.n	80005de <process_midi_byte+0x32>
 8000682:	bf00      	nop
 8000684:	20000ee0 	.word	0x20000ee0
 8000688:	200009c0 	.word	0x200009c0
 800068c:	2000107c 	.word	0x2000107c
 8000690:	20000b0c 	.word	0x20000b0c
 8000694:	20000600 	.word	0x20000600

08000698 <note_to_freq>:
 */

#include "phase.h"

uint16_t note_to_freq(uint8_t note_value) {
	return NOTE_FREQ_TABLE[note_value];
 8000698:	4b01      	ldr	r3, [pc, #4]	; (80006a0 <note_to_freq+0x8>)
}
 800069a:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 800069e:	4770      	bx	lr
 80006a0:	08004bc4 	.word	0x08004bc4

080006a4 <calculate_delta>:

uint16_t calculate_delta(uint16_t freq) {
	uint32_t total_samples = TABLE_SAMPLE_SIZE * freq;		//# of samples to map one second of the target frequency
	total_samples <<= 8;									//shift left 8 bits for fractional bits (8 LSB)
	uint16_t delta = total_samples / SAMPLING_FREQ;			//8 MSB = integer, 8 LSB = fractional. integer represents index in wave table.
 80006a4:	4b03      	ldr	r3, [pc, #12]	; (80006b4 <calculate_delta+0x10>)
	total_samples <<= 8;									//shift left 8 bits for fractional bits (8 LSB)
 80006a6:	0400      	lsls	r0, r0, #16
	uint16_t delta = total_samples / SAMPLING_FREQ;			//8 MSB = integer, 8 LSB = fractional. integer represents index in wave table.
 80006a8:	fba3 3000 	umull	r3, r0, r3, r0
	return delta;
}
 80006ac:	f3c0 30cf 	ubfx	r0, r0, #15, #16
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop
 80006b4:	be37c63b 	.word	0xbe37c63b

080006b8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006b8:	4b0e      	ldr	r3, [pc, #56]	; (80006f4 <HAL_MspInit+0x3c>)
{
 80006ba:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 80006bc:	699a      	ldr	r2, [r3, #24]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006be:	490e      	ldr	r1, [pc, #56]	; (80006f8 <HAL_MspInit+0x40>)
  __HAL_RCC_AFIO_CLK_ENABLE();
 80006c0:	f042 0201 	orr.w	r2, r2, #1
 80006c4:	619a      	str	r2, [r3, #24]
 80006c6:	699a      	ldr	r2, [r3, #24]
 80006c8:	f002 0201 	and.w	r2, r2, #1
 80006cc:	9200      	str	r2, [sp, #0]
 80006ce:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d0:	69da      	ldr	r2, [r3, #28]
 80006d2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80006d6:	61da      	str	r2, [r3, #28]
 80006d8:	69db      	ldr	r3, [r3, #28]
 80006da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006de:	9301      	str	r3, [sp, #4]
 80006e0:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006e2:	684b      	ldr	r3, [r1, #4]
 80006e4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80006e8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006ec:	604b      	str	r3, [r1, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006ee:	b002      	add	sp, #8
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	40021000 	.word	0x40021000
 80006f8:	40010000 	.word	0x40010000

080006fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80006fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000700:	2400      	movs	r4, #0
  if(hi2c->Instance==I2C2)
 8000702:	6802      	ldr	r2, [r0, #0]
 8000704:	4b25      	ldr	r3, [pc, #148]	; (800079c <HAL_I2C_MspInit+0xa0>)
{
 8000706:	b087      	sub	sp, #28
  if(hi2c->Instance==I2C2)
 8000708:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070a:	e9cd 4402 	strd	r4, r4, [sp, #8]
 800070e:	e9cd 4404 	strd	r4, r4, [sp, #16]
  if(hi2c->Instance==I2C2)
 8000712:	d002      	beq.n	800071a <HAL_I2C_MspInit+0x1e>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000714:	b007      	add	sp, #28
 8000716:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800071a:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800071c:	f44f 6840 	mov.w	r8, #3072	; 0xc00
 8000720:	f04f 0912 	mov.w	r9, #18
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000724:	4f1e      	ldr	r7, [pc, #120]	; (80007a0 <HAL_I2C_MspInit+0xa4>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000726:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000728:	69bb      	ldr	r3, [r7, #24]
 800072a:	4605      	mov	r5, r0
 800072c:	f043 0308 	orr.w	r3, r3, #8
 8000730:	61bb      	str	r3, [r7, #24]
 8000732:	69bb      	ldr	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000734:	481b      	ldr	r0, [pc, #108]	; (80007a4 <HAL_I2C_MspInit+0xa8>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000736:	f003 0308 	and.w	r3, r3, #8
 800073a:	9300      	str	r3, [sp, #0]
 800073c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800073e:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000740:	e9cd 8902 	strd	r8, r9, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000744:	f001 ff90 	bl	8002668 <HAL_GPIO_Init>
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000748:	f04f 0c10 	mov.w	ip, #16
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800074c:	2280      	movs	r2, #128	; 0x80
    __HAL_RCC_I2C2_CLK_ENABLE();
 800074e:	69fb      	ldr	r3, [r7, #28]
    hdma_i2c2_tx.Instance = DMA1_Channel4;
 8000750:	4e15      	ldr	r6, [pc, #84]	; (80007a8 <HAL_I2C_MspInit+0xac>)
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000752:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000756:	61fb      	str	r3, [r7, #28]
 8000758:	69fb      	ldr	r3, [r7, #28]
    hdma_i2c2_tx.Instance = DMA1_Channel4;
 800075a:	4914      	ldr	r1, [pc, #80]	; (80007ac <HAL_I2C_MspInit+0xb0>)
    __HAL_RCC_I2C2_CLK_ENABLE();
 800075c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000760:	9301      	str	r3, [sp, #4]
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8000762:	4630      	mov	r0, r6
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000764:	e9c6 c401 	strd	ip, r4, [r6, #4]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000768:	e9c6 4404 	strd	r4, r4, [r6, #16]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800076c:	e9c6 4406 	strd	r4, r4, [r6, #24]
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000770:	9b01      	ldr	r3, [sp, #4]
    hdma_i2c2_tx.Instance = DMA1_Channel4;
 8000772:	6031      	str	r1, [r6, #0]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000774:	60f2      	str	r2, [r6, #12]
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8000776:	f001 fdff 	bl	8002378 <HAL_DMA_Init>
 800077a:	b960      	cbnz	r0, 8000796 <HAL_I2C_MspInit+0x9a>
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 800077c:	2200      	movs	r2, #0
 800077e:	2021      	movs	r0, #33	; 0x21
 8000780:	4611      	mov	r1, r2
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 8000782:	636e      	str	r6, [r5, #52]	; 0x34
 8000784:	6275      	str	r5, [r6, #36]	; 0x24
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8000786:	f001 fd99 	bl	80022bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800078a:	2021      	movs	r0, #33	; 0x21
 800078c:	f001 fdce 	bl	800232c <HAL_NVIC_EnableIRQ>
}
 8000790:	b007      	add	sp, #28
 8000792:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      Error_Handler();
 8000796:	f7ff fee5 	bl	8000564 <Error_Handler>
 800079a:	e7ef      	b.n	800077c <HAL_I2C_MspInit+0x80>
 800079c:	40005800 	.word	0x40005800
 80007a0:	40021000 	.word	0x40021000
 80007a4:	40010c00 	.word	0x40010c00
 80007a8:	200006d4 	.word	0x200006d4
 80007ac:	40020044 	.word	0x40020044

080007b0 <HAL_SPI_MspInit>:
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b0:	2300      	movs	r3, #0
{
 80007b2:	b570      	push	{r4, r5, r6, lr}
  if(hspi->Instance==SPI1)
 80007b4:	6801      	ldr	r1, [r0, #0]
 80007b6:	4a16      	ldr	r2, [pc, #88]	; (8000810 <HAL_SPI_MspInit+0x60>)
{
 80007b8:	b086      	sub	sp, #24
  if(hspi->Instance==SPI1)
 80007ba:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007bc:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80007c0:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if(hspi->Instance==SPI1)
 80007c4:	d001      	beq.n	80007ca <HAL_SPI_MspInit+0x1a>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80007c6:	b006      	add	sp, #24
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80007ca:	24a0      	movs	r4, #160	; 0xa0
 80007cc:	2502      	movs	r5, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007ce:	2603      	movs	r6, #3
    __HAL_RCC_SPI1_CLK_ENABLE();
 80007d0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80007d4:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80007d8:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007da:	480e      	ldr	r0, [pc, #56]	; (8000814 <HAL_SPI_MspInit+0x64>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80007dc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80007e0:	619a      	str	r2, [r3, #24]
 80007e2:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007e4:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 80007e6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80007ea:	9200      	str	r2, [sp, #0]
 80007ec:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ee:	699a      	ldr	r2, [r3, #24]
 80007f0:	f042 0204 	orr.w	r2, r2, #4
 80007f4:	619a      	str	r2, [r3, #24]
 80007f6:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80007f8:	e9cd 4502 	strd	r4, r5, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007fc:	f003 0304 	and.w	r3, r3, #4
 8000800:	9301      	str	r3, [sp, #4]
 8000802:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000804:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000806:	f001 ff2f 	bl	8002668 <HAL_GPIO_Init>
}
 800080a:	b006      	add	sp, #24
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	bf00      	nop
 8000810:	40013000 	.word	0x40013000
 8000814:	40010800 	.word	0x40010800

08000818 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8000818:	6803      	ldr	r3, [r0, #0]
 800081a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800081e:	d000      	beq.n	8000822 <HAL_TIM_Base_MspInit+0xa>
 8000820:	4770      	bx	lr

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8000822:	2101      	movs	r1, #1
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000824:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000828:	69d8      	ldr	r0, [r3, #28]
{
 800082a:	b500      	push	{lr}
    __HAL_RCC_TIM2_CLK_ENABLE();
 800082c:	4308      	orrs	r0, r1
 800082e:	61d8      	str	r0, [r3, #28]
 8000830:	69db      	ldr	r3, [r3, #28]
{
 8000832:	b083      	sub	sp, #12
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000834:	400b      	ands	r3, r1
 8000836:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8000838:	2200      	movs	r2, #0
 800083a:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 800083c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 800083e:	f001 fd3d 	bl	80022bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000842:	201c      	movs	r0, #28
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000844:	b003      	add	sp, #12
 8000846:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800084a:	f001 bd6f 	b.w	800232c <HAL_NVIC_EnableIRQ>
 800084e:	bf00      	nop

08000850 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000850:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000852:	2400      	movs	r4, #0
  if(huart->Instance==USART1)
 8000854:	6802      	ldr	r2, [r0, #0]
 8000856:	4b20      	ldr	r3, [pc, #128]	; (80008d8 <HAL_UART_MspInit+0x88>)
{
 8000858:	b087      	sub	sp, #28
  if(huart->Instance==USART1)
 800085a:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800085c:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8000860:	e9cd 4404 	strd	r4, r4, [sp, #16]
  if(huart->Instance==USART1)
 8000864:	d001      	beq.n	800086a <HAL_UART_MspInit+0x1a>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000866:	b007      	add	sp, #28
 8000868:	bd30      	pop	{r4, r5, pc}
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800086a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800086e:	2102      	movs	r1, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000870:	2503      	movs	r5, #3
    __HAL_RCC_USART1_CLK_ENABLE();
 8000872:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8000876:	699a      	ldr	r2, [r3, #24]
 8000878:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800087c:	619a      	str	r2, [r3, #24]
 800087e:	699a      	ldr	r2, [r3, #24]
 8000880:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000884:	9200      	str	r2, [sp, #0]
 8000886:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000888:	699a      	ldr	r2, [r3, #24]
 800088a:	f042 0204 	orr.w	r2, r2, #4
 800088e:	619a      	str	r2, [r3, #24]
 8000890:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000892:	e9cd 0102 	strd	r0, r1, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000896:	f003 0304 	and.w	r3, r3, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800089a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800089e:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a0:	a902      	add	r1, sp, #8
 80008a2:	f500 3083 	add.w	r0, r0, #67072	; 0x10600
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008a8:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008aa:	f001 fedd 	bl	8002668 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80008ae:	2300      	movs	r3, #0
 80008b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008b4:	a902      	add	r1, sp, #8
 80008b6:	4809      	ldr	r0, [pc, #36]	; (80008dc <HAL_UART_MspInit+0x8c>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80008b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008bc:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008be:	f001 fed3 	bl	8002668 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80008c2:	4622      	mov	r2, r4
 80008c4:	4621      	mov	r1, r4
 80008c6:	2025      	movs	r0, #37	; 0x25
 80008c8:	f001 fcf8 	bl	80022bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80008cc:	2025      	movs	r0, #37	; 0x25
 80008ce:	f001 fd2d 	bl	800232c <HAL_NVIC_EnableIRQ>
}
 80008d2:	b007      	add	sp, #28
 80008d4:	bd30      	pop	{r4, r5, pc}
 80008d6:	bf00      	nop
 80008d8:	40013800 	.word	0x40013800
 80008dc:	40010800 	.word	0x40010800

080008e0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008e0:	e7fe      	b.n	80008e0 <NMI_Handler>
 80008e2:	bf00      	nop

080008e4 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008e4:	e7fe      	b.n	80008e4 <HardFault_Handler>
 80008e6:	bf00      	nop

080008e8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008e8:	e7fe      	b.n	80008e8 <MemManage_Handler>
 80008ea:	bf00      	nop

080008ec <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008ec:	e7fe      	b.n	80008ec <BusFault_Handler>
 80008ee:	bf00      	nop

080008f0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008f0:	e7fe      	b.n	80008f0 <UsageFault_Handler>
 80008f2:	bf00      	nop

080008f4 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop

080008f8 <DebugMon_Handler>:
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop

080008fc <PendSV_Handler>:
 80008fc:	4770      	bx	lr
 80008fe:	bf00      	nop

08000900 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000900:	f001 bca6 	b.w	8002250 <HAL_IncTick>

08000904 <EXTI3_IRQHandler>:
void EXTI3_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8000904:	2008      	movs	r0, #8
 8000906:	f001 bfc9 	b.w	800289c <HAL_GPIO_EXTI_IRQHandler>
 800090a:	bf00      	nop

0800090c <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 800090c:	4801      	ldr	r0, [pc, #4]	; (8000914 <DMA1_Channel4_IRQHandler+0x8>)
 800090e:	f001 be13 	b.w	8002538 <HAL_DMA_IRQHandler>
 8000912:	bf00      	nop
 8000914:	200006d4 	.word	0x200006d4

08000918 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000918:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 800091a:	2020      	movs	r0, #32
 800091c:	f001 ffbe 	bl	800289c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8000920:	2080      	movs	r0, #128	; 0x80
 8000922:	f001 ffbb 	bl	800289c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8000926:	f44f 7080 	mov.w	r0, #256	; 0x100
 800092a:	f001 ffb7 	bl	800289c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800092e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8000932:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000936:	f001 bfb1 	b.w	800289c <HAL_GPIO_EXTI_IRQHandler>
 800093a:	bf00      	nop

0800093c <TIM2_IRQHandler>:
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */
	sample();
 800093c:	f7ff be02 	b.w	8000544 <sample>

08000940 <I2C2_EV_IRQHandler>:
void I2C2_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8000940:	4801      	ldr	r0, [pc, #4]	; (8000948 <I2C2_EV_IRQHandler+0x8>)
 8000942:	f002 bd4b 	b.w	80033dc <HAL_I2C_EV_IRQHandler>
 8000946:	bf00      	nop
 8000948:	200004d4 	.word	0x200004d4

0800094c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800094c:	4801      	ldr	r0, [pc, #4]	; (8000954 <USART1_IRQHandler+0x8>)
 800094e:	f003 bfab 	b.w	80048a8 <HAL_UART_IRQHandler>
 8000952:	bf00      	nop
 8000954:	2000097c 	.word	0x2000097c

08000958 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000958:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800095a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800095e:	f001 ff9d 	bl	800289c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000962:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8000966:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800096a:	f001 bf97 	b.w	800289c <HAL_GPIO_EXTI_IRQHandler>
 800096e:	bf00      	nop

08000970 <modulate>:
		}
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
	}
}

static inline int8_t modulate(uint8_t voice_index) {
 8000970:	b5f0      	push	{r4, r5, r6, r7, lr}
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {			//loop through all operators of voice
		/*update phase of active operator*/
		op[op_index][voice_index].phase = update_phase(op[op_index][voice_index].delta, op[op_index][voice_index].phase);
 8000972:	4eb7      	ldr	r6, [pc, #732]	; (8000c50 <modulate+0x2e0>)
 8000974:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
 8000978:	eb06 0343 	add.w	r3, r6, r3, lsl #1
	-27, -25, -24, -22, -21, -19, -17, -16, -14, -12, -10, -9,  -7,  -5,  -3,  -2,
};

uint16_t note_to_freq(uint8_t note_value);
uint16_t calculate_delta(uint16_t freq);
static inline uint16_t update_phase(uint16_t delta, uint16_t phase) { return delta + phase; };
 800097c:	f8b3 c078 	ldrh.w	ip, [r3, #120]	; 0x78
 8000980:	f8b3 70e8 	ldrh.w	r7, [r3, #232]	; 0xe8
 8000984:	891d      	ldrh	r5, [r3, #8]
 8000986:	88d9      	ldrh	r1, [r3, #6]
 8000988:	f8b3 4076 	ldrh.w	r4, [r3, #118]	; 0x76
 800098c:	f8b3 20e6 	ldrh.w	r2, [r3, #230]	; 0xe6
 8000990:	440d      	add	r5, r1
 8000992:	4464      	add	r4, ip
 8000994:	f8b3 1156 	ldrh.w	r1, [r3, #342]	; 0x156
 8000998:	f8b3 c158 	ldrh.w	ip, [r3, #344]	; 0x158
 800099c:	443a      	add	r2, r7
	}

	switch (algo) {
 800099e:	4fad      	ldr	r7, [pc, #692]	; (8000c54 <modulate+0x2e4>)
 80009a0:	4461      	add	r1, ip
 80009a2:	783f      	ldrb	r7, [r7, #0]
 80009a4:	b2ad      	uxth	r5, r5
 80009a6:	b2a4      	uxth	r4, r4
 80009a8:	b292      	uxth	r2, r2
 80009aa:	b289      	uxth	r1, r1
		op[op_index][voice_index].phase = update_phase(op[op_index][voice_index].delta, op[op_index][voice_index].phase);
 80009ac:	811d      	strh	r5, [r3, #8]
 80009ae:	f8a3 4078 	strh.w	r4, [r3, #120]	; 0x78
 80009b2:	f8a3 20e8 	strh.w	r2, [r3, #232]	; 0xe8
 80009b6:	f8a3 1158 	strh.w	r1, [r3, #344]	; 0x158
 80009ba:	00c3      	lsls	r3, r0, #3
 80009bc:	2f0b      	cmp	r7, #11
 80009be:	f200 81c8 	bhi.w	8000d52 <modulate+0x3e2>
 80009c2:	e8df f017 	tbh	[pc, r7, lsl #1]
 80009c6:	0037      	.short	0x0037
 80009c8:	0075005f 	.word	0x0075005f
 80009cc:	00be009c 	.word	0x00be009c
 80009d0:	010600dc 	.word	0x010600dc
 80009d4:	014d0127 	.word	0x014d0127
 80009d8:	01a80180 	.word	0x01a80180
 80009dc:	000c      	.short	0x000c
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 80009de:	4f9e      	ldr	r7, [pc, #632]	; (8000c58 <modulate+0x2e8>)
		op1 = (int16_t)get_sample(op[1][voice_index].phase >> 8)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
		return ((int16_t)op2 + op1 + op0) / 3;
		break;
	case 0x0B:
		op3 = (int16_t)get_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 80009e0:	1a1b      	subs	r3, r3, r0
 80009e2:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 80009e6:	0a09      	lsrs	r1, r1, #8
 80009e8:	0a12      	lsrs	r2, r2, #8
 80009ea:	f893 0154 	ldrb.w	r0, [r3, #340]	; 0x154
 80009ee:	f917 e001 	ldrsb.w	lr, [r7, r1]
		op2 = (int16_t)get_sample(op[2][voice_index].phase >> 8)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 80009f2:	f917 c002 	ldrsb.w	ip, [r7, r2]
 80009f6:	f893 10e4 	ldrb.w	r1, [r3, #228]	; 0xe4
 80009fa:	0a24      	lsrs	r4, r4, #8
		op1 = (int16_t)get_sample(op[1][voice_index].phase >> 8)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 80009fc:	573e      	ldrsb	r6, [r7, r4]
 80009fe:	f893 2074 	ldrb.w	r2, [r3, #116]	; 0x74
 8000a02:	0a2d      	lsrs	r5, r5, #8
		op3 = (int16_t)get_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000a04:	fb00 f00e 	mul.w	r0, r0, lr
		op2 = (int16_t)get_sample(op[2][voice_index].phase >> 8)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000a08:	fb01 f10c 	mul.w	r1, r1, ip
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000a0c:	577c      	ldrsb	r4, [r7, r5]
 8000a0e:	791b      	ldrb	r3, [r3, #4]
		op1 = (int16_t)get_sample(op[1][voice_index].phase >> 8)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000a10:	fb02 f206 	mul.w	r2, r2, r6
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000a14:	fb03 f304 	mul.w	r3, r3, r4
		return ((int16_t)op3 + op2 + op1 + op0) >> 2;
 8000a18:	f341 11c7 	sbfx	r1, r1, #7, #8
 8000a1c:	f340 10c7 	sbfx	r0, r0, #7, #8
 8000a20:	4408      	add	r0, r1
 8000a22:	f342 12c7 	sbfx	r2, r2, #7, #8
 8000a26:	4410      	add	r0, r2
 8000a28:	f343 13c7 	sbfx	r3, r3, #7, #8
 8000a2c:	4418      	add	r0, r3
 8000a2e:	f340 0087 	sbfx	r0, r0, #2, #8
		break;
	default:
		break;
	}
	return 0;
}
 8000a32:	bdf0      	pop	{r4, r5, r6, r7, pc}
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000a34:	1a1b      	subs	r3, r3, r0
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000a36:	4889      	ldr	r0, [pc, #548]	; (8000c5c <modulate+0x2ec>)
 8000a38:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8000a3c:	0a0e      	lsrs	r6, r1, #8
 8000a3e:	5786      	ldrsb	r6, [r0, r6]
 8000a40:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000a44:	0a12      	lsrs	r2, r2, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000a46:	fb01 f106 	mul.w	r1, r1, r6
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000a4a:	eb02 12e1 	add.w	r2, r2, r1, asr #7
 8000a4e:	b2d2      	uxtb	r2, r2
 8000a50:	5686      	ldrsb	r6, [r0, r2]
 8000a52:	f893 10e4 	ldrb.w	r1, [r3, #228]	; 0xe4
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000a56:	0a22      	lsrs	r2, r4, #8
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000a58:	fb01 f106 	mul.w	r1, r1, r6
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000a5c:	eb02 12e1 	add.w	r2, r2, r1, asr #7
 8000a60:	b2d2      	uxtb	r2, r2
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3 + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000a62:	5680      	ldrsb	r0, [r0, r2]
 8000a64:	f893 1074 	ldrb.w	r1, [r3, #116]	; 0x74
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000a68:	0a2a      	lsrs	r2, r5, #8
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3 + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000a6a:	fb01 f100 	mul.w	r1, r1, r0
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000a6e:	4c7a      	ldr	r4, [pc, #488]	; (8000c58 <modulate+0x2e8>)
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000a70:	eb02 12e1 	add.w	r2, r2, r1, asr #7
 8000a74:	b2d2      	uxtb	r2, r2
 8000a76:	7918      	ldrb	r0, [r3, #4]
 8000a78:	56a3      	ldrsb	r3, [r4, r2]
 8000a7a:	fb00 f003 	mul.w	r0, r0, r3
 8000a7e:	f340 10c7 	sbfx	r0, r0, #7, #8
}
 8000a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000a84:	1a1b      	subs	r3, r3, r0
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000a86:	4875      	ldr	r0, [pc, #468]	; (8000c5c <modulate+0x2ec>)
 8000a88:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8000a8c:	0a16      	lsrs	r6, r2, #8
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000a8e:	5787      	ldrsb	r7, [r0, r6]
 8000a90:	0a09      	lsrs	r1, r1, #8
 8000a92:	f893 20e4 	ldrb.w	r2, [r3, #228]	; 0xe4
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000a96:	5646      	ldrsb	r6, [r0, r1]
 8000a98:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000a9c:	fb02 f207 	mul.w	r2, r2, r7
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000aa0:	fb01 f106 	mul.w	r1, r1, r6
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000aa4:	11d2      	asrs	r2, r2, #7
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3 + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000aa6:	eb02 12e1 	add.w	r2, r2, r1, asr #7
 8000aaa:	eb02 2214 	add.w	r2, r2, r4, lsr #8
 8000aae:	e7d7      	b.n	8000a60 <modulate+0xf0>
 8000ab0:	4f6a      	ldr	r7, [pc, #424]	; (8000c5c <modulate+0x2ec>)
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000ab2:	1a1b      	subs	r3, r3, r0
 8000ab4:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8000ab8:	0a12      	lsrs	r2, r2, #8
 8000aba:	56be      	ldrsb	r6, [r7, r2]
 8000abc:	f893 00e4 	ldrb.w	r0, [r3, #228]	; 0xe4
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000ac0:	0a22      	lsrs	r2, r4, #8
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000ac2:	fb00 f006 	mul.w	r0, r0, r6
 8000ac6:	0a09      	lsrs	r1, r1, #8
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000ac8:	eb02 12e0 	add.w	r2, r2, r0, asr #7
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000acc:	567c      	ldrsb	r4, [r7, r1]
 8000ace:	b2d2      	uxtb	r2, r2
 8000ad0:	f893 0154 	ldrb.w	r0, [r3, #340]	; 0x154
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000ad4:	56b9      	ldrsb	r1, [r7, r2]
 8000ad6:	f893 2074 	ldrb.w	r2, [r3, #116]	; 0x74
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000ada:	fb00 f004 	mul.w	r0, r0, r4
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000ade:	fb02 f101 	mul.w	r1, r2, r1
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op3 + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000ae2:	0a2a      	lsrs	r2, r5, #8
 8000ae4:	eb02 12e0 	add.w	r2, r2, r0, asr #7
 8000ae8:	eb02 12e1 	add.w	r2, r2, r1, asr #7
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000aec:	495a      	ldr	r1, [pc, #360]	; (8000c58 <modulate+0x2e8>)
 8000aee:	b2d2      	uxtb	r2, r2
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op2 + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000af0:	7918      	ldrb	r0, [r3, #4]
 8000af2:	568b      	ldrsb	r3, [r1, r2]
 8000af4:	fb00 f003 	mul.w	r0, r0, r3
 8000af8:	f340 10c7 	sbfx	r0, r0, #7, #8
}
 8000afc:	bdf0      	pop	{r4, r5, r6, r7, pc}
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000afe:	4f57      	ldr	r7, [pc, #348]	; (8000c5c <modulate+0x2ec>)
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000b00:	1a1b      	subs	r3, r3, r0
 8000b02:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8000b06:	0a09      	lsrs	r1, r1, #8
 8000b08:	567e      	ldrsb	r6, [r7, r1]
 8000b0a:	f893 0154 	ldrb.w	r0, [r3, #340]	; 0x154
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000b0e:	f893 1074 	ldrb.w	r1, [r3, #116]	; 0x74
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000b12:	fb00 f006 	mul.w	r0, r0, r6
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b16:	f3c0 10c7 	ubfx	r0, r0, #7, #8
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000b1a:	eb00 2414 	add.w	r4, r0, r4, lsr #8
 8000b1e:	b2e4      	uxtb	r4, r4
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b20:	eb00 2212 	add.w	r2, r0, r2, lsr #8
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000b24:	573e      	ldrsb	r6, [r7, r4]
 8000b26:	b2d2      	uxtb	r2, r2
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b28:	56bc      	ldrsb	r4, [r7, r2]
 8000b2a:	f893 00e4 	ldrb.w	r0, [r3, #228]	; 0xe4
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000b2e:	fb01 f206 	mul.w	r2, r1, r6
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b32:	fb00 f104 	mul.w	r1, r0, r4
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000b36:	11d2      	asrs	r2, r2, #7
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op2 + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000b38:	eb02 12e1 	add.w	r2, r2, r1, asr #7
 8000b3c:	eb02 2215 	add.w	r2, r2, r5, lsr #8
 8000b40:	e7d4      	b.n	8000aec <modulate+0x17c>
 8000b42:	4f46      	ldr	r7, [pc, #280]	; (8000c5c <modulate+0x2ec>)
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000b44:	1a1b      	subs	r3, r3, r0
 8000b46:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8000b4a:	0a10      	lsrs	r0, r2, #8
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b4c:	563e      	ldrsb	r6, [r7, r0]
 8000b4e:	f893 20e4 	ldrb.w	r2, [r3, #228]	; 0xe4
 8000b52:	0a09      	lsrs	r1, r1, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000b54:	5679      	ldrsb	r1, [r7, r1]
 8000b56:	f893 0154 	ldrb.w	r0, [r3, #340]	; 0x154
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b5a:	fb02 f206 	mul.w	r2, r2, r6
 8000b5e:	0a24      	lsrs	r4, r4, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000b60:	fb00 f001 	mul.w	r0, r0, r1
		op1 = (int16_t)get_mod_sample(op[1][voice_index].phase >> 8)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000b64:	573c      	ldrsb	r4, [r7, r4]
 8000b66:	f893 1074 	ldrb.w	r1, [r3, #116]	; 0x74
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b6a:	11d2      	asrs	r2, r2, #7
		op1 = (int16_t)get_mod_sample(op[1][voice_index].phase >> 8)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000b6c:	fb01 f104 	mul.w	r1, r1, r4
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op3 + op2 + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000b70:	eb02 12e0 	add.w	r2, r2, r0, asr #7
 8000b74:	eb02 2215 	add.w	r2, r2, r5, lsr #8
 8000b78:	eb02 12e1 	add.w	r2, r2, r1, asr #7
 8000b7c:	e7b6      	b.n	8000aec <modulate+0x17c>
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000b7e:	1a1b      	subs	r3, r3, r0
 8000b80:	4836      	ldr	r0, [pc, #216]	; (8000c5c <modulate+0x2ec>)
 8000b82:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8000b86:	0a0e      	lsrs	r6, r1, #8
 8000b88:	5786      	ldrsb	r6, [r0, r6]
 8000b8a:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b8e:	0a12      	lsrs	r2, r2, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000b90:	fb01 f106 	mul.w	r1, r1, r6
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b94:	eb02 12e1 	add.w	r2, r2, r1, asr #7
 8000b98:	b2d2      	uxtb	r2, r2
 8000b9a:	5680      	ldrsb	r0, [r0, r2]
 8000b9c:	f893 10e4 	ldrb.w	r1, [r3, #228]	; 0xe4
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000ba0:	0a22      	lsrs	r2, r4, #8
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000ba2:	fb01 f100 	mul.w	r1, r1, r0
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000ba6:	482c      	ldr	r0, [pc, #176]	; (8000c58 <modulate+0x2e8>)
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000ba8:	eb02 12e1 	add.w	r2, r2, r1, asr #7
 8000bac:	b2d2      	uxtb	r2, r2
 8000bae:	0a2d      	lsrs	r5, r5, #8
 8000bb0:	5681      	ldrsb	r1, [r0, r2]
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000bb2:	5742      	ldrsb	r2, [r0, r5]
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000bb4:	f893 0074 	ldrb.w	r0, [r3, #116]	; 0x74
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000bb8:	791b      	ldrb	r3, [r3, #4]
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000bba:	fb00 f001 	mul.w	r0, r0, r1
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000bbe:	fb03 f302 	mul.w	r3, r3, r2
		return ((int16_t)op2 + op0) >> 1;
 8000bc2:	f340 10c7 	sbfx	r0, r0, #7, #8
 8000bc6:	f343 13c7 	sbfx	r3, r3, #7, #8
 8000bca:	4418      	add	r0, r3
 8000bcc:	f340 0047 	sbfx	r0, r0, #1, #8
}
 8000bd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000bd2:	1a1b      	subs	r3, r3, r0
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000bd4:	4821      	ldr	r0, [pc, #132]	; (8000c5c <modulate+0x2ec>)
 8000bd6:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8000bda:	0a0e      	lsrs	r6, r1, #8
 8000bdc:	5786      	ldrsb	r6, [r0, r6]
 8000bde:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000be2:	0a12      	lsrs	r2, r2, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000be4:	fb01 f106 	mul.w	r1, r1, r6
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000be8:	eb02 12e1 	add.w	r2, r2, r1, asr #7
 8000bec:	b2d2      	uxtb	r2, r2
 8000bee:	5681      	ldrsb	r1, [r0, r2]
 8000bf0:	f893 20e4 	ldrb.w	r2, [r3, #228]	; 0xe4
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000bf4:	4818      	ldr	r0, [pc, #96]	; (8000c58 <modulate+0x2e8>)
 8000bf6:	fb02 f201 	mul.w	r2, r2, r1
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000bfa:	f3c2 12c7 	ubfx	r2, r2, #7, #8
 8000bfe:	eb02 2114 	add.w	r1, r2, r4, lsr #8
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op2)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000c02:	eb02 2215 	add.w	r2, r2, r5, lsr #8
 8000c06:	b2c9      	uxtb	r1, r1
 8000c08:	b2d2      	uxtb	r2, r2
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000c0a:	5641      	ldrsb	r1, [r0, r1]
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op2)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000c0c:	5682      	ldrsb	r2, [r0, r2]
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000c0e:	f893 0074 	ldrb.w	r0, [r3, #116]	; 0x74
 8000c12:	e7d1      	b.n	8000bb8 <modulate+0x248>
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000c14:	1a1b      	subs	r3, r3, r0
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000c16:	4811      	ldr	r0, [pc, #68]	; (8000c5c <modulate+0x2ec>)
 8000c18:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8000c1c:	0a0f      	lsrs	r7, r1, #8
 8000c1e:	0a26      	lsrs	r6, r4, #8
 8000c20:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
 8000c24:	57c4      	ldrsb	r4, [r0, r7]
		op1 = (int16_t)get_mod_sample(op[1][voice_index].phase >> 8)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000c26:	5786      	ldrsb	r6, [r0, r6]
 8000c28:	f893 0074 	ldrb.w	r0, [r3, #116]	; 0x74
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000c2c:	fb01 f404 	mul.w	r4, r1, r4
		op1 = (int16_t)get_mod_sample(op[1][voice_index].phase >> 8)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000c30:	fb00 f006 	mul.w	r0, r0, r6
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000c34:	0a11      	lsrs	r1, r2, #8
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000c36:	0a2a      	lsrs	r2, r5, #8
 8000c38:	eb02 12e0 	add.w	r2, r2, r0, asr #7
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000c3c:	eb01 11e4 	add.w	r1, r1, r4, asr #7
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000c40:	4805      	ldr	r0, [pc, #20]	; (8000c58 <modulate+0x2e8>)
 8000c42:	b2c9      	uxtb	r1, r1
 8000c44:	b2d2      	uxtb	r2, r2
 8000c46:	5641      	ldrsb	r1, [r0, r1]
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000c48:	5682      	ldrsb	r2, [r0, r2]
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000c4a:	f893 00e4 	ldrb.w	r0, [r3, #228]	; 0xe4
 8000c4e:	e7b3      	b.n	8000bb8 <modulate+0x248>
 8000c50:	200002d0 	.word	0x200002d0
 8000c54:	20000494 	.word	0x20000494
 8000c58:	08004dc4 	.word	0x08004dc4
 8000c5c:	08004cc4 	.word	0x08004cc4
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000c60:	1a1b      	subs	r3, r3, r0
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000c62:	483d      	ldr	r0, [pc, #244]	; (8000d58 <modulate+0x3e8>)
 8000c64:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8000c68:	0a09      	lsrs	r1, r1, #8
 8000c6a:	5640      	ldrsb	r0, [r0, r1]
 8000c6c:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000c70:	4e3a      	ldr	r6, [pc, #232]	; (8000d5c <modulate+0x3ec>)
 8000c72:	fb01 f100 	mul.w	r1, r1, r0
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000c76:	f3c1 11c7 	ubfx	r1, r1, #7, #8
 8000c7a:	eb01 2212 	add.w	r2, r1, r2, lsr #8
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000c7e:	eb01 2014 	add.w	r0, r1, r4, lsr #8
 8000c82:	b2c0      	uxtb	r0, r0
 8000c84:	b2d4      	uxtb	r4, r2
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op3)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000c86:	eb01 2215 	add.w	r2, r1, r5, lsr #8
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000c8a:	5737      	ldrsb	r7, [r6, r4]
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000c8c:	5635      	ldrsb	r5, [r6, r0]
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000c8e:	f893 10e4 	ldrb.w	r1, [r3, #228]	; 0xe4
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000c92:	f893 0074 	ldrb.w	r0, [r3, #116]	; 0x74
 8000c96:	b2d2      	uxtb	r2, r2
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op3)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000c98:	56b4      	ldrsb	r4, [r6, r2]
 8000c9a:	791a      	ldrb	r2, [r3, #4]
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000c9c:	fb01 f307 	mul.w	r3, r1, r7
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000ca0:	fb00 f105 	mul.w	r1, r0, r5
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op3)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000ca4:	fb02 f204 	mul.w	r2, r2, r4
		return ((int16_t)op2 + op1 + op0) / 3;
 8000ca8:	f343 13c7 	sbfx	r3, r3, #7, #8
 8000cac:	f341 11c7 	sbfx	r1, r1, #7, #8
		return ((int16_t)op2 + op1 + op0) / 3;
 8000cb0:	f342 12c7 	sbfx	r2, r2, #7, #8
 8000cb4:	440b      	add	r3, r1
 8000cb6:	482a      	ldr	r0, [pc, #168]	; (8000d60 <modulate+0x3f0>)
 8000cb8:	4413      	add	r3, r2
 8000cba:	fb80 2003 	smull	r2, r0, r0, r3
 8000cbe:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 8000cc2:	b240      	sxtb	r0, r0
}
 8000cc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000cc6:	1a1b      	subs	r3, r3, r0
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000cc8:	4823      	ldr	r0, [pc, #140]	; (8000d58 <modulate+0x3e8>)
 8000cca:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8000cce:	0a09      	lsrs	r1, r1, #8
 8000cd0:	5640      	ldrsb	r0, [r0, r1]
 8000cd2:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000cd6:	4e21      	ldr	r6, [pc, #132]	; (8000d5c <modulate+0x3ec>)
 8000cd8:	fb01 f100 	mul.w	r1, r1, r0
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000cdc:	f3c1 11c7 	ubfx	r1, r1, #7, #8
 8000ce0:	eb01 2212 	add.w	r2, r1, r2, lsr #8
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000ce4:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 8000ce8:	b2d0      	uxtb	r0, r2
 8000cea:	b2ca      	uxtb	r2, r1
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000cec:	f916 c000 	ldrsb.w	ip, [r6, r0]
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000cf0:	56b7      	ldrsb	r7, [r6, r2]
 8000cf2:	f893 0074 	ldrb.w	r0, [r3, #116]	; 0x74
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000cf6:	f893 20e4 	ldrb.w	r2, [r3, #228]	; 0xe4
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000cfa:	7919      	ldrb	r1, [r3, #4]
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000cfc:	fb00 f007 	mul.w	r0, r0, r7
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000d00:	fb02 f30c 	mul.w	r3, r2, ip
 8000d04:	0a2d      	lsrs	r5, r5, #8
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000d06:	5774      	ldrsb	r4, [r6, r5]
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000d08:	fb01 f204 	mul.w	r2, r1, r4
		return ((int16_t)op2 + op1 + op0) / 3;
 8000d0c:	f343 13c7 	sbfx	r3, r3, #7, #8
 8000d10:	f340 11c7 	sbfx	r1, r0, #7, #8
 8000d14:	e7cc      	b.n	8000cb0 <modulate+0x340>
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000d16:	1a1b      	subs	r3, r3, r0
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000d18:	480f      	ldr	r0, [pc, #60]	; (8000d58 <modulate+0x3e8>)
 8000d1a:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8000d1e:	0a09      	lsrs	r1, r1, #8
 8000d20:	5641      	ldrsb	r1, [r0, r1]
 8000d22:	f893 0154 	ldrb.w	r0, [r3, #340]	; 0x154
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000d26:	0a12      	lsrs	r2, r2, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000d28:	fb00 f001 	mul.w	r0, r0, r1
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000d2c:	490b      	ldr	r1, [pc, #44]	; (8000d5c <modulate+0x3ec>)
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000d2e:	eb02 12e0 	add.w	r2, r2, r0, asr #7
 8000d32:	0a24      	lsrs	r4, r4, #8
 8000d34:	b2d2      	uxtb	r2, r2
 8000d36:	568f      	ldrsb	r7, [r1, r2]
		op1 = (int16_t)get_sample(op[1][voice_index].phase >> 8)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000d38:	570e      	ldrsb	r6, [r1, r4]
 8000d3a:	f893 0074 	ldrb.w	r0, [r3, #116]	; 0x74
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000d3e:	f893 20e4 	ldrb.w	r2, [r3, #228]	; 0xe4
 8000d42:	0a2d      	lsrs	r5, r5, #8
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000d44:	574c      	ldrsb	r4, [r1, r5]
		op1 = (int16_t)get_sample(op[1][voice_index].phase >> 8)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000d46:	fb00 f006 	mul.w	r0, r0, r6
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000d4a:	7919      	ldrb	r1, [r3, #4]
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000d4c:	fb02 f307 	mul.w	r3, r2, r7
 8000d50:	e7da      	b.n	8000d08 <modulate+0x398>
	switch (algo) {
 8000d52:	2000      	movs	r0, #0
}
 8000d54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d56:	bf00      	nop
 8000d58:	08004cc4 	.word	0x08004cc4
 8000d5c:	08004dc4 	.word	0x08004dc4
 8000d60:	55555556 	.word	0x55555556

08000d64 <init_synth>:
 *      Author: Tennyson Cheng
 */

#include "synth.h"

void init_synth() {
 8000d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		op_release[i] = ENV_MAX_RATE;				//default release 128
		op_attack_inc[i] = calculate_env_inc(op_attack[i]);
		op_decay_inc[i] = calculate_env_inc(op_decay[i]);
		op_release_inc[i] = calculate_env_inc(op_release[i]);
		for (uint8_t o = 0; o < MAX_VOICES; o++) {
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000d68:	4cbd      	ldr	r4, [pc, #756]	; (8001060 <init_synth+0x2fc>)
 8000d6a:	2700      	movs	r7, #0
 8000d6c:	4623      	mov	r3, r4
 8000d6e:	f04f 3980 	mov.w	r9, #2155905152	; 0x80808080
 8000d72:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000d74:	881d      	ldrh	r5, [r3, #0]
 8000d76:	4bbb      	ldr	r3, [pc, #748]	; (8001064 <init_synth+0x300>)
void init_synth() {
 8000d78:	b09b      	sub	sp, #108	; 0x6c
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000d7a:	46a3      	mov	fp, r4
 8000d7c:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8000d80:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8000d84:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8000d88:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8000d8c:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8000d90:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 8000d94:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
 8000d98:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
 8000d9c:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
 8000da0:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
 8000da4:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
 8000da8:	9417      	str	r4, [sp, #92]	; 0x5c
 8000daa:	9418      	str	r4, [sp, #96]	; 0x60
 8000dac:	6018      	str	r0, [r3, #0]
 8000dae:	9419      	str	r4, [sp, #100]	; 0x64
 8000db0:	6059      	str	r1, [r3, #4]
 8000db2:	46a2      	mov	sl, r4
 8000db4:	609a      	str	r2, [r3, #8]
 8000db6:	46a0      	mov	r8, r4
 8000db8:	46a6      	mov	lr, r4
 8000dba:	46a4      	mov	ip, r4
 8000dbc:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000dbe:	4caa      	ldr	r4, [pc, #680]	; (8001068 <init_synth+0x304>)
		op_attack_inc[i] = calculate_env_inc(op_attack[i]);
 8000dc0:	f04f 2680 	mov.w	r6, #2147516416	; 0x80008000
 8000dc4:	6027      	str	r7, [r4, #0]
 8000dc6:	f04f 3710 	mov.w	r7, #269488144	; 0x10101010
 8000dca:	4ca8      	ldr	r4, [pc, #672]	; (800106c <init_synth+0x308>)
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000dcc:	f8c3 1012 	str.w	r1, [r3, #18]
 8000dd0:	f8c4 9000 	str.w	r9, [r4]
 8000dd4:	4ca6      	ldr	r4, [pc, #664]	; (8001070 <init_synth+0x30c>)
		algo = 0x00;								//default algorithm 0
 8000dd6:	f04f 0100 	mov.w	r1, #0
 8000dda:	f8c4 9000 	str.w	r9, [r4]
 8000dde:	4ca5      	ldr	r4, [pc, #660]	; (8001074 <init_synth+0x310>)
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000de0:	f8c3 000e 	str.w	r0, [r3, #14]
 8000de4:	f8c4 9000 	str.w	r9, [r4]
 8000de8:	4ca3      	ldr	r4, [pc, #652]	; (8001078 <init_synth+0x314>)
		algo = 0x00;								//default algorithm 0
 8000dea:	48a4      	ldr	r0, [pc, #656]	; (800107c <init_synth+0x318>)
 8000dec:	f8c4 9000 	str.w	r9, [r4]
 8000df0:	4ca3      	ldr	r4, [pc, #652]	; (8001080 <init_synth+0x31c>)
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000df2:	819d      	strh	r5, [r3, #12]
 8000df4:	f8c4 9000 	str.w	r9, [r4]
 8000df8:	4ca2      	ldr	r4, [pc, #648]	; (8001084 <init_synth+0x320>)
 8000dfa:	835d      	strh	r5, [r3, #26]
 8000dfc:	6027      	str	r7, [r4, #0]
		op_attack_inc[i] = calculate_env_inc(op_attack[i]);
 8000dfe:	4ca2      	ldr	r4, [pc, #648]	; (8001088 <init_synth+0x324>)
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000e00:	f8c3 2016 	str.w	r2, [r3, #22]
		op_attack_inc[i] = calculate_env_inc(op_attack[i]);
 8000e04:	6026      	str	r6, [r4, #0]
 8000e06:	6066      	str	r6, [r4, #4]
		op_decay_inc[i] = calculate_env_inc(op_decay[i]);
 8000e08:	4ca0      	ldr	r4, [pc, #640]	; (800108c <init_synth+0x328>)
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000e0a:	851d      	strh	r5, [r3, #40]	; 0x28
		op_decay_inc[i] = calculate_env_inc(op_decay[i]);
 8000e0c:	6026      	str	r6, [r4, #0]
 8000e0e:	6066      	str	r6, [r4, #4]
		op_release_inc[i] = calculate_env_inc(op_release[i]);
 8000e10:	4c9f      	ldr	r4, [pc, #636]	; (8001090 <init_synth+0x32c>)
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000e12:	86dd      	strh	r5, [r3, #54]	; 0x36
		op_release_inc[i] = calculate_env_inc(op_release[i]);
 8000e14:	6026      	str	r6, [r4, #0]
 8000e16:	6066      	str	r6, [r4, #4]
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000e18:	465e      	mov	r6, fp
 8000e1a:	f8a3 5044 	strh.w	r5, [r3, #68]	; 0x44
 8000e1e:	f8a3 5052 	strh.w	r5, [r3, #82]	; 0x52
		algo = 0x00;								//default algorithm 0
 8000e22:	7001      	strb	r1, [r0, #0]
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000e24:	e8ba 0007 	ldmia.w	sl!, {r0, r1, r2}
 8000e28:	61d8      	str	r0, [r3, #28]
 8000e2a:	6219      	str	r1, [r3, #32]
 8000e2c:	625a      	str	r2, [r3, #36]	; 0x24
 8000e2e:	f8a3 5060 	strh.w	r5, [r3, #96]	; 0x60
 8000e32:	e8b8 0007 	ldmia.w	r8!, {r0, r1, r2}
 8000e36:	f8c3 002a 	str.w	r0, [r3, #42]	; 0x2a
 8000e3a:	f8c3 102e 	str.w	r1, [r3, #46]	; 0x2e
 8000e3e:	f8c3 2032 	str.w	r2, [r3, #50]	; 0x32
 8000e42:	e8be 0007 	ldmia.w	lr!, {r0, r1, r2}
 8000e46:	6398      	str	r0, [r3, #56]	; 0x38
 8000e48:	63d9      	str	r1, [r3, #60]	; 0x3c
 8000e4a:	641a      	str	r2, [r3, #64]	; 0x40
 8000e4c:	e8bc 0007 	ldmia.w	ip!, {r0, r1, r2}
 8000e50:	f8c3 0046 	str.w	r0, [r3, #70]	; 0x46
 8000e54:	f8c3 104a 	str.w	r1, [r3, #74]	; 0x4a
 8000e58:	f8c3 204e 	str.w	r2, [r3, #78]	; 0x4e
 8000e5c:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000e5e:	465e      	mov	r6, fp
 8000e60:	6558      	str	r0, [r3, #84]	; 0x54
 8000e62:	6599      	str	r1, [r3, #88]	; 0x58
 8000e64:	65da      	str	r2, [r3, #92]	; 0x5c
 8000e66:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000e68:	465e      	mov	r6, fp
 8000e6a:	f8a3 506e 	strh.w	r5, [r3, #110]	; 0x6e
 8000e6e:	f8c3 0062 	str.w	r0, [r3, #98]	; 0x62
 8000e72:	f8c3 1066 	str.w	r1, [r3, #102]	; 0x66
 8000e76:	f8c3 206a 	str.w	r2, [r3, #106]	; 0x6a
 8000e7a:	f8a3 507c 	strh.w	r5, [r3, #124]	; 0x7c
 8000e7e:	f8a3 508a 	strh.w	r5, [r3, #138]	; 0x8a
 8000e82:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000e84:	465e      	mov	r6, fp
 8000e86:	6718      	str	r0, [r3, #112]	; 0x70
 8000e88:	6759      	str	r1, [r3, #116]	; 0x74
 8000e8a:	679a      	str	r2, [r3, #120]	; 0x78
 8000e8c:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000e8e:	465e      	mov	r6, fp
 8000e90:	f8c3 007e 	str.w	r0, [r3, #126]	; 0x7e
 8000e94:	f8c3 1082 	str.w	r1, [r3, #130]	; 0x82
 8000e98:	f8c3 2086 	str.w	r2, [r3, #134]	; 0x86
 8000e9c:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000e9e:	465e      	mov	r6, fp
 8000ea0:	f8c3 008c 	str.w	r0, [r3, #140]	; 0x8c
 8000ea4:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
 8000ea8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8000eac:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000eae:	465e      	mov	r6, fp
 8000eb0:	f8a3 5098 	strh.w	r5, [r3, #152]	; 0x98
 8000eb4:	f8a3 50a6 	strh.w	r5, [r3, #166]	; 0xa6
 8000eb8:	f8a3 50b4 	strh.w	r5, [r3, #180]	; 0xb4
 8000ebc:	f8a3 50c2 	strh.w	r5, [r3, #194]	; 0xc2
 8000ec0:	f8a3 50d0 	strh.w	r5, [r3, #208]	; 0xd0
 8000ec4:	f8a3 50de 	strh.w	r5, [r3, #222]	; 0xde
 8000ec8:	f8c3 009a 	str.w	r0, [r3, #154]	; 0x9a
 8000ecc:	f8c3 109e 	str.w	r1, [r3, #158]	; 0x9e
 8000ed0:	f8c3 20a2 	str.w	r2, [r3, #162]	; 0xa2
 8000ed4:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000ed6:	465e      	mov	r6, fp
 8000ed8:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
 8000edc:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac
 8000ee0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8000ee4:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000ee6:	465e      	mov	r6, fp
 8000ee8:	f8c3 00b6 	str.w	r0, [r3, #182]	; 0xb6
 8000eec:	f8c3 10ba 	str.w	r1, [r3, #186]	; 0xba
 8000ef0:	f8c3 20be 	str.w	r2, [r3, #190]	; 0xbe
 8000ef4:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000ef6:	465e      	mov	r6, fp
 8000ef8:	f8c3 00c4 	str.w	r0, [r3, #196]	; 0xc4
 8000efc:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
 8000f00:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
 8000f04:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000f06:	465e      	mov	r6, fp
 8000f08:	f8c3 00d2 	str.w	r0, [r3, #210]	; 0xd2
 8000f0c:	f8c3 10d6 	str.w	r1, [r3, #214]	; 0xd6
 8000f10:	f8c3 20da 	str.w	r2, [r3, #218]	; 0xda
 8000f14:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000f16:	465e      	mov	r6, fp
 8000f18:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
 8000f1c:	f8c3 10e4 	str.w	r1, [r3, #228]	; 0xe4
 8000f20:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8000f24:	f8a3 50ec 	strh.w	r5, [r3, #236]	; 0xec
 8000f28:	f8a3 50fa 	strh.w	r5, [r3, #250]	; 0xfa
 8000f2c:	f8a3 5108 	strh.w	r5, [r3, #264]	; 0x108
 8000f30:	f8a3 5116 	strh.w	r5, [r3, #278]	; 0x116
 8000f34:	f8a3 5124 	strh.w	r5, [r3, #292]	; 0x124
 8000f38:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000f3a:	465e      	mov	r6, fp
 8000f3c:	f8c3 00ee 	str.w	r0, [r3, #238]	; 0xee
 8000f40:	f8c3 10f2 	str.w	r1, [r3, #242]	; 0xf2
 8000f44:	f8c3 20f6 	str.w	r2, [r3, #246]	; 0xf6
 8000f48:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000f4a:	465e      	mov	r6, fp
 8000f4c:	f8c3 00fc 	str.w	r0, [r3, #252]	; 0xfc
 8000f50:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
 8000f54:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 8000f58:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000f5a:	465e      	mov	r6, fp
 8000f5c:	f8c3 010a 	str.w	r0, [r3, #266]	; 0x10a
 8000f60:	f8c3 110e 	str.w	r1, [r3, #270]	; 0x10e
 8000f64:	f8c3 2112 	str.w	r2, [r3, #274]	; 0x112
 8000f68:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000f6a:	465e      	mov	r6, fp
 8000f6c:	f8c3 0118 	str.w	r0, [r3, #280]	; 0x118
 8000f70:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
 8000f74:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
 8000f78:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000f7a:	465e      	mov	r6, fp
 8000f7c:	f8a3 5132 	strh.w	r5, [r3, #306]	; 0x132
 8000f80:	f8c3 0126 	str.w	r0, [r3, #294]	; 0x126
 8000f84:	f8c3 112a 	str.w	r1, [r3, #298]	; 0x12a
 8000f88:	f8c3 212e 	str.w	r2, [r3, #302]	; 0x12e
 8000f8c:	f8a3 5140 	strh.w	r5, [r3, #320]	; 0x140
 8000f90:	f8a3 514e 	strh.w	r5, [r3, #334]	; 0x14e
 8000f94:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000f96:	465e      	mov	r6, fp
 8000f98:	f8c3 0134 	str.w	r0, [r3, #308]	; 0x134
 8000f9c:	f8c3 1138 	str.w	r1, [r3, #312]	; 0x138
 8000fa0:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
 8000fa4:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000fa6:	465e      	mov	r6, fp
 8000fa8:	f8c3 0142 	str.w	r0, [r3, #322]	; 0x142
 8000fac:	f8c3 1146 	str.w	r1, [r3, #326]	; 0x146
 8000fb0:	f8c3 214a 	str.w	r2, [r3, #330]	; 0x14a
 8000fb4:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000fb6:	465e      	mov	r6, fp
 8000fb8:	f8c3 0150 	str.w	r0, [r3, #336]	; 0x150
 8000fbc:	f8c3 1154 	str.w	r1, [r3, #340]	; 0x154
 8000fc0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
 8000fc4:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000fc6:	465e      	mov	r6, fp
 8000fc8:	f8a3 515c 	strh.w	r5, [r3, #348]	; 0x15c
 8000fcc:	f8a3 516a 	strh.w	r5, [r3, #362]	; 0x16a
 8000fd0:	f8a3 5178 	strh.w	r5, [r3, #376]	; 0x178
 8000fd4:	f8a3 5186 	strh.w	r5, [r3, #390]	; 0x186
 8000fd8:	f8a3 5194 	strh.w	r5, [r3, #404]	; 0x194
 8000fdc:	f8a3 51a2 	strh.w	r5, [r3, #418]	; 0x1a2
 8000fe0:	f8c3 015e 	str.w	r0, [r3, #350]	; 0x15e
 8000fe4:	f8c3 1162 	str.w	r1, [r3, #354]	; 0x162
 8000fe8:	f8c3 2166 	str.w	r2, [r3, #358]	; 0x166
 8000fec:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000fee:	465e      	mov	r6, fp
 8000ff0:	f8c3 016c 	str.w	r0, [r3, #364]	; 0x16c
 8000ff4:	f8c3 1170 	str.w	r1, [r3, #368]	; 0x170
 8000ff8:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
 8000ffc:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000ffe:	465e      	mov	r6, fp
 8001000:	f8c3 017a 	str.w	r0, [r3, #378]	; 0x17a
 8001004:	f8c3 117e 	str.w	r1, [r3, #382]	; 0x17e
 8001008:	f8c3 2182 	str.w	r2, [r3, #386]	; 0x182
 800100c:	ce07      	ldmia	r6!, {r0, r1, r2}
 800100e:	465e      	mov	r6, fp
 8001010:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
 8001014:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
 8001018:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
 800101c:	f8a3 51b0 	strh.w	r5, [r3, #432]	; 0x1b0
 8001020:	ce07      	ldmia	r6!, {r0, r1, r2}
 8001022:	f8a3 51be 	strh.w	r5, [r3, #446]	; 0x1be
 8001026:	465e      	mov	r6, fp
		}
	}
	env_period = ENV_MAX_PERIOD;
 8001028:	f240 5562 	movw	r5, #1378	; 0x562
 800102c:	4c19      	ldr	r4, [pc, #100]	; (8001094 <init_synth+0x330>)
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 800102e:	f8c3 0196 	str.w	r0, [r3, #406]	; 0x196
 8001032:	f8c3 119a 	str.w	r1, [r3, #410]	; 0x19a
 8001036:	f8c3 219e 	str.w	r2, [r3, #414]	; 0x19e
 800103a:	ce07      	ldmia	r6!, {r0, r1, r2}
 800103c:	f8c3 01a4 	str.w	r0, [r3, #420]	; 0x1a4
 8001040:	f8c3 11a8 	str.w	r1, [r3, #424]	; 0x1a8
 8001044:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
 8001048:	e8bb 0007 	ldmia.w	fp!, {r0, r1, r2}
	env_period = ENV_MAX_PERIOD;
 800104c:	8025      	strh	r5, [r4, #0]
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 800104e:	f8c3 01b2 	str.w	r0, [r3, #434]	; 0x1b2
 8001052:	f8c3 11b6 	str.w	r1, [r3, #438]	; 0x1b6
 8001056:	f8c3 21ba 	str.w	r2, [r3, #442]	; 0x1ba
}
 800105a:	b01b      	add	sp, #108	; 0x6c
 800105c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001060:	08004bb4 	.word	0x08004bb4
 8001064:	200002d0 	.word	0x200002d0
 8001068:	200004b8 	.word	0x200004b8
 800106c:	200004ac 	.word	0x200004ac
 8001070:	2000049c 	.word	0x2000049c
 8001074:	200004c4 	.word	0x200004c4
 8001078:	20000490 	.word	0x20000490
 800107c:	20000494 	.word	0x20000494
 8001080:	20000498 	.word	0x20000498
 8001084:	200004cc 	.word	0x200004cc
 8001088:	200004bc 	.word	0x200004bc
 800108c:	200004b0 	.word	0x200004b0
 8001090:	200004a0 	.word	0x200004a0
 8001094:	20000496 	.word	0x20000496

08001098 <clear_voices>:

void clear_voices() {
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
		op[0][i].note_value = -1;
 8001098:	22ff      	movs	r2, #255	; 0xff
 800109a:	4b07      	ldr	r3, [pc, #28]	; (80010b8 <clear_voices+0x20>)
 800109c:	701a      	strb	r2, [r3, #0]
 800109e:	739a      	strb	r2, [r3, #14]
 80010a0:	771a      	strb	r2, [r3, #28]
 80010a2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 80010a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 80010aa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80010ae:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 80010b2:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
	}
}
 80010b6:	4770      	bx	lr
 80010b8:	200002d0 	.word	0x200002d0

080010bc <add_voice>:

void add_voice(uint8_t note_value) {
 80010bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t voice_index, released_voice = -1;
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 80010c0:	4c74      	ldr	r4, [pc, #464]	; (8001294 <add_voice+0x1d8>)
void add_voice(uint8_t note_value) {
 80010c2:	4607      	mov	r7, r0
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 80010c4:	7823      	ldrb	r3, [r4, #0]
 80010c6:	2bff      	cmp	r3, #255	; 0xff
 80010c8:	f000 80bc 	beq.w	8001244 <add_voice+0x188>
 80010cc:	7ba2      	ldrb	r2, [r4, #14]
 80010ce:	2aff      	cmp	r2, #255	; 0xff
 80010d0:	f000 80bd 	beq.w	800124e <add_voice+0x192>
 80010d4:	7f22      	ldrb	r2, [r4, #28]
 80010d6:	2aff      	cmp	r2, #255	; 0xff
 80010d8:	f000 80be 	beq.w	8001258 <add_voice+0x19c>
 80010dc:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
 80010e0:	2aff      	cmp	r2, #255	; 0xff
 80010e2:	f000 80be 	beq.w	8001262 <add_voice+0x1a6>
 80010e6:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 80010ea:	2aff      	cmp	r2, #255	; 0xff
 80010ec:	f000 80be 	beq.w	800126c <add_voice+0x1b0>
 80010f0:	f894 2046 	ldrb.w	r2, [r4, #70]	; 0x46
 80010f4:	2aff      	cmp	r2, #255	; 0xff
 80010f6:	f000 80be 	beq.w	8001276 <add_voice+0x1ba>
 80010fa:	f894 2054 	ldrb.w	r2, [r4, #84]	; 0x54
 80010fe:	2aff      	cmp	r2, #255	; 0xff
 8001100:	f000 80be 	beq.w	8001280 <add_voice+0x1c4>
 8001104:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8001108:	2aff      	cmp	r2, #255	; 0xff
 800110a:	f000 80c0 	beq.w	800128e <add_voice+0x1d2>
 800110e:	2108      	movs	r1, #8
 8001110:	460d      	mov	r5, r1
			break;
		}
	}
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001112:	429f      	cmp	r7, r3
 8001114:	f000 8099 	beq.w	800124a <add_voice+0x18e>
			voice_index = i;
			break;
		}
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 8001118:	7aa3      	ldrb	r3, [r4, #10]
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 800111a:	7ba2      	ldrb	r2, [r4, #14]
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 800111c:	2b03      	cmp	r3, #3
 800111e:	bf14      	ite	ne
 8001120:	23ff      	movne	r3, #255	; 0xff
 8001122:	2300      	moveq	r3, #0
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001124:	42ba      	cmp	r2, r7
 8001126:	f000 8095 	beq.w	8001254 <add_voice+0x198>
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 800112a:	7e20      	ldrb	r0, [r4, #24]
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 800112c:	7f22      	ldrb	r2, [r4, #28]
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
 800112e:	2803      	cmp	r0, #3
 8001130:	bf08      	it	eq
 8001132:	2301      	moveq	r3, #1
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001134:	42ba      	cmp	r2, r7
 8001136:	f000 8092 	beq.w	800125e <add_voice+0x1a2>
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 800113a:	f894 0026 	ldrb.w	r0, [r4, #38]	; 0x26
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 800113e:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
 8001142:	2803      	cmp	r0, #3
 8001144:	bf08      	it	eq
 8001146:	2302      	moveq	r3, #2
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001148:	42ba      	cmp	r2, r7
 800114a:	f000 808d 	beq.w	8001268 <add_voice+0x1ac>
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 800114e:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001152:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
 8001156:	2803      	cmp	r0, #3
 8001158:	bf08      	it	eq
 800115a:	2303      	moveq	r3, #3
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 800115c:	42ba      	cmp	r2, r7
 800115e:	f000 8088 	beq.w	8001272 <add_voice+0x1b6>
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 8001162:	f894 0042 	ldrb.w	r0, [r4, #66]	; 0x42
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001166:	f894 2046 	ldrb.w	r2, [r4, #70]	; 0x46
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
 800116a:	2803      	cmp	r0, #3
 800116c:	bf08      	it	eq
 800116e:	2304      	moveq	r3, #4
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001170:	42ba      	cmp	r2, r7
 8001172:	f000 8083 	beq.w	800127c <add_voice+0x1c0>
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 8001176:	f894 0050 	ldrb.w	r0, [r4, #80]	; 0x50
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 800117a:	f894 2054 	ldrb.w	r2, [r4, #84]	; 0x54
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
 800117e:	2803      	cmp	r0, #3
 8001180:	bf08      	it	eq
 8001182:	2305      	moveq	r3, #5
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001184:	42ba      	cmp	r2, r7
 8001186:	d07e      	beq.n	8001286 <add_voice+0x1ca>
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 8001188:	f894 005e 	ldrb.w	r0, [r4, #94]	; 0x5e
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 800118c:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
 8001190:	2803      	cmp	r0, #3
 8001192:	bf08      	it	eq
 8001194:	2306      	moveq	r3, #6
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001196:	42ba      	cmp	r2, r7
 8001198:	d077      	beq.n	800128a <add_voice+0x1ce>
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 800119a:	f894 206c 	ldrb.w	r2, [r4, #108]	; 0x6c
 800119e:	2a03      	cmp	r2, #3
 80011a0:	d03a      	beq.n	8001218 <add_voice+0x15c>
			released_voice = i;
		}
	}
	if (voice_index == MAX_VOICES) {
 80011a2:	2d08      	cmp	r5, #8
 80011a4:	d102      	bne.n	80011ac <add_voice+0xf0>
		if (released_voice == (uint8_t)-1) {
 80011a6:	2bff      	cmp	r3, #255	; 0xff
 80011a8:	d03a      	beq.n	8001220 <add_voice+0x164>
 80011aa:	4619      	mov	r1, r3
		}
		else {
			voice_index = released_voice;
		}
	}
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
 80011ac:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 80011b0:	eb04 0441 	add.w	r4, r4, r1, lsl #1
		op[op_index][voice_index].freq = (op_ratio[op_index] * note_to_freq(note_value)) >> 4;	//calculate and store frequency (>> 4 for integer)
		if (op_index != 0)	{
			op[op_index][voice_index].delta = (op_ratio[op_index] * op[0][voice_index].delta) >> 4;	//multiply delta based off of ratio of carrier
		}
		else {
			op[op_index][voice_index].delta = calculate_delta(op[0][voice_index].freq);				//calculate and store delta
 80011b4:	4626      	mov	r6, r4
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 80011b6:	2501      	movs	r5, #1
 80011b8:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 8001298 <add_voice+0x1dc>
 80011bc:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 800129c <add_voice+0x1e0>
		op[op_index][voice_index].phase = 0;													//reset the phase (wave table index)
 80011c0:	f04f 0a00 	mov.w	sl, #0
		op[op_index][voice_index].freq = (op_ratio[op_index] * note_to_freq(note_value)) >> 4;	//calculate and store frequency (>> 4 for integer)
 80011c4:	4638      	mov	r0, r7
		op[op_index][voice_index].note_value = note_value;										//store note
 80011c6:	7027      	strb	r7, [r4, #0]
		op[op_index][voice_index].phase = 0;													//reset the phase (wave table index)
 80011c8:	f8a4 a008 	strh.w	sl, [r4, #8]
		op[op_index][voice_index].freq = (op_ratio[op_index] * note_to_freq(note_value)) >> 4;	//calculate and store frequency (>> 4 for integer)
 80011cc:	f818 bb01 	ldrb.w	fp, [r8], #1
 80011d0:	f7ff fa62 	bl	8000698 <note_to_freq>
 80011d4:	fb00 f30b 	mul.w	r3, r0, fp
		if (op_index != 0)	{
 80011d8:	2d01      	cmp	r5, #1
		op[op_index][voice_index].freq = (op_ratio[op_index] * note_to_freq(note_value)) >> 4;	//calculate and store frequency (>> 4 for integer)
 80011da:	ea4f 1323 	mov.w	r3, r3, asr #4
 80011de:	8063      	strh	r3, [r4, #2]
		if (op_index != 0)	{
 80011e0:	d020      	beq.n	8001224 <add_voice+0x168>
		}

		op[op_index][voice_index].volume = 0x00;												//reset volume to 0
		op[op_index][voice_index].env_amp = op_attack_inc[op_index];							//start envelope amp with attack increment
 80011e2:	f8b9 2000 	ldrh.w	r2, [r9]
			op[op_index][voice_index].delta = (op_ratio[op_index] * op[0][voice_index].delta) >> 4;	//multiply delta based off of ratio of carrier
 80011e6:	88f3      	ldrh	r3, [r6, #6]
		if (op_attack_inc[op_index] == MAX_VOLUME << 8) {										//if attack rate is max
 80011e8:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 80011ec:	fab1 f181 	clz	r1, r1
			op[op_index][voice_index].delta = (op_ratio[op_index] * op[0][voice_index].delta) >> 4;	//multiply delta based off of ratio of carrier
 80011f0:	f818 0c01 	ldrb.w	r0, [r8, #-1]
		if (op_attack_inc[op_index] == MAX_VOLUME << 8) {										//if attack rate is max
 80011f4:	0949      	lsrs	r1, r1, #5
			op[op_index][voice_index].delta = (op_ratio[op_index] * op[0][voice_index].delta) >> 4;	//multiply delta based off of ratio of carrier
 80011f6:	fb03 f300 	mul.w	r3, r3, r0
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
 80011fa:	2d04      	cmp	r5, #4
			op[op_index][voice_index].delta = (op_ratio[op_index] * op[0][voice_index].delta) >> 4;	//multiply delta based off of ratio of carrier
 80011fc:	ea4f 1323 	mov.w	r3, r3, asr #4
		op[op_index][voice_index].volume = 0x00;												//reset volume to 0
 8001200:	f884 a004 	strb.w	sl, [r4, #4]
			op[op_index][voice_index].delta = (op_ratio[op_index] * op[0][voice_index].delta) >> 4;	//multiply delta based off of ratio of carrier
 8001204:	80e3      	strh	r3, [r4, #6]
		op[op_index][voice_index].env_amp = op_attack_inc[op_index];							//start envelope amp with attack increment
 8001206:	81a2      	strh	r2, [r4, #12]
		if (op_attack_inc[op_index] == MAX_VOLUME << 8) {										//if attack rate is max
 8001208:	72a1      	strb	r1, [r4, #10]
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
 800120a:	d009      	beq.n	8001220 <add_voice+0x164>
 800120c:	3501      	adds	r5, #1
 800120e:	b2ed      	uxtb	r5, r5
 8001210:	3470      	adds	r4, #112	; 0x70
 8001212:	f109 0902 	add.w	r9, r9, #2
 8001216:	e7d3      	b.n	80011c0 <add_voice+0x104>
	if (voice_index == MAX_VOICES) {
 8001218:	2d08      	cmp	r5, #8
 800121a:	d1c7      	bne.n	80011ac <add_voice+0xf0>
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
 800121c:	2307      	movs	r3, #7
 800121e:	e7c4      	b.n	80011aa <add_voice+0xee>
		}
		else {
			op[op_index][voice_index].adsr_state = ATTACK;											//else, start on attack state
		}
	}
}
 8001220:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			op[op_index][voice_index].delta = calculate_delta(op[0][voice_index].freq);				//calculate and store delta
 8001224:	8870      	ldrh	r0, [r6, #2]
 8001226:	f7ff fa3d 	bl	80006a4 <calculate_delta>
		op[op_index][voice_index].env_amp = op_attack_inc[op_index];							//start envelope amp with attack increment
 800122a:	f8b9 3000 	ldrh.w	r3, [r9]
			op[op_index][voice_index].delta = calculate_delta(op[0][voice_index].freq);				//calculate and store delta
 800122e:	80f0      	strh	r0, [r6, #6]
		if (op_attack_inc[op_index] == MAX_VOLUME << 8) {										//if attack rate is max
 8001230:	f5a3 4200 	sub.w	r2, r3, #32768	; 0x8000
 8001234:	fab2 f282 	clz	r2, r2
 8001238:	0952      	lsrs	r2, r2, #5
		op[op_index][voice_index].volume = 0x00;												//reset volume to 0
 800123a:	f884 a004 	strb.w	sl, [r4, #4]
		op[op_index][voice_index].env_amp = op_attack_inc[op_index];							//start envelope amp with attack increment
 800123e:	81a3      	strh	r3, [r4, #12]
		if (op_attack_inc[op_index] == MAX_VOLUME << 8) {										//if attack rate is max
 8001240:	72a2      	strb	r2, [r4, #10]
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
 8001242:	e7e3      	b.n	800120c <add_voice+0x150>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 8001244:	2100      	movs	r1, #0
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 8001246:	460d      	mov	r5, r1
 8001248:	e763      	b.n	8001112 <add_voice+0x56>
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 800124a:	2100      	movs	r1, #0
 800124c:	e7ae      	b.n	80011ac <add_voice+0xf0>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 800124e:	2101      	movs	r1, #1
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 8001250:	460d      	mov	r5, r1
 8001252:	e75e      	b.n	8001112 <add_voice+0x56>
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001254:	2101      	movs	r1, #1
 8001256:	e7a9      	b.n	80011ac <add_voice+0xf0>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 8001258:	2102      	movs	r1, #2
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 800125a:	460d      	mov	r5, r1
 800125c:	e759      	b.n	8001112 <add_voice+0x56>
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 800125e:	2102      	movs	r1, #2
 8001260:	e7a4      	b.n	80011ac <add_voice+0xf0>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 8001262:	2103      	movs	r1, #3
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 8001264:	460d      	mov	r5, r1
 8001266:	e754      	b.n	8001112 <add_voice+0x56>
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001268:	2103      	movs	r1, #3
 800126a:	e79f      	b.n	80011ac <add_voice+0xf0>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 800126c:	2104      	movs	r1, #4
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 800126e:	460d      	mov	r5, r1
 8001270:	e74f      	b.n	8001112 <add_voice+0x56>
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001272:	2104      	movs	r1, #4
 8001274:	e79a      	b.n	80011ac <add_voice+0xf0>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 8001276:	2105      	movs	r1, #5
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 8001278:	460d      	mov	r5, r1
 800127a:	e74a      	b.n	8001112 <add_voice+0x56>
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 800127c:	2105      	movs	r1, #5
 800127e:	e795      	b.n	80011ac <add_voice+0xf0>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 8001280:	2106      	movs	r1, #6
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 8001282:	460d      	mov	r5, r1
 8001284:	e745      	b.n	8001112 <add_voice+0x56>
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001286:	2106      	movs	r1, #6
 8001288:	e790      	b.n	80011ac <add_voice+0xf0>
 800128a:	2107      	movs	r1, #7
 800128c:	e78e      	b.n	80011ac <add_voice+0xf0>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 800128e:	2107      	movs	r1, #7
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 8001290:	460d      	mov	r5, r1
 8001292:	e73e      	b.n	8001112 <add_voice+0x56>
 8001294:	200002d0 	.word	0x200002d0
 8001298:	200004cc 	.word	0x200004cc
 800129c:	200004bc 	.word	0x200004bc

080012a0 <release_voice>:

void release_voice(uint8_t note_value) {
	uint8_t voice_index;
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
		if (op[0][voice_index].note_value == note_value) {
 80012a0:	4b1d      	ldr	r3, [pc, #116]	; (8001318 <release_voice+0x78>)
 80012a2:	781a      	ldrb	r2, [r3, #0]
 80012a4:	4282      	cmp	r2, r0
 80012a6:	d028      	beq.n	80012fa <release_voice+0x5a>
 80012a8:	7b9a      	ldrb	r2, [r3, #14]
 80012aa:	4282      	cmp	r2, r0
 80012ac:	d027      	beq.n	80012fe <release_voice+0x5e>
 80012ae:	7f1a      	ldrb	r2, [r3, #28]
 80012b0:	4282      	cmp	r2, r0
 80012b2:	d026      	beq.n	8001302 <release_voice+0x62>
 80012b4:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 80012b8:	4282      	cmp	r2, r0
 80012ba:	d024      	beq.n	8001306 <release_voice+0x66>
 80012bc:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 80012c0:	4282      	cmp	r2, r0
 80012c2:	d022      	beq.n	800130a <release_voice+0x6a>
 80012c4:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 80012c8:	4282      	cmp	r2, r0
 80012ca:	d020      	beq.n	800130e <release_voice+0x6e>
 80012cc:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
 80012d0:	4282      	cmp	r2, r0
 80012d2:	d01e      	beq.n	8001312 <release_voice+0x72>
 80012d4:	f893 2062 	ldrb.w	r2, [r3, #98]	; 0x62
 80012d8:	4282      	cmp	r2, r0
 80012da:	bf14      	ite	ne
 80012dc:	2008      	movne	r0, #8
 80012de:	2007      	moveq	r0, #7
			break;
		}
	}
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
		op[op_index][voice_index].adsr_state = RELEASE;
 80012e0:	2203      	movs	r2, #3
 80012e2:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 80012e6:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80012ea:	729a      	strb	r2, [r3, #10]
 80012ec:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
 80012f0:	f883 20ea 	strb.w	r2, [r3, #234]	; 0xea
 80012f4:	f883 215a 	strb.w	r2, [r3, #346]	; 0x15a
	}
}
 80012f8:	4770      	bx	lr
		if (op[0][voice_index].note_value == note_value) {
 80012fa:	2000      	movs	r0, #0
 80012fc:	e7f0      	b.n	80012e0 <release_voice+0x40>
 80012fe:	2001      	movs	r0, #1
 8001300:	e7ee      	b.n	80012e0 <release_voice+0x40>
 8001302:	2002      	movs	r0, #2
 8001304:	e7ec      	b.n	80012e0 <release_voice+0x40>
 8001306:	2003      	movs	r0, #3
 8001308:	e7ea      	b.n	80012e0 <release_voice+0x40>
 800130a:	2004      	movs	r0, #4
 800130c:	e7e8      	b.n	80012e0 <release_voice+0x40>
 800130e:	2005      	movs	r0, #5
 8001310:	e7e6      	b.n	80012e0 <release_voice+0x40>
 8001312:	2006      	movs	r0, #6
 8001314:	e7e4      	b.n	80012e0 <release_voice+0x40>
 8001316:	bf00      	nop
 8001318:	200002d0 	.word	0x200002d0

0800131c <synth_sample>:

int16_t synth_sample() {
 800131c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int16_t output_volume = 0x0800;											//default output volume 2048
	if (--env_period == 0x00) {												//decrement and check envelope period
 8001320:	4bc3      	ldr	r3, [pc, #780]	; (8001630 <synth_sample+0x314>)
 8001322:	881d      	ldrh	r5, [r3, #0]
 8001324:	3d01      	subs	r5, #1
 8001326:	b2ad      	uxth	r5, r5
 8001328:	bb2d      	cbnz	r5, 8001376 <synth_sample+0x5a>
		env_period = ENV_MAX_PERIOD;											//reset envelope period
 800132a:	f240 5262 	movw	r2, #1378	; 0x562
	int16_t output_volume = 0x0800;											//default output volume 2048
 800132e:	f44f 6600 	mov.w	r6, #2048	; 0x800
 8001332:	4cc0      	ldr	r4, [pc, #768]	; (8001634 <synth_sample+0x318>)
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 8001334:	f8df 930c 	ldr.w	r9, [pc, #780]	; 8001644 <synth_sample+0x328>
			if (op[op_index][voice_index].env_amp - op_decay_inc[op_index] <= (op_sustain[op_index] << 8)
 8001338:	f8df 830c 	ldr.w	r8, [pc, #780]	; 8001648 <synth_sample+0x32c>
 800133c:	4fbe      	ldr	r7, [pc, #760]	; (8001638 <synth_sample+0x31c>)
		env_period = ENV_MAX_PERIOD;											//reset envelope period
 800133e:	801a      	strh	r2, [r3, #0]
		for (uint8_t voice_index = 0; voice_index < MAX_VOICES; voice_index++) {//loop through all voices
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 8001340:	7823      	ldrb	r3, [r4, #0]
 8001342:	b2e8      	uxtb	r0, r5
 8001344:	2bff      	cmp	r3, #255	; 0xff
 8001346:	d00e      	beq.n	8001366 <synth_sample+0x4a>
		switch (op[op_index][voice_index].adsr_state) {
 8001348:	7aa3      	ldrb	r3, [r4, #10]
 800134a:	2b04      	cmp	r3, #4
 800134c:	f200 808d 	bhi.w	800146a <synth_sample+0x14e>
 8001350:	e8df f003 	tbb	[pc, r3]
 8001354:	588b6375 	.word	0x588b6375
 8001358:	03          	.byte	0x03
 8001359:	00          	.byte	0x00
static inline void delete_voice(uint8_t voice_index) { op[0][voice_index].note_value = -1; };
 800135a:	23ff      	movs	r3, #255	; 0xff
 800135c:	7023      	strb	r3, [r4, #0]
				cycle_envelope(voice_index);
				output_volume += modulate(voice_index);
 800135e:	f7ff fb07 	bl	8000970 <modulate>
 8001362:	4406      	add	r6, r0
 8001364:	b236      	sxth	r6, r6
		for (uint8_t voice_index = 0; voice_index < MAX_VOICES; voice_index++) {//loop through all voices
 8001366:	3501      	adds	r5, #1
 8001368:	2d08      	cmp	r5, #8
 800136a:	f104 040e 	add.w	r4, r4, #14
 800136e:	d1e7      	bne.n	8001340 <synth_sample+0x24>
				output_volume += modulate(voice_index);
			}
		}
	}
	return output_volume;
}
 8001370:	4630      	mov	r0, r6
 8001372:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 8001376:	4caf      	ldr	r4, [pc, #700]	; (8001634 <synth_sample+0x318>)
	if (--env_period == 0x00) {												//decrement and check envelope period
 8001378:	801d      	strh	r5, [r3, #0]
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 800137a:	7823      	ldrb	r3, [r4, #0]
 800137c:	2bff      	cmp	r3, #255	; 0xff
 800137e:	d16d      	bne.n	800145c <synth_sample+0x140>
	int16_t output_volume = 0x0800;											//default output volume 2048
 8001380:	f44f 6600 	mov.w	r6, #2048	; 0x800
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 8001384:	7ba3      	ldrb	r3, [r4, #14]
 8001386:	2bff      	cmp	r3, #255	; 0xff
 8001388:	d004      	beq.n	8001394 <synth_sample+0x78>
				output_volume += modulate(voice_index);
 800138a:	2001      	movs	r0, #1
 800138c:	f7ff faf0 	bl	8000970 <modulate>
 8001390:	4406      	add	r6, r0
 8001392:	b236      	sxth	r6, r6
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 8001394:	7f23      	ldrb	r3, [r4, #28]
 8001396:	2bff      	cmp	r3, #255	; 0xff
 8001398:	d004      	beq.n	80013a4 <synth_sample+0x88>
				output_volume += modulate(voice_index);
 800139a:	2002      	movs	r0, #2
 800139c:	f7ff fae8 	bl	8000970 <modulate>
 80013a0:	4406      	add	r6, r0
 80013a2:	b236      	sxth	r6, r6
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 80013a4:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 80013a8:	2bff      	cmp	r3, #255	; 0xff
 80013aa:	d004      	beq.n	80013b6 <synth_sample+0x9a>
				output_volume += modulate(voice_index);
 80013ac:	2003      	movs	r0, #3
 80013ae:	f7ff fadf 	bl	8000970 <modulate>
 80013b2:	4406      	add	r6, r0
 80013b4:	b236      	sxth	r6, r6
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 80013b6:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 80013ba:	2bff      	cmp	r3, #255	; 0xff
 80013bc:	d004      	beq.n	80013c8 <synth_sample+0xac>
				output_volume += modulate(voice_index);
 80013be:	2004      	movs	r0, #4
 80013c0:	f7ff fad6 	bl	8000970 <modulate>
 80013c4:	4406      	add	r6, r0
 80013c6:	b236      	sxth	r6, r6
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 80013c8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80013cc:	2bff      	cmp	r3, #255	; 0xff
 80013ce:	d004      	beq.n	80013da <synth_sample+0xbe>
				output_volume += modulate(voice_index);
 80013d0:	2005      	movs	r0, #5
 80013d2:	f7ff facd 	bl	8000970 <modulate>
 80013d6:	4406      	add	r6, r0
 80013d8:	b236      	sxth	r6, r6
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 80013da:	f894 3054 	ldrb.w	r3, [r4, #84]	; 0x54
 80013de:	2bff      	cmp	r3, #255	; 0xff
 80013e0:	d004      	beq.n	80013ec <synth_sample+0xd0>
				output_volume += modulate(voice_index);
 80013e2:	2006      	movs	r0, #6
 80013e4:	f7ff fac4 	bl	8000970 <modulate>
 80013e8:	4406      	add	r6, r0
 80013ea:	b236      	sxth	r6, r6
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 80013ec:	f894 3062 	ldrb.w	r3, [r4, #98]	; 0x62
 80013f0:	2bff      	cmp	r3, #255	; 0xff
 80013f2:	d0bd      	beq.n	8001370 <synth_sample+0x54>
				output_volume += modulate(voice_index);
 80013f4:	2007      	movs	r0, #7
 80013f6:	f7ff fabb 	bl	8000970 <modulate>
 80013fa:	4406      	add	r6, r0
 80013fc:	b236      	sxth	r6, r6
}
 80013fe:	4630      	mov	r0, r6
 8001400:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (op[op_index][voice_index].env_amp < op_release_inc[op_index]) {
 8001404:	4a8d      	ldr	r2, [pc, #564]	; (800163c <synth_sample+0x320>)
 8001406:	89a3      	ldrh	r3, [r4, #12]
 8001408:	8812      	ldrh	r2, [r2, #0]
 800140a:	4293      	cmp	r3, r2
 800140c:	f080 8136 	bcs.w	800167c <synth_sample+0x360>
				op[op_index][voice_index].env_amp = 0;
 8001410:	2300      	movs	r3, #0
				op[op_index][voice_index].adsr_state = SILENT;
 8001412:	2204      	movs	r2, #4
				op[op_index][voice_index].env_amp = 0;
 8001414:	81a3      	strh	r3, [r4, #12]
				op[op_index][voice_index].adsr_state = SILENT;
 8001416:	72a2      	strb	r2, [r4, #10]
 8001418:	e028      	b.n	800146c <synth_sample+0x150>
			if (op[op_index][voice_index].env_amp - op_decay_inc[op_index] <= (op_sustain[op_index] << 8)
 800141a:	f8b4 c00c 	ldrh.w	ip, [r4, #12]
 800141e:	f8b8 1000 	ldrh.w	r1, [r8]
 8001422:	783a      	ldrb	r2, [r7, #0]
 8001424:	ebac 0e01 	sub.w	lr, ip, r1
 8001428:	ebbe 2f02 	cmp.w	lr, r2, lsl #8
 800142c:	ea4f 2302 	mov.w	r3, r2, lsl #8
 8001430:	dd5f      	ble.n	80014f2 <synth_sample+0x1d6>
					|| op[op_index][voice_index].env_amp < op_decay_inc[op_index]) {
 8001432:	458c      	cmp	ip, r1
 8001434:	d35d      	bcc.n	80014f2 <synth_sample+0x1d6>
				op[op_index][voice_index].env_amp -= op_decay_inc[op_index];
 8001436:	fa1f f38e 	uxth.w	r3, lr
 800143a:	81a3      	strh	r3, [r4, #12]
 800143c:	e016      	b.n	800146c <synth_sample+0x150>
			if (op[op_index][voice_index].env_amp + op_attack_inc[op_index] >= MAX_VOLUME << 8) {
 800143e:	4a80      	ldr	r2, [pc, #512]	; (8001640 <synth_sample+0x324>)
 8001440:	89a3      	ldrh	r3, [r4, #12]
 8001442:	8812      	ldrh	r2, [r2, #0]
 8001444:	4413      	add	r3, r2
 8001446:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800144a:	f2c0 8114 	blt.w	8001676 <synth_sample+0x35a>
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 800144e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
				op[op_index][voice_index].adsr_state = DECAY;
 8001452:	2101      	movs	r1, #1
 8001454:	4613      	mov	r3, r2
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 8001456:	81a2      	strh	r2, [r4, #12]
				op[op_index][voice_index].adsr_state = DECAY;
 8001458:	72a1      	strb	r1, [r4, #10]
 800145a:	e007      	b.n	800146c <synth_sample+0x150>
				output_volume += modulate(voice_index);
 800145c:	2000      	movs	r0, #0
 800145e:	f7ff fa87 	bl	8000970 <modulate>
 8001462:	f500 6600 	add.w	r6, r0, #2048	; 0x800
 8001466:	b236      	sxth	r6, r6
 8001468:	e78c      	b.n	8001384 <synth_sample+0x68>
 800146a:	89a3      	ldrh	r3, [r4, #12]
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 800146c:	f899 2000 	ldrb.w	r2, [r9]
 8001470:	0a1b      	lsrs	r3, r3, #8
 8001472:	fb02 f303 	mul.w	r3, r2, r3
		switch (op[op_index][voice_index].adsr_state) {
 8001476:	f894 207a 	ldrb.w	r2, [r4, #122]	; 0x7a
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 800147a:	11db      	asrs	r3, r3, #7
		switch (op[op_index][voice_index].adsr_state) {
 800147c:	2a01      	cmp	r2, #1
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 800147e:	7123      	strb	r3, [r4, #4]
		switch (op[op_index][voice_index].adsr_state) {
 8001480:	d05f      	beq.n	8001542 <synth_sample+0x226>
 8001482:	2a03      	cmp	r2, #3
 8001484:	d04f      	beq.n	8001526 <synth_sample+0x20a>
 8001486:	2a00      	cmp	r2, #0
 8001488:	d03b      	beq.n	8001502 <synth_sample+0x1e6>
 800148a:	f8b4 307c 	ldrh.w	r3, [r4, #124]	; 0x7c
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 800148e:	f899 2001 	ldrb.w	r2, [r9, #1]
 8001492:	0a1b      	lsrs	r3, r3, #8
 8001494:	fb02 f303 	mul.w	r3, r2, r3
		switch (op[op_index][voice_index].adsr_state) {
 8001498:	f894 20ea 	ldrb.w	r2, [r4, #234]	; 0xea
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 800149c:	11db      	asrs	r3, r3, #7
		switch (op[op_index][voice_index].adsr_state) {
 800149e:	2a01      	cmp	r2, #1
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 80014a0:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
		switch (op[op_index][voice_index].adsr_state) {
 80014a4:	d06a      	beq.n	800157c <synth_sample+0x260>
 80014a6:	2a03      	cmp	r2, #3
 80014a8:	f000 8096 	beq.w	80015d8 <synth_sample+0x2bc>
 80014ac:	2a00      	cmp	r2, #0
 80014ae:	f000 8082 	beq.w	80015b6 <synth_sample+0x29a>
 80014b2:	f8b4 30ec 	ldrh.w	r3, [r4, #236]	; 0xec
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 80014b6:	f899 2002 	ldrb.w	r2, [r9, #2]
 80014ba:	0a1b      	lsrs	r3, r3, #8
 80014bc:	fb02 f303 	mul.w	r3, r2, r3
		switch (op[op_index][voice_index].adsr_state) {
 80014c0:	f894 215a 	ldrb.w	r2, [r4, #346]	; 0x15a
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 80014c4:	11db      	asrs	r3, r3, #7
		switch (op[op_index][voice_index].adsr_state) {
 80014c6:	2a01      	cmp	r2, #1
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 80014c8:	f884 30e4 	strb.w	r3, [r4, #228]	; 0xe4
		switch (op[op_index][voice_index].adsr_state) {
 80014cc:	f000 80be 	beq.w	800164c <synth_sample+0x330>
 80014d0:	2a03      	cmp	r2, #3
 80014d2:	f000 809f 	beq.w	8001614 <synth_sample+0x2f8>
 80014d6:	2a00      	cmp	r2, #0
 80014d8:	f000 808b 	beq.w	80015f2 <synth_sample+0x2d6>
 80014dc:	f8b4 315c 	ldrh.w	r3, [r4, #348]	; 0x15c
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 80014e0:	f899 2003 	ldrb.w	r2, [r9, #3]
 80014e4:	0a1b      	lsrs	r3, r3, #8
 80014e6:	fb02 f303 	mul.w	r3, r2, r3
 80014ea:	11db      	asrs	r3, r3, #7
 80014ec:	f884 3154 	strb.w	r3, [r4, #340]	; 0x154
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
 80014f0:	e735      	b.n	800135e <synth_sample+0x42>
				op[op_index][voice_index].env_amp = (op_sustain[op_index] << 8);
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	81a3      	strh	r3, [r4, #12]
				if (op_sustain[op_index] == 0x00) {
 80014f6:	2a00      	cmp	r2, #0
 80014f8:	f040 80cd 	bne.w	8001696 <synth_sample+0x37a>
					op[op_index][voice_index].adsr_state = SILENT;
 80014fc:	2204      	movs	r2, #4
 80014fe:	72a2      	strb	r2, [r4, #10]
 8001500:	e7b4      	b.n	800146c <synth_sample+0x150>
			if (op[op_index][voice_index].env_amp + op_attack_inc[op_index] >= MAX_VOLUME << 8) {
 8001502:	4a4f      	ldr	r2, [pc, #316]	; (8001640 <synth_sample+0x324>)
 8001504:	f8b4 307c 	ldrh.w	r3, [r4, #124]	; 0x7c
 8001508:	8852      	ldrh	r2, [r2, #2]
 800150a:	4413      	add	r3, r2
 800150c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001510:	f2c0 80bd 	blt.w	800168e <synth_sample+0x372>
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 8001514:	f44f 4200 	mov.w	r2, #32768	; 0x8000
				op[op_index][voice_index].adsr_state = DECAY;
 8001518:	2101      	movs	r1, #1
 800151a:	4613      	mov	r3, r2
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 800151c:	f8a4 207c 	strh.w	r2, [r4, #124]	; 0x7c
				op[op_index][voice_index].adsr_state = DECAY;
 8001520:	f884 107a 	strb.w	r1, [r4, #122]	; 0x7a
 8001524:	e7b3      	b.n	800148e <synth_sample+0x172>
			if (op[op_index][voice_index].env_amp < op_release_inc[op_index]) {
 8001526:	4a45      	ldr	r2, [pc, #276]	; (800163c <synth_sample+0x320>)
 8001528:	f8b4 307c 	ldrh.w	r3, [r4, #124]	; 0x7c
 800152c:	8852      	ldrh	r2, [r2, #2]
 800152e:	4293      	cmp	r3, r2
 8001530:	f080 80a8 	bcs.w	8001684 <synth_sample+0x368>
				op[op_index][voice_index].env_amp = 0;
 8001534:	2300      	movs	r3, #0
				op[op_index][voice_index].adsr_state = SILENT;
 8001536:	2204      	movs	r2, #4
				op[op_index][voice_index].env_amp = 0;
 8001538:	f8a4 307c 	strh.w	r3, [r4, #124]	; 0x7c
				op[op_index][voice_index].adsr_state = SILENT;
 800153c:	f884 207a 	strb.w	r2, [r4, #122]	; 0x7a
 8001540:	e7a5      	b.n	800148e <synth_sample+0x172>
			if (op[op_index][voice_index].env_amp - op_decay_inc[op_index] <= (op_sustain[op_index] << 8)
 8001542:	f8b4 c07c 	ldrh.w	ip, [r4, #124]	; 0x7c
 8001546:	f8b8 1002 	ldrh.w	r1, [r8, #2]
 800154a:	787a      	ldrb	r2, [r7, #1]
 800154c:	ebac 0e01 	sub.w	lr, ip, r1
 8001550:	ebbe 2f02 	cmp.w	lr, r2, lsl #8
 8001554:	ea4f 2302 	mov.w	r3, r2, lsl #8
 8001558:	dd06      	ble.n	8001568 <synth_sample+0x24c>
					|| op[op_index][voice_index].env_amp < op_decay_inc[op_index]) {
 800155a:	458c      	cmp	ip, r1
 800155c:	d304      	bcc.n	8001568 <synth_sample+0x24c>
				op[op_index][voice_index].env_amp -= op_decay_inc[op_index];
 800155e:	fa1f f38e 	uxth.w	r3, lr
 8001562:	f8a4 307c 	strh.w	r3, [r4, #124]	; 0x7c
 8001566:	e792      	b.n	800148e <synth_sample+0x172>
				op[op_index][voice_index].env_amp = (op_sustain[op_index] << 8);
 8001568:	b29b      	uxth	r3, r3
 800156a:	f8a4 307c 	strh.w	r3, [r4, #124]	; 0x7c
				if (op_sustain[op_index] == 0x00) {
 800156e:	2a00      	cmp	r2, #0
 8001570:	f040 809d 	bne.w	80016ae <synth_sample+0x392>
					op[op_index][voice_index].adsr_state = SILENT;
 8001574:	2204      	movs	r2, #4
 8001576:	f884 207a 	strb.w	r2, [r4, #122]	; 0x7a
 800157a:	e788      	b.n	800148e <synth_sample+0x172>
			if (op[op_index][voice_index].env_amp - op_decay_inc[op_index] <= (op_sustain[op_index] << 8)
 800157c:	f8b4 c0ec 	ldrh.w	ip, [r4, #236]	; 0xec
 8001580:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 8001584:	78ba      	ldrb	r2, [r7, #2]
 8001586:	ebac 0e01 	sub.w	lr, ip, r1
 800158a:	ebbe 2f02 	cmp.w	lr, r2, lsl #8
 800158e:	ea4f 2302 	mov.w	r3, r2, lsl #8
 8001592:	dd06      	ble.n	80015a2 <synth_sample+0x286>
					|| op[op_index][voice_index].env_amp < op_decay_inc[op_index]) {
 8001594:	458c      	cmp	ip, r1
 8001596:	d304      	bcc.n	80015a2 <synth_sample+0x286>
				op[op_index][voice_index].env_amp -= op_decay_inc[op_index];
 8001598:	fa1f f38e 	uxth.w	r3, lr
 800159c:	f8a4 30ec 	strh.w	r3, [r4, #236]	; 0xec
 80015a0:	e789      	b.n	80014b6 <synth_sample+0x19a>
				op[op_index][voice_index].env_amp = (op_sustain[op_index] << 8);
 80015a2:	b29b      	uxth	r3, r3
 80015a4:	f8a4 30ec 	strh.w	r3, [r4, #236]	; 0xec
				if (op_sustain[op_index] == 0x00) {
 80015a8:	2a00      	cmp	r2, #0
 80015aa:	f040 8094 	bne.w	80016d6 <synth_sample+0x3ba>
					op[op_index][voice_index].adsr_state = SILENT;
 80015ae:	2204      	movs	r2, #4
 80015b0:	f884 20ea 	strb.w	r2, [r4, #234]	; 0xea
 80015b4:	e77f      	b.n	80014b6 <synth_sample+0x19a>
			if (op[op_index][voice_index].env_amp + op_attack_inc[op_index] >= MAX_VOLUME << 8) {
 80015b6:	4a22      	ldr	r2, [pc, #136]	; (8001640 <synth_sample+0x324>)
 80015b8:	f8b4 30ec 	ldrh.w	r3, [r4, #236]	; 0xec
 80015bc:	8892      	ldrh	r2, [r2, #4]
 80015be:	4413      	add	r3, r2
 80015c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80015c4:	db6f      	blt.n	80016a6 <synth_sample+0x38a>
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 80015c6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
				op[op_index][voice_index].adsr_state = DECAY;
 80015ca:	2101      	movs	r1, #1
 80015cc:	4613      	mov	r3, r2
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 80015ce:	f8a4 20ec 	strh.w	r2, [r4, #236]	; 0xec
				op[op_index][voice_index].adsr_state = DECAY;
 80015d2:	f884 10ea 	strb.w	r1, [r4, #234]	; 0xea
 80015d6:	e76e      	b.n	80014b6 <synth_sample+0x19a>
			if (op[op_index][voice_index].env_amp < op_release_inc[op_index]) {
 80015d8:	4a18      	ldr	r2, [pc, #96]	; (800163c <synth_sample+0x320>)
 80015da:	f8b4 30ec 	ldrh.w	r3, [r4, #236]	; 0xec
 80015de:	8892      	ldrh	r2, [r2, #4]
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d25b      	bcs.n	800169c <synth_sample+0x380>
				op[op_index][voice_index].env_amp = 0;
 80015e4:	2300      	movs	r3, #0
				op[op_index][voice_index].adsr_state = SILENT;
 80015e6:	2204      	movs	r2, #4
				op[op_index][voice_index].env_amp = 0;
 80015e8:	f8a4 30ec 	strh.w	r3, [r4, #236]	; 0xec
				op[op_index][voice_index].adsr_state = SILENT;
 80015ec:	f884 20ea 	strb.w	r2, [r4, #234]	; 0xea
 80015f0:	e761      	b.n	80014b6 <synth_sample+0x19a>
			if (op[op_index][voice_index].env_amp + op_attack_inc[op_index] >= MAX_VOLUME << 8) {
 80015f2:	4a13      	ldr	r2, [pc, #76]	; (8001640 <synth_sample+0x324>)
 80015f4:	f8b4 315c 	ldrh.w	r3, [r4, #348]	; 0x15c
 80015f8:	88d2      	ldrh	r2, [r2, #6]
 80015fa:	4413      	add	r3, r2
 80015fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001600:	db65      	blt.n	80016ce <synth_sample+0x3b2>
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 8001602:	f44f 4200 	mov.w	r2, #32768	; 0x8000
				op[op_index][voice_index].adsr_state = DECAY;
 8001606:	2101      	movs	r1, #1
 8001608:	4613      	mov	r3, r2
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 800160a:	f8a4 215c 	strh.w	r2, [r4, #348]	; 0x15c
				op[op_index][voice_index].adsr_state = DECAY;
 800160e:	f884 115a 	strb.w	r1, [r4, #346]	; 0x15a
 8001612:	e765      	b.n	80014e0 <synth_sample+0x1c4>
			if (op[op_index][voice_index].env_amp < op_release_inc[op_index]) {
 8001614:	4a09      	ldr	r2, [pc, #36]	; (800163c <synth_sample+0x320>)
 8001616:	f8b4 315c 	ldrh.w	r3, [r4, #348]	; 0x15c
 800161a:	88d2      	ldrh	r2, [r2, #6]
 800161c:	4293      	cmp	r3, r2
 800161e:	d251      	bcs.n	80016c4 <synth_sample+0x3a8>
				op[op_index][voice_index].env_amp = 0;
 8001620:	2300      	movs	r3, #0
				op[op_index][voice_index].adsr_state = SILENT;
 8001622:	2204      	movs	r2, #4
				op[op_index][voice_index].env_amp = 0;
 8001624:	f8a4 315c 	strh.w	r3, [r4, #348]	; 0x15c
				op[op_index][voice_index].adsr_state = SILENT;
 8001628:	f884 215a 	strb.w	r2, [r4, #346]	; 0x15a
 800162c:	e758      	b.n	80014e0 <synth_sample+0x1c4>
 800162e:	bf00      	nop
 8001630:	20000496 	.word	0x20000496
 8001634:	200002d0 	.word	0x200002d0
 8001638:	20000490 	.word	0x20000490
 800163c:	200004a0 	.word	0x200004a0
 8001640:	200004bc 	.word	0x200004bc
 8001644:	200004ac 	.word	0x200004ac
 8001648:	200004b0 	.word	0x200004b0
			if (op[op_index][voice_index].env_amp - op_decay_inc[op_index] <= (op_sustain[op_index] << 8)
 800164c:	f8b4 c15c 	ldrh.w	ip, [r4, #348]	; 0x15c
 8001650:	f8b8 1006 	ldrh.w	r1, [r8, #6]
 8001654:	78fa      	ldrb	r2, [r7, #3]
 8001656:	ebac 0e01 	sub.w	lr, ip, r1
 800165a:	ebbe 2f02 	cmp.w	lr, r2, lsl #8
 800165e:	ea4f 2302 	mov.w	r3, r2, lsl #8
 8001662:	dc28      	bgt.n	80016b6 <synth_sample+0x39a>
				op[op_index][voice_index].env_amp = (op_sustain[op_index] << 8);
 8001664:	b29b      	uxth	r3, r3
 8001666:	f8a4 315c 	strh.w	r3, [r4, #348]	; 0x15c
				if (op_sustain[op_index] == 0x00) {
 800166a:	2a00      	cmp	r2, #0
 800166c:	d037      	beq.n	80016de <synth_sample+0x3c2>
					op[op_index][voice_index].adsr_state = SUSTAIN;
 800166e:	2202      	movs	r2, #2
 8001670:	f884 215a 	strb.w	r2, [r4, #346]	; 0x15a
 8001674:	e734      	b.n	80014e0 <synth_sample+0x1c4>
				op[op_index][voice_index].env_amp += op_attack_inc[op_index];
 8001676:	b29b      	uxth	r3, r3
 8001678:	81a3      	strh	r3, [r4, #12]
 800167a:	e6f7      	b.n	800146c <synth_sample+0x150>
				op[op_index][voice_index].env_amp -= op_release_inc[op_index];
 800167c:	1a9b      	subs	r3, r3, r2
 800167e:	b29b      	uxth	r3, r3
 8001680:	81a3      	strh	r3, [r4, #12]
 8001682:	e6f3      	b.n	800146c <synth_sample+0x150>
 8001684:	1a9b      	subs	r3, r3, r2
 8001686:	b29b      	uxth	r3, r3
 8001688:	f8a4 307c 	strh.w	r3, [r4, #124]	; 0x7c
 800168c:	e6ff      	b.n	800148e <synth_sample+0x172>
				op[op_index][voice_index].env_amp += op_attack_inc[op_index];
 800168e:	b29b      	uxth	r3, r3
 8001690:	f8a4 307c 	strh.w	r3, [r4, #124]	; 0x7c
 8001694:	e6fb      	b.n	800148e <synth_sample+0x172>
					op[op_index][voice_index].adsr_state = SUSTAIN;
 8001696:	2202      	movs	r2, #2
 8001698:	72a2      	strb	r2, [r4, #10]
 800169a:	e6e7      	b.n	800146c <synth_sample+0x150>
				op[op_index][voice_index].env_amp -= op_release_inc[op_index];
 800169c:	1a9b      	subs	r3, r3, r2
 800169e:	b29b      	uxth	r3, r3
 80016a0:	f8a4 30ec 	strh.w	r3, [r4, #236]	; 0xec
 80016a4:	e707      	b.n	80014b6 <synth_sample+0x19a>
				op[op_index][voice_index].env_amp += op_attack_inc[op_index];
 80016a6:	b29b      	uxth	r3, r3
 80016a8:	f8a4 30ec 	strh.w	r3, [r4, #236]	; 0xec
 80016ac:	e703      	b.n	80014b6 <synth_sample+0x19a>
					op[op_index][voice_index].adsr_state = SUSTAIN;
 80016ae:	2202      	movs	r2, #2
 80016b0:	f884 207a 	strb.w	r2, [r4, #122]	; 0x7a
 80016b4:	e6eb      	b.n	800148e <synth_sample+0x172>
					|| op[op_index][voice_index].env_amp < op_decay_inc[op_index]) {
 80016b6:	458c      	cmp	ip, r1
 80016b8:	d3d4      	bcc.n	8001664 <synth_sample+0x348>
				op[op_index][voice_index].env_amp -= op_decay_inc[op_index];
 80016ba:	fa1f f38e 	uxth.w	r3, lr
 80016be:	f8a4 315c 	strh.w	r3, [r4, #348]	; 0x15c
 80016c2:	e70d      	b.n	80014e0 <synth_sample+0x1c4>
				op[op_index][voice_index].env_amp -= op_release_inc[op_index];
 80016c4:	1a9b      	subs	r3, r3, r2
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	f8a4 315c 	strh.w	r3, [r4, #348]	; 0x15c
 80016cc:	e708      	b.n	80014e0 <synth_sample+0x1c4>
				op[op_index][voice_index].env_amp += op_attack_inc[op_index];
 80016ce:	b29b      	uxth	r3, r3
 80016d0:	f8a4 315c 	strh.w	r3, [r4, #348]	; 0x15c
 80016d4:	e704      	b.n	80014e0 <synth_sample+0x1c4>
					op[op_index][voice_index].adsr_state = SUSTAIN;
 80016d6:	2202      	movs	r2, #2
 80016d8:	f884 20ea 	strb.w	r2, [r4, #234]	; 0xea
 80016dc:	e6eb      	b.n	80014b6 <synth_sample+0x19a>
					op[op_index][voice_index].adsr_state = SILENT;
 80016de:	2204      	movs	r2, #4
 80016e0:	f884 215a 	strb.w	r2, [r4, #346]	; 0x15a
 80016e4:	e6fc      	b.n	80014e0 <synth_sample+0x1c4>
 80016e6:	bf00      	nop

080016e8 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop

080016ec <display_send_command>:
	display_send_command(DISPLAY_CMD_ENTRY | DISPLAY_BIT_ENTRY_INC);
	//turn on display
	display_send_command(DISPLAY_CMD_ON_OFF | DISPLAY_BIT_ON_DISPLAY | DISPLAY_BIT_ON_CURSOR);
}

void display_send_command(uint8_t cmd) {
 80016ec:	b5f0      	push	{r4, r5, r6, r7, lr}
	display_i2c_write(data_LSB | DISPLAY_BIT_E);	//pull enable bit HIGH
	display_i2c_write(data_LSB);					//pull enable bit LOW
}

void display_i2c_write(uint8_t byte) {
	HAL_I2C_Master_Transmit(display_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 80016ee:	26ff      	movs	r6, #255	; 0xff
 80016f0:	4d27      	ldr	r5, [pc, #156]	; (8001790 <display_send_command+0xa4>)
void display_send_command(uint8_t cmd) {
 80016f2:	b085      	sub	sp, #20
	uint8_t cmd_MSB = (cmd & 0xF0) | DISPLAY_BIT_BACKLIGHT;
 80016f4:	f020 070f 	bic.w	r7, r0, #15
 80016f8:	f047 0708 	orr.w	r7, r7, #8
	HAL_I2C_Master_Transmit(display_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 80016fc:	f10d 020f 	add.w	r2, sp, #15
 8001700:	2301      	movs	r3, #1
 8001702:	214e      	movs	r1, #78	; 0x4e
	uint8_t cmd_LSB = (cmd << 4) | DISPLAY_BIT_BACKLIGHT;
 8001704:	0104      	lsls	r4, r0, #4
	HAL_I2C_Master_Transmit(display_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 8001706:	9600      	str	r6, [sp, #0]
 8001708:	6828      	ldr	r0, [r5, #0]
 800170a:	f88d 700f 	strb.w	r7, [sp, #15]
 800170e:	f001 fa21 	bl	8002b54 <HAL_I2C_Master_Transmit>
	display_i2c_write(cmd_MSB | DISPLAY_BIT_E);		//pull enable bit HIGH
 8001712:	f047 0c04 	orr.w	ip, r7, #4
	HAL_I2C_Master_Transmit(display_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 8001716:	f10d 020f 	add.w	r2, sp, #15
 800171a:	2301      	movs	r3, #1
 800171c:	214e      	movs	r1, #78	; 0x4e
 800171e:	6828      	ldr	r0, [r5, #0]
 8001720:	9600      	str	r6, [sp, #0]
 8001722:	f88d c00f 	strb.w	ip, [sp, #15]
 8001726:	f001 fa15 	bl	8002b54 <HAL_I2C_Master_Transmit>
 800172a:	f10d 020f 	add.w	r2, sp, #15
 800172e:	2301      	movs	r3, #1
 8001730:	214e      	movs	r1, #78	; 0x4e
 8001732:	6828      	ldr	r0, [r5, #0]
 8001734:	9600      	str	r6, [sp, #0]
 8001736:	f88d 700f 	strb.w	r7, [sp, #15]
	uint8_t cmd_LSB = (cmd << 4) | DISPLAY_BIT_BACKLIGHT;
 800173a:	f044 0408 	orr.w	r4, r4, #8
	HAL_I2C_Master_Transmit(display_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 800173e:	f001 fa09 	bl	8002b54 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);									//wait 5 ms
 8001742:	2005      	movs	r0, #5
 8001744:	f000 fd96 	bl	8002274 <HAL_Delay>
	uint8_t cmd_LSB = (cmd << 4) | DISPLAY_BIT_BACKLIGHT;
 8001748:	b2e4      	uxtb	r4, r4
	HAL_I2C_Master_Transmit(display_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 800174a:	f10d 020f 	add.w	r2, sp, #15
 800174e:	2301      	movs	r3, #1
 8001750:	214e      	movs	r1, #78	; 0x4e
 8001752:	6828      	ldr	r0, [r5, #0]
 8001754:	9600      	str	r6, [sp, #0]
 8001756:	f88d 400f 	strb.w	r4, [sp, #15]
	display_i2c_write(cmd_LSB | DISPLAY_BIT_E);		//pull enable bit HIGH
 800175a:	f044 0704 	orr.w	r7, r4, #4
	HAL_I2C_Master_Transmit(display_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 800175e:	f001 f9f9 	bl	8002b54 <HAL_I2C_Master_Transmit>
 8001762:	f10d 020f 	add.w	r2, sp, #15
 8001766:	2301      	movs	r3, #1
 8001768:	214e      	movs	r1, #78	; 0x4e
 800176a:	6828      	ldr	r0, [r5, #0]
 800176c:	9600      	str	r6, [sp, #0]
 800176e:	f88d 700f 	strb.w	r7, [sp, #15]
 8001772:	f001 f9ef 	bl	8002b54 <HAL_I2C_Master_Transmit>
 8001776:	2301      	movs	r3, #1
 8001778:	214e      	movs	r1, #78	; 0x4e
 800177a:	6828      	ldr	r0, [r5, #0]
 800177c:	9600      	str	r6, [sp, #0]
 800177e:	f10d 020f 	add.w	r2, sp, #15
 8001782:	f88d 400f 	strb.w	r4, [sp, #15]
 8001786:	f001 f9e5 	bl	8002b54 <HAL_I2C_Master_Transmit>
}
 800178a:	b005      	add	sp, #20
 800178c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800178e:	bf00      	nop
 8001790:	2000052c 	.word	0x2000052c

08001794 <init_display>:
void init_display(I2C_HandleTypeDef* hi2c) {
 8001794:	4602      	mov	r2, r0
 8001796:	b508      	push	{r3, lr}
	display_i2c = hi2c;
 8001798:	4b0a      	ldr	r3, [pc, #40]	; (80017c4 <init_display+0x30>)
	display_send_command(init_4_bit_cmd);
 800179a:	2033      	movs	r0, #51	; 0x33
	display_i2c = hi2c;
 800179c:	601a      	str	r2, [r3, #0]
	display_send_command(init_4_bit_cmd);
 800179e:	f7ff ffa5 	bl	80016ec <display_send_command>
	display_send_command(init_4_bit_cmd);
 80017a2:	2032      	movs	r0, #50	; 0x32
 80017a4:	f7ff ffa2 	bl	80016ec <display_send_command>
	display_send_command(DISPLAY_CMD_FUNC |  DISPLAY_BIT_FUNC_DOUBLE);
 80017a8:	2028      	movs	r0, #40	; 0x28
 80017aa:	f7ff ff9f 	bl	80016ec <display_send_command>
	display_send_command(DISPLAY_CMD_CLEAR);
 80017ae:	2001      	movs	r0, #1
 80017b0:	f7ff ff9c 	bl	80016ec <display_send_command>
	display_send_command(DISPLAY_CMD_ENTRY | DISPLAY_BIT_ENTRY_INC);
 80017b4:	2006      	movs	r0, #6
 80017b6:	f7ff ff99 	bl	80016ec <display_send_command>
}
 80017ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	display_send_command(DISPLAY_CMD_ON_OFF | DISPLAY_BIT_ON_DISPLAY | DISPLAY_BIT_ON_CURSOR);
 80017be:	200e      	movs	r0, #14
 80017c0:	f7ff bf94 	b.w	80016ec <display_send_command>
 80017c4:	2000052c 	.word	0x2000052c

080017c8 <display_i2c_dma_write>:
}

void display_i2c_dma_write(uint8_t* buffer, uint8_t size) {
 80017c8:	b410      	push	{r4}
	HAL_I2C_Master_Transmit_DMA(display_i2c, DISPLAY_ADDR_I2C_WRITE, buffer, size);
 80017ca:	4c04      	ldr	r4, [pc, #16]	; (80017dc <display_i2c_dma_write+0x14>)
void display_i2c_dma_write(uint8_t* buffer, uint8_t size) {
 80017cc:	4602      	mov	r2, r0
 80017ce:	460b      	mov	r3, r1
	HAL_I2C_Master_Transmit_DMA(display_i2c, DISPLAY_ADDR_I2C_WRITE, buffer, size);
 80017d0:	6820      	ldr	r0, [r4, #0]
 80017d2:	214e      	movs	r1, #78	; 0x4e
}
 80017d4:	bc10      	pop	{r4}
	HAL_I2C_Master_Transmit_DMA(display_i2c, DISPLAY_ADDR_I2C_WRITE, buffer, size);
 80017d6:	f001 bb09 	b.w	8002dec <HAL_I2C_Master_Transmit_DMA>
 80017da:	bf00      	nop
 80017dc:	2000052c 	.word	0x2000052c

080017e0 <display_convert_cmd>:

void display_convert_cmd(uint8_t cmd, uint8_t* buffer, uint8_t* pos){
	uint8_t cmd_MSB = (cmd & 0xF0) | DISPLAY_BIT_BACKLIGHT;
	uint8_t cmd_LSB = (cmd << 4) | DISPLAY_BIT_BACKLIGHT;
	*(buffer + (*pos)++) = cmd_MSB;
 80017e0:	7813      	ldrb	r3, [r2, #0]
void display_convert_cmd(uint8_t cmd, uint8_t* buffer, uint8_t* pos){
 80017e2:	b470      	push	{r4, r5, r6}
	uint8_t cmd_MSB = (cmd & 0xF0) | DISPLAY_BIT_BACKLIGHT;
 80017e4:	f020 040f 	bic.w	r4, r0, #15
 80017e8:	f044 0408 	orr.w	r4, r4, #8
	*(buffer + (*pos)++) = cmd_MSB;
 80017ec:	1c5d      	adds	r5, r3, #1
 80017ee:	7015      	strb	r5, [r2, #0]
 80017f0:	54cc      	strb	r4, [r1, r3]
	*(buffer + (*pos)++) = cmd_MSB | DISPLAY_BIT_E;
 80017f2:	7813      	ldrb	r3, [r2, #0]
 80017f4:	f044 0504 	orr.w	r5, r4, #4
 80017f8:	1c5e      	adds	r6, r3, #1
 80017fa:	7016      	strb	r6, [r2, #0]
 80017fc:	54cd      	strb	r5, [r1, r3]
	*(buffer + (*pos)++) = cmd_MSB;
 80017fe:	7815      	ldrb	r5, [r2, #0]
	uint8_t cmd_LSB = (cmd << 4) | DISPLAY_BIT_BACKLIGHT;
 8001800:	0103      	lsls	r3, r0, #4
	*(buffer + (*pos)++) = cmd_MSB;
 8001802:	1c68      	adds	r0, r5, #1
 8001804:	7010      	strb	r0, [r2, #0]
 8001806:	554c      	strb	r4, [r1, r5]
	*(buffer + (*pos)++) = cmd_LSB;
 8001808:	7810      	ldrb	r0, [r2, #0]
	uint8_t cmd_LSB = (cmd << 4) | DISPLAY_BIT_BACKLIGHT;
 800180a:	f043 0308 	orr.w	r3, r3, #8
 800180e:	b2db      	uxtb	r3, r3
	*(buffer + (*pos)++) = cmd_LSB;
 8001810:	1c44      	adds	r4, r0, #1
 8001812:	7014      	strb	r4, [r2, #0]
 8001814:	540b      	strb	r3, [r1, r0]
	*(buffer + (*pos)++) = cmd_LSB | DISPLAY_BIT_E;
 8001816:	7810      	ldrb	r0, [r2, #0]
 8001818:	f043 0404 	orr.w	r4, r3, #4
 800181c:	1c45      	adds	r5, r0, #1
 800181e:	7015      	strb	r5, [r2, #0]
 8001820:	540c      	strb	r4, [r1, r0]
	*(buffer + (*pos)++) = cmd_LSB;
 8001822:	7810      	ldrb	r0, [r2, #0]
 8001824:	1c44      	adds	r4, r0, #1
 8001826:	7014      	strb	r4, [r2, #0]
 8001828:	540b      	strb	r3, [r1, r0]
}
 800182a:	bc70      	pop	{r4, r5, r6}
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop

08001830 <display_convert_data>:

void display_convert_data(uint8_t data, uint8_t* buffer, uint8_t* pos) {
	uint8_t data_MSB = (data & 0xF0) | DISPLAY_BIT_RS | DISPLAY_BIT_BACKLIGHT;
	uint8_t data_LSB = (data << 4) | DISPLAY_BIT_RS | DISPLAY_BIT_BACKLIGHT;
	*(buffer + (*pos)++) = data_MSB;
 8001830:	7813      	ldrb	r3, [r2, #0]
void display_convert_data(uint8_t data, uint8_t* buffer, uint8_t* pos) {
 8001832:	b470      	push	{r4, r5, r6}
	uint8_t data_MSB = (data & 0xF0) | DISPLAY_BIT_RS | DISPLAY_BIT_BACKLIGHT;
 8001834:	f020 040f 	bic.w	r4, r0, #15
 8001838:	f044 0409 	orr.w	r4, r4, #9
	*(buffer + (*pos)++) = data_MSB;
 800183c:	1c5d      	adds	r5, r3, #1
 800183e:	7015      	strb	r5, [r2, #0]
 8001840:	54cc      	strb	r4, [r1, r3]
	*(buffer + (*pos)++) = data_MSB | DISPLAY_BIT_E;
 8001842:	7813      	ldrb	r3, [r2, #0]
 8001844:	f044 0504 	orr.w	r5, r4, #4
 8001848:	1c5e      	adds	r6, r3, #1
 800184a:	7016      	strb	r6, [r2, #0]
 800184c:	54cd      	strb	r5, [r1, r3]
	*(buffer + (*pos)++) = data_MSB;
 800184e:	7815      	ldrb	r5, [r2, #0]
	uint8_t data_LSB = (data << 4) | DISPLAY_BIT_RS | DISPLAY_BIT_BACKLIGHT;
 8001850:	0103      	lsls	r3, r0, #4
	*(buffer + (*pos)++) = data_MSB;
 8001852:	1c68      	adds	r0, r5, #1
 8001854:	7010      	strb	r0, [r2, #0]
 8001856:	554c      	strb	r4, [r1, r5]
	*(buffer + (*pos)++) = data_LSB;
 8001858:	7810      	ldrb	r0, [r2, #0]
	uint8_t data_LSB = (data << 4) | DISPLAY_BIT_RS | DISPLAY_BIT_BACKLIGHT;
 800185a:	f043 0309 	orr.w	r3, r3, #9
 800185e:	b2db      	uxtb	r3, r3
	*(buffer + (*pos)++) = data_LSB;
 8001860:	1c44      	adds	r4, r0, #1
 8001862:	7014      	strb	r4, [r2, #0]
 8001864:	540b      	strb	r3, [r1, r0]
	*(buffer + (*pos)++) = data_LSB | DISPLAY_BIT_E;
 8001866:	7810      	ldrb	r0, [r2, #0]
 8001868:	f043 0404 	orr.w	r4, r3, #4
 800186c:	1c45      	adds	r5, r0, #1
 800186e:	7015      	strb	r5, [r2, #0]
 8001870:	540c      	strb	r4, [r1, r0]
	*(buffer + (*pos)++) = data_LSB;
 8001872:	7810      	ldrb	r0, [r2, #0]
 8001874:	1c44      	adds	r4, r0, #1
 8001876:	7014      	strb	r4, [r2, #0]
 8001878:	540b      	strb	r3, [r1, r0]
}
 800187a:	bc70      	pop	{r4, r5, r6}
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop

08001880 <input_invalid>:
	fsm_transition_table[present_state][i].transition_task();			//execute associated transition function
	present_state = fsm_transition_table[present_state][i].next_state;	//update state
}

void input_invalid() {
}
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop

08001884 <change_inc_dec>:

void change_inc_dec() {
	if (inc_dec == INC_DEC_DEFAULT) {
 8001884:	4b03      	ldr	r3, [pc, #12]	; (8001894 <change_inc_dec+0x10>)
 8001886:	781a      	ldrb	r2, [r3, #0]
 8001888:	2a01      	cmp	r2, #1
		inc_dec = INC_DEC_ALT;
	}
	else {
		inc_dec = INC_DEC_DEFAULT;
 800188a:	bf0c      	ite	eq
 800188c:	2208      	moveq	r2, #8
 800188e:	2201      	movne	r2, #1
 8001890:	701a      	strb	r2, [r3, #0]
	}
}
 8001892:	4770      	bx	lr
 8001894:	20000528 	.word	0x20000528

08001898 <select_menu_amp>:

void select_menu_amp() {
	display_i2c_dma_write(ui_menu_amp_converted, UI_STRING_CONVERTED_SIZE);
 8001898:	21cc      	movs	r1, #204	; 0xcc
 800189a:	4801      	ldr	r0, [pc, #4]	; (80018a0 <select_menu_amp+0x8>)
 800189c:	f7ff bf94 	b.w	80017c8 <display_i2c_dma_write>
 80018a0:	20000718 	.word	0x20000718

080018a4 <select_menu_ratio>:
}

void select_menu_ratio() {
	display_i2c_dma_write(ui_menu_ratio_converted, UI_STRING_CONVERTED_SIZE);
 80018a4:	21cc      	movs	r1, #204	; 0xcc
 80018a6:	4801      	ldr	r0, [pc, #4]	; (80018ac <select_menu_ratio+0x8>)
 80018a8:	f7ff bf8e 	b.w	80017c8 <display_i2c_dma_write>
 80018ac:	20000bdc 	.word	0x20000bdc

080018b0 <select_menu_detune>:
}
void select_menu_detune() {
	display_i2c_dma_write(ui_menu_detune_converted, UI_STRING_CONVERTED_SIZE);
 80018b0:	21cc      	movs	r1, #204	; 0xcc
 80018b2:	4801      	ldr	r0, [pc, #4]	; (80018b8 <select_menu_detune+0x8>)
 80018b4:	f7ff bf88 	b.w	80017c8 <display_i2c_dma_write>
 80018b8:	20000ee4 	.word	0x20000ee4

080018bc <select_menu_env>:
}

void select_menu_env() {
	display_i2c_dma_write(ui_menu_env_converted, UI_STRING_CONVERTED_SIZE);
 80018bc:	21cc      	movs	r1, #204	; 0xcc
 80018be:	4801      	ldr	r0, [pc, #4]	; (80018c4 <select_menu_env+0x8>)
 80018c0:	f7ff bf82 	b.w	80017c8 <display_i2c_dma_write>
 80018c4:	200007e4 	.word	0x200007e4

080018c8 <select_menu_fdbk>:
}

void select_menu_fdbk() {
	display_i2c_dma_write(ui_menu_fdbk_converted, UI_STRING_CONVERTED_SIZE);
 80018c8:	21cc      	movs	r1, #204	; 0xcc
 80018ca:	4801      	ldr	r0, [pc, #4]	; (80018d0 <select_menu_fdbk+0x8>)
 80018cc:	f7ff bf7c 	b.w	80017c8 <display_i2c_dma_write>
 80018d0:	20000e14 	.word	0x20000e14

080018d4 <select_menu_lfo>:
}

void select_menu_lfo() {
	display_i2c_dma_write(ui_menu_lfo_converted, UI_STRING_CONVERTED_SIZE);
 80018d4:	21cc      	movs	r1, #204	; 0xcc
 80018d6:	4801      	ldr	r0, [pc, #4]	; (80018dc <select_menu_lfo+0x8>)
 80018d8:	f7ff bf76 	b.w	80017c8 <display_i2c_dma_write>
 80018dc:	20000d00 	.word	0x20000d00

080018e0 <select_menu_algo>:
}

void select_menu_algo() {
	display_i2c_dma_write(ui_menu_algo_converted, UI_STRING_CONVERTED_SIZE);
 80018e0:	21cc      	movs	r1, #204	; 0xcc
 80018e2:	4801      	ldr	r0, [pc, #4]	; (80018e8 <select_menu_algo+0x8>)
 80018e4:	f7ff bf70 	b.w	80017c8 <display_i2c_dma_write>
 80018e8:	200008b0 	.word	0x200008b0

080018ec <select_menu_instr>:
}

void select_menu_instr() {
	display_i2c_dma_write(ui_menu_instr_converted, UI_STRING_CONVERTED_SIZE);
 80018ec:	21cc      	movs	r1, #204	; 0xcc
 80018ee:	4801      	ldr	r0, [pc, #4]	; (80018f4 <select_menu_instr+0x8>)
 80018f0:	f7ff bf6a 	b.w	80017c8 <display_i2c_dma_write>
 80018f4:	20000a40 	.word	0x20000a40

080018f8 <enter_menu_amp>:
}

void enter_menu_amp() {
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 80018f8:	2300      	movs	r3, #0
void enter_menu_amp() {
 80018fa:	b570      	push	{r4, r5, r6, lr}
 80018fc:	b086      	sub	sp, #24
 80018fe:	4c14      	ldr	r4, [pc, #80]	; (8001950 <enter_menu_amp+0x58>)
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001900:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8001904:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001908:	4e12      	ldr	r6, [pc, #72]	; (8001954 <enter_menu_amp+0x5c>)
 800190a:	f88d 3014 	strb.w	r3, [sp, #20]
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 800190e:	1d25      	adds	r5, r4, #4
		strcat(params, HEX_TO_STRING[op_amp[op]]);
 8001910:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001914:	a801      	add	r0, sp, #4
 8001916:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 800191a:	f003 f928 	bl	8004b6e <strcat>
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 800191e:	42ac      	cmp	r4, r5
 8001920:	d1f6      	bne.n	8001910 <enter_menu_amp+0x18>
	}
	uint8_t index = SECOND_LINE_START_INDEX;
 8001922:	236c      	movs	r3, #108	; 0x6c
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
		display_convert_data(
 8001924:	4e0c      	ldr	r6, [pc, #48]	; (8001958 <enter_menu_amp+0x60>)
 8001926:	f10d 0403 	add.w	r4, sp, #3
	uint8_t index = SECOND_LINE_START_INDEX;
 800192a:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 800192e:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 8001932:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8001936:	4631      	mov	r1, r6
 8001938:	f10d 0203 	add.w	r2, sp, #3
 800193c:	f7ff ff78 	bl	8001830 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001940:	42ac      	cmp	r4, r5
 8001942:	d1f6      	bne.n	8001932 <enter_menu_amp+0x3a>
			params[i], ui_set_converted, &index
		);
	}
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
 8001944:	21cc      	movs	r1, #204	; 0xcc
 8001946:	4804      	ldr	r0, [pc, #16]	; (8001958 <enter_menu_amp+0x60>)
 8001948:	f7ff ff3e 	bl	80017c8 <display_i2c_dma_write>
}
 800194c:	b006      	add	sp, #24
 800194e:	bd70      	pop	{r4, r5, r6, pc}
 8001950:	200004ac 	.word	0x200004ac
 8001954:	20000004 	.word	0x20000004
 8001958:	20000604 	.word	0x20000604

0800195c <enter_menu_ratio>:

void enter_menu_ratio() {
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 800195c:	2300      	movs	r3, #0
void enter_menu_ratio() {
 800195e:	b570      	push	{r4, r5, r6, lr}
 8001960:	b086      	sub	sp, #24
 8001962:	4c14      	ldr	r4, [pc, #80]	; (80019b4 <enter_menu_ratio+0x58>)
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001964:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8001968:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800196c:	4e12      	ldr	r6, [pc, #72]	; (80019b8 <enter_menu_ratio+0x5c>)
 800196e:	f88d 3014 	strb.w	r3, [sp, #20]
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8001972:	1d25      	adds	r5, r4, #4
		strcat(params, HEX_TO_STRING[op_ratio[op]]);
 8001974:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001978:	a801      	add	r0, sp, #4
 800197a:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 800197e:	f003 f8f6 	bl	8004b6e <strcat>
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8001982:	42ac      	cmp	r4, r5
 8001984:	d1f6      	bne.n	8001974 <enter_menu_ratio+0x18>
	}
	uint8_t index = SECOND_LINE_START_INDEX;
 8001986:	236c      	movs	r3, #108	; 0x6c
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
		display_convert_data(
 8001988:	4e0c      	ldr	r6, [pc, #48]	; (80019bc <enter_menu_ratio+0x60>)
 800198a:	f10d 0403 	add.w	r4, sp, #3
	uint8_t index = SECOND_LINE_START_INDEX;
 800198e:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001992:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 8001996:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 800199a:	4631      	mov	r1, r6
 800199c:	f10d 0203 	add.w	r2, sp, #3
 80019a0:	f7ff ff46 	bl	8001830 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 80019a4:	42ac      	cmp	r4, r5
 80019a6:	d1f6      	bne.n	8001996 <enter_menu_ratio+0x3a>
			params[i], ui_set_converted, &index
		);
	}
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
 80019a8:	21cc      	movs	r1, #204	; 0xcc
 80019aa:	4804      	ldr	r0, [pc, #16]	; (80019bc <enter_menu_ratio+0x60>)
 80019ac:	f7ff ff0c 	bl	80017c8 <display_i2c_dma_write>
}
 80019b0:	b006      	add	sp, #24
 80019b2:	bd70      	pop	{r4, r5, r6, pc}
 80019b4:	200004cc 	.word	0x200004cc
 80019b8:	20000004 	.word	0x20000004
 80019bc:	20000604 	.word	0x20000604

080019c0 <enter_menu_detune>:

void enter_menu_detune() {
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 80019c0:	2300      	movs	r3, #0
void enter_menu_detune() {
 80019c2:	b570      	push	{r4, r5, r6, lr}
 80019c4:	b086      	sub	sp, #24
 80019c6:	4c14      	ldr	r4, [pc, #80]	; (8001a18 <enter_menu_detune+0x58>)
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 80019c8:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80019cc:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80019d0:	4e12      	ldr	r6, [pc, #72]	; (8001a1c <enter_menu_detune+0x5c>)
 80019d2:	f88d 3014 	strb.w	r3, [sp, #20]
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 80019d6:	1d25      	adds	r5, r4, #4
		strcat(params, HEX_TO_STRING[op_detune[op]]);
 80019d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80019dc:	a801      	add	r0, sp, #4
 80019de:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 80019e2:	f003 f8c4 	bl	8004b6e <strcat>
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 80019e6:	42ac      	cmp	r4, r5
 80019e8:	d1f6      	bne.n	80019d8 <enter_menu_detune+0x18>
	}
	uint8_t index = SECOND_LINE_START_INDEX;
 80019ea:	236c      	movs	r3, #108	; 0x6c
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
		display_convert_data(
 80019ec:	4e0c      	ldr	r6, [pc, #48]	; (8001a20 <enter_menu_detune+0x60>)
 80019ee:	f10d 0403 	add.w	r4, sp, #3
	uint8_t index = SECOND_LINE_START_INDEX;
 80019f2:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 80019f6:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 80019fa:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80019fe:	4631      	mov	r1, r6
 8001a00:	f10d 0203 	add.w	r2, sp, #3
 8001a04:	f7ff ff14 	bl	8001830 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001a08:	42ac      	cmp	r4, r5
 8001a0a:	d1f6      	bne.n	80019fa <enter_menu_detune+0x3a>
			params[i], ui_set_converted, &index
		);
	}
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
 8001a0c:	21cc      	movs	r1, #204	; 0xcc
 8001a0e:	4804      	ldr	r0, [pc, #16]	; (8001a20 <enter_menu_detune+0x60>)
 8001a10:	f7ff feda 	bl	80017c8 <display_i2c_dma_write>
}
 8001a14:	b006      	add	sp, #24
 8001a16:	bd70      	pop	{r4, r5, r6, pc}
 8001a18:	200004b8 	.word	0x200004b8
 8001a1c:	20000004 	.word	0x20000004
 8001a20:	20000604 	.word	0x20000604

08001a24 <enter_menu_env>:

void enter_menu_env() {
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001a24:	2300      	movs	r3, #0
void enter_menu_env() {
 8001a26:	b570      	push	{r4, r5, r6, lr}
	strcat(params, HEX_TO_STRING[fsm_env_op]);
 8001a28:	4911      	ldr	r1, [pc, #68]	; (8001a70 <enter_menu_env+0x4c>)
 8001a2a:	4a12      	ldr	r2, [pc, #72]	; (8001a74 <enter_menu_env+0x50>)
 8001a2c:	7809      	ldrb	r1, [r1, #0]
void enter_menu_env() {
 8001a2e:	b086      	sub	sp, #24
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001a30:	ad02      	add	r5, sp, #8
	strcat(params, HEX_TO_STRING[fsm_env_op]);
 8001a32:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8001a36:	a801      	add	r0, sp, #4
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001a38:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8001a3c:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8001a40:	732b      	strb	r3, [r5, #12]
	strcat(params, HEX_TO_STRING[fsm_env_op]);
 8001a42:	f003 f8a3 	bl	8004b8c <strcpy>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001a46:	236c      	movs	r3, #108	; 0x6c
	for (uint8_t i = 0; i < 4; i++) {
		display_convert_data(
 8001a48:	4e0b      	ldr	r6, [pc, #44]	; (8001a78 <enter_menu_env+0x54>)
 8001a4a:	ac01      	add	r4, sp, #4
	uint8_t index = SECOND_LINE_START_INDEX;
 8001a4c:	f88d 3003 	strb.w	r3, [sp, #3]
		display_convert_data(
 8001a50:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001a54:	4631      	mov	r1, r6
 8001a56:	f10d 0203 	add.w	r2, sp, #3
 8001a5a:	f7ff fee9 	bl	8001830 <display_convert_data>
	for (uint8_t i = 0; i < 4; i++) {
 8001a5e:	42ac      	cmp	r4, r5
 8001a60:	d1f6      	bne.n	8001a50 <enter_menu_env+0x2c>
			params[i], ui_menu_env_op_converted, &index
		);
	}
	display_i2c_dma_write(ui_menu_env_op_converted, UI_STRING_CONVERTED_SIZE);
 8001a62:	21cc      	movs	r1, #204	; 0xcc
 8001a64:	4804      	ldr	r0, [pc, #16]	; (8001a78 <enter_menu_env+0x54>)
 8001a66:	f7ff feaf 	bl	80017c8 <display_i2c_dma_write>
}
 8001a6a:	b006      	add	sp, #24
 8001a6c:	bd70      	pop	{r4, r5, r6, pc}
 8001a6e:	bf00      	nop
 8001a70:	20000601 	.word	0x20000601
 8001a74:	20000004 	.word	0x20000004
 8001a78:	20000530 	.word	0x20000530

08001a7c <enter_menu_env_op>:

void enter_menu_env_op() {
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001a7c:	2300      	movs	r3, #0
void enter_menu_env_op() {
 8001a7e:	b570      	push	{r4, r5, r6, lr}
	strcat(params, HEX_TO_STRING[op_attack[fsm_env_op]]);
 8001a80:	491c      	ldr	r1, [pc, #112]	; (8001af4 <enter_menu_env_op+0x78>)
 8001a82:	4a1d      	ldr	r2, [pc, #116]	; (8001af8 <enter_menu_env_op+0x7c>)
 8001a84:	780e      	ldrb	r6, [r1, #0]
 8001a86:	4d1d      	ldr	r5, [pc, #116]	; (8001afc <enter_menu_env_op+0x80>)
 8001a88:	5d92      	ldrb	r2, [r2, r6]
void enter_menu_env_op() {
 8001a8a:	b086      	sub	sp, #24
	strcat(params, HEX_TO_STRING[op_attack[fsm_env_op]]);
 8001a8c:	f855 1022 	ldr.w	r1, [r5, r2, lsl #2]
 8001a90:	a801      	add	r0, sp, #4
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001a92:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8001a96:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001a9a:	f88d 3014 	strb.w	r3, [sp, #20]
	strcat(params, HEX_TO_STRING[op_attack[fsm_env_op]]);
 8001a9e:	f003 f85d 	bl	8004b5c <stpcpy>
	strcat(params, HEX_TO_STRING[op_decay[fsm_env_op]]);
 8001aa2:	4b17      	ldr	r3, [pc, #92]	; (8001b00 <enter_menu_env_op+0x84>)
 8001aa4:	f10d 0403 	add.w	r4, sp, #3
 8001aa8:	5d9b      	ldrb	r3, [r3, r6]
 8001aaa:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8001aae:	f003 f855 	bl	8004b5c <stpcpy>
	strcat(params, HEX_TO_STRING[op_sustain[fsm_env_op]]);
 8001ab2:	4b14      	ldr	r3, [pc, #80]	; (8001b04 <enter_menu_env_op+0x88>)
 8001ab4:	5d9b      	ldrb	r3, [r3, r6]
 8001ab6:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8001aba:	f003 f84f 	bl	8004b5c <stpcpy>
	strcat(params, HEX_TO_STRING[op_release[fsm_env_op]]);
 8001abe:	4b12      	ldr	r3, [pc, #72]	; (8001b08 <enter_menu_env_op+0x8c>)
 8001ac0:	5d9b      	ldrb	r3, [r3, r6]
	uint8_t index = SECOND_LINE_START_INDEX;
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
		display_convert_data(
 8001ac2:	4e12      	ldr	r6, [pc, #72]	; (8001b0c <enter_menu_env_op+0x90>)
	strcat(params, HEX_TO_STRING[op_release[fsm_env_op]]);
 8001ac4:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8001ac8:	f003 f860 	bl	8004b8c <strcpy>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001acc:	236c      	movs	r3, #108	; 0x6c
 8001ace:	f10d 0513 	add.w	r5, sp, #19
 8001ad2:	f88d 3003 	strb.w	r3, [sp, #3]
		display_convert_data(
 8001ad6:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8001ada:	4631      	mov	r1, r6
 8001adc:	f10d 0203 	add.w	r2, sp, #3
 8001ae0:	f7ff fea6 	bl	8001830 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001ae4:	42ac      	cmp	r4, r5
 8001ae6:	d1f6      	bne.n	8001ad6 <enter_menu_env_op+0x5a>
			params[i], ui_set_env_converted, &index
		);
	}
	display_i2c_dma_write(ui_set_env_converted, UI_STRING_CONVERTED_SIZE);
 8001ae8:	21cc      	movs	r1, #204	; 0xcc
 8001aea:	4808      	ldr	r0, [pc, #32]	; (8001b0c <enter_menu_env_op+0x90>)
 8001aec:	f7ff fe6c 	bl	80017c8 <display_i2c_dma_write>
}
 8001af0:	b006      	add	sp, #24
 8001af2:	bd70      	pop	{r4, r5, r6, pc}
 8001af4:	20000601 	.word	0x20000601
 8001af8:	2000049c 	.word	0x2000049c
 8001afc:	20000004 	.word	0x20000004
 8001b00:	200004c4 	.word	0x200004c4
 8001b04:	20000490 	.word	0x20000490
 8001b08:	20000498 	.word	0x20000498
 8001b0c:	20000fb0 	.word	0x20000fb0

08001b10 <inc_set_env>:
	}
	enter_menu_detune();
}

void inc_set_env() {
	switch (fsm_op) {
 8001b10:	4b0f      	ldr	r3, [pc, #60]	; (8001b50 <inc_set_env+0x40>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	2b03      	cmp	r3, #3
 8001b16:	d80f      	bhi.n	8001b38 <inc_set_env+0x28>
 8001b18:	e8df f003 	tbb	[pc, r3]
 8001b1c:	02101316 	.word	0x02101316
		if (op_sustain[fsm_env_op] > MAX_VOLUME) {
			op_sustain[fsm_env_op] = MAX_VOLUME;
		}
		break;
	case 0x03:
		op_release[fsm_env_op] += inc_dec;
 8001b20:	4b0c      	ldr	r3, [pc, #48]	; (8001b54 <inc_set_env+0x44>)
 8001b22:	490d      	ldr	r1, [pc, #52]	; (8001b58 <inc_set_env+0x48>)
 8001b24:	781a      	ldrb	r2, [r3, #0]
 8001b26:	480d      	ldr	r0, [pc, #52]	; (8001b5c <inc_set_env+0x4c>)
 8001b28:	5c8b      	ldrb	r3, [r1, r2]
 8001b2a:	7800      	ldrb	r0, [r0, #0]
 8001b2c:	4403      	add	r3, r0
 8001b2e:	b2db      	uxtb	r3, r3
		if (op_release[fsm_env_op] > ENV_MAX_RATE) {
 8001b30:	2b80      	cmp	r3, #128	; 0x80
			op_release[fsm_env_op] = ENV_MAX_RATE;
 8001b32:	bf88      	it	hi
 8001b34:	2380      	movhi	r3, #128	; 0x80
 8001b36:	548b      	strb	r3, [r1, r2]
		}
		break;
	default:
		break;
	}
	enter_menu_env_op();
 8001b38:	f7ff bfa0 	b.w	8001a7c <enter_menu_env_op>
		op_sustain[fsm_env_op] += inc_dec;
 8001b3c:	4b05      	ldr	r3, [pc, #20]	; (8001b54 <inc_set_env+0x44>)
 8001b3e:	4908      	ldr	r1, [pc, #32]	; (8001b60 <inc_set_env+0x50>)
 8001b40:	e7f0      	b.n	8001b24 <inc_set_env+0x14>
		op_decay[fsm_env_op] += inc_dec;
 8001b42:	4b04      	ldr	r3, [pc, #16]	; (8001b54 <inc_set_env+0x44>)
 8001b44:	4907      	ldr	r1, [pc, #28]	; (8001b64 <inc_set_env+0x54>)
 8001b46:	e7ed      	b.n	8001b24 <inc_set_env+0x14>
		op_attack[fsm_env_op] += inc_dec;
 8001b48:	4b02      	ldr	r3, [pc, #8]	; (8001b54 <inc_set_env+0x44>)
 8001b4a:	4907      	ldr	r1, [pc, #28]	; (8001b68 <inc_set_env+0x58>)
 8001b4c:	e7ea      	b.n	8001b24 <inc_set_env+0x14>
 8001b4e:	bf00      	nop
 8001b50:	200004d0 	.word	0x200004d0
 8001b54:	20000601 	.word	0x20000601
 8001b58:	20000498 	.word	0x20000498
 8001b5c:	20000528 	.word	0x20000528
 8001b60:	20000490 	.word	0x20000490
 8001b64:	200004c4 	.word	0x200004c4
 8001b68:	2000049c 	.word	0x2000049c

08001b6c <dec_set_env>:
	}
	enter_menu_detune();
}

void dec_set_env() {
	switch (fsm_op) {
 8001b6c:	4b15      	ldr	r3, [pc, #84]	; (8001bc4 <dec_set_env+0x58>)
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	2b03      	cmp	r3, #3
 8001b72:	d80f      	bhi.n	8001b94 <dec_set_env+0x28>
 8001b74:	e8df f003 	tbb	[pc, r3]
 8001b78:	10021f22 	.word	0x10021f22
		if (op_decay[fsm_env_op] > ENV_MAX_RATE || op_decay[fsm_env_op] == 0x00) {
			op_decay[fsm_env_op] = 0x01;
		}
		break;
	case 0x02:
		op_sustain[fsm_env_op] -= inc_dec;
 8001b7c:	4b12      	ldr	r3, [pc, #72]	; (8001bc8 <dec_set_env+0x5c>)
 8001b7e:	4913      	ldr	r1, [pc, #76]	; (8001bcc <dec_set_env+0x60>)
 8001b80:	781a      	ldrb	r2, [r3, #0]
 8001b82:	4813      	ldr	r0, [pc, #76]	; (8001bd0 <dec_set_env+0x64>)
 8001b84:	5c8b      	ldrb	r3, [r1, r2]
 8001b86:	7800      	ldrb	r0, [r0, #0]
 8001b88:	1a1b      	subs	r3, r3, r0
 8001b8a:	b2db      	uxtb	r3, r3
		if (op_sustain[fsm_env_op] > MAX_VOLUME) {
 8001b8c:	2b80      	cmp	r3, #128	; 0x80
 8001b8e:	d90f      	bls.n	8001bb0 <dec_set_env+0x44>
			op_sustain[fsm_env_op] = 0x00;
 8001b90:	2300      	movs	r3, #0
 8001b92:	548b      	strb	r3, [r1, r2]
		}
		break;
	default:
		break;
	}
	enter_menu_env_op();
 8001b94:	f7ff bf72 	b.w	8001a7c <enter_menu_env_op>
		op_release[fsm_env_op] -= inc_dec;
 8001b98:	4b0b      	ldr	r3, [pc, #44]	; (8001bc8 <dec_set_env+0x5c>)
 8001b9a:	490e      	ldr	r1, [pc, #56]	; (8001bd4 <dec_set_env+0x68>)
 8001b9c:	781a      	ldrb	r2, [r3, #0]
 8001b9e:	480c      	ldr	r0, [pc, #48]	; (8001bd0 <dec_set_env+0x64>)
 8001ba0:	5c8b      	ldrb	r3, [r1, r2]
 8001ba2:	7800      	ldrb	r0, [r0, #0]
 8001ba4:	1a1b      	subs	r3, r3, r0
 8001ba6:	b2db      	uxtb	r3, r3
		if (op_release[fsm_env_op] > ENV_MAX_RATE || op_release[fsm_env_op] == 0x00) {
 8001ba8:	1e58      	subs	r0, r3, #1
 8001baa:	0600      	lsls	r0, r0, #24
			op_release[fsm_env_op] = 0x01;
 8001bac:	bf48      	it	mi
 8001bae:	2301      	movmi	r3, #1
 8001bb0:	548b      	strb	r3, [r1, r2]
	enter_menu_env_op();
 8001bb2:	f7ff bf63 	b.w	8001a7c <enter_menu_env_op>
		op_decay[fsm_env_op] -= inc_dec;
 8001bb6:	4b04      	ldr	r3, [pc, #16]	; (8001bc8 <dec_set_env+0x5c>)
 8001bb8:	4907      	ldr	r1, [pc, #28]	; (8001bd8 <dec_set_env+0x6c>)
 8001bba:	e7ef      	b.n	8001b9c <dec_set_env+0x30>
		op_attack[fsm_env_op] -= inc_dec;
 8001bbc:	4b02      	ldr	r3, [pc, #8]	; (8001bc8 <dec_set_env+0x5c>)
 8001bbe:	4907      	ldr	r1, [pc, #28]	; (8001bdc <dec_set_env+0x70>)
 8001bc0:	e7ec      	b.n	8001b9c <dec_set_env+0x30>
 8001bc2:	bf00      	nop
 8001bc4:	200004d0 	.word	0x200004d0
 8001bc8:	20000601 	.word	0x20000601
 8001bcc:	20000490 	.word	0x20000490
 8001bd0:	20000528 	.word	0x20000528
 8001bd4:	20000498 	.word	0x20000498
 8001bd8:	200004c4 	.word	0x200004c4
 8001bdc:	2000049c 	.word	0x2000049c

08001be0 <enter_menu_algo>:
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001be0:	2300      	movs	r3, #0
void enter_menu_algo() {
 8001be2:	b570      	push	{r4, r5, r6, lr}
	strcat(params, HEX_TO_STRING[algo]);
 8001be4:	4911      	ldr	r1, [pc, #68]	; (8001c2c <enter_menu_algo+0x4c>)
 8001be6:	4a12      	ldr	r2, [pc, #72]	; (8001c30 <enter_menu_algo+0x50>)
 8001be8:	7809      	ldrb	r1, [r1, #0]
void enter_menu_algo() {
 8001bea:	b086      	sub	sp, #24
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001bec:	ad02      	add	r5, sp, #8
	strcat(params, HEX_TO_STRING[algo]);
 8001bee:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8001bf2:	a801      	add	r0, sp, #4
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001bf4:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8001bf8:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8001bfc:	732b      	strb	r3, [r5, #12]
	strcat(params, HEX_TO_STRING[algo]);
 8001bfe:	f002 ffc5 	bl	8004b8c <strcpy>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001c02:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 8001c04:	4e0b      	ldr	r6, [pc, #44]	; (8001c34 <enter_menu_algo+0x54>)
 8001c06:	ac01      	add	r4, sp, #4
	uint8_t index = SECOND_LINE_START_INDEX;
 8001c08:	f88d 3003 	strb.w	r3, [sp, #3]
		display_convert_data(
 8001c0c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001c10:	4631      	mov	r1, r6
 8001c12:	f10d 0203 	add.w	r2, sp, #3
 8001c16:	f7ff fe0b 	bl	8001830 <display_convert_data>
	for (uint8_t i = 0; i < 4; i++) {
 8001c1a:	42ac      	cmp	r4, r5
 8001c1c:	d1f6      	bne.n	8001c0c <enter_menu_algo+0x2c>
	display_i2c_dma_write(ui_set_algo_converted, UI_STRING_CONVERTED_SIZE);
 8001c1e:	21cc      	movs	r1, #204	; 0xcc
 8001c20:	4804      	ldr	r0, [pc, #16]	; (8001c34 <enter_menu_algo+0x54>)
 8001c22:	f7ff fdd1 	bl	80017c8 <display_i2c_dma_write>
}
 8001c26:	b006      	add	sp, #24
 8001c28:	bd70      	pop	{r4, r5, r6, pc}
 8001c2a:	bf00      	nop
 8001c2c:	20000494 	.word	0x20000494
 8001c30:	20000004 	.word	0x20000004
 8001c34:	20000b10 	.word	0x20000b10

08001c38 <temp_set_instr>:
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop

08001c3c <enter_menu_fdbk>:
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop

08001c40 <enter_menu_lfo>:
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop

08001c44 <enter_menu_instr>:
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop

08001c48 <inc_set_fdbk>:
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop

08001c4c <inc_set_lfo>:
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop

08001c50 <inc_set_instr>:
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop

08001c54 <dec_set_fdbk>:
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop

08001c58 <dec_set_lfo>:
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop

08001c5c <dec_set_instr>:
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop

08001c60 <temp_set_amp>:
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop

08001c64 <temp_set_ratio>:
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop

08001c68 <temp_set_detune>:
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop

08001c6c <temp_set_env>:
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop

08001c70 <temp_set_fdbk>:
 8001c70:	4770      	bx	lr
 8001c72:	bf00      	nop

08001c74 <temp_set_lfo>:
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop

08001c78 <temp_set_algo>:
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop

08001c7c <inc_set_algo>:
void inc_set_algo() {
 8001c7c:	b570      	push	{r4, r5, r6, lr}
	if (++algo == MAX_ALGO) {
 8001c7e:	4a16      	ldr	r2, [pc, #88]	; (8001cd8 <inc_set_algo+0x5c>)
void inc_set_algo() {
 8001c80:	b086      	sub	sp, #24
	if (++algo == MAX_ALGO) {
 8001c82:	7813      	ldrb	r3, [r2, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001c84:	ad02      	add	r5, sp, #8
	if (++algo == MAX_ALGO) {
 8001c86:	3301      	adds	r3, #1
 8001c88:	b2db      	uxtb	r3, r3
 8001c8a:	2b0b      	cmp	r3, #11
		algo = 0x00;
 8001c8c:	bf05      	ittet	eq
 8001c8e:	2100      	moveq	r1, #0
 8001c90:	460b      	moveq	r3, r1
	if (++algo == MAX_ALGO) {
 8001c92:	7013      	strbne	r3, [r2, #0]
		algo = 0x00;
 8001c94:	7011      	strbeq	r1, [r2, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001c96:	2200      	movs	r2, #0
	strcat(params, HEX_TO_STRING[algo]);
 8001c98:	4910      	ldr	r1, [pc, #64]	; (8001cdc <inc_set_algo+0x60>)
 8001c9a:	a801      	add	r0, sp, #4
 8001c9c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001ca0:	e9cd 2201 	strd	r2, r2, [sp, #4]
 8001ca4:	e9c5 2201 	strd	r2, r2, [r5, #4]
 8001ca8:	732a      	strb	r2, [r5, #12]
	strcat(params, HEX_TO_STRING[algo]);
 8001caa:	f002 ff6f 	bl	8004b8c <strcpy>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001cae:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 8001cb0:	4e0b      	ldr	r6, [pc, #44]	; (8001ce0 <inc_set_algo+0x64>)
 8001cb2:	ac01      	add	r4, sp, #4
	uint8_t index = SECOND_LINE_START_INDEX;
 8001cb4:	f88d 3003 	strb.w	r3, [sp, #3]
		display_convert_data(
 8001cb8:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001cbc:	4631      	mov	r1, r6
 8001cbe:	f10d 0203 	add.w	r2, sp, #3
 8001cc2:	f7ff fdb5 	bl	8001830 <display_convert_data>
	for (uint8_t i = 0; i < 4; i++) {
 8001cc6:	42ac      	cmp	r4, r5
 8001cc8:	d1f6      	bne.n	8001cb8 <inc_set_algo+0x3c>
	display_i2c_dma_write(ui_set_algo_converted, UI_STRING_CONVERTED_SIZE);
 8001cca:	21cc      	movs	r1, #204	; 0xcc
 8001ccc:	4804      	ldr	r0, [pc, #16]	; (8001ce0 <inc_set_algo+0x64>)
 8001cce:	f7ff fd7b 	bl	80017c8 <display_i2c_dma_write>
}
 8001cd2:	b006      	add	sp, #24
 8001cd4:	bd70      	pop	{r4, r5, r6, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000494 	.word	0x20000494
 8001cdc:	20000004 	.word	0x20000004
 8001ce0:	20000b10 	.word	0x20000b10

08001ce4 <inc_menu_env_op>:
void inc_menu_env_op() {
 8001ce4:	b570      	push	{r4, r5, r6, lr}
	if (++fsm_env_op == MAX_OPERATORS) {
 8001ce6:	4a16      	ldr	r2, [pc, #88]	; (8001d40 <inc_menu_env_op+0x5c>)
void inc_menu_env_op() {
 8001ce8:	b086      	sub	sp, #24
	if (++fsm_env_op == MAX_OPERATORS) {
 8001cea:	7813      	ldrb	r3, [r2, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001cec:	ad02      	add	r5, sp, #8
	if (++fsm_env_op == MAX_OPERATORS) {
 8001cee:	3301      	adds	r3, #1
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	2b04      	cmp	r3, #4
		fsm_env_op = 0x00;
 8001cf4:	bf05      	ittet	eq
 8001cf6:	2100      	moveq	r1, #0
 8001cf8:	460b      	moveq	r3, r1
	if (++fsm_env_op == MAX_OPERATORS) {
 8001cfa:	7013      	strbne	r3, [r2, #0]
		fsm_env_op = 0x00;
 8001cfc:	7011      	strbeq	r1, [r2, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001cfe:	2200      	movs	r2, #0
	strcat(params, HEX_TO_STRING[fsm_env_op]);
 8001d00:	4910      	ldr	r1, [pc, #64]	; (8001d44 <inc_menu_env_op+0x60>)
 8001d02:	a801      	add	r0, sp, #4
 8001d04:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001d08:	e9cd 2201 	strd	r2, r2, [sp, #4]
 8001d0c:	e9c5 2201 	strd	r2, r2, [r5, #4]
 8001d10:	732a      	strb	r2, [r5, #12]
	strcat(params, HEX_TO_STRING[fsm_env_op]);
 8001d12:	f002 ff3b 	bl	8004b8c <strcpy>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001d16:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 8001d18:	4e0b      	ldr	r6, [pc, #44]	; (8001d48 <inc_menu_env_op+0x64>)
 8001d1a:	ac01      	add	r4, sp, #4
	uint8_t index = SECOND_LINE_START_INDEX;
 8001d1c:	f88d 3003 	strb.w	r3, [sp, #3]
		display_convert_data(
 8001d20:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001d24:	4631      	mov	r1, r6
 8001d26:	f10d 0203 	add.w	r2, sp, #3
 8001d2a:	f7ff fd81 	bl	8001830 <display_convert_data>
	for (uint8_t i = 0; i < 4; i++) {
 8001d2e:	42ac      	cmp	r4, r5
 8001d30:	d1f6      	bne.n	8001d20 <inc_menu_env_op+0x3c>
	display_i2c_dma_write(ui_menu_env_op_converted, UI_STRING_CONVERTED_SIZE);
 8001d32:	21cc      	movs	r1, #204	; 0xcc
 8001d34:	4804      	ldr	r0, [pc, #16]	; (8001d48 <inc_menu_env_op+0x64>)
 8001d36:	f7ff fd47 	bl	80017c8 <display_i2c_dma_write>
}
 8001d3a:	b006      	add	sp, #24
 8001d3c:	bd70      	pop	{r4, r5, r6, pc}
 8001d3e:	bf00      	nop
 8001d40:	20000601 	.word	0x20000601
 8001d44:	20000004 	.word	0x20000004
 8001d48:	20000530 	.word	0x20000530

08001d4c <dec_set_amp>:
void dec_set_amp() {
 8001d4c:	b570      	push	{r4, r5, r6, lr}
	op_amp[fsm_op] -= inc_dec;
 8001d4e:	4b1b      	ldr	r3, [pc, #108]	; (8001dbc <dec_set_amp+0x70>)
 8001d50:	491b      	ldr	r1, [pc, #108]	; (8001dc0 <dec_set_amp+0x74>)
 8001d52:	781a      	ldrb	r2, [r3, #0]
 8001d54:	481b      	ldr	r0, [pc, #108]	; (8001dc4 <dec_set_amp+0x78>)
 8001d56:	5c8b      	ldrb	r3, [r1, r2]
 8001d58:	7800      	ldrb	r0, [r0, #0]
void dec_set_amp() {
 8001d5a:	b086      	sub	sp, #24
	op_amp[fsm_op] -= inc_dec;
 8001d5c:	1a1b      	subs	r3, r3, r0
 8001d5e:	b2db      	uxtb	r3, r3
	if (op_amp[fsm_op] > MAX_VOLUME) {
 8001d60:	2b80      	cmp	r3, #128	; 0x80
		op_amp[fsm_op] = 0x00;
 8001d62:	bf88      	it	hi
 8001d64:	2300      	movhi	r3, #0
 8001d66:	548b      	strb	r3, [r1, r2]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001d68:	2300      	movs	r3, #0
 8001d6a:	4c15      	ldr	r4, [pc, #84]	; (8001dc0 <dec_set_amp+0x74>)
 8001d6c:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8001d70:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001d74:	4e14      	ldr	r6, [pc, #80]	; (8001dc8 <dec_set_amp+0x7c>)
 8001d76:	f88d 3014 	strb.w	r3, [sp, #20]
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8001d7a:	1d25      	adds	r5, r4, #4
		strcat(params, HEX_TO_STRING[op_amp[op]]);
 8001d7c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001d80:	a801      	add	r0, sp, #4
 8001d82:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8001d86:	f002 fef2 	bl	8004b6e <strcat>
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8001d8a:	42ac      	cmp	r4, r5
 8001d8c:	d1f6      	bne.n	8001d7c <dec_set_amp+0x30>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001d8e:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 8001d90:	4e0e      	ldr	r6, [pc, #56]	; (8001dcc <dec_set_amp+0x80>)
 8001d92:	f10d 0403 	add.w	r4, sp, #3
	uint8_t index = SECOND_LINE_START_INDEX;
 8001d96:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001d9a:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 8001d9e:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8001da2:	4631      	mov	r1, r6
 8001da4:	f10d 0203 	add.w	r2, sp, #3
 8001da8:	f7ff fd42 	bl	8001830 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001dac:	42a5      	cmp	r5, r4
 8001dae:	d1f6      	bne.n	8001d9e <dec_set_amp+0x52>
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
 8001db0:	21cc      	movs	r1, #204	; 0xcc
 8001db2:	4806      	ldr	r0, [pc, #24]	; (8001dcc <dec_set_amp+0x80>)
 8001db4:	f7ff fd08 	bl	80017c8 <display_i2c_dma_write>
}
 8001db8:	b006      	add	sp, #24
 8001dba:	bd70      	pop	{r4, r5, r6, pc}
 8001dbc:	200004d0 	.word	0x200004d0
 8001dc0:	200004ac 	.word	0x200004ac
 8001dc4:	20000528 	.word	0x20000528
 8001dc8:	20000004 	.word	0x20000004
 8001dcc:	20000604 	.word	0x20000604

08001dd0 <inc_set_amp>:
void inc_set_amp() {
 8001dd0:	b570      	push	{r4, r5, r6, lr}
	op_amp[fsm_op] += inc_dec;
 8001dd2:	4b1b      	ldr	r3, [pc, #108]	; (8001e40 <inc_set_amp+0x70>)
 8001dd4:	491b      	ldr	r1, [pc, #108]	; (8001e44 <inc_set_amp+0x74>)
 8001dd6:	781a      	ldrb	r2, [r3, #0]
 8001dd8:	481b      	ldr	r0, [pc, #108]	; (8001e48 <inc_set_amp+0x78>)
 8001dda:	5c8b      	ldrb	r3, [r1, r2]
 8001ddc:	7800      	ldrb	r0, [r0, #0]
void inc_set_amp() {
 8001dde:	b086      	sub	sp, #24
	op_amp[fsm_op] += inc_dec;
 8001de0:	4403      	add	r3, r0
 8001de2:	b2db      	uxtb	r3, r3
	if (op_amp[fsm_op] > MAX_VOLUME) {
 8001de4:	2b80      	cmp	r3, #128	; 0x80
		op_amp[fsm_op] = MAX_VOLUME;
 8001de6:	bf88      	it	hi
 8001de8:	2380      	movhi	r3, #128	; 0x80
 8001dea:	548b      	strb	r3, [r1, r2]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001dec:	2300      	movs	r3, #0
 8001dee:	4c15      	ldr	r4, [pc, #84]	; (8001e44 <inc_set_amp+0x74>)
 8001df0:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8001df4:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001df8:	4e14      	ldr	r6, [pc, #80]	; (8001e4c <inc_set_amp+0x7c>)
 8001dfa:	f88d 3014 	strb.w	r3, [sp, #20]
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8001dfe:	1d25      	adds	r5, r4, #4
		strcat(params, HEX_TO_STRING[op_amp[op]]);
 8001e00:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001e04:	a801      	add	r0, sp, #4
 8001e06:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8001e0a:	f002 feb0 	bl	8004b6e <strcat>
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8001e0e:	42ac      	cmp	r4, r5
 8001e10:	d1f6      	bne.n	8001e00 <inc_set_amp+0x30>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001e12:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 8001e14:	4e0e      	ldr	r6, [pc, #56]	; (8001e50 <inc_set_amp+0x80>)
 8001e16:	f10d 0403 	add.w	r4, sp, #3
	uint8_t index = SECOND_LINE_START_INDEX;
 8001e1a:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001e1e:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 8001e22:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8001e26:	4631      	mov	r1, r6
 8001e28:	f10d 0203 	add.w	r2, sp, #3
 8001e2c:	f7ff fd00 	bl	8001830 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001e30:	42a5      	cmp	r5, r4
 8001e32:	d1f6      	bne.n	8001e22 <inc_set_amp+0x52>
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
 8001e34:	21cc      	movs	r1, #204	; 0xcc
 8001e36:	4806      	ldr	r0, [pc, #24]	; (8001e50 <inc_set_amp+0x80>)
 8001e38:	f7ff fcc6 	bl	80017c8 <display_i2c_dma_write>
}
 8001e3c:	b006      	add	sp, #24
 8001e3e:	bd70      	pop	{r4, r5, r6, pc}
 8001e40:	200004d0 	.word	0x200004d0
 8001e44:	200004ac 	.word	0x200004ac
 8001e48:	20000528 	.word	0x20000528
 8001e4c:	20000004 	.word	0x20000004
 8001e50:	20000604 	.word	0x20000604

08001e54 <inc_set_detune>:
void inc_set_detune() {
 8001e54:	b570      	push	{r4, r5, r6, lr}
	op_detune[fsm_op] += inc_dec;
 8001e56:	4b1e      	ldr	r3, [pc, #120]	; (8001ed0 <inc_set_detune+0x7c>)
 8001e58:	481e      	ldr	r0, [pc, #120]	; (8001ed4 <inc_set_detune+0x80>)
 8001e5a:	7819      	ldrb	r1, [r3, #0]
 8001e5c:	4b1e      	ldr	r3, [pc, #120]	; (8001ed8 <inc_set_detune+0x84>)
 8001e5e:	5c42      	ldrb	r2, [r0, r1]
 8001e60:	781b      	ldrb	r3, [r3, #0]
void inc_set_detune() {
 8001e62:	b086      	sub	sp, #24
	op_detune[fsm_op] += inc_dec;
 8001e64:	441a      	add	r2, r3
 8001e66:	b2d4      	uxtb	r4, r2
	if (op_detune[fsm_op] > MAX_POS_DETUNE) {	//detune is negative
 8001e68:	0612      	lsls	r2, r2, #24
		op_detune[fsm_op] += inc_dec;
 8001e6a:	4423      	add	r3, r4
	if (op_detune[fsm_op] > MAX_POS_DETUNE) {	//detune is negative
 8001e6c:	d405      	bmi.n	8001e7a <inc_set_detune+0x26>
		op_detune[fsm_op] += inc_dec;
 8001e6e:	b2da      	uxtb	r2, r3
		if (op_detune[fsm_op] > MAX_POS_DETUNE) {
 8001e70:	061b      	lsls	r3, r3, #24
 8001e72:	d401      	bmi.n	8001e78 <inc_set_detune+0x24>
		op_detune[fsm_op] += inc_dec;
 8001e74:	5442      	strb	r2, [r0, r1]
 8001e76:	e001      	b.n	8001e7c <inc_set_detune+0x28>
			op_detune[fsm_op] = MAX_POS_DETUNE;
 8001e78:	237f      	movs	r3, #127	; 0x7f
 8001e7a:	5443      	strb	r3, [r0, r1]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	4c15      	ldr	r4, [pc, #84]	; (8001ed4 <inc_set_detune+0x80>)
 8001e80:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8001e84:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001e88:	4e14      	ldr	r6, [pc, #80]	; (8001edc <inc_set_detune+0x88>)
 8001e8a:	f88d 3014 	strb.w	r3, [sp, #20]
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8001e8e:	1d25      	adds	r5, r4, #4
		strcat(params, HEX_TO_STRING[op_detune[op]]);
 8001e90:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001e94:	a801      	add	r0, sp, #4
 8001e96:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8001e9a:	f002 fe68 	bl	8004b6e <strcat>
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8001e9e:	42ac      	cmp	r4, r5
 8001ea0:	d1f6      	bne.n	8001e90 <inc_set_detune+0x3c>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001ea2:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 8001ea4:	4e0e      	ldr	r6, [pc, #56]	; (8001ee0 <inc_set_detune+0x8c>)
 8001ea6:	f10d 0403 	add.w	r4, sp, #3
	uint8_t index = SECOND_LINE_START_INDEX;
 8001eaa:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001eae:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 8001eb2:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8001eb6:	4631      	mov	r1, r6
 8001eb8:	f10d 0203 	add.w	r2, sp, #3
 8001ebc:	f7ff fcb8 	bl	8001830 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001ec0:	42a5      	cmp	r5, r4
 8001ec2:	d1f6      	bne.n	8001eb2 <inc_set_detune+0x5e>
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
 8001ec4:	21cc      	movs	r1, #204	; 0xcc
 8001ec6:	4806      	ldr	r0, [pc, #24]	; (8001ee0 <inc_set_detune+0x8c>)
 8001ec8:	f7ff fc7e 	bl	80017c8 <display_i2c_dma_write>
}
 8001ecc:	b006      	add	sp, #24
 8001ece:	bd70      	pop	{r4, r5, r6, pc}
 8001ed0:	200004d0 	.word	0x200004d0
 8001ed4:	200004b8 	.word	0x200004b8
 8001ed8:	20000528 	.word	0x20000528
 8001edc:	20000004 	.word	0x20000004
 8001ee0:	20000604 	.word	0x20000604

08001ee4 <dec_set_detune>:
void dec_set_detune() {
 8001ee4:	b570      	push	{r4, r5, r6, lr}
	op_detune[fsm_op] -= inc_dec;
 8001ee6:	4b1e      	ldr	r3, [pc, #120]	; (8001f60 <dec_set_detune+0x7c>)
 8001ee8:	4a1e      	ldr	r2, [pc, #120]	; (8001f64 <dec_set_detune+0x80>)
 8001eea:	4c1f      	ldr	r4, [pc, #124]	; (8001f68 <dec_set_detune+0x84>)
 8001eec:	7818      	ldrb	r0, [r3, #0]
 8001eee:	7811      	ldrb	r1, [r2, #0]
 8001ef0:	5c23      	ldrb	r3, [r4, r0]
void dec_set_detune() {
 8001ef2:	b086      	sub	sp, #24
	op_detune[fsm_op] -= inc_dec;
 8001ef4:	1a5b      	subs	r3, r3, r1
 8001ef6:	b2da      	uxtb	r2, r3
		op_detune[fsm_op] -= inc_dec;
 8001ef8:	1a52      	subs	r2, r2, r1
	if (op_detune[fsm_op] < MAX_NEG_DETUNE) {	//detune is positive
 8001efa:	0619      	lsls	r1, r3, #24
 8001efc:	d42a      	bmi.n	8001f54 <dec_set_detune+0x70>
		op_detune[fsm_op] -= inc_dec;
 8001efe:	5422      	strb	r2, [r4, r0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001f00:	2300      	movs	r3, #0
 8001f02:	4c19      	ldr	r4, [pc, #100]	; (8001f68 <dec_set_detune+0x84>)
 8001f04:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8001f08:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001f0c:	4e17      	ldr	r6, [pc, #92]	; (8001f6c <dec_set_detune+0x88>)
 8001f0e:	f88d 3014 	strb.w	r3, [sp, #20]
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8001f12:	1d25      	adds	r5, r4, #4
		strcat(params, HEX_TO_STRING[op_detune[op]]);
 8001f14:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001f18:	a801      	add	r0, sp, #4
 8001f1a:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8001f1e:	f002 fe26 	bl	8004b6e <strcat>
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8001f22:	42ac      	cmp	r4, r5
 8001f24:	d1f6      	bne.n	8001f14 <dec_set_detune+0x30>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001f26:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 8001f28:	4e11      	ldr	r6, [pc, #68]	; (8001f70 <dec_set_detune+0x8c>)
 8001f2a:	f10d 0403 	add.w	r4, sp, #3
	uint8_t index = SECOND_LINE_START_INDEX;
 8001f2e:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001f32:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 8001f36:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8001f3a:	4631      	mov	r1, r6
 8001f3c:	f10d 0203 	add.w	r2, sp, #3
 8001f40:	f7ff fc76 	bl	8001830 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001f44:	42a5      	cmp	r5, r4
 8001f46:	d1f6      	bne.n	8001f36 <dec_set_detune+0x52>
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
 8001f48:	21cc      	movs	r1, #204	; 0xcc
 8001f4a:	4809      	ldr	r0, [pc, #36]	; (8001f70 <dec_set_detune+0x8c>)
 8001f4c:	f7ff fc3c 	bl	80017c8 <display_i2c_dma_write>
}
 8001f50:	b006      	add	sp, #24
 8001f52:	bd70      	pop	{r4, r5, r6, pc}
		op_detune[fsm_op] -= inc_dec;
 8001f54:	b2d3      	uxtb	r3, r2
		if (op_detune[fsm_op] < MAX_NEG_DETUNE) {
 8001f56:	0612      	lsls	r2, r2, #24
			op_detune[fsm_op] = MAX_NEG_DETUNE;
 8001f58:	bf58      	it	pl
 8001f5a:	2380      	movpl	r3, #128	; 0x80
 8001f5c:	5423      	strb	r3, [r4, r0]
 8001f5e:	e7cf      	b.n	8001f00 <dec_set_detune+0x1c>
 8001f60:	200004d0 	.word	0x200004d0
 8001f64:	20000528 	.word	0x20000528
 8001f68:	200004b8 	.word	0x200004b8
 8001f6c:	20000004 	.word	0x20000004
 8001f70:	20000604 	.word	0x20000604

08001f74 <inc_set_ratio>:
void inc_set_ratio() {
 8001f74:	b570      	push	{r4, r5, r6, lr}
	if (inc_dec == INC_DEC_DEFAULT) {
 8001f76:	4b1e      	ldr	r3, [pc, #120]	; (8001ff0 <inc_set_ratio+0x7c>)
		op_ratio[fsm_op] += 0x01;
 8001f78:	4a1e      	ldr	r2, [pc, #120]	; (8001ff4 <inc_set_ratio+0x80>)
	if (inc_dec == INC_DEC_DEFAULT) {
 8001f7a:	781b      	ldrb	r3, [r3, #0]
void inc_set_ratio() {
 8001f7c:	b086      	sub	sp, #24
	if (inc_dec == INC_DEC_DEFAULT) {
 8001f7e:	2b01      	cmp	r3, #1
		op_ratio[fsm_op] += 0x01;
 8001f80:	4b1d      	ldr	r3, [pc, #116]	; (8001ff8 <inc_set_ratio+0x84>)
 8001f82:	4c1c      	ldr	r4, [pc, #112]	; (8001ff4 <inc_set_ratio+0x80>)
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	4e1d      	ldr	r6, [pc, #116]	; (8001ffc <inc_set_ratio+0x88>)
 8001f88:	5cd1      	ldrb	r1, [r2, r3]
 8001f8a:	f104 0504 	add.w	r5, r4, #4
 8001f8e:	bf0c      	ite	eq
 8001f90:	3101      	addeq	r1, #1
		op_ratio[fsm_op] += 0x10;
 8001f92:	3110      	addne	r1, #16
 8001f94:	54d1      	strb	r1, [r2, r3]
	if (op_amp[fsm_op] > MAX_RATIO) {
 8001f96:	4a1a      	ldr	r2, [pc, #104]	; (8002000 <inc_set_ratio+0x8c>)
 8001f98:	5cd1      	ldrb	r1, [r2, r3]
 8001f9a:	2980      	cmp	r1, #128	; 0x80
		op_amp[fsm_op] = MAX_RATIO;
 8001f9c:	bf84      	itt	hi
 8001f9e:	2180      	movhi	r1, #128	; 0x80
 8001fa0:	54d1      	strbhi	r1, [r2, r3]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8001fa8:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001fac:	f88d 3014 	strb.w	r3, [sp, #20]
		strcat(params, HEX_TO_STRING[op_ratio[op]]);
 8001fb0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001fb4:	a801      	add	r0, sp, #4
 8001fb6:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8001fba:	f002 fdd8 	bl	8004b6e <strcat>
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8001fbe:	42a5      	cmp	r5, r4
 8001fc0:	d1f6      	bne.n	8001fb0 <inc_set_ratio+0x3c>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001fc2:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 8001fc4:	4e0f      	ldr	r6, [pc, #60]	; (8002004 <inc_set_ratio+0x90>)
 8001fc6:	f10d 0403 	add.w	r4, sp, #3
	uint8_t index = SECOND_LINE_START_INDEX;
 8001fca:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001fce:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 8001fd2:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8001fd6:	4631      	mov	r1, r6
 8001fd8:	f10d 0203 	add.w	r2, sp, #3
 8001fdc:	f7ff fc28 	bl	8001830 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001fe0:	42a5      	cmp	r5, r4
 8001fe2:	d1f6      	bne.n	8001fd2 <inc_set_ratio+0x5e>
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
 8001fe4:	21cc      	movs	r1, #204	; 0xcc
 8001fe6:	4807      	ldr	r0, [pc, #28]	; (8002004 <inc_set_ratio+0x90>)
 8001fe8:	f7ff fbee 	bl	80017c8 <display_i2c_dma_write>
}
 8001fec:	b006      	add	sp, #24
 8001fee:	bd70      	pop	{r4, r5, r6, pc}
 8001ff0:	20000528 	.word	0x20000528
 8001ff4:	200004cc 	.word	0x200004cc
 8001ff8:	200004d0 	.word	0x200004d0
 8001ffc:	20000004 	.word	0x20000004
 8002000:	200004ac 	.word	0x200004ac
 8002004:	20000604 	.word	0x20000604

08002008 <dec_set_ratio>:
void dec_set_ratio() {
 8002008:	b570      	push	{r4, r5, r6, lr}
	if (inc_dec == INC_DEC_DEFAULT) {
 800200a:	4b1f      	ldr	r3, [pc, #124]	; (8002088 <dec_set_ratio+0x80>)
		op_ratio[fsm_op] -= 0x01;
 800200c:	4a1f      	ldr	r2, [pc, #124]	; (800208c <dec_set_ratio+0x84>)
	if (inc_dec == INC_DEC_DEFAULT) {
 800200e:	781b      	ldrb	r3, [r3, #0]
void dec_set_ratio() {
 8002010:	b086      	sub	sp, #24
	if (inc_dec == INC_DEC_DEFAULT) {
 8002012:	2b01      	cmp	r3, #1
		op_ratio[fsm_op] -= 0x01;
 8002014:	4b1e      	ldr	r3, [pc, #120]	; (8002090 <dec_set_ratio+0x88>)
 8002016:	4c1d      	ldr	r4, [pc, #116]	; (800208c <dec_set_ratio+0x84>)
 8002018:	781b      	ldrb	r3, [r3, #0]
 800201a:	4e1e      	ldr	r6, [pc, #120]	; (8002094 <dec_set_ratio+0x8c>)
 800201c:	5cd1      	ldrb	r1, [r2, r3]
 800201e:	f104 0504 	add.w	r5, r4, #4
 8002022:	bf0c      	ite	eq
 8002024:	f101 31ff 	addeq.w	r1, r1, #4294967295
		op_ratio[fsm_op] -= 0x10;
 8002028:	3910      	subne	r1, #16
 800202a:	54d1      	strb	r1, [r2, r3]
	if (op_amp[fsm_op] > MAX_RATIO || op_amp[fsm_op] == 0x00) {
 800202c:	491a      	ldr	r1, [pc, #104]	; (8002098 <dec_set_ratio+0x90>)
 800202e:	5cca      	ldrb	r2, [r1, r3]
 8002030:	3a01      	subs	r2, #1
 8002032:	0612      	lsls	r2, r2, #24
		op_amp[fsm_op] = 0x01;
 8002034:	bf44      	itt	mi
 8002036:	2201      	movmi	r2, #1
 8002038:	54ca      	strbmi	r2, [r1, r3]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 800203a:	2300      	movs	r3, #0
 800203c:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8002040:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8002044:	f88d 3014 	strb.w	r3, [sp, #20]
		strcat(params, HEX_TO_STRING[op_ratio[op]]);
 8002048:	f814 3b01 	ldrb.w	r3, [r4], #1
 800204c:	a801      	add	r0, sp, #4
 800204e:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8002052:	f002 fd8c 	bl	8004b6e <strcat>
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8002056:	42a5      	cmp	r5, r4
 8002058:	d1f6      	bne.n	8002048 <dec_set_ratio+0x40>
	uint8_t index = SECOND_LINE_START_INDEX;
 800205a:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 800205c:	4e0f      	ldr	r6, [pc, #60]	; (800209c <dec_set_ratio+0x94>)
 800205e:	f10d 0403 	add.w	r4, sp, #3
	uint8_t index = SECOND_LINE_START_INDEX;
 8002062:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8002066:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 800206a:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 800206e:	4631      	mov	r1, r6
 8002070:	f10d 0203 	add.w	r2, sp, #3
 8002074:	f7ff fbdc 	bl	8001830 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8002078:	42a5      	cmp	r5, r4
 800207a:	d1f6      	bne.n	800206a <dec_set_ratio+0x62>
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
 800207c:	21cc      	movs	r1, #204	; 0xcc
 800207e:	4807      	ldr	r0, [pc, #28]	; (800209c <dec_set_ratio+0x94>)
 8002080:	f7ff fba2 	bl	80017c8 <display_i2c_dma_write>
}
 8002084:	b006      	add	sp, #24
 8002086:	bd70      	pop	{r4, r5, r6, pc}
 8002088:	20000528 	.word	0x20000528
 800208c:	200004cc 	.word	0x200004cc
 8002090:	200004d0 	.word	0x200004d0
 8002094:	20000004 	.word	0x20000004
 8002098:	200004ac 	.word	0x200004ac
 800209c:	20000604 	.word	0x20000604

080020a0 <init_ui>:
void init_ui(I2C_HandleTypeDef* hi2c) {
 80020a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020a4:	b082      	sub	sp, #8
	init_display(hi2c);
 80020a6:	f7ff fb75 	bl	8001794 <init_display>
		uint8_t index = 0;
 80020aa:	f04f 0800 	mov.w	r8, #0
 80020ae:	4d1f      	ldr	r5, [pc, #124]	; (800212c <init_ui+0x8c>)
 80020b0:	4e1f      	ldr	r6, [pc, #124]	; (8002130 <init_ui+0x90>)
 80020b2:	f105 0730 	add.w	r7, r5, #48	; 0x30
		display_convert_cmd(							//start DDRAM address at beginning of first line
 80020b6:	2080      	movs	r0, #128	; 0x80
 80020b8:	f855 1b04 	ldr.w	r1, [r5], #4
 80020bc:	f10d 0207 	add.w	r2, sp, #7
 80020c0:	2400      	movs	r4, #0
		uint8_t index = 0;
 80020c2:	f88d 8007 	strb.w	r8, [sp, #7]
		display_convert_cmd(							//start DDRAM address at beginning of first line
 80020c6:	f7ff fb8b 	bl	80017e0 <display_convert_cmd>
			display_convert_data(						//convert chars to 4-bit bus data for 1602 LCD
 80020ca:	6833      	ldr	r3, [r6, #0]
 80020cc:	f855 1c04 	ldr.w	r1, [r5, #-4]
 80020d0:	5d18      	ldrb	r0, [r3, r4]
 80020d2:	f10d 0207 	add.w	r2, sp, #7
 80020d6:	3401      	adds	r4, #1
 80020d8:	f7ff fbaa 	bl	8001830 <display_convert_data>
		for (uint8_t o = 0; o < DISPLAY_MAX_PHYSICAL_LENGTH; o++) {
 80020dc:	2c10      	cmp	r4, #16
 80020de:	d1f4      	bne.n	80020ca <init_ui+0x2a>
		display_convert_cmd(							//move DDRAM address at beginning of second line
 80020e0:	20c0      	movs	r0, #192	; 0xc0
 80020e2:	f855 1c04 	ldr.w	r1, [r5, #-4]
 80020e6:	f10d 0207 	add.w	r2, sp, #7
 80020ea:	f7ff fb79 	bl	80017e0 <display_convert_cmd>
			display_convert_data(						//write spaces for second line
 80020ee:	2020      	movs	r0, #32
 80020f0:	f855 1c04 	ldr.w	r1, [r5, #-4]
 80020f4:	f10d 0207 	add.w	r2, sp, #7
 80020f8:	3c01      	subs	r4, #1
 80020fa:	f7ff fb99 	bl	8001830 <display_convert_data>
		for (uint8_t o = 0; o < DISPLAY_MAX_PHYSICAL_LENGTH; o++) {
 80020fe:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8002102:	d1f4      	bne.n	80020ee <init_ui+0x4e>
	for (uint8_t i = 0; i < NUM_OF_UI_STRINGS; i++) {	//loop through all UI strings to convert
 8002104:	42bd      	cmp	r5, r7
 8002106:	f106 0604 	add.w	r6, r6, #4
 800210a:	d1d4      	bne.n	80020b6 <init_ui+0x16>
	fsm_op = 0;
 800210c:	4a09      	ldr	r2, [pc, #36]	; (8002134 <init_ui+0x94>)
	fsm_env_op = 0;
 800210e:	4b0a      	ldr	r3, [pc, #40]	; (8002138 <init_ui+0x98>)
	present_state = menu_amp;				//set state to menu_amp
 8002110:	4d0a      	ldr	r5, [pc, #40]	; (800213c <init_ui+0x9c>)
	display_i2c_dma_write(ui_menu_amp_converted, UI_STRING_CONVERTED_SIZE);
 8002112:	21cc      	movs	r1, #204	; 0xcc
 8002114:	480a      	ldr	r0, [pc, #40]	; (8002140 <init_ui+0xa0>)
	fsm_op = 0;
 8002116:	7014      	strb	r4, [r2, #0]
	fsm_env_op = 0;
 8002118:	701c      	strb	r4, [r3, #0]
	present_state = menu_amp;				//set state to menu_amp
 800211a:	702c      	strb	r4, [r5, #0]
	display_i2c_dma_write(ui_menu_amp_converted, UI_STRING_CONVERTED_SIZE);
 800211c:	f7ff fb54 	bl	80017c8 <display_i2c_dma_write>
	inc_dec = 0x01;
 8002120:	2201      	movs	r2, #1
 8002122:	4b08      	ldr	r3, [pc, #32]	; (8002144 <init_ui+0xa4>)
 8002124:	701a      	strb	r2, [r3, #0]
}
 8002126:	b002      	add	sp, #8
 8002128:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800212c:	2000027c 	.word	0x2000027c
 8002130:	2000024c 	.word	0x2000024c
 8002134:	200004d0 	.word	0x200004d0
 8002138:	20000601 	.word	0x20000601
 800213c:	200006d0 	.word	0x200006d0
 8002140:	20000718 	.word	0x20000718
 8002144:	20000528 	.word	0x20000528

08002148 <fsm>:
void fsm(input key) {
 8002148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	for (i = 0; fsm_transition_table[present_state][i].key != key &&
 800214a:	4e11      	ldr	r6, [pc, #68]	; (8002190 <fsm+0x48>)
 800214c:	4f11      	ldr	r7, [pc, #68]	; (8002194 <fsm+0x4c>)
 800214e:	7833      	ldrb	r3, [r6, #0]
 8002150:	f857 1023 	ldr.w	r1, [r7, r3, lsl #2]
 8002154:	780a      	ldrb	r2, [r1, #0]
 8002156:	4290      	cmp	r0, r2
 8002158:	d017      	beq.n	800218a <fsm+0x42>
 800215a:	2300      	movs	r3, #0
 800215c:	460d      	mov	r5, r1
 800215e:	461c      	mov	r4, r3
 8002160:	e006      	b.n	8002170 <fsm+0x28>
 8002162:	f811 2033 	ldrb.w	r2, [r1, r3, lsl #3]
 8002166:	00dc      	lsls	r4, r3, #3
 8002168:	4282      	cmp	r2, r0
 800216a:	eb01 05c3 	add.w	r5, r1, r3, lsl #3
 800216e:	d003      	beq.n	8002178 <fsm+0x30>
		fsm_transition_table[present_state][i].key != invalid; i++);	//point i to the correct transition
 8002170:	3301      	adds	r3, #1
	for (i = 0; fsm_transition_table[present_state][i].key != key &&
 8002172:	2a05      	cmp	r2, #5
		fsm_transition_table[present_state][i].key != invalid; i++);	//point i to the correct transition
 8002174:	b2db      	uxtb	r3, r3
	for (i = 0; fsm_transition_table[present_state][i].key != key &&
 8002176:	d1f4      	bne.n	8002162 <fsm+0x1a>
	fsm_transition_table[present_state][i].transition_task();			//execute associated transition function
 8002178:	686b      	ldr	r3, [r5, #4]
 800217a:	4798      	blx	r3
	present_state = fsm_transition_table[present_state][i].next_state;	//update state
 800217c:	7833      	ldrb	r3, [r6, #0]
 800217e:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8002182:	441c      	add	r4, r3
 8002184:	7863      	ldrb	r3, [r4, #1]
 8002186:	7033      	strb	r3, [r6, #0]
}
 8002188:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	for (i = 0; fsm_transition_table[present_state][i].key != key &&
 800218a:	460d      	mov	r5, r1
 800218c:	2400      	movs	r4, #0
 800218e:	e7f3      	b.n	8002178 <fsm+0x30>
 8002190:	200006d0 	.word	0x200006d0
 8002194:	20000208 	.word	0x20000208

08002198 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002198:	480c      	ldr	r0, [pc, #48]	; (80021cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800219a:	490d      	ldr	r1, [pc, #52]	; (80021d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800219c:	4a0d      	ldr	r2, [pc, #52]	; (80021d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800219e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021a0:	e002      	b.n	80021a8 <LoopCopyDataInit>

080021a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021a6:	3304      	adds	r3, #4

080021a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021ac:	d3f9      	bcc.n	80021a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021ae:	4a0a      	ldr	r2, [pc, #40]	; (80021d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021b0:	4c0a      	ldr	r4, [pc, #40]	; (80021dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80021b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021b4:	e001      	b.n	80021ba <LoopFillZerobss>

080021b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021b8:	3204      	adds	r2, #4

080021ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021bc:	d3fb      	bcc.n	80021b6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80021be:	f7ff fa93 	bl	80016e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021c2:	f002 fc9f 	bl	8004b04 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80021c6:	f7fe f82d 	bl	8000224 <main>
  bx lr
 80021ca:	4770      	bx	lr
  ldr r0, =_sdata
 80021cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021d0:	200002b4 	.word	0x200002b4
  ldr r2, =_sidata
 80021d4:	08005650 	.word	0x08005650
  ldr r2, =_sbss
 80021d8:	200002b4 	.word	0x200002b4
  ldr r4, =_ebss
 80021dc:	20001084 	.word	0x20001084

080021e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80021e0:	e7fe      	b.n	80021e0 <ADC1_2_IRQHandler>
	...

080021e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021e4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021ea:	4a0d      	ldr	r2, [pc, #52]	; (8002220 <HAL_InitTick+0x3c>)
{
 80021ec:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021ee:	7811      	ldrb	r1, [r2, #0]
 80021f0:	4a0c      	ldr	r2, [pc, #48]	; (8002224 <HAL_InitTick+0x40>)
 80021f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80021f6:	6812      	ldr	r2, [r2, #0]
 80021f8:	fbb2 f0f3 	udiv	r0, r2, r3
 80021fc:	f000 f8a4 	bl	8002348 <HAL_SYSTICK_Config>
 8002200:	b908      	cbnz	r0, 8002206 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002202:	2d0f      	cmp	r5, #15
 8002204:	d901      	bls.n	800220a <HAL_InitTick+0x26>
    return HAL_ERROR;
 8002206:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8002208:	bd38      	pop	{r3, r4, r5, pc}
 800220a:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800220c:	4602      	mov	r2, r0
 800220e:	4629      	mov	r1, r5
 8002210:	f04f 30ff 	mov.w	r0, #4294967295
 8002214:	f000 f852 	bl	80022bc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002218:	4b03      	ldr	r3, [pc, #12]	; (8002228 <HAL_InitTick+0x44>)
 800221a:	4620      	mov	r0, r4
 800221c:	601d      	str	r5, [r3, #0]
}
 800221e:	bd38      	pop	{r3, r4, r5, pc}
 8002220:	200002ac 	.word	0x200002ac
 8002224:	20000000 	.word	0x20000000
 8002228:	200002b0 	.word	0x200002b0

0800222c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800222c:	4a07      	ldr	r2, [pc, #28]	; (800224c <HAL_Init+0x20>)
{
 800222e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002230:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002232:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002234:	f043 0310 	orr.w	r3, r3, #16
 8002238:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800223a:	f000 f82d 	bl	8002298 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800223e:	2000      	movs	r0, #0
 8002240:	f7ff ffd0 	bl	80021e4 <HAL_InitTick>
  HAL_MspInit();
 8002244:	f7fe fa38 	bl	80006b8 <HAL_MspInit>
}
 8002248:	2000      	movs	r0, #0
 800224a:	bd08      	pop	{r3, pc}
 800224c:	40022000 	.word	0x40022000

08002250 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002250:	4a03      	ldr	r2, [pc, #12]	; (8002260 <HAL_IncTick+0x10>)
 8002252:	4b04      	ldr	r3, [pc, #16]	; (8002264 <HAL_IncTick+0x14>)
 8002254:	6811      	ldr	r1, [r2, #0]
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	440b      	add	r3, r1
 800225a:	6013      	str	r3, [r2, #0]
}
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	20001080 	.word	0x20001080
 8002264:	200002ac 	.word	0x200002ac

08002268 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002268:	4b01      	ldr	r3, [pc, #4]	; (8002270 <HAL_GetTick+0x8>)
 800226a:	6818      	ldr	r0, [r3, #0]
}
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	20001080 	.word	0x20001080

08002274 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002274:	b538      	push	{r3, r4, r5, lr}
 8002276:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002278:	f7ff fff6 	bl	8002268 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800227c:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 800227e:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8002280:	d002      	beq.n	8002288 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8002282:	4b04      	ldr	r3, [pc, #16]	; (8002294 <HAL_Delay+0x20>)
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002288:	f7ff ffee 	bl	8002268 <HAL_GetTick>
 800228c:	1b40      	subs	r0, r0, r5
 800228e:	42a0      	cmp	r0, r4
 8002290:	d3fa      	bcc.n	8002288 <HAL_Delay+0x14>
  {
  }
}
 8002292:	bd38      	pop	{r3, r4, r5, pc}
 8002294:	200002ac 	.word	0x200002ac

08002298 <HAL_NVIC_SetPriorityGrouping>:
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002298:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800229c:	4a06      	ldr	r2, [pc, #24]	; (80022b8 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800229e:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022a0:	68d0      	ldr	r0, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80022a2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022a6:	4008      	ands	r0, r1
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022a8:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80022aa:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80022b2:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	e000ed00 	.word	0xe000ed00

080022bc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022bc:	4b19      	ldr	r3, [pc, #100]	; (8002324 <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022be:	b430      	push	{r4, r5}
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022c6:	f1c3 0507 	rsb	r5, r3, #7
 80022ca:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022cc:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022d0:	bf28      	it	cs
 80022d2:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022d4:	2c06      	cmp	r4, #6
 80022d6:	d919      	bls.n	800230c <HAL_NVIC_SetPriority+0x50>
 80022d8:	f04f 34ff 	mov.w	r4, #4294967295
 80022dc:	3b03      	subs	r3, #3
 80022de:	409c      	lsls	r4, r3
 80022e0:	ea22 0204 	bic.w	r2, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022e4:	f04f 34ff 	mov.w	r4, #4294967295
 80022e8:	40ac      	lsls	r4, r5
 80022ea:	ea21 0104 	bic.w	r1, r1, r4
 80022ee:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80022f0:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022f2:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80022f6:	db0c      	blt.n	8002312 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022f8:	0109      	lsls	r1, r1, #4
 80022fa:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80022fe:	b2c9      	uxtb	r1, r1
 8002300:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8002304:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002308:	bc30      	pop	{r4, r5}
 800230a:	4770      	bx	lr
 800230c:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800230e:	4613      	mov	r3, r2
 8002310:	e7e8      	b.n	80022e4 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002312:	4b05      	ldr	r3, [pc, #20]	; (8002328 <HAL_NVIC_SetPriority+0x6c>)
 8002314:	f000 000f 	and.w	r0, r0, #15
 8002318:	0109      	lsls	r1, r1, #4
 800231a:	b2c9      	uxtb	r1, r1
 800231c:	4403      	add	r3, r0
 800231e:	7619      	strb	r1, [r3, #24]
 8002320:	bc30      	pop	{r4, r5}
 8002322:	4770      	bx	lr
 8002324:	e000ed00 	.word	0xe000ed00
 8002328:	e000ecfc 	.word	0xe000ecfc

0800232c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800232c:	2800      	cmp	r0, #0
 800232e:	db07      	blt.n	8002340 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002330:	2301      	movs	r3, #1
 8002332:	f000 011f 	and.w	r1, r0, #31
 8002336:	4a03      	ldr	r2, [pc, #12]	; (8002344 <HAL_NVIC_EnableIRQ+0x18>)
 8002338:	408b      	lsls	r3, r1
 800233a:	0940      	lsrs	r0, r0, #5
 800233c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop
 8002344:	e000e100 	.word	0xe000e100

08002348 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002348:	3801      	subs	r0, #1
 800234a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800234e:	d20d      	bcs.n	800236c <HAL_SYSTICK_Config+0x24>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002350:	b430      	push	{r4, r5}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002352:	25f0      	movs	r5, #240	; 0xf0
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002354:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002356:	2107      	movs	r1, #7
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002358:	4b05      	ldr	r3, [pc, #20]	; (8002370 <HAL_SYSTICK_Config+0x28>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800235a:	4c06      	ldr	r4, [pc, #24]	; (8002374 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800235c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800235e:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002362:	4610      	mov	r0, r2
   return SysTick_Config(TicksNumb);
}
 8002364:	bc30      	pop	{r4, r5}
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002366:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002368:	6019      	str	r1, [r3, #0]
 800236a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800236c:	2001      	movs	r0, #1
 800236e:	4770      	bx	lr
 8002370:	e000e010 	.word	0xe000e010
 8002374:	e000ed00 	.word	0xe000ed00

08002378 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002378:	b340      	cbz	r0, 80023cc <HAL_DMA_Init+0x54>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800237a:	4603      	mov	r3, r0
{
 800237c:	b4f0      	push	{r4, r5, r6, r7}
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800237e:	e9d0 2601 	ldrd	r2, r6, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002382:	f44f 7580 	mov.w	r5, #256	; 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002386:	2400      	movs	r4, #0
  tmp |=  hdma->Init.Direction        |
 8002388:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800238a:	68de      	ldr	r6, [r3, #12]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800238c:	6800      	ldr	r0, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800238e:	4332      	orrs	r2, r6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002390:	490f      	ldr	r1, [pc, #60]	; (80023d0 <HAL_DMA_Init+0x58>)
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002392:	691e      	ldr	r6, [r3, #16]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002394:	4f0f      	ldr	r7, [pc, #60]	; (80023d4 <HAL_DMA_Init+0x5c>)
 8002396:	4401      	add	r1, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002398:	4332      	orrs	r2, r6
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800239a:	695e      	ldr	r6, [r3, #20]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800239c:	fba7 7101 	umull	r7, r1, r7, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023a0:	4332      	orrs	r2, r6
 80023a2:	699e      	ldr	r6, [r3, #24]
          hdma->Init.Mode                | hdma->Init.Priority;
 80023a4:	69df      	ldr	r7, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023a6:	4332      	orrs	r2, r6
  tmp = hdma->Instance->CCR;
 80023a8:	6806      	ldr	r6, [r0, #0]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80023aa:	0909      	lsrs	r1, r1, #4
 80023ac:	0089      	lsls	r1, r1, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80023ae:	f426 567f 	bic.w	r6, r6, #16320	; 0x3fc0
          hdma->Init.Mode                | hdma->Init.Priority;
 80023b2:	433a      	orrs	r2, r7
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80023b4:	f026 0630 	bic.w	r6, r6, #48	; 0x30
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80023b8:	6419      	str	r1, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80023ba:	4907      	ldr	r1, [pc, #28]	; (80023d8 <HAL_DMA_Init+0x60>)
  tmp |=  hdma->Init.Direction        |
 80023bc:	4332      	orrs	r2, r6
  hdma->DmaBaseAddress = DMA1;
 80023be:	63d9      	str	r1, [r3, #60]	; 0x3c
  hdma->Instance->CCR = tmp;
 80023c0:	6002      	str	r2, [r0, #0]
  hdma->Lock = HAL_UNLOCKED;
 80023c2:	841d      	strh	r5, [r3, #32]

  return HAL_OK;
 80023c4:	4620      	mov	r0, r4
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023c6:	639c      	str	r4, [r3, #56]	; 0x38
}
 80023c8:	bcf0      	pop	{r4, r5, r6, r7}
 80023ca:	4770      	bx	lr
    return HAL_ERROR;
 80023cc:	2001      	movs	r0, #1
}
 80023ce:	4770      	bx	lr
 80023d0:	bffdfff8 	.word	0xbffdfff8
 80023d4:	cccccccd 	.word	0xcccccccd
 80023d8:	40020000 	.word	0x40020000

080023dc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023dc:	b4f0      	push	{r4, r5, r6, r7}
 80023de:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80023e0:	f890 0020 	ldrb.w	r0, [r0, #32]
 80023e4:	2801      	cmp	r0, #1
 80023e6:	d038      	beq.n	800245a <HAL_DMA_Start_IT+0x7e>
 80023e8:	2501      	movs	r5, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80023ea:	f894 0021 	ldrb.w	r0, [r4, #33]	; 0x21
  __HAL_LOCK(hdma);
 80023ee:	f884 5020 	strb.w	r5, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80023f2:	42a8      	cmp	r0, r5
 80023f4:	d005      	beq.n	8002402 <HAL_DMA_Start_IT+0x26>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80023f6:	2300      	movs	r3, #0
 80023f8:	f884 3020 	strb.w	r3, [r4, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80023fc:	2002      	movs	r0, #2
  }    
  return status;
}
 80023fe:	bcf0      	pop	{r4, r5, r6, r7}
 8002400:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8002402:	2702      	movs	r7, #2
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002404:	2600      	movs	r6, #0
    __HAL_DMA_DISABLE(hdma);
 8002406:	6825      	ldr	r5, [r4, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8002408:	f884 7021 	strb.w	r7, [r4, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800240c:	63a6      	str	r6, [r4, #56]	; 0x38
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800240e:	6c27      	ldr	r7, [r4, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8002410:	682e      	ldr	r6, [r5, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002412:	40b8      	lsls	r0, r7
    __HAL_DMA_DISABLE(hdma);
 8002414:	f026 0601 	bic.w	r6, r6, #1
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002418:	6be7      	ldr	r7, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 800241a:	602e      	str	r6, [r5, #0]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800241c:	6866      	ldr	r6, [r4, #4]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800241e:	6078      	str	r0, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8002420:	606b      	str	r3, [r5, #4]
    if(NULL != hdma->XferHalfCpltCallback)
 8002422:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002424:	2e10      	cmp	r6, #16
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002426:	bf0b      	itete	eq
 8002428:	60aa      	streq	r2, [r5, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800242a:	60a9      	strne	r1, [r5, #8]
    hdma->Instance->CMAR = SrcAddress;
 800242c:	60e9      	streq	r1, [r5, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800242e:	60ea      	strne	r2, [r5, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8002430:	b153      	cbz	r3, 8002448 <HAL_DMA_Start_IT+0x6c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002432:	682b      	ldr	r3, [r5, #0]
 8002434:	f043 030e 	orr.w	r3, r3, #14
 8002438:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 800243a:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800243c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800243e:	f043 0301 	orr.w	r3, r3, #1
 8002442:	602b      	str	r3, [r5, #0]
}
 8002444:	bcf0      	pop	{r4, r5, r6, r7}
 8002446:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002448:	682b      	ldr	r3, [r5, #0]
 800244a:	f023 0304 	bic.w	r3, r3, #4
 800244e:	602b      	str	r3, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002450:	682b      	ldr	r3, [r5, #0]
 8002452:	f043 030a 	orr.w	r3, r3, #10
 8002456:	602b      	str	r3, [r5, #0]
 8002458:	e7ef      	b.n	800243a <HAL_DMA_Start_IT+0x5e>
  __HAL_LOCK(hdma);
 800245a:	2002      	movs	r0, #2
}
 800245c:	bcf0      	pop	{r4, r5, r6, r7}
 800245e:	4770      	bx	lr

08002460 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002460:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
{
 8002464:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002466:	2a02      	cmp	r2, #2
 8002468:	d006      	beq.n	8002478 <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800246a:	2104      	movs	r1, #4
    __HAL_UNLOCK(hdma);
 800246c:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800246e:	6381      	str	r1, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8002470:	f880 2020 	strb.w	r2, [r0, #32]
    return HAL_ERROR;
 8002474:	2001      	movs	r0, #1
}
 8002476:	4770      	bx	lr
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002478:	2101      	movs	r1, #1
{
 800247a:	b470      	push	{r4, r5, r6}
  __HAL_UNLOCK(hdma);      
 800247c:	f44f 7580 	mov.w	r5, #256	; 0x100
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002480:	681a      	ldr	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002482:	6c1e      	ldr	r6, [r3, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002484:	6814      	ldr	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002486:	40b1      	lsls	r1, r6
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002488:	f024 040e 	bic.w	r4, r4, #14
 800248c:	6014      	str	r4, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800248e:	6814      	ldr	r4, [r2, #0]
  return status; 
 8002490:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8002492:	f024 0401 	bic.w	r4, r4, #1
 8002496:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002498:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800249a:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hdma);      
 800249c:	841d      	strh	r5, [r3, #32]
}
 800249e:	bc70      	pop	{r4, r5, r6}
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop

080024a4 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80024a4:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
{  
 80024a8:	4603      	mov	r3, r0
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80024aa:	2a02      	cmp	r2, #2
 80024ac:	d003      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024ae:	2204      	movs	r2, #4
    status = HAL_ERROR;
 80024b0:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024b2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80024b4:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024b6:	6802      	ldr	r2, [r0, #0]
{  
 80024b8:	b510      	push	{r4, lr}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024ba:	6811      	ldr	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80024bc:	481b      	ldr	r0, [pc, #108]	; (800252c <HAL_DMA_Abort_IT+0x88>)
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024be:	f021 010e 	bic.w	r1, r1, #14
 80024c2:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80024c4:	6811      	ldr	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80024c6:	4282      	cmp	r2, r0
    __HAL_DMA_DISABLE(hdma);
 80024c8:	f021 0101 	bic.w	r1, r1, #1
 80024cc:	6011      	str	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80024ce:	d021      	beq.n	8002514 <HAL_DMA_Abort_IT+0x70>
 80024d0:	4917      	ldr	r1, [pc, #92]	; (8002530 <HAL_DMA_Abort_IT+0x8c>)
 80024d2:	428a      	cmp	r2, r1
 80024d4:	d01a      	beq.n	800250c <HAL_DMA_Abort_IT+0x68>
 80024d6:	3114      	adds	r1, #20
 80024d8:	428a      	cmp	r2, r1
 80024da:	d01d      	beq.n	8002518 <HAL_DMA_Abort_IT+0x74>
 80024dc:	3114      	adds	r1, #20
 80024de:	428a      	cmp	r2, r1
 80024e0:	d01d      	beq.n	800251e <HAL_DMA_Abort_IT+0x7a>
 80024e2:	3114      	adds	r1, #20
 80024e4:	428a      	cmp	r2, r1
 80024e6:	d01d      	beq.n	8002524 <HAL_DMA_Abort_IT+0x80>
 80024e8:	3114      	adds	r1, #20
 80024ea:	428a      	cmp	r2, r1
 80024ec:	bf0c      	ite	eq
 80024ee:	f44f 1280 	moveq.w	r2, #1048576	; 0x100000
 80024f2:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
    __HAL_UNLOCK(hdma);
 80024f6:	f44f 7080 	mov.w	r0, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80024fa:	4c0e      	ldr	r4, [pc, #56]	; (8002534 <HAL_DMA_Abort_IT+0x90>)
    if(hdma->XferAbortCallback != NULL)
 80024fc:	6b59      	ldr	r1, [r3, #52]	; 0x34
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80024fe:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 8002500:	8418      	strh	r0, [r3, #32]
    if(hdma->XferAbortCallback != NULL)
 8002502:	b129      	cbz	r1, 8002510 <HAL_DMA_Abort_IT+0x6c>
      hdma->XferAbortCallback(hdma);
 8002504:	4618      	mov	r0, r3
 8002506:	4788      	blx	r1
  HAL_StatusTypeDef status = HAL_OK;
 8002508:	2000      	movs	r0, #0
}
 800250a:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800250c:	2210      	movs	r2, #16
 800250e:	e7f2      	b.n	80024f6 <HAL_DMA_Abort_IT+0x52>
  HAL_StatusTypeDef status = HAL_OK;
 8002510:	4608      	mov	r0, r1
}
 8002512:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002514:	2201      	movs	r2, #1
 8002516:	e7ee      	b.n	80024f6 <HAL_DMA_Abort_IT+0x52>
 8002518:	f44f 7280 	mov.w	r2, #256	; 0x100
 800251c:	e7eb      	b.n	80024f6 <HAL_DMA_Abort_IT+0x52>
 800251e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002522:	e7e8      	b.n	80024f6 <HAL_DMA_Abort_IT+0x52>
 8002524:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002528:	e7e5      	b.n	80024f6 <HAL_DMA_Abort_IT+0x52>
 800252a:	bf00      	nop
 800252c:	40020008 	.word	0x40020008
 8002530:	4002001c 	.word	0x4002001c
 8002534:	40020000 	.word	0x40020000

08002538 <HAL_DMA_IRQHandler>:
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002538:	2204      	movs	r2, #4
{
 800253a:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800253c:	e9d0 610f 	ldrd	r6, r1, [r0, #60]	; 0x3c
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002540:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002542:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002544:	408a      	lsls	r2, r1
 8002546:	4222      	tst	r2, r4
  uint32_t source_it = hdma->Instance->CCR;
 8002548:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800254a:	d01f      	beq.n	800258c <HAL_DMA_IRQHandler+0x54>
 800254c:	076a      	lsls	r2, r5, #29
 800254e:	d51d      	bpl.n	800258c <HAL_DMA_IRQHandler+0x54>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	0691      	lsls	r1, r2, #26
 8002554:	d403      	bmi.n	800255e <HAL_DMA_IRQHandler+0x26>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	f022 0204 	bic.w	r2, r2, #4
 800255c:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800255e:	4a3e      	ldr	r2, [pc, #248]	; (8002658 <HAL_DMA_IRQHandler+0x120>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d05a      	beq.n	800261a <HAL_DMA_IRQHandler+0xe2>
 8002564:	3214      	adds	r2, #20
 8002566:	4293      	cmp	r3, r2
 8002568:	d05f      	beq.n	800262a <HAL_DMA_IRQHandler+0xf2>
 800256a:	3214      	adds	r2, #20
 800256c:	4293      	cmp	r3, r2
 800256e:	d066      	beq.n	800263e <HAL_DMA_IRQHandler+0x106>
 8002570:	3214      	adds	r2, #20
 8002572:	4293      	cmp	r3, r2
 8002574:	d069      	beq.n	800264a <HAL_DMA_IRQHandler+0x112>
 8002576:	3214      	adds	r2, #20
 8002578:	4293      	cmp	r3, r2
 800257a:	d05b      	beq.n	8002634 <HAL_DMA_IRQHandler+0xfc>
 800257c:	3214      	adds	r2, #20
 800257e:	4293      	cmp	r3, r2
 8002580:	bf0c      	ite	eq
 8002582:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8002586:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 800258a:	e047      	b.n	800261c <HAL_DMA_IRQHandler+0xe4>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800258c:	2202      	movs	r2, #2
 800258e:	408a      	lsls	r2, r1
 8002590:	4222      	tst	r2, r4
 8002592:	d022      	beq.n	80025da <HAL_DMA_IRQHandler+0xa2>
 8002594:	07aa      	lsls	r2, r5, #30
 8002596:	d520      	bpl.n	80025da <HAL_DMA_IRQHandler+0xa2>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	0691      	lsls	r1, r2, #26
 800259c:	d406      	bmi.n	80025ac <HAL_DMA_IRQHandler+0x74>
      hdma->State = HAL_DMA_STATE_READY;
 800259e:	2101      	movs	r1, #1
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	f022 020a 	bic.w	r2, r2, #10
 80025a6:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80025a8:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80025ac:	4a2a      	ldr	r2, [pc, #168]	; (8002658 <HAL_DMA_IRQHandler+0x120>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d029      	beq.n	8002606 <HAL_DMA_IRQHandler+0xce>
 80025b2:	3214      	adds	r2, #20
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d040      	beq.n	800263a <HAL_DMA_IRQHandler+0x102>
 80025b8:	3214      	adds	r2, #20
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d042      	beq.n	8002644 <HAL_DMA_IRQHandler+0x10c>
 80025be:	3214      	adds	r2, #20
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d034      	beq.n	800262e <HAL_DMA_IRQHandler+0xf6>
 80025c4:	3214      	adds	r2, #20
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d042      	beq.n	8002650 <HAL_DMA_IRQHandler+0x118>
 80025ca:	3214      	adds	r2, #20
 80025cc:	4293      	cmp	r3, r2
 80025ce:	bf0c      	ite	eq
 80025d0:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 80025d4:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 80025d8:	e016      	b.n	8002608 <HAL_DMA_IRQHandler+0xd0>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80025da:	2208      	movs	r2, #8
 80025dc:	408a      	lsls	r2, r1
 80025de:	4222      	tst	r2, r4
 80025e0:	d019      	beq.n	8002616 <HAL_DMA_IRQHandler+0xde>
 80025e2:	072a      	lsls	r2, r5, #28
 80025e4:	d517      	bpl.n	8002616 <HAL_DMA_IRQHandler+0xde>
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80025e6:	2401      	movs	r4, #1
    __HAL_UNLOCK(hdma);
 80025e8:	f44f 7580 	mov.w	r5, #256	; 0x100
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025ec:	681a      	ldr	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80025ee:	fa04 f101 	lsl.w	r1, r4, r1
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025f2:	f022 020e 	bic.w	r2, r2, #14
 80025f6:	601a      	str	r2, [r3, #0]
    if (hdma->XferErrorCallback != NULL)
 80025f8:	6b03      	ldr	r3, [r0, #48]	; 0x30
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80025fa:	6071      	str	r1, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80025fc:	6384      	str	r4, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 80025fe:	8405      	strh	r5, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8002600:	b14b      	cbz	r3, 8002616 <HAL_DMA_IRQHandler+0xde>
}
 8002602:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8002604:	4718      	bx	r3
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002606:	2302      	movs	r3, #2
    __HAL_UNLOCK(hdma);
 8002608:	2100      	movs	r1, #0
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800260a:	4c14      	ldr	r4, [pc, #80]	; (800265c <HAL_DMA_IRQHandler+0x124>)
    if(hdma->XferCpltCallback != NULL)
 800260c:	6a82      	ldr	r2, [r0, #40]	; 0x28
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800260e:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(hdma);
 8002610:	f880 1020 	strb.w	r1, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8002614:	b93a      	cbnz	r2, 8002626 <HAL_DMA_IRQHandler+0xee>
}
 8002616:	bc70      	pop	{r4, r5, r6}
 8002618:	4770      	bx	lr
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800261a:	2304      	movs	r3, #4
 800261c:	490f      	ldr	r1, [pc, #60]	; (800265c <HAL_DMA_IRQHandler+0x124>)
    if(hdma->XferHalfCpltCallback != NULL)
 800261e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002620:	604b      	str	r3, [r1, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8002622:	2a00      	cmp	r2, #0
 8002624:	d0f7      	beq.n	8002616 <HAL_DMA_IRQHandler+0xde>
}
 8002626:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8002628:	4710      	bx	r2
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800262a:	2340      	movs	r3, #64	; 0x40
 800262c:	e7f6      	b.n	800261c <HAL_DMA_IRQHandler+0xe4>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800262e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002632:	e7e9      	b.n	8002608 <HAL_DMA_IRQHandler+0xd0>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002634:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002638:	e7f0      	b.n	800261c <HAL_DMA_IRQHandler+0xe4>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800263a:	2320      	movs	r3, #32
 800263c:	e7e4      	b.n	8002608 <HAL_DMA_IRQHandler+0xd0>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800263e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002642:	e7eb      	b.n	800261c <HAL_DMA_IRQHandler+0xe4>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002644:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002648:	e7de      	b.n	8002608 <HAL_DMA_IRQHandler+0xd0>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800264a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800264e:	e7e5      	b.n	800261c <HAL_DMA_IRQHandler+0xe4>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002650:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002654:	e7d8      	b.n	8002608 <HAL_DMA_IRQHandler+0xd0>
 8002656:	bf00      	nop
 8002658:	40020008 	.word	0x40020008
 800265c:	40020000 	.word	0x40020000

08002660 <HAL_DMA_GetState>:
}
 8002660:	f890 0021 	ldrb.w	r0, [r0, #33]	; 0x21
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop

08002668 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800266c:	680c      	ldr	r4, [r1, #0]
{
 800266e:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002670:	2c00      	cmp	r4, #0
 8002672:	f000 809e 	beq.w	80027b2 <HAL_GPIO_Init+0x14a>
  uint32_t config = 0x00u;
 8002676:	2600      	movs	r6, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002678:	f8df c1f4 	ldr.w	ip, [pc, #500]	; 8002870 <HAL_GPIO_Init+0x208>
  uint32_t position = 0x00u;
 800267c:	4633      	mov	r3, r6
        {
          SET_BIT(EXTI->FTSR, iocurrent);
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800267e:	4f77      	ldr	r7, [pc, #476]	; (800285c <HAL_GPIO_Init+0x1f4>)
      switch (GPIO_Init->Mode)
 8002680:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 8002874 <HAL_GPIO_Init+0x20c>
 8002684:	f8df e1f0 	ldr.w	lr, [pc, #496]	; 8002878 <HAL_GPIO_Init+0x210>
 8002688:	9000      	str	r0, [sp, #0]
 800268a:	e004      	b.n	8002696 <HAL_GPIO_Init+0x2e>
        }
      }
    }

	position++;
 800268c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800268e:	fa34 f203 	lsrs.w	r2, r4, r3
 8002692:	f000 808e 	beq.w	80027b2 <HAL_GPIO_Init+0x14a>
    ioposition = (0x01uL << position);
 8002696:	2201      	movs	r2, #1
 8002698:	409a      	lsls	r2, r3
    if (iocurrent == ioposition)
 800269a:	ea32 0004 	bics.w	r0, r2, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800269e:	ea02 0504 	and.w	r5, r2, r4
    if (iocurrent == ioposition)
 80026a2:	d1f3      	bne.n	800268c <HAL_GPIO_Init+0x24>
      switch (GPIO_Init->Mode)
 80026a4:	684c      	ldr	r4, [r1, #4]
 80026a6:	2c12      	cmp	r4, #18
 80026a8:	f200 8086 	bhi.w	80027b8 <HAL_GPIO_Init+0x150>
 80026ac:	2c12      	cmp	r4, #18
 80026ae:	d80c      	bhi.n	80026ca <HAL_GPIO_Init+0x62>
 80026b0:	e8df f004 	tbb	[pc, r4]
 80026b4:	0abcbf8a 	.word	0x0abcbf8a
 80026b8:	0b0b0b0b 	.word	0x0b0b0b0b
 80026bc:	0b0b0b0b 	.word	0x0b0b0b0b
 80026c0:	0b0b0b0b 	.word	0x0b0b0b0b
 80026c4:	b90b      	.short	0xb90b
 80026c6:	b6          	.byte	0xb6
 80026c7:	00          	.byte	0x00
 80026c8:	2600      	movs	r6, #0
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80026ca:	2dff      	cmp	r5, #255	; 0xff
 80026cc:	f200 8083 	bhi.w	80027d6 <HAL_GPIO_Init+0x16e>
 80026d0:	f8dd 9000 	ldr.w	r9, [sp]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80026d4:	ea4f 0a83 	mov.w	sl, r3, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80026d8:	240f      	movs	r4, #15
 80026da:	f8d9 2000 	ldr.w	r2, [r9]
 80026de:	fa04 fb0a 	lsl.w	fp, r4, sl
 80026e2:	ea22 020b 	bic.w	r2, r2, fp
 80026e6:	fa06 fa0a 	lsl.w	sl, r6, sl
 80026ea:	ea42 020a 	orr.w	r2, r2, sl
 80026ee:	f8c9 2000 	str.w	r2, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80026f2:	f8d1 9004 	ldr.w	r9, [r1, #4]
 80026f6:	f019 5f80 	tst.w	r9, #268435456	; 0x10000000
 80026fa:	f000 808f 	beq.w	800281c <HAL_GPIO_Init+0x1b4>
        __HAL_RCC_AFIO_CLK_ENABLE();
 80026fe:	f8dc a018 	ldr.w	sl, [ip, #24]
 8002702:	f023 0203 	bic.w	r2, r3, #3
 8002706:	f04a 0a01 	orr.w	sl, sl, #1
 800270a:	f8cc a018 	str.w	sl, [ip, #24]
 800270e:	f8dc a018 	ldr.w	sl, [ip, #24]
 8002712:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8002716:	f00a 0a01 	and.w	sl, sl, #1
 800271a:	f8cd a00c 	str.w	sl, [sp, #12]
 800271e:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002722:	f003 0a03 	and.w	sl, r3, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002726:	f8dd b00c 	ldr.w	fp, [sp, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800272a:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 800272e:	f8d2 b008 	ldr.w	fp, [r2, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002732:	fa04 f40a 	lsl.w	r4, r4, sl
 8002736:	ea2b 0004 	bic.w	r0, fp, r4
 800273a:	9001      	str	r0, [sp, #4]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800273c:	9c00      	ldr	r4, [sp, #0]
 800273e:	4848      	ldr	r0, [pc, #288]	; (8002860 <HAL_GPIO_Init+0x1f8>)
 8002740:	4284      	cmp	r4, r0
 8002742:	d013      	beq.n	800276c <HAL_GPIO_Init+0x104>
 8002744:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8002748:	4284      	cmp	r4, r0
 800274a:	d07d      	beq.n	8002848 <HAL_GPIO_Init+0x1e0>
 800274c:	4845      	ldr	r0, [pc, #276]	; (8002864 <HAL_GPIO_Init+0x1fc>)
 800274e:	4284      	cmp	r4, r0
 8002750:	d071      	beq.n	8002836 <HAL_GPIO_Init+0x1ce>
 8002752:	4845      	ldr	r0, [pc, #276]	; (8002868 <HAL_GPIO_Init+0x200>)
 8002754:	4284      	cmp	r4, r0
 8002756:	bf0c      	ite	eq
 8002758:	f04f 0b03 	moveq.w	fp, #3
 800275c:	f04f 0b04 	movne.w	fp, #4
 8002760:	9801      	ldr	r0, [sp, #4]
 8002762:	fa0b fa0a 	lsl.w	sl, fp, sl
 8002766:	ea40 000a 	orr.w	r0, r0, sl
 800276a:	9001      	str	r0, [sp, #4]
        AFIO->EXTICR[position >> 2u] = temp;
 800276c:	9801      	ldr	r0, [sp, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800276e:	f419 3f80 	tst.w	r9, #65536	; 0x10000
        AFIO->EXTICR[position >> 2u] = temp;
 8002772:	6090      	str	r0, [r2, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8002774:	683a      	ldr	r2, [r7, #0]
 8002776:	bf14      	ite	ne
 8002778:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800277a:	43aa      	biceq	r2, r5
 800277c:	603a      	str	r2, [r7, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 800277e:	687a      	ldr	r2, [r7, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002780:	f419 3f00 	tst.w	r9, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8002784:	bf14      	ite	ne
 8002786:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002788:	43aa      	biceq	r2, r5
 800278a:	607a      	str	r2, [r7, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 800278c:	68ba      	ldr	r2, [r7, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800278e:	f419 1f80 	tst.w	r9, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8002792:	bf14      	ite	ne
 8002794:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002796:	43aa      	biceq	r2, r5
 8002798:	60ba      	str	r2, [r7, #8]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800279a:	f419 1f00 	tst.w	r9, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800279e:	68fa      	ldr	r2, [r7, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80027a0:	d039      	beq.n	8002816 <HAL_GPIO_Init+0x1ae>
          SET_BIT(EXTI->FTSR, iocurrent);
 80027a2:	4315      	orrs	r5, r2
 80027a4:	60fd      	str	r5, [r7, #12]
 80027a6:	680c      	ldr	r4, [r1, #0]
	position++;
 80027a8:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027aa:	fa34 f203 	lsrs.w	r2, r4, r3
 80027ae:	f47f af72 	bne.w	8002696 <HAL_GPIO_Init+0x2e>
  }
}
 80027b2:	b005      	add	sp, #20
 80027b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 80027b8:	4544      	cmp	r4, r8
 80027ba:	d005      	beq.n	80027c8 <HAL_GPIO_Init+0x160>
 80027bc:	d913      	bls.n	80027e6 <HAL_GPIO_Init+0x17e>
 80027be:	4574      	cmp	r4, lr
 80027c0:	d002      	beq.n	80027c8 <HAL_GPIO_Init+0x160>
 80027c2:	482a      	ldr	r0, [pc, #168]	; (800286c <HAL_GPIO_Init+0x204>)
 80027c4:	4284      	cmp	r4, r0
 80027c6:	d180      	bne.n	80026ca <HAL_GPIO_Init+0x62>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80027c8:	688c      	ldr	r4, [r1, #8]
 80027ca:	b9e4      	cbnz	r4, 8002806 <HAL_GPIO_Init+0x19e>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80027cc:	2dff      	cmp	r5, #255	; 0xff
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80027ce:	f04f 0604 	mov.w	r6, #4
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80027d2:	f67f af7d 	bls.w	80026d0 <HAL_GPIO_Init+0x68>
 80027d6:	9a00      	ldr	r2, [sp, #0]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80027d8:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 80027dc:	f1aa 0a20 	sub.w	sl, sl, #32
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80027e0:	f102 0904 	add.w	r9, r2, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80027e4:	e778      	b.n	80026d8 <HAL_GPIO_Init+0x70>
      switch (GPIO_Init->Mode)
 80027e6:	f8df 9094 	ldr.w	r9, [pc, #148]	; 800287c <HAL_GPIO_Init+0x214>
 80027ea:	454c      	cmp	r4, r9
 80027ec:	d0ec      	beq.n	80027c8 <HAL_GPIO_Init+0x160>
 80027ee:	f509 2970 	add.w	r9, r9, #983040	; 0xf0000
 80027f2:	454c      	cmp	r4, r9
 80027f4:	d0e8      	beq.n	80027c8 <HAL_GPIO_Init+0x160>
 80027f6:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 80027fa:	454c      	cmp	r4, r9
 80027fc:	f47f af65 	bne.w	80026ca <HAL_GPIO_Init+0x62>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002800:	688c      	ldr	r4, [r1, #8]
 8002802:	2c00      	cmp	r4, #0
 8002804:	d0e2      	beq.n	80027cc <HAL_GPIO_Init+0x164>
            GPIOx->BSRR = ioposition;
 8002806:	9800      	ldr	r0, [sp, #0]
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002808:	2c01      	cmp	r4, #1
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800280a:	f04f 0608 	mov.w	r6, #8
            GPIOx->BSRR = ioposition;
 800280e:	bf0c      	ite	eq
 8002810:	6102      	streq	r2, [r0, #16]
            GPIOx->BRR = ioposition;
 8002812:	6142      	strne	r2, [r0, #20]
 8002814:	e759      	b.n	80026ca <HAL_GPIO_Init+0x62>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002816:	ea22 0505 	bic.w	r5, r2, r5
 800281a:	60fd      	str	r5, [r7, #12]
 800281c:	680c      	ldr	r4, [r1, #0]
 800281e:	e735      	b.n	800268c <HAL_GPIO_Init+0x24>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002820:	68ce      	ldr	r6, [r1, #12]
 8002822:	360c      	adds	r6, #12
          break;
 8002824:	e751      	b.n	80026ca <HAL_GPIO_Init+0x62>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002826:	68ce      	ldr	r6, [r1, #12]
 8002828:	3604      	adds	r6, #4
          break;
 800282a:	e74e      	b.n	80026ca <HAL_GPIO_Init+0x62>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800282c:	68ce      	ldr	r6, [r1, #12]
 800282e:	3608      	adds	r6, #8
          break;
 8002830:	e74b      	b.n	80026ca <HAL_GPIO_Init+0x62>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002832:	68ce      	ldr	r6, [r1, #12]
          break;
 8002834:	e749      	b.n	80026ca <HAL_GPIO_Init+0x62>
 8002836:	f04f 0b02 	mov.w	fp, #2
 800283a:	9801      	ldr	r0, [sp, #4]
 800283c:	fa0b fa0a 	lsl.w	sl, fp, sl
 8002840:	ea40 000a 	orr.w	r0, r0, sl
 8002844:	9001      	str	r0, [sp, #4]
 8002846:	e791      	b.n	800276c <HAL_GPIO_Init+0x104>
 8002848:	f04f 0b01 	mov.w	fp, #1
 800284c:	9801      	ldr	r0, [sp, #4]
 800284e:	fa0b fa0a 	lsl.w	sl, fp, sl
 8002852:	ea40 000a 	orr.w	r0, r0, sl
 8002856:	9001      	str	r0, [sp, #4]
 8002858:	e788      	b.n	800276c <HAL_GPIO_Init+0x104>
 800285a:	bf00      	nop
 800285c:	40010400 	.word	0x40010400
 8002860:	40010800 	.word	0x40010800
 8002864:	40011000 	.word	0x40011000
 8002868:	40011400 	.word	0x40011400
 800286c:	10320000 	.word	0x10320000
 8002870:	40021000 	.word	0x40021000
 8002874:	10220000 	.word	0x10220000
 8002878:	10310000 	.word	0x10310000
 800287c:	10120000 	.word	0x10120000

08002880 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002880:	b902      	cbnz	r2, 8002884 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002882:	0409      	lsls	r1, r1, #16
 8002884:	6101      	str	r1, [r0, #16]
  }
}
 8002886:	4770      	bx	lr

08002888 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002888:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800288a:	ea01 0203 	and.w	r2, r1, r3
 800288e:	ea21 0103 	bic.w	r1, r1, r3
 8002892:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002896:	6101      	str	r1, [r0, #16]
}
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop

0800289c <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800289c:	4a04      	ldr	r2, [pc, #16]	; (80028b0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800289e:	6951      	ldr	r1, [r2, #20]
 80028a0:	4201      	tst	r1, r0
 80028a2:	d100      	bne.n	80028a6 <HAL_GPIO_EXTI_IRQHandler+0xa>
 80028a4:	4770      	bx	lr
{
 80028a6:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80028a8:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80028aa:	f7fd fdd9 	bl	8000460 <HAL_GPIO_EXTI_Callback>
  }
}
 80028ae:	bd08      	pop	{r3, pc}
 80028b0:	40010400 	.word	0x40010400

080028b4 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>:
  * @param  Flag specifies the I2C flag to check.
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 80028b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028b6:	4605      	mov	r5, r0
 80028b8:	460e      	mov	r6, r1
 80028ba:	4617      	mov	r7, r2
 80028bc:	1c72      	adds	r2, r6, #1
{
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80028be:	682c      	ldr	r4, [r5, #0]
 80028c0:	d003      	beq.n	80028ca <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x16>
 80028c2:	e009      	b.n	80028d8 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x24>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028c4:	6963      	ldr	r3, [r4, #20]
 80028c6:	055b      	lsls	r3, r3, #21
 80028c8:	d424      	bmi.n	8002914 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x60>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80028ca:	6963      	ldr	r3, [r4, #20]
 80028cc:	43db      	mvns	r3, r3
 80028ce:	f013 0308 	ands.w	r3, r3, #8
 80028d2:	d1f7      	bne.n	80028c4 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x10>

        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 80028d4:	4618      	mov	r0, r3
}
 80028d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80028d8:	6963      	ldr	r3, [r4, #20]
 80028da:	43db      	mvns	r3, r3
 80028dc:	f013 0308 	ands.w	r3, r3, #8
 80028e0:	d0f8      	beq.n	80028d4 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x20>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028e2:	6963      	ldr	r3, [r4, #20]
 80028e4:	0559      	lsls	r1, r3, #21
 80028e6:	d415      	bmi.n	8002914 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x60>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028e8:	f7ff fcbe 	bl	8002268 <HAL_GetTick>
 80028ec:	1bc0      	subs	r0, r0, r7
 80028ee:	4286      	cmp	r6, r0
 80028f0:	d301      	bcc.n	80028f6 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x42>
 80028f2:	2e00      	cmp	r6, #0
 80028f4:	d1e2      	bne.n	80028bc <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 80028f6:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 80028f8:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 80028fa:	632a      	str	r2, [r5, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80028fc:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002900:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002904:	6c2b      	ldr	r3, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002906:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800290a:	f043 0320 	orr.w	r3, r3, #32
        return HAL_ERROR;
 800290e:	2001      	movs	r0, #1
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002910:	642b      	str	r3, [r5, #64]	; 0x40
}
 8002912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002914:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002916:	f46f 6080 	mvn.w	r0, #1024	; 0x400
      hi2c->State               = HAL_I2C_STATE_READY;
 800291a:	2120      	movs	r1, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800291c:	6823      	ldr	r3, [r4, #0]
 800291e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002922:	6023      	str	r3, [r4, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002924:	6160      	str	r0, [r4, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002926:	632a      	str	r2, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002928:	f885 103d 	strb.w	r1, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800292c:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002930:	6c2b      	ldr	r3, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8002932:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002936:	f043 0304 	orr.w	r3, r3, #4
      return HAL_ERROR;
 800293a:	2001      	movs	r0, #1
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800293c:	642b      	str	r3, [r5, #64]	; 0x40
}
 800293e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002940 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>:
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 8002940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002942:	4605      	mov	r5, r0
 8002944:	460e      	mov	r6, r1
 8002946:	4617      	mov	r7, r2
 8002948:	1c72      	adds	r2, r6, #1
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800294a:	682c      	ldr	r4, [r5, #0]
 800294c:	d003      	beq.n	8002956 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x16>
 800294e:	e009      	b.n	8002964 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x24>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002950:	6963      	ldr	r3, [r4, #20]
 8002952:	055b      	lsls	r3, r3, #21
 8002954:	d424      	bmi.n	80029a0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x60>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002956:	6963      	ldr	r3, [r4, #20]
 8002958:	43db      	mvns	r3, r3
 800295a:	f013 0302 	ands.w	r3, r3, #2
 800295e:	d1f7      	bne.n	8002950 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x10>
  return HAL_OK;
 8002960:	4618      	mov	r0, r3
}
 8002962:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002964:	6963      	ldr	r3, [r4, #20]
 8002966:	43db      	mvns	r3, r3
 8002968:	f013 0302 	ands.w	r3, r3, #2
 800296c:	d0f8      	beq.n	8002960 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x20>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800296e:	6963      	ldr	r3, [r4, #20]
 8002970:	0559      	lsls	r1, r3, #21
 8002972:	d415      	bmi.n	80029a0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x60>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002974:	f7ff fc78 	bl	8002268 <HAL_GetTick>
 8002978:	1bc0      	subs	r0, r0, r7
 800297a:	4286      	cmp	r6, r0
 800297c:	d301      	bcc.n	8002982 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x42>
 800297e:	2e00      	cmp	r6, #0
 8002980:	d1e2      	bne.n	8002948 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002982:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8002984:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002986:	632a      	str	r2, [r5, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002988:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800298c:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002990:	6c2b      	ldr	r3, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002992:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002996:	f043 0320 	orr.w	r3, r3, #32
        return HAL_ERROR;
 800299a:	2001      	movs	r0, #1
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800299c:	642b      	str	r3, [r5, #64]	; 0x40
}
 800299e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hi2c->PreviousState       = I2C_STATE_NONE;
 80029a0:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029a2:	f46f 6080 	mvn.w	r0, #1024	; 0x400
      hi2c->State               = HAL_I2C_STATE_READY;
 80029a6:	2120      	movs	r1, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029a8:	6823      	ldr	r3, [r4, #0]
 80029aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029ae:	6023      	str	r3, [r4, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029b0:	6160      	str	r0, [r4, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80029b2:	632a      	str	r2, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80029b4:	f885 103d 	strb.w	r1, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029b8:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80029bc:	6c2b      	ldr	r3, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80029be:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80029c2:	f043 0304 	orr.w	r3, r3, #4
      return HAL_ERROR;
 80029c6:	2001      	movs	r0, #1
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80029c8:	642b      	str	r3, [r5, #64]	; 0x40
}
 80029ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080029cc <HAL_I2C_Init>:
  if (hi2c == NULL)
 80029cc:	2800      	cmp	r0, #0
 80029ce:	f000 80b5 	beq.w	8002b3c <HAL_I2C_Init+0x170>
{
 80029d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029d4:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80029d8:	4604      	mov	r4, r0
 80029da:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80029de:	2b00      	cmp	r3, #0
 80029e0:	f000 8094 	beq.w	8002b0c <HAL_I2C_Init+0x140>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80029e4:	2224      	movs	r2, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 80029e6:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 80029e8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	f022 0201 	bic.w	r2, r2, #1
 80029f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80029fa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002a02:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002a04:	f001 fc72 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a08:	6865      	ldr	r5, [r4, #4]
 8002a0a:	4b4d      	ldr	r3, [pc, #308]	; (8002b40 <HAL_I2C_Init+0x174>)
 8002a0c:	429d      	cmp	r5, r3
 8002a0e:	d84c      	bhi.n	8002aaa <HAL_I2C_Init+0xde>
 8002a10:	4b4c      	ldr	r3, [pc, #304]	; (8002b44 <HAL_I2C_Init+0x178>)
 8002a12:	4298      	cmp	r0, r3
 8002a14:	d978      	bls.n	8002b08 <HAL_I2C_Init+0x13c>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a16:	1e42      	subs	r2, r0, #1
 8002a18:	006d      	lsls	r5, r5, #1
 8002a1a:	fbb2 f2f5 	udiv	r2, r2, r5
 8002a1e:	f640 76fc 	movw	r6, #4092	; 0xffc
  freqrange = I2C_FREQRANGE(pclk1);
 8002a22:	4949      	ldr	r1, [pc, #292]	; (8002b48 <HAL_I2C_Init+0x17c>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a24:	6823      	ldr	r3, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8002a26:	fba1 1000 	umull	r1, r0, r1, r0
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a2a:	6859      	ldr	r1, [r3, #4]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a2c:	3201      	adds	r2, #1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a2e:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8002a32:	ea41 4190 	orr.w	r1, r1, r0, lsr #18
 8002a36:	6059      	str	r1, [r3, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a38:	6a19      	ldr	r1, [r3, #32]
  freqrange = I2C_FREQRANGE(pclk1);
 8002a3a:	0c80      	lsrs	r0, r0, #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a3c:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8002a40:	3001      	adds	r0, #1
 8002a42:	4308      	orrs	r0, r1
 8002a44:	6218      	str	r0, [r3, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a46:	69d9      	ldr	r1, [r3, #28]
 8002a48:	4232      	tst	r2, r6
 8002a4a:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8002a4e:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8002a52:	d160      	bne.n	8002b16 <HAL_I2C_Init+0x14a>
 8002a54:	2204      	movs	r2, #4
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a56:	2500      	movs	r5, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8002a58:	2620      	movs	r6, #32
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a5a:	430a      	orrs	r2, r1
 8002a5c:	61da      	str	r2, [r3, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a5e:	6819      	ldr	r1, [r3, #0]
 8002a60:	e9d4 2007 	ldrd	r2, r0, [r4, #28]
 8002a64:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8002a68:	4302      	orrs	r2, r0
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a6e:	6899      	ldr	r1, [r3, #8]
 8002a70:	e9d4 0203 	ldrd	r0, r2, [r4, #12]
 8002a74:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8002a78:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8002a7c:	4302      	orrs	r2, r0
 8002a7e:	430a      	orrs	r2, r1
 8002a80:	609a      	str	r2, [r3, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a82:	68d9      	ldr	r1, [r3, #12]
 8002a84:	e9d4 2005 	ldrd	r2, r0, [r4, #20]
 8002a88:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8002a8c:	4302      	orrs	r2, r0
 8002a8e:	430a      	orrs	r2, r1
 8002a90:	60da      	str	r2, [r3, #12]
  __HAL_I2C_ENABLE(hi2c);
 8002a92:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 8002a94:	4628      	mov	r0, r5
  __HAL_I2C_ENABLE(hi2c);
 8002a96:	f042 0201 	orr.w	r2, r2, #1
 8002a9a:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a9c:	6425      	str	r5, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a9e:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002aa2:	6325      	str	r5, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002aa4:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
}
 8002aa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002aaa:	4b28      	ldr	r3, [pc, #160]	; (8002b4c <HAL_I2C_Init+0x180>)
 8002aac:	4298      	cmp	r0, r3
 8002aae:	d92b      	bls.n	8002b08 <HAL_I2C_Init+0x13c>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002ab0:	f44f 7196 	mov.w	r1, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 8002ab4:	4e24      	ldr	r6, [pc, #144]	; (8002b48 <HAL_I2C_Init+0x17c>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002ab6:	6823      	ldr	r3, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8002ab8:	fba6 2600 	umull	r2, r6, r6, r0
 8002abc:	0cb2      	lsrs	r2, r6, #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002abe:	fb01 f102 	mul.w	r1, r1, r2
 8002ac2:	4f23      	ldr	r7, [pc, #140]	; (8002b50 <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002ac4:	685a      	ldr	r2, [r3, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002ac6:	fba7 7101 	umull	r7, r1, r7, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002aca:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002ace:	ea42 4296 	orr.w	r2, r2, r6, lsr #18
 8002ad2:	605a      	str	r2, [r3, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002ad4:	6a1a      	ldr	r2, [r3, #32]
 8002ad6:	0989      	lsrs	r1, r1, #6
 8002ad8:	3101      	adds	r1, #1
 8002ada:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002ade:	4311      	orrs	r1, r2
 8002ae0:	6219      	str	r1, [r3, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ae2:	69d9      	ldr	r1, [r3, #28]
 8002ae4:	68a6      	ldr	r6, [r4, #8]
 8002ae6:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8002aea:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8002aee:	b9ae      	cbnz	r6, 8002b1c <HAL_I2C_Init+0x150>
 8002af0:	3801      	subs	r0, #1
 8002af2:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 8002af6:	fbb0 f2f2 	udiv	r2, r0, r2
 8002afa:	3201      	adds	r2, #1
 8002afc:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002b00:	b1d2      	cbz	r2, 8002b38 <HAL_I2C_Init+0x16c>
 8002b02:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002b06:	e7a6      	b.n	8002a56 <HAL_I2C_Init+0x8a>
    return HAL_ERROR;
 8002b08:	2001      	movs	r0, #1
}
 8002b0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002b0c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8002b10:	f7fd fdf4 	bl	80006fc <HAL_I2C_MspInit>
 8002b14:	e766      	b.n	80029e4 <HAL_I2C_Init+0x18>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b16:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002b1a:	e79c      	b.n	8002a56 <HAL_I2C_Init+0x8a>
 8002b1c:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 8002b20:	eb02 0582 	add.w	r5, r2, r2, lsl #2
 8002b24:	1e42      	subs	r2, r0, #1
 8002b26:	fbb2 f2f5 	udiv	r2, r2, r5
 8002b2a:	3201      	adds	r2, #1
 8002b2c:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002b30:	b112      	cbz	r2, 8002b38 <HAL_I2C_Init+0x16c>
 8002b32:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002b36:	e78e      	b.n	8002a56 <HAL_I2C_Init+0x8a>
 8002b38:	2201      	movs	r2, #1
 8002b3a:	e78c      	b.n	8002a56 <HAL_I2C_Init+0x8a>
    return HAL_ERROR;
 8002b3c:	2001      	movs	r0, #1
}
 8002b3e:	4770      	bx	lr
 8002b40:	000186a0 	.word	0x000186a0
 8002b44:	001e847f 	.word	0x001e847f
 8002b48:	431bde83 	.word	0x431bde83
 8002b4c:	003d08ff 	.word	0x003d08ff
 8002b50:	10624dd3 	.word	0x10624dd3

08002b54 <HAL_I2C_Master_Transmit>:
{
 8002b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b58:	4604      	mov	r4, r0
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	469a      	mov	sl, r3
 8002b5e:	4688      	mov	r8, r1
 8002b60:	4691      	mov	r9, r2
 8002b62:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  uint32_t tickstart = HAL_GetTick();
 8002b64:	f7ff fb80 	bl	8002268 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b68:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8002b6c:	2b20      	cmp	r3, #32
 8002b6e:	d005      	beq.n	8002b7c <HAL_I2C_Master_Transmit+0x28>
      return HAL_BUSY;
 8002b70:	f04f 0802 	mov.w	r8, #2
}
 8002b74:	4640      	mov	r0, r8
 8002b76:	b002      	add	sp, #8
 8002b78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b7c:	4607      	mov	r7, r0
 8002b7e:	e005      	b.n	8002b8c <HAL_I2C_Master_Transmit+0x38>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b80:	f7ff fb72 	bl	8002268 <HAL_GetTick>
 8002b84:	1bc0      	subs	r0, r0, r7
 8002b86:	2819      	cmp	r0, #25
 8002b88:	f200 80f3 	bhi.w	8002d72 <HAL_I2C_Master_Transmit+0x21e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b8c:	6823      	ldr	r3, [r4, #0]
 8002b8e:	699d      	ldr	r5, [r3, #24]
 8002b90:	43ed      	mvns	r5, r5
 8002b92:	f015 0502 	ands.w	r5, r5, #2
 8002b96:	d0f3      	beq.n	8002b80 <HAL_I2C_Master_Transmit+0x2c>
    __HAL_LOCK(hi2c);
 8002b98:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 8002b9c:	2a01      	cmp	r2, #1
 8002b9e:	d0e7      	beq.n	8002b70 <HAL_I2C_Master_Transmit+0x1c>
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	07d2      	lsls	r2, r2, #31
 8002baa:	d570      	bpl.n	8002c8e <HAL_I2C_Master_Transmit+0x13a>
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002bac:	2100      	movs	r1, #0
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002bae:	2521      	movs	r5, #33	; 0x21
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002bb0:	2010      	movs	r0, #16
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002bb8:	601a      	str	r2, [r3, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002bba:	4a8b      	ldr	r2, [pc, #556]	; (8002de8 <HAL_I2C_Master_Transmit+0x294>)
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002bbc:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002bc0:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002bc4:	6421      	str	r1, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8002bc6:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002bca:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002bcc:	62e2      	str	r2, [r4, #44]	; 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002bce:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hi2c->pBuffPtr    = pData;
 8002bd0:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002bd4:	2a08      	cmp	r2, #8
    hi2c->XferSize    = hi2c->XferCount;
 8002bd6:	8521      	strh	r1, [r4, #40]	; 0x28
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002bd8:	d007      	beq.n	8002bea <HAL_I2C_Master_Transmit+0x96>
 8002bda:	2a01      	cmp	r2, #1
 8002bdc:	d005      	beq.n	8002bea <HAL_I2C_Master_Transmit+0x96>
 8002bde:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8002be2:	d002      	beq.n	8002bea <HAL_I2C_Master_Transmit+0x96>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002be4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002be6:	2a12      	cmp	r2, #18
 8002be8:	d103      	bne.n	8002bf2 <HAL_I2C_Master_Transmit+0x9e>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002bf0:	601a      	str	r2, [r3, #0]
 8002bf2:	1c75      	adds	r5, r6, #1
 8002bf4:	d13d      	bne.n	8002c72 <HAL_I2C_Master_Transmit+0x11e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bf6:	695a      	ldr	r2, [r3, #20]
 8002bf8:	07d0      	lsls	r0, r2, #31
 8002bfa:	d5fc      	bpl.n	8002bf6 <HAL_I2C_Master_Transmit+0xa2>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002bfc:	6922      	ldr	r2, [r4, #16]
 8002bfe:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8002c02:	d149      	bne.n	8002c98 <HAL_I2C_Master_Transmit+0x144>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c04:	f008 01fe 	and.w	r1, r8, #254	; 0xfe
 8002c08:	6119      	str	r1, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c0a:	463a      	mov	r2, r7
 8002c0c:	4631      	mov	r1, r6
 8002c0e:	4620      	mov	r0, r4
 8002c10:	f7ff fe96 	bl	8002940 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>
 8002c14:	4680      	mov	r8, r0
 8002c16:	bb30      	cbnz	r0, 8002c66 <HAL_I2C_Master_Transmit+0x112>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c18:	6823      	ldr	r3, [r4, #0]
 8002c1a:	9001      	str	r0, [sp, #4]
 8002c1c:	6959      	ldr	r1, [r3, #20]
    while (hi2c->XferSize > 0U)
 8002c1e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c20:	9101      	str	r1, [sp, #4]
 8002c22:	6999      	ldr	r1, [r3, #24]
 8002c24:	9101      	str	r1, [sp, #4]
 8002c26:	9901      	ldr	r1, [sp, #4]
    while (hi2c->XferSize > 0U)
 8002c28:	2a00      	cmp	r2, #0
 8002c2a:	d076      	beq.n	8002d1a <HAL_I2C_Master_Transmit+0x1c6>
 8002c2c:	1c75      	adds	r5, r6, #1
 8002c2e:	f040 8081 	bne.w	8002d34 <HAL_I2C_Master_Transmit+0x1e0>
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c32:	695a      	ldr	r2, [r3, #20]
 8002c34:	0610      	lsls	r0, r2, #24
 8002c36:	d442      	bmi.n	8002cbe <HAL_I2C_Master_Transmit+0x16a>
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c38:	695a      	ldr	r2, [r3, #20]
 8002c3a:	0551      	lsls	r1, r2, #21
 8002c3c:	d5f9      	bpl.n	8002c32 <HAL_I2C_Master_Transmit+0xde>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002c3e:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c40:	f46f 6080 	mvn.w	r0, #1024	; 0x400
    hi2c->State               = HAL_I2C_STATE_READY;
 8002c44:	2120      	movs	r1, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c46:	6158      	str	r0, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8002c48:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002c4a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c4e:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c52:	6c23      	ldr	r3, [r4, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c54:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c58:	f043 0304 	orr.w	r3, r3, #4
 8002c5c:	6423      	str	r3, [r4, #64]	; 0x40
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002c60:	2b04      	cmp	r3, #4
 8002c62:	f000 80ab 	beq.w	8002dbc <HAL_I2C_Master_Transmit+0x268>
      return HAL_ERROR;
 8002c66:	f04f 0801 	mov.w	r8, #1
}
 8002c6a:	4640      	mov	r0, r8
 8002c6c:	b002      	add	sp, #8
 8002c6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c72:	695a      	ldr	r2, [r3, #20]
 8002c74:	07d1      	lsls	r1, r2, #31
 8002c76:	d4c1      	bmi.n	8002bfc <HAL_I2C_Master_Transmit+0xa8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c78:	f7ff faf6 	bl	8002268 <HAL_GetTick>
 8002c7c:	1bc0      	subs	r0, r0, r7
 8002c7e:	4286      	cmp	r6, r0
 8002c80:	f0c0 8084 	bcc.w	8002d8c <HAL_I2C_Master_Transmit+0x238>
 8002c84:	2e00      	cmp	r6, #0
 8002c86:	f000 8081 	beq.w	8002d8c <HAL_I2C_Master_Transmit+0x238>
 8002c8a:	6823      	ldr	r3, [r4, #0]
 8002c8c:	e7b1      	b.n	8002bf2 <HAL_I2C_Master_Transmit+0x9e>
      __HAL_I2C_ENABLE(hi2c);
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	f042 0201 	orr.w	r2, r2, #1
 8002c94:	601a      	str	r2, [r3, #0]
 8002c96:	e789      	b.n	8002bac <HAL_I2C_Master_Transmit+0x58>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002c98:	ea4f 12e8 	mov.w	r2, r8, asr #7
 8002c9c:	f002 0206 	and.w	r2, r2, #6
 8002ca0:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8002ca4:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002ca6:	4631      	mov	r1, r6
 8002ca8:	463a      	mov	r2, r7
 8002caa:	4620      	mov	r0, r4
 8002cac:	f7ff fe02 	bl	80028b4 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>
 8002cb0:	2800      	cmp	r0, #0
 8002cb2:	d1d8      	bne.n	8002c66 <HAL_I2C_Master_Transmit+0x112>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002cb4:	6823      	ldr	r3, [r4, #0]
 8002cb6:	fa5f f188 	uxtb.w	r1, r8
 8002cba:	6119      	str	r1, [r3, #16]
 8002cbc:	e7a5      	b.n	8002c0a <HAL_I2C_Master_Transmit+0xb6>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002cbe:	6a60      	ldr	r0, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8002cc0:	f8b4 c028 	ldrh.w	ip, [r4, #40]	; 0x28
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002cc4:	4605      	mov	r5, r0
 8002cc6:	f815 2b01 	ldrb.w	r2, [r5], #1
      hi2c->XferSize--;
 8002cca:	f10c 31ff 	add.w	r1, ip, #4294967295
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002cce:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 8002cd0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002cd2:	b289      	uxth	r1, r1
      hi2c->XferCount--;
 8002cd4:	3a01      	subs	r2, #1
 8002cd6:	b292      	uxth	r2, r2
 8002cd8:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002cda:	695a      	ldr	r2, [r3, #20]
      hi2c->pBuffPtr++;
 8002cdc:	6265      	str	r5, [r4, #36]	; 0x24
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002cde:	0755      	lsls	r5, r2, #29
      hi2c->XferSize--;
 8002ce0:	8521      	strh	r1, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002ce2:	d50c      	bpl.n	8002cfe <HAL_I2C_Master_Transmit+0x1aa>
 8002ce4:	b159      	cbz	r1, 8002cfe <HAL_I2C_Master_Transmit+0x1aa>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ce6:	7842      	ldrb	r2, [r0, #1]
        hi2c->XferSize--;
 8002ce8:	f1ac 0c02 	sub.w	ip, ip, #2
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002cec:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 8002cee:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 8002cf0:	3002      	adds	r0, #2
        hi2c->XferCount--;
 8002cf2:	3a01      	subs	r2, #1
 8002cf4:	b292      	uxth	r2, r2
        hi2c->XferSize--;
 8002cf6:	f8a4 c028 	strh.w	ip, [r4, #40]	; 0x28
        hi2c->pBuffPtr++;
 8002cfa:	6260      	str	r0, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8002cfc:	8562      	strh	r2, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8002cfe:	1c75      	adds	r5, r6, #1
 8002d00:	d128      	bne.n	8002d54 <HAL_I2C_Master_Transmit+0x200>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d02:	695a      	ldr	r2, [r3, #20]
 8002d04:	0750      	lsls	r0, r2, #29
 8002d06:	d405      	bmi.n	8002d14 <HAL_I2C_Master_Transmit+0x1c0>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d08:	695a      	ldr	r2, [r3, #20]
 8002d0a:	0551      	lsls	r1, r2, #21
 8002d0c:	d497      	bmi.n	8002c3e <HAL_I2C_Master_Transmit+0xea>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d0e:	695a      	ldr	r2, [r3, #20]
 8002d10:	0750      	lsls	r0, r2, #29
 8002d12:	d5f9      	bpl.n	8002d08 <HAL_I2C_Master_Transmit+0x1b4>
    while (hi2c->XferSize > 0U)
 8002d14:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8002d16:	2a00      	cmp	r2, #0
 8002d18:	d188      	bne.n	8002c2c <HAL_I2C_Master_Transmit+0xd8>
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d1a:	2100      	movs	r1, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002d1c:	2020      	movs	r0, #32
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d24:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002d26:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8002d2a:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d2e:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
    return HAL_OK;
 8002d32:	e71f      	b.n	8002b74 <HAL_I2C_Master_Transmit+0x20>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d34:	695a      	ldr	r2, [r3, #20]
 8002d36:	0612      	lsls	r2, r2, #24
 8002d38:	d4c1      	bmi.n	8002cbe <HAL_I2C_Master_Transmit+0x16a>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d3a:	695a      	ldr	r2, [r3, #20]
 8002d3c:	0552      	lsls	r2, r2, #21
 8002d3e:	f53f af7e 	bmi.w	8002c3e <HAL_I2C_Master_Transmit+0xea>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d42:	f7ff fa91 	bl	8002268 <HAL_GetTick>
 8002d46:	1bc0      	subs	r0, r0, r7
 8002d48:	4286      	cmp	r6, r0
 8002d4a:	d33f      	bcc.n	8002dcc <HAL_I2C_Master_Transmit+0x278>
 8002d4c:	2e00      	cmp	r6, #0
 8002d4e:	d03d      	beq.n	8002dcc <HAL_I2C_Master_Transmit+0x278>
 8002d50:	6823      	ldr	r3, [r4, #0]
 8002d52:	e76b      	b.n	8002c2c <HAL_I2C_Master_Transmit+0xd8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d54:	695a      	ldr	r2, [r3, #20]
 8002d56:	0752      	lsls	r2, r2, #29
 8002d58:	d4dc      	bmi.n	8002d14 <HAL_I2C_Master_Transmit+0x1c0>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d5a:	695a      	ldr	r2, [r3, #20]
 8002d5c:	0552      	lsls	r2, r2, #21
 8002d5e:	f53f af6e 	bmi.w	8002c3e <HAL_I2C_Master_Transmit+0xea>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d62:	f7ff fa81 	bl	8002268 <HAL_GetTick>
 8002d66:	1bc0      	subs	r0, r0, r7
 8002d68:	4286      	cmp	r6, r0
 8002d6a:	d32f      	bcc.n	8002dcc <HAL_I2C_Master_Transmit+0x278>
 8002d6c:	b376      	cbz	r6, 8002dcc <HAL_I2C_Master_Transmit+0x278>
 8002d6e:	6823      	ldr	r3, [r4, #0]
 8002d70:	e7c5      	b.n	8002cfe <HAL_I2C_Master_Transmit+0x1aa>
        hi2c->State             = HAL_I2C_STATE_READY;
 8002d72:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002d74:	6325      	str	r5, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002d76:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002d7a:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002d7e:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002d80:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002d84:	f043 0320 	orr.w	r3, r3, #32
 8002d88:	6423      	str	r3, [r4, #64]	; 0x40
 8002d8a:	e6f1      	b.n	8002b70 <HAL_I2C_Master_Transmit+0x1c>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002d8c:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8002d8e:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002d90:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002d92:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002d96:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002d9a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002d9c:	6821      	ldr	r1, [r4, #0]
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002d9e:	f043 0320 	orr.w	r3, r3, #32
        __HAL_UNLOCK(hi2c);
 8002da2:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002da6:	6423      	str	r3, [r4, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002da8:	680b      	ldr	r3, [r1, #0]
 8002daa:	05de      	lsls	r6, r3, #23
 8002dac:	f57f af5b 	bpl.w	8002c66 <HAL_I2C_Master_Transmit+0x112>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002db0:	f44f 7300 	mov.w	r3, #512	; 0x200
      return HAL_ERROR;
 8002db4:	f04f 0801 	mov.w	r8, #1
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002db8:	6423      	str	r3, [r4, #64]	; 0x40
 8002dba:	e6db      	b.n	8002b74 <HAL_I2C_Master_Transmit+0x20>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dbc:	6822      	ldr	r2, [r4, #0]
        return HAL_ERROR;
 8002dbe:	f04f 0801 	mov.w	r8, #1
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dc2:	6813      	ldr	r3, [r2, #0]
 8002dc4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002dc8:	6013      	str	r3, [r2, #0]
 8002dca:	e6d3      	b.n	8002b74 <HAL_I2C_Master_Transmit+0x20>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002dcc:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8002dce:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002dd0:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002dd2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002dd6:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002dda:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002ddc:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002de0:	f043 0320 	orr.w	r3, r3, #32
 8002de4:	6423      	str	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8002de6:	e73a      	b.n	8002c5e <HAL_I2C_Master_Transmit+0x10a>
 8002de8:	ffff0000 	.word	0xffff0000

08002dec <HAL_I2C_Master_Transmit_DMA>:
{
 8002dec:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8002dee:	2400      	movs	r4, #0
{
 8002df0:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 8002df2:	9401      	str	r4, [sp, #4]
{
 8002df4:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002df6:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
 8002dfa:	2820      	cmp	r0, #32
 8002dfc:	d126      	bne.n	8002e4c <HAL_I2C_Master_Transmit_DMA+0x60>
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8002dfe:	484f      	ldr	r0, [pc, #316]	; (8002f3c <HAL_I2C_Master_Transmit_DMA+0x150>)
 8002e00:	4616      	mov	r6, r2
 8002e02:	6800      	ldr	r0, [r0, #0]
 8002e04:	4a4e      	ldr	r2, [pc, #312]	; (8002f40 <HAL_I2C_Master_Transmit_DMA+0x154>)
 8002e06:	08c0      	lsrs	r0, r0, #3
 8002e08:	fba2 2000 	umull	r2, r0, r2, r0
 8002e0c:	0a00      	lsrs	r0, r0, #8
 8002e0e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002e12:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002e16:	9001      	str	r0, [sp, #4]
 8002e18:	e003      	b.n	8002e22 <HAL_I2C_Master_Transmit_DMA+0x36>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002e1a:	682c      	ldr	r4, [r5, #0]
 8002e1c:	69a0      	ldr	r0, [r4, #24]
 8002e1e:	0780      	lsls	r0, r0, #30
 8002e20:	d517      	bpl.n	8002e52 <HAL_I2C_Master_Transmit_DMA+0x66>
      count--;
 8002e22:	9c01      	ldr	r4, [sp, #4]
 8002e24:	3c01      	subs	r4, #1
 8002e26:	9401      	str	r4, [sp, #4]
      if (count == 0U)
 8002e28:	9801      	ldr	r0, [sp, #4]
 8002e2a:	2800      	cmp	r0, #0
 8002e2c:	d1f5      	bne.n	8002e1a <HAL_I2C_Master_Transmit_DMA+0x2e>
        hi2c->State               = HAL_I2C_STATE_READY;
 8002e2e:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002e30:	6328      	str	r0, [r5, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8002e32:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
        hi2c->State               = HAL_I2C_STATE_READY;
 8002e36:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e3a:	f885 003e 	strb.w	r0, [r5, #62]	; 0x3e
        return HAL_ERROR;
 8002e3e:	2001      	movs	r0, #1
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e40:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8002e42:	f043 0320 	orr.w	r3, r3, #32
 8002e46:	642b      	str	r3, [r5, #64]	; 0x40
}
 8002e48:	b003      	add	sp, #12
 8002e4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8002e4c:	2002      	movs	r0, #2
}
 8002e4e:	b003      	add	sp, #12
 8002e50:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8002e52:	f895 203c 	ldrb.w	r2, [r5, #60]	; 0x3c
 8002e56:	2a01      	cmp	r2, #1
 8002e58:	d0f8      	beq.n	8002e4c <HAL_I2C_Master_Transmit_DMA+0x60>
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e60:	6822      	ldr	r2, [r4, #0]
 8002e62:	07d2      	lsls	r2, r2, #31
 8002e64:	d403      	bmi.n	8002e6e <HAL_I2C_Master_Transmit_DMA+0x82>
      __HAL_I2C_ENABLE(hi2c);
 8002e66:	6822      	ldr	r2, [r4, #0]
 8002e68:	f042 0201 	orr.w	r2, r2, #1
 8002e6c:	6022      	str	r2, [r4, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e6e:	f04f 0c21 	mov.w	ip, #33	; 0x21
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002e72:	2010      	movs	r0, #16
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e74:	2700      	movs	r7, #0
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e76:	6822      	ldr	r2, [r4, #0]
 8002e78:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e7c:	6022      	str	r2, [r4, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e7e:	f885 c03d 	strb.w	ip, [r5, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002e82:	f885 003e 	strb.w	r0, [r5, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e86:	642f      	str	r7, [r5, #64]	; 0x40
    hi2c->XferCount   = Size;
 8002e88:	856b      	strh	r3, [r5, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e8a:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e8c:	4a2d      	ldr	r2, [pc, #180]	; (8002f44 <HAL_I2C_Master_Transmit_DMA+0x158>)
    hi2c->XferSize    = hi2c->XferCount;
 8002e8e:	b29b      	uxth	r3, r3
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e90:	62ea      	str	r2, [r5, #44]	; 0x2c
    hi2c->pBuffPtr    = pData;
 8002e92:	626e      	str	r6, [r5, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8002e94:	852b      	strh	r3, [r5, #40]	; 0x28
    hi2c->Devaddress  = DevAddress;
 8002e96:	6469      	str	r1, [r5, #68]	; 0x44
    if (hi2c->XferSize > 0U)
 8002e98:	b333      	cbz	r3, 8002ee8 <HAL_I2C_Master_Transmit_DMA+0xfc>
      if (hi2c->hdmatx != NULL)
 8002e9a:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8002e9c:	2800      	cmp	r0, #0
 8002e9e:	d040      	beq.n	8002f22 <HAL_I2C_Master_Transmit_DMA+0x136>
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8002ea0:	f8df e0a4 	ldr.w	lr, [pc, #164]	; 8002f48 <HAL_I2C_Master_Transmit_DMA+0x15c>
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8002ea4:	f8df c0a4 	ldr.w	ip, [pc, #164]	; 8002f4c <HAL_I2C_Master_Transmit_DMA+0x160>
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8002ea8:	4631      	mov	r1, r6
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8002eaa:	62c7      	str	r7, [r0, #44]	; 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 8002eac:	6347      	str	r7, [r0, #52]	; 0x34
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8002eae:	f104 0210 	add.w	r2, r4, #16
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8002eb2:	f8c0 e028 	str.w	lr, [r0, #40]	; 0x28
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8002eb6:	f8c0 c030 	str.w	ip, [r0, #48]	; 0x30
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8002eba:	f7ff fa8f 	bl	80023dc <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 8002ebe:	bb18      	cbnz	r0, 8002f08 <HAL_I2C_Master_Transmit_DMA+0x11c>
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002ec0:	682b      	ldr	r3, [r5, #0]
        __HAL_UNLOCK(hi2c);
 8002ec2:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002ec6:	685a      	ldr	r2, [r3, #4]
 8002ec8:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8002ecc:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002ece:	685a      	ldr	r2, [r3, #4]
 8002ed0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ed4:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002edc:	601a      	str	r2, [r3, #0]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ee4:	601a      	str	r2, [r3, #0]
 8002ee6:	e7af      	b.n	8002e48 <HAL_I2C_Master_Transmit_DMA+0x5c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ee8:	6822      	ldr	r2, [r4, #0]
    return HAL_OK;
 8002eea:	4618      	mov	r0, r3
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002eec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002ef0:	6022      	str	r2, [r4, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ef2:	6822      	ldr	r2, [r4, #0]
 8002ef4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ef8:	6022      	str	r2, [r4, #0]
      __HAL_UNLOCK(hi2c);
 8002efa:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002efe:	6863      	ldr	r3, [r4, #4]
 8002f00:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002f04:	6063      	str	r3, [r4, #4]
 8002f06:	e79f      	b.n	8002e48 <HAL_I2C_Master_Transmit_DMA+0x5c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002f08:	2320      	movs	r3, #32
 8002f0a:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002f0e:	f885 703e 	strb.w	r7, [r5, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002f12:	6c2b      	ldr	r3, [r5, #64]	; 0x40
        return HAL_ERROR;
 8002f14:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002f16:	f043 0310 	orr.w	r3, r3, #16
        __HAL_UNLOCK(hi2c);
 8002f1a:	f885 703c 	strb.w	r7, [r5, #60]	; 0x3c
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002f1e:	642b      	str	r3, [r5, #64]	; 0x40
        return HAL_ERROR;
 8002f20:	e792      	b.n	8002e48 <HAL_I2C_Master_Transmit_DMA+0x5c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002f22:	2320      	movs	r3, #32
 8002f24:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002f28:	f885 003e 	strb.w	r0, [r5, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002f2c:	6c2b      	ldr	r3, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002f2e:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002f32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
        return HAL_ERROR;
 8002f36:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002f38:	642b      	str	r3, [r5, #64]	; 0x40
        return HAL_ERROR;
 8002f3a:	e785      	b.n	8002e48 <HAL_I2C_Master_Transmit_DMA+0x5c>
 8002f3c:	20000000 	.word	0x20000000
 8002f40:	14f8b589 	.word	0x14f8b589
 8002f44:	ffff0000 	.word	0xffff0000
 8002f48:	08003069 	.word	0x08003069
 8002f4c:	0800302d 	.word	0x0800302d

08002f50 <HAL_I2C_MasterTxCpltCallback>:
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop

08002f54 <HAL_I2C_MasterRxCpltCallback>:
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop

08002f58 <HAL_I2C_SlaveTxCpltCallback>:
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop

08002f5c <HAL_I2C_SlaveRxCpltCallback>:
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop

08002f60 <HAL_I2C_AddrCallback>:
}
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop

08002f64 <HAL_I2C_ListenCpltCallback>:
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop

08002f68 <HAL_I2C_MemTxCpltCallback>:
 8002f68:	4770      	bx	lr
 8002f6a:	bf00      	nop

08002f6c <I2C_MemoryTransmit_TXE_BTF>:
{
 8002f6c:	b538      	push	{r3, r4, r5, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002f6e:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if (hi2c->EventCount == 0U)
 8002f72:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 8002f74:	4603      	mov	r3, r0
  if (hi2c->EventCount == 0U)
 8002f76:	b959      	cbnz	r1, 8002f90 <I2C_MemoryTransmit_TXE_BTF+0x24>
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002f78:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002f7a:	6801      	ldr	r1, [r0, #0]
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002f7c:	2a01      	cmp	r2, #1
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002f7e:	6c82      	ldr	r2, [r0, #72]	; 0x48
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002f80:	d032      	beq.n	8002fe8 <I2C_MemoryTransmit_TXE_BTF+0x7c>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8002f82:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002f86:	610a      	str	r2, [r1, #16]
      hi2c->EventCount++;
 8002f88:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8002f8a:	3201      	adds	r2, #1
 8002f8c:	6502      	str	r2, [r0, #80]	; 0x50
}
 8002f8e:	bd38      	pop	{r3, r4, r5, pc}
  else if (hi2c->EventCount == 1U)
 8002f90:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8002f92:	2901      	cmp	r1, #1
 8002f94:	d020      	beq.n	8002fd8 <I2C_MemoryTransmit_TXE_BTF+0x6c>
  else if (hi2c->EventCount == 2U)
 8002f96:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8002f98:	2902      	cmp	r1, #2
 8002f9a:	d1f8      	bne.n	8002f8e <I2C_MemoryTransmit_TXE_BTF+0x22>
 8002f9c:	b2d2      	uxtb	r2, r2
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8002f9e:	2a22      	cmp	r2, #34	; 0x22
 8002fa0:	d02c      	beq.n	8002ffc <I2C_MemoryTransmit_TXE_BTF+0x90>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002fa2:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8002fa4:	b289      	uxth	r1, r1
 8002fa6:	bb29      	cbnz	r1, 8002ff4 <I2C_MemoryTransmit_TXE_BTF+0x88>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002fa8:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8002faa:	b289      	uxth	r1, r1
 8002fac:	2900      	cmp	r1, #0
 8002fae:	d1ee      	bne.n	8002f8e <I2C_MemoryTransmit_TXE_BTF+0x22>
 8002fb0:	2a21      	cmp	r2, #33	; 0x21
 8002fb2:	d1ec      	bne.n	8002f8e <I2C_MemoryTransmit_TXE_BTF+0x22>
      hi2c->State = HAL_I2C_STATE_READY;
 8002fb4:	2520      	movs	r5, #32
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002fb6:	6802      	ldr	r2, [r0, #0]
 8002fb8:	6854      	ldr	r4, [r2, #4]
 8002fba:	f424 64e0 	bic.w	r4, r4, #1792	; 0x700
 8002fbe:	6054      	str	r4, [r2, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fc0:	6814      	ldr	r4, [r2, #0]
 8002fc2:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8002fc6:	6014      	str	r4, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8002fc8:	6301      	str	r1, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002fca:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fce:	f880 103e 	strb.w	r1, [r0, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002fd2:	f7ff ffc9 	bl	8002f68 <HAL_I2C_MemTxCpltCallback>
}
 8002fd6:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002fd8:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8002fda:	6801      	ldr	r1, [r0, #0]
 8002fdc:	b2d2      	uxtb	r2, r2
 8002fde:	610a      	str	r2, [r1, #16]
    hi2c->EventCount++;
 8002fe0:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8002fe2:	3201      	adds	r2, #1
 8002fe4:	6502      	str	r2, [r0, #80]	; 0x50
}
 8002fe6:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002fe8:	b2d2      	uxtb	r2, r2
 8002fea:	610a      	str	r2, [r1, #16]
      hi2c->EventCount += 2U;
 8002fec:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8002fee:	3202      	adds	r2, #2
 8002ff0:	6502      	str	r2, [r0, #80]	; 0x50
}
 8002ff2:	bd38      	pop	{r3, r4, r5, pc}
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002ff4:	2a21      	cmp	r2, #33	; 0x21
 8002ff6:	d00a      	beq.n	800300e <I2C_MemoryTransmit_TXE_BTF+0xa2>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002ff8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
}
 8002ffa:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8002ffc:	6801      	ldr	r1, [r0, #0]
 8002ffe:	680a      	ldr	r2, [r1, #0]
 8003000:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003004:	600a      	str	r2, [r1, #0]
      hi2c->EventCount++;
 8003006:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8003008:	3201      	adds	r2, #1
 800300a:	6502      	str	r2, [r0, #80]	; 0x50
}
 800300c:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800300e:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8003010:	6802      	ldr	r2, [r0, #0]
 8003012:	f811 0b01 	ldrb.w	r0, [r1], #1
 8003016:	6110      	str	r0, [r2, #16]
      hi2c->XferCount--;
 8003018:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
      hi2c->pBuffPtr++;
 800301a:	6259      	str	r1, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800301c:	3a01      	subs	r2, #1
 800301e:	b292      	uxth	r2, r2
 8003020:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003022:	bd38      	pop	{r3, r4, r5, pc}

08003024 <HAL_I2C_MemRxCpltCallback>:
 8003024:	4770      	bx	lr
 8003026:	bf00      	nop

08003028 <HAL_I2C_ErrorCallback>:
 8003028:	4770      	bx	lr
 800302a:	bf00      	nop

0800302c <I2C_DMAError>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800302c:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 800302e:	b510      	push	{r4, lr}
  if (hi2c->hdmatx != NULL)
 8003030:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003032:	b10b      	cbz	r3, 8003038 <I2C_DMAError+0xc>
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003034:	2200      	movs	r2, #0
 8003036:	629a      	str	r2, [r3, #40]	; 0x28
  if (hi2c->hdmarx != NULL)
 8003038:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800303a:	b10b      	cbz	r3, 8003040 <I2C_DMAError+0x14>
    hi2c->hdmarx->XferCpltCallback = NULL;
 800303c:	2200      	movs	r2, #0
 800303e:	629a      	str	r2, [r3, #40]	; 0x28
  hi2c->XferCount       = 0U;
 8003040:	2200      	movs	r2, #0
  hi2c->State           = HAL_I2C_STATE_READY;
 8003042:	2420      	movs	r4, #32
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003044:	6801      	ldr	r1, [r0, #0]
 8003046:	680b      	ldr	r3, [r1, #0]
 8003048:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800304c:	600b      	str	r3, [r1, #0]
  hi2c->XferCount       = 0U;
 800304e:	8542      	strh	r2, [r0, #42]	; 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 8003050:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 8003054:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 8003058:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800305a:	f043 0310 	orr.w	r3, r3, #16
 800305e:	6403      	str	r3, [r0, #64]	; 0x40
  HAL_I2C_ErrorCallback(hi2c);
 8003060:	f7ff ffe2 	bl	8003028 <HAL_I2C_ErrorCallback>
}
 8003064:	bd10      	pop	{r4, pc}
 8003066:	bf00      	nop

08003068 <I2C_DMAXferCplt>:
{
 8003068:	b570      	push	{r4, r5, r6, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800306a:	6a44      	ldr	r4, [r0, #36]	; 0x24
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800306c:	6823      	ldr	r3, [r4, #0]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800306e:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003072:	f894 003e 	ldrb.w	r0, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003076:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003078:	6859      	ldr	r1, [r3, #4]
  if (hi2c->hdmatx != NULL)
 800307a:	6b65      	ldr	r5, [r4, #52]	; 0x34
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800307c:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003080:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003082:	b2c0      	uxtb	r0, r0
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003084:	6059      	str	r1, [r3, #4]
  if (hi2c->hdmatx != NULL)
 8003086:	b10d      	cbz	r5, 800308c <I2C_DMAXferCplt+0x24>
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003088:	2100      	movs	r1, #0
 800308a:	62a9      	str	r1, [r5, #40]	; 0x28
  if (hi2c->hdmarx != NULL)
 800308c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800308e:	b109      	cbz	r1, 8003094 <I2C_DMAXferCplt+0x2c>
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003090:	2500      	movs	r5, #0
 8003092:	628d      	str	r5, [r1, #40]	; 0x28
  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8003094:	f002 0121 	and.w	r1, r2, #33	; 0x21
 8003098:	2921      	cmp	r1, #33	; 0x21
 800309a:	d039      	beq.n	8003110 <I2C_DMAXferCplt+0xa8>
 800309c:	f002 0122 	and.w	r1, r2, #34	; 0x22
 80030a0:	2922      	cmp	r1, #34	; 0x22
 80030a2:	d033      	beq.n	800310c <I2C_DMAXferCplt+0xa4>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 80030a4:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 80030a8:	b37a      	cbz	r2, 800310a <I2C_DMAXferCplt+0xa2>
    if (hi2c->XferCount == (uint16_t)1)
 80030aa:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80030ac:	b292      	uxth	r2, r2
 80030ae:	2a01      	cmp	r2, #1
 80030b0:	d03d      	beq.n	800312e <I2C_DMAXferCplt+0xc6>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80030b2:	685a      	ldr	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80030b4:	f516 3f80 	cmn.w	r6, #65536	; 0x10000
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80030b8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80030bc:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80030be:	d006      	beq.n	80030ce <I2C_DMAXferCplt+0x66>
 80030c0:	2e08      	cmp	r6, #8
 80030c2:	d004      	beq.n	80030ce <I2C_DMAXferCplt+0x66>
 80030c4:	f1b6 4f2a 	cmp.w	r6, #2852126720	; 0xaa000000
 80030c8:	d001      	beq.n	80030ce <I2C_DMAXferCplt+0x66>
 80030ca:	2e20      	cmp	r6, #32
 80030cc:	d103      	bne.n	80030d6 <I2C_DMAXferCplt+0x6e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030d4:	601a      	str	r2, [r3, #0]
    hi2c->XferCount = 0U;
 80030d6:	2100      	movs	r1, #0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80030d8:	685a      	ldr	r2, [r3, #4]
 80030da:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80030de:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80030e0:	685a      	ldr	r2, [r3, #4]
 80030e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030e6:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80030e8:	8561      	strh	r1, [r4, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80030ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80030ec:	bb23      	cbnz	r3, 8003138 <I2C_DMAXferCplt+0xd0>
      hi2c->State = HAL_I2C_STATE_READY;
 80030ee:	2220      	movs	r2, #32
 80030f0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80030f4:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 80030f8:	2a40      	cmp	r2, #64	; 0x40
 80030fa:	d035      	beq.n	8003168 <I2C_DMAXferCplt+0x100>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80030fc:	2212      	movs	r2, #18
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80030fe:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8003102:	4620      	mov	r0, r4
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003104:	6322      	str	r2, [r4, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8003106:	f7ff ff25 	bl	8002f54 <HAL_I2C_MasterRxCpltCallback>
}
 800310a:	bd70      	pop	{r4, r5, r6, pc}
  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 800310c:	2820      	cmp	r0, #32
 800310e:	d1c9      	bne.n	80030a4 <I2C_DMAXferCplt+0x3c>
    hi2c->XferCount = 0U;
 8003110:	2000      	movs	r0, #0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003112:	6859      	ldr	r1, [r3, #4]
    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003114:	2a29      	cmp	r2, #41	; 0x29
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003116:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 800311a:	6059      	str	r1, [r3, #4]
    hi2c->XferCount = 0U;
 800311c:	8560      	strh	r0, [r4, #42]	; 0x2a
    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800311e:	d00f      	beq.n	8003140 <I2C_DMAXferCplt+0xd8>
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003120:	2a2a      	cmp	r2, #42	; 0x2a
 8003122:	d017      	beq.n	8003154 <I2C_DMAXferCplt+0xec>
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003124:	685a      	ldr	r2, [r3, #4]
 8003126:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800312a:	605a      	str	r2, [r3, #4]
}
 800312c:	bd70      	pop	{r4, r5, r6, pc}
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003134:	601a      	str	r2, [r3, #0]
 8003136:	e7bc      	b.n	80030b2 <I2C_DMAXferCplt+0x4a>
      HAL_I2C_ErrorCallback(hi2c);
 8003138:	4620      	mov	r0, r4
 800313a:	f7ff ff75 	bl	8003028 <HAL_I2C_ErrorCallback>
}
 800313e:	bd70      	pop	{r4, r5, r6, pc}
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003140:	2328      	movs	r3, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003142:	2221      	movs	r2, #33	; 0x21
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003144:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003146:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003148:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800314c:	f7ff ff04 	bl	8002f58 <HAL_I2C_SlaveTxCpltCallback>
 8003150:	6823      	ldr	r3, [r4, #0]
 8003152:	e7e7      	b.n	8003124 <I2C_DMAXferCplt+0xbc>
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003154:	2328      	movs	r3, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003156:	2222      	movs	r2, #34	; 0x22
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003158:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800315a:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800315c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003160:	f7ff fefc 	bl	8002f5c <HAL_I2C_SlaveRxCpltCallback>
 8003164:	6823      	ldr	r3, [r4, #0]
 8003166:	e7dd      	b.n	8003124 <I2C_DMAXferCplt+0xbc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003168:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_MemRxCpltCallback(hi2c);
 800316c:	4620      	mov	r0, r4
        hi2c->PreviousState = I2C_STATE_NONE;
 800316e:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8003170:	f7ff ff58 	bl	8003024 <HAL_I2C_MemRxCpltCallback>
}
 8003174:	bd70      	pop	{r4, r5, r6, pc}
 8003176:	bf00      	nop

08003178 <HAL_I2C_AbortCpltCallback>:
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop

0800317c <I2C_DMAAbort>:
  __IO uint32_t count = 0U;
 800317c:	2200      	movs	r2, #0
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800317e:	4b3a      	ldr	r3, [pc, #232]	; (8003268 <I2C_DMAAbort+0xec>)
{
 8003180:	b570      	push	{r4, r5, r6, lr}
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4939      	ldr	r1, [pc, #228]	; (800326c <I2C_DMAAbort+0xf0>)
 8003186:	08db      	lsrs	r3, r3, #3
 8003188:	fba1 1303 	umull	r1, r3, r1, r3
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800318c:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 800318e:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8003190:	9201      	str	r2, [sp, #4]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003192:	0a1b      	lsrs	r3, r3, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003194:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003198:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800319c:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80031a0:	6802      	ldr	r2, [r0, #0]
 80031a2:	9301      	str	r3, [sp, #4]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80031a4:	b2c9      	uxtb	r1, r1
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80031a6:	e005      	b.n	80031b4 <I2C_DMAAbort+0x38>
    count--;
 80031a8:	9b01      	ldr	r3, [sp, #4]
 80031aa:	3b01      	subs	r3, #1
 80031ac:	9301      	str	r3, [sp, #4]
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80031ae:	6813      	ldr	r3, [r2, #0]
 80031b0:	059b      	lsls	r3, r3, #22
 80031b2:	d506      	bpl.n	80031c2 <I2C_DMAAbort+0x46>
    if (count == 0U)
 80031b4:	9b01      	ldr	r3, [sp, #4]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d1f6      	bne.n	80031a8 <I2C_DMAAbort+0x2c>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031ba:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80031bc:	f043 0320 	orr.w	r3, r3, #32
 80031c0:	6403      	str	r3, [r0, #64]	; 0x40
  if (hi2c->hdmatx != NULL)
 80031c2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80031c4:	b34c      	cbz	r4, 800321a <I2C_DMAAbort+0x9e>
    hi2c->hdmatx->XferCpltCallback = NULL;
 80031c6:	2500      	movs	r5, #0
  if (hi2c->hdmarx != NULL)
 80031c8:	6b83      	ldr	r3, [r0, #56]	; 0x38
    hi2c->hdmatx->XferCpltCallback = NULL;
 80031ca:	62a5      	str	r5, [r4, #40]	; 0x28
  if (hi2c->hdmarx != NULL)
 80031cc:	b1f3      	cbz	r3, 800320c <I2C_DMAAbort+0x90>
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031ce:	6816      	ldr	r6, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 80031d0:	629d      	str	r5, [r3, #40]	; 0x28
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031d2:	f426 6680 	bic.w	r6, r6, #1024	; 0x400
 80031d6:	6016      	str	r6, [r2, #0]
  hi2c->XferCount = 0U;
 80031d8:	8545      	strh	r5, [r0, #42]	; 0x2a
    hi2c->hdmatx->XferAbortCallback = NULL;
 80031da:	6365      	str	r5, [r4, #52]	; 0x34
    hi2c->hdmarx->XferAbortCallback = NULL;
 80031dc:	2400      	movs	r4, #0
 80031de:	635c      	str	r4, [r3, #52]	; 0x34
  __HAL_I2C_DISABLE(hi2c);
 80031e0:	6813      	ldr	r3, [r2, #0]
 80031e2:	f023 0301 	bic.w	r3, r3, #1
 80031e6:	6013      	str	r3, [r2, #0]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80031e8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80031ec:	2b60      	cmp	r3, #96	; 0x60
 80031ee:	d02a      	beq.n	8003246 <I2C_DMAAbort+0xca>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80031f0:	f001 0128 	and.w	r1, r1, #40	; 0x28
 80031f4:	2928      	cmp	r1, #40	; 0x28
 80031f6:	d019      	beq.n	800322c <I2C_DMAAbort+0xb0>
      hi2c->State = HAL_I2C_STATE_READY;
 80031f8:	2220      	movs	r2, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80031fa:	2300      	movs	r3, #0
      hi2c->State = HAL_I2C_STATE_READY;
 80031fc:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003200:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8003204:	f7ff ff10 	bl	8003028 <HAL_I2C_ErrorCallback>
}
 8003208:	b002      	add	sp, #8
 800320a:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800320c:	6815      	ldr	r5, [r2, #0]
 800320e:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 8003212:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8003214:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003216:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->hdmarx != NULL)
 8003218:	e7e2      	b.n	80031e0 <I2C_DMAAbort+0x64>
  if (hi2c->hdmarx != NULL)
 800321a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800321c:	b1f3      	cbz	r3, 800325c <I2C_DMAAbort+0xe0>
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800321e:	6815      	ldr	r5, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003220:	629c      	str	r4, [r3, #40]	; 0x28
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003222:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 8003226:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8003228:	8544      	strh	r4, [r0, #42]	; 0x2a
  if (hi2c->hdmatx != NULL)
 800322a:	e7d7      	b.n	80031dc <I2C_DMAAbort+0x60>
      hi2c->PreviousState = I2C_STATE_NONE;
 800322c:	2400      	movs	r4, #0
      __HAL_I2C_ENABLE(hi2c);
 800322e:	6813      	ldr	r3, [r2, #0]
 8003230:	f043 0301 	orr.w	r3, r3, #1
 8003234:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003236:	6813      	ldr	r3, [r2, #0]
 8003238:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800323c:	6013      	str	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800323e:	6304      	str	r4, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003240:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
 8003244:	e7de      	b.n	8003204 <I2C_DMAAbort+0x88>
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003246:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8003248:	2220      	movs	r2, #32
 800324a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800324e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003252:	6403      	str	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8003254:	f7ff ff90 	bl	8003178 <HAL_I2C_AbortCpltCallback>
}
 8003258:	b002      	add	sp, #8
 800325a:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800325c:	6814      	ldr	r4, [r2, #0]
 800325e:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8003262:	6014      	str	r4, [r2, #0]
  hi2c->XferCount = 0U;
 8003264:	8543      	strh	r3, [r0, #42]	; 0x2a
  if (hi2c->hdmatx != NULL)
 8003266:	e7bb      	b.n	80031e0 <I2C_DMAAbort+0x64>
 8003268:	20000000 	.word	0x20000000
 800326c:	14f8b589 	.word	0x14f8b589

08003270 <I2C_ITError>:
{
 8003270:	b510      	push	{r4, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003272:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003276:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
{
 800327a:	4604      	mov	r4, r0
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800327c:	2b10      	cmp	r3, #16
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800327e:	b2d2      	uxtb	r2, r2
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003280:	d039      	beq.n	80032f6 <I2C_ITError+0x86>
 8003282:	b2d9      	uxtb	r1, r3
 8003284:	2940      	cmp	r1, #64	; 0x40
 8003286:	d036      	beq.n	80032f6 <I2C_ITError+0x86>
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003288:	f002 0128 	and.w	r1, r2, #40	; 0x28
 800328c:	2928      	cmp	r1, #40	; 0x28
 800328e:	d03d      	beq.n	800330c <I2C_ITError+0x9c>
 8003290:	6823      	ldr	r3, [r4, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003292:	6859      	ldr	r1, [r3, #4]
 8003294:	0508      	lsls	r0, r1, #20
 8003296:	d407      	bmi.n	80032a8 <I2C_ITError+0x38>
 8003298:	2a60      	cmp	r2, #96	; 0x60
 800329a:	d005      	beq.n	80032a8 <I2C_ITError+0x38>
      hi2c->State = HAL_I2C_STATE_READY;
 800329c:	2120      	movs	r1, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800329e:	2200      	movs	r2, #0
      hi2c->State = HAL_I2C_STATE_READY;
 80032a0:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80032a4:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->PreviousState = I2C_STATE_NONE;
 80032a8:	2200      	movs	r2, #0
 80032aa:	6322      	str	r2, [r4, #48]	; 0x30
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80032ac:	685a      	ldr	r2, [r3, #4]
 80032ae:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 80032b2:	d134      	bne.n	800331e <I2C_ITError+0xae>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80032b4:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 80032b8:	2960      	cmp	r1, #96	; 0x60
 80032ba:	d075      	beq.n	80033a8 <I2C_ITError+0x138>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80032bc:	695a      	ldr	r2, [r3, #20]
 80032be:	0650      	lsls	r0, r2, #25
 80032c0:	d505      	bpl.n	80032ce <I2C_ITError+0x5e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032c2:	691a      	ldr	r2, [r3, #16]
 80032c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80032c6:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80032c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80032ca:	3301      	adds	r3, #1
 80032cc:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 80032ce:	4620      	mov	r0, r4
 80032d0:	f7ff feaa 	bl	8003028 <HAL_I2C_ErrorCallback>
  CurrentError = hi2c->ErrorCode;
 80032d4:	6c23      	ldr	r3, [r4, #64]	; 0x40
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80032d6:	0719      	lsls	r1, r3, #28
 80032d8:	d004      	beq.n	80032e4 <I2C_ITError+0x74>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80032da:	6822      	ldr	r2, [r4, #0]
 80032dc:	6853      	ldr	r3, [r2, #4]
 80032de:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80032e2:	6053      	str	r3, [r2, #4]
  CurrentState = hi2c->State;
 80032e4:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80032e8:	6c22      	ldr	r2, [r4, #64]	; 0x40
  CurrentState = hi2c->State;
 80032ea:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80032ec:	0752      	lsls	r2, r2, #29
 80032ee:	d501      	bpl.n	80032f4 <I2C_ITError+0x84>
 80032f0:	2b28      	cmp	r3, #40	; 0x28
 80032f2:	d02f      	beq.n	8003354 <I2C_ITError+0xe4>
}
 80032f4:	bd10      	pop	{r4, pc}
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80032f6:	2a22      	cmp	r2, #34	; 0x22
 80032f8:	d1c6      	bne.n	8003288 <I2C_ITError+0x18>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80032fa:	6823      	ldr	r3, [r4, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003302:	601a      	str	r2, [r3, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003304:	685a      	ldr	r2, [r3, #4]
 8003306:	0512      	lsls	r2, r2, #20
 8003308:	d5c8      	bpl.n	800329c <I2C_ITError+0x2c>
 800330a:	e7cd      	b.n	80032a8 <I2C_ITError+0x38>
    hi2c->PreviousState = I2C_STATE_NONE;
 800330c:	2200      	movs	r2, #0
 800330e:	6823      	ldr	r3, [r4, #0]
 8003310:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003312:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003316:	685a      	ldr	r2, [r3, #4]
 8003318:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 800331c:	d0ca      	beq.n	80032b4 <I2C_ITError+0x44>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800331e:	685a      	ldr	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003320:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003322:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003326:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003328:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800332c:	2b01      	cmp	r3, #1
 800332e:	d01e      	beq.n	800336e <I2C_ITError+0xfe>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003330:	4b28      	ldr	r3, [pc, #160]	; (80033d4 <I2C_ITError+0x164>)
 8003332:	6343      	str	r3, [r0, #52]	; 0x34
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003334:	f7ff f8b6 	bl	80024a4 <HAL_DMA_Abort_IT>
 8003338:	2800      	cmp	r0, #0
 800333a:	d0cb      	beq.n	80032d4 <I2C_ITError+0x64>
        hi2c->State = HAL_I2C_STATE_READY;
 800333c:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 800333e:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003340:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 8003342:	6813      	ldr	r3, [r2, #0]
 8003344:	f023 0301 	bic.w	r3, r3, #1
 8003348:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 800334a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800334e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003350:	4798      	blx	r3
 8003352:	e7bf      	b.n	80032d4 <I2C_ITError+0x64>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003354:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8003356:	2220      	movs	r2, #32
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003358:	491f      	ldr	r1, [pc, #124]	; (80033d8 <I2C_ITError+0x168>)
    HAL_I2C_ListenCpltCallback(hi2c);
 800335a:	4620      	mov	r0, r4
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800335c:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800335e:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003360:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003364:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8003368:	f7ff fdfc 	bl	8002f64 <HAL_I2C_ListenCpltCallback>
}
 800336c:	bd10      	pop	{r4, pc}
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800336e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003370:	4b18      	ldr	r3, [pc, #96]	; (80033d4 <I2C_ITError+0x164>)
 8003372:	6343      	str	r3, [r0, #52]	; 0x34
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003374:	f7ff f896 	bl	80024a4 <HAL_DMA_Abort_IT>
 8003378:	2800      	cmp	r0, #0
 800337a:	d0ab      	beq.n	80032d4 <I2C_ITError+0x64>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800337c:	6823      	ldr	r3, [r4, #0]
 800337e:	695a      	ldr	r2, [r3, #20]
 8003380:	0651      	lsls	r1, r2, #25
 8003382:	d506      	bpl.n	8003392 <I2C_ITError+0x122>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003384:	691a      	ldr	r2, [r3, #16]
 8003386:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003388:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 800338a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800338c:	6823      	ldr	r3, [r4, #0]
 800338e:	3201      	adds	r2, #1
 8003390:	6262      	str	r2, [r4, #36]	; 0x24
        hi2c->State = HAL_I2C_STATE_READY;
 8003392:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 8003394:	681a      	ldr	r2, [r3, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003396:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 8003398:	f022 0201 	bic.w	r2, r2, #1
 800339c:	601a      	str	r2, [r3, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 800339e:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80033a2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80033a4:	4798      	blx	r3
 80033a6:	e795      	b.n	80032d4 <I2C_ITError+0x64>
    hi2c->State = HAL_I2C_STATE_READY;
 80033a8:	2120      	movs	r1, #32
 80033aa:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033ae:	6422      	str	r2, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80033b0:	695a      	ldr	r2, [r3, #20]
 80033b2:	0652      	lsls	r2, r2, #25
 80033b4:	d506      	bpl.n	80033c4 <I2C_ITError+0x154>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033b6:	691a      	ldr	r2, [r3, #16]
 80033b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80033ba:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80033bc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80033be:	6823      	ldr	r3, [r4, #0]
 80033c0:	3201      	adds	r2, #1
 80033c2:	6262      	str	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 80033c4:	681a      	ldr	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 80033c6:	4620      	mov	r0, r4
    __HAL_I2C_DISABLE(hi2c);
 80033c8:	f022 0201 	bic.w	r2, r2, #1
 80033cc:	601a      	str	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 80033ce:	f7ff fed3 	bl	8003178 <HAL_I2C_AbortCpltCallback>
 80033d2:	e77f      	b.n	80032d4 <I2C_ITError+0x64>
 80033d4:	0800317d 	.word	0x0800317d
 80033d8:	ffff0000 	.word	0xffff0000

080033dc <HAL_I2C_EV_IRQHandler>:
{
 80033dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033de:	4604      	mov	r4, r0
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80033e0:	6803      	ldr	r3, [r0, #0]
{
 80033e2:	b08f      	sub	sp, #60	; 0x3c
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80033e4:	6858      	ldr	r0, [r3, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80033e6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80033e8:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80033ec:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80033f0:	2910      	cmp	r1, #16
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80033f2:	b2cd      	uxtb	r5, r1
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80033f4:	b2d2      	uxtb	r2, r2
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80033f6:	d022      	beq.n	800343e <HAL_I2C_EV_IRQHandler+0x62>
 80033f8:	2d40      	cmp	r5, #64	; 0x40
 80033fa:	d020      	beq.n	800343e <HAL_I2C_EV_IRQHandler+0x62>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80033fc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80033fe:	2900      	cmp	r1, #0
 8003400:	f000 8095 	beq.w	800352e <HAL_I2C_EV_IRQHandler+0x152>
  uint32_t sr2itflags               = 0U;
 8003404:	2500      	movs	r5, #0
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003406:	6959      	ldr	r1, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003408:	078f      	lsls	r7, r1, #30
 800340a:	f3c1 0640 	ubfx	r6, r1, #1, #1
 800340e:	d559      	bpl.n	80034c4 <HAL_I2C_EV_IRQHandler+0xe8>
 8003410:	0586      	lsls	r6, r0, #22
 8003412:	d559      	bpl.n	80034c8 <HAL_I2C_EV_IRQHandler+0xec>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003414:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003416:	b102      	cbz	r2, 800341a <HAL_I2C_EV_IRQHandler+0x3e>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003418:	699d      	ldr	r5, [r3, #24]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800341a:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800341e:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8003422:	2a28      	cmp	r2, #40	; 0x28
 8003424:	f000 821d 	beq.w	8003862 <HAL_I2C_EV_IRQHandler+0x486>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003428:	2200      	movs	r2, #0
 800342a:	920c      	str	r2, [sp, #48]	; 0x30
 800342c:	6959      	ldr	r1, [r3, #20]
 800342e:	910c      	str	r1, [sp, #48]	; 0x30
 8003430:	699b      	ldr	r3, [r3, #24]
    __HAL_UNLOCK(hi2c);
 8003432:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003436:	930c      	str	r3, [sp, #48]	; 0x30
 8003438:	9b0c      	ldr	r3, [sp, #48]	; 0x30
}
 800343a:	b00f      	add	sp, #60	; 0x3c
 800343c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800343e:	699f      	ldr	r7, [r3, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003440:	6959      	ldr	r1, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003442:	f011 0f01 	tst.w	r1, #1
 8003446:	d11a      	bne.n	800347e <HAL_I2C_EV_IRQHandler+0xa2>
 8003448:	f5b6 0f2a 	cmp.w	r6, #11141120	; 0xaa0000
 800344c:	d0f5      	beq.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
 800344e:	f1b6 4f2a 	cmp.w	r6, #2852126720	; 0xaa000000
 8003452:	d0f2      	beq.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003454:	070e      	lsls	r6, r1, #28
 8003456:	d56d      	bpl.n	8003534 <HAL_I2C_EV_IRQHandler+0x158>
 8003458:	0586      	lsls	r6, r0, #22
 800345a:	f140 8083 	bpl.w	8003564 <HAL_I2C_EV_IRQHandler+0x188>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800345e:	6c62      	ldr	r2, [r4, #68]	; 0x44
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003460:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003462:	b2d2      	uxtb	r2, r2
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003464:	611a      	str	r2, [r3, #16]
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003466:	2900      	cmp	r1, #0
 8003468:	f000 81e2 	beq.w	8003830 <HAL_I2C_EV_IRQHandler+0x454>
 800346c:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 800346e:	2a00      	cmp	r2, #0
 8003470:	f000 81de 	beq.w	8003830 <HAL_I2C_EV_IRQHandler+0x454>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003474:	685a      	ldr	r2, [r3, #4]
 8003476:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800347a:	605a      	str	r2, [r3, #4]
 800347c:	e7dd      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800347e:	0586      	lsls	r6, r0, #22
 8003480:	d56e      	bpl.n	8003560 <HAL_I2C_EV_IRQHandler+0x184>
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8003482:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003484:	f5b2 0f2a 	cmp.w	r2, #11141120	; 0xaa0000
 8003488:	f000 81e8 	beq.w	800385c <HAL_I2C_EV_IRQHandler+0x480>
  }
  /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800348c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800348e:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8003492:	bf04      	itt	eq
 8003494:	2208      	moveq	r2, #8
 8003496:	62e2      	streq	r2, [r4, #44]	; 0x2c
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003498:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 800349c:	2a40      	cmp	r2, #64	; 0x40
 800349e:	f000 81d6 	beq.w	800384e <HAL_I2C_EV_IRQHandler+0x472>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034a2:	6922      	ldr	r2, [r4, #16]
 80034a4:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 80034a8:	f000 81b1 	beq.w	800380e <HAL_I2C_EV_IRQHandler+0x432>
      if (hi2c->EventCount == 0U)
 80034ac:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80034ae:	2a00      	cmp	r2, #0
 80034b0:	f040 81eb 	bne.w	800388a <HAL_I2C_EV_IRQHandler+0x4ae>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80034b4:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80034b6:	11d2      	asrs	r2, r2, #7
 80034b8:	f002 0206 	and.w	r2, r2, #6
 80034bc:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 80034c0:	611a      	str	r2, [r3, #16]
 80034c2:	e7ba      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80034c4:	06cf      	lsls	r7, r1, #27
 80034c6:	d47b      	bmi.n	80035c0 <HAL_I2C_EV_IRQHandler+0x1e4>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80034c8:	f002 02f7 	and.w	r2, r2, #247	; 0xf7
 80034cc:	2a21      	cmp	r2, #33	; 0x21
 80034ce:	f000 80f4 	beq.w	80036ba <HAL_I2C_EV_IRQHandler+0x2de>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80034d2:	064e      	lsls	r6, r1, #25
 80034d4:	f140 8131 	bpl.w	800373a <HAL_I2C_EV_IRQHandler+0x35e>
 80034d8:	0545      	lsls	r5, r0, #21
 80034da:	f140 812e 	bpl.w	800373a <HAL_I2C_EV_IRQHandler+0x35e>
 80034de:	0749      	lsls	r1, r1, #29
 80034e0:	f100 812e 	bmi.w	8003740 <HAL_I2C_EV_IRQHandler+0x364>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80034e4:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 80034e8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80034ea:	b2c9      	uxtb	r1, r1
  if (hi2c->XferCount != 0U)
 80034ec:	b292      	uxth	r2, r2
 80034ee:	2a00      	cmp	r2, #0
 80034f0:	d0a3      	beq.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034f2:	691a      	ldr	r2, [r3, #16]
 80034f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80034f6:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80034f8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 80034fa:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80034fc:	3b01      	subs	r3, #1
 80034fe:	b29b      	uxth	r3, r3
 8003500:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003502:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8003504:	3201      	adds	r2, #1
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003506:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 8003508:	6262      	str	r2, [r4, #36]	; 0x24
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800350a:	2b00      	cmp	r3, #0
 800350c:	d195      	bne.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
 800350e:	292a      	cmp	r1, #42	; 0x2a
 8003510:	d193      	bne.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003512:	2522      	movs	r5, #34	; 0x22
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003514:	2128      	movs	r1, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003516:	6822      	ldr	r2, [r4, #0]
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003518:	4620      	mov	r0, r4
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800351a:	6853      	ldr	r3, [r2, #4]
 800351c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003520:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003522:	6325      	str	r5, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003524:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003528:	f7ff fd18 	bl	8002f5c <HAL_I2C_SlaveRxCpltCallback>
 800352c:	e785      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800352e:	699d      	ldr	r5, [r3, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003530:	6959      	ldr	r1, [r3, #20]
 8003532:	e769      	b.n	8003408 <HAL_I2C_EV_IRQHandler+0x2c>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003534:	078e      	lsls	r6, r1, #30
 8003536:	d515      	bpl.n	8003564 <HAL_I2C_EV_IRQHandler+0x188>
 8003538:	0586      	lsls	r6, r0, #22
 800353a:	d513      	bpl.n	8003564 <HAL_I2C_EV_IRQHandler+0x188>
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800353c:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003540:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003542:	6b25      	ldr	r5, [r4, #48]	; 0x30
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003544:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003548:	b2d2      	uxtb	r2, r2
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800354a:	2922      	cmp	r1, #34	; 0x22
 800354c:	f000 81b2 	beq.w	80038b4 <HAL_I2C_EV_IRQHandler+0x4d8>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003550:	2200      	movs	r2, #0
 8003552:	920a      	str	r2, [sp, #40]	; 0x28
 8003554:	695a      	ldr	r2, [r3, #20]
 8003556:	920a      	str	r2, [sp, #40]	; 0x28
 8003558:	699b      	ldr	r3, [r3, #24]
 800355a:	930a      	str	r3, [sp, #40]	; 0x28
 800355c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800355e:	e76c      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003560:	070e      	lsls	r6, r1, #28
 8003562:	d5e7      	bpl.n	8003534 <HAL_I2C_EV_IRQHandler+0x158>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003564:	077f      	lsls	r7, r7, #29
 8003566:	f140 80f4 	bpl.w	8003752 <HAL_I2C_EV_IRQHandler+0x376>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800356a:	685e      	ldr	r6, [r3, #4]
 800356c:	0536      	lsls	r6, r6, #20
 800356e:	f53f af64 	bmi.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003572:	060f      	lsls	r7, r1, #24
 8003574:	f140 8114 	bpl.w	80037a0 <HAL_I2C_EV_IRQHandler+0x3c4>
 8003578:	0546      	lsls	r6, r0, #21
 800357a:	f140 8111 	bpl.w	80037a0 <HAL_I2C_EV_IRQHandler+0x3c4>
 800357e:	074f      	lsls	r7, r1, #29
 8003580:	f100 8111 	bmi.w	80037a6 <HAL_I2C_EV_IRQHandler+0x3ca>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003584:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003588:	8d20      	ldrh	r0, [r4, #40]	; 0x28
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800358a:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800358e:	b2d2      	uxtb	r2, r2
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003590:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003592:	b2c9      	uxtb	r1, r1
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003594:	2800      	cmp	r0, #0
 8003596:	f040 823a 	bne.w	8003a0e <HAL_I2C_EV_IRQHandler+0x632>
 800359a:	2a21      	cmp	r2, #33	; 0x21
 800359c:	f000 8341 	beq.w	8003c22 <HAL_I2C_EV_IRQHandler+0x846>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80035a0:	2940      	cmp	r1, #64	; 0x40
 80035a2:	f47f af4a 	bne.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80035a6:	2a22      	cmp	r2, #34	; 0x22
 80035a8:	f47f af47 	bne.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
    if (hi2c->XferCount == 0U)
 80035ac:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80035ae:	b292      	uxth	r2, r2
 80035b0:	2a00      	cmp	r2, #0
 80035b2:	f040 82c1 	bne.w	8003b38 <HAL_I2C_EV_IRQHandler+0x75c>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80035b6:	685a      	ldr	r2, [r3, #4]
 80035b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035bc:	605a      	str	r2, [r3, #4]
 80035be:	e73c      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035c0:	0585      	lsls	r5, r0, #22
 80035c2:	d581      	bpl.n	80034c8 <HAL_I2C_EV_IRQHandler+0xec>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80035c4:	f894 503d 	ldrb.w	r5, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80035c8:	685a      	ldr	r2, [r3, #4]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80035ca:	b2ed      	uxtb	r5, r5
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80035cc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80035d0:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80035d2:	960d      	str	r6, [sp, #52]	; 0x34
 80035d4:	695a      	ldr	r2, [r3, #20]
 80035d6:	920d      	str	r2, [sp, #52]	; 0x34
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	f042 0201 	orr.w	r2, r2, #1
 80035de:	601a      	str	r2, [r3, #0]
 80035e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035e8:	601a      	str	r2, [r3, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80035ea:	685a      	ldr	r2, [r3, #4]
 80035ec:	0511      	lsls	r1, r2, #20
 80035ee:	d521      	bpl.n	8003634 <HAL_I2C_EV_IRQHandler+0x258>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80035f0:	f005 02f7 	and.w	r2, r5, #247	; 0xf7
 80035f4:	2a22      	cmp	r2, #34	; 0x22
 80035f6:	f000 817a 	beq.w	80038ee <HAL_I2C_EV_IRQHandler+0x512>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80035fa:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80035fc:	6802      	ldr	r2, [r0, #0]
 80035fe:	6852      	ldr	r2, [r2, #4]
 8003600:	b292      	uxth	r2, r2
 8003602:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8003604:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003606:	b292      	uxth	r2, r2
 8003608:	b11a      	cbz	r2, 8003612 <HAL_I2C_EV_IRQHandler+0x236>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800360a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800360c:	f042 0204 	orr.w	r2, r2, #4
 8003610:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003612:	685a      	ldr	r2, [r3, #4]
 8003614:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003618:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800361a:	f7ff f821 	bl	8002660 <HAL_DMA_GetState>
 800361e:	2801      	cmp	r0, #1
 8003620:	d008      	beq.n	8003634 <HAL_I2C_EV_IRQHandler+0x258>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003622:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003624:	4ba2      	ldr	r3, [pc, #648]	; (80038b0 <HAL_I2C_EV_IRQHandler+0x4d4>)
 8003626:	6343      	str	r3, [r0, #52]	; 0x34
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003628:	f7fe ff3c 	bl	80024a4 <HAL_DMA_Abort_IT>
 800362c:	b110      	cbz	r0, 8003634 <HAL_I2C_EV_IRQHandler+0x258>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800362e:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003630:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003632:	4798      	blx	r3
  if (hi2c->XferCount != 0U)
 8003634:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003636:	b29b      	uxth	r3, r3
 8003638:	b313      	cbz	r3, 8003680 <HAL_I2C_EV_IRQHandler+0x2a4>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800363a:	6823      	ldr	r3, [r4, #0]
 800363c:	695a      	ldr	r2, [r3, #20]
 800363e:	0752      	lsls	r2, r2, #29
 8003640:	d50a      	bpl.n	8003658 <HAL_I2C_EV_IRQHandler+0x27c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003642:	691a      	ldr	r2, [r3, #16]
 8003644:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003646:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8003648:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 800364a:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800364c:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 800364e:	1c59      	adds	r1, r3, #1
      hi2c->XferCount--;
 8003650:	b292      	uxth	r2, r2
 8003652:	6823      	ldr	r3, [r4, #0]
 8003654:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003656:	6261      	str	r1, [r4, #36]	; 0x24
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003658:	695a      	ldr	r2, [r3, #20]
 800365a:	0657      	lsls	r7, r2, #25
 800365c:	d509      	bpl.n	8003672 <HAL_I2C_EV_IRQHandler+0x296>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800365e:	691a      	ldr	r2, [r3, #16]
 8003660:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003662:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8003664:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003666:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003668:	3b01      	subs	r3, #1
 800366a:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 800366c:	3201      	adds	r2, #1
      hi2c->XferCount--;
 800366e:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003670:	6262      	str	r2, [r4, #36]	; 0x24
    if (hi2c->XferCount != 0U)
 8003672:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003674:	b29b      	uxth	r3, r3
 8003676:	b11b      	cbz	r3, 8003680 <HAL_I2C_EV_IRQHandler+0x2a4>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003678:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800367a:	f043 0304 	orr.w	r3, r3, #4
 800367e:	6423      	str	r3, [r4, #64]	; 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003680:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003682:	2b00      	cmp	r3, #0
 8003684:	f040 80dd 	bne.w	8003842 <HAL_I2C_EV_IRQHandler+0x466>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003688:	2d2a      	cmp	r5, #42	; 0x2a
 800368a:	f000 8151 	beq.w	8003930 <HAL_I2C_EV_IRQHandler+0x554>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800368e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003692:	2b28      	cmp	r3, #40	; 0x28
 8003694:	f000 8154 	beq.w	8003940 <HAL_I2C_EV_IRQHandler+0x564>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003698:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800369a:	2b22      	cmp	r3, #34	; 0x22
 800369c:	d002      	beq.n	80036a4 <HAL_I2C_EV_IRQHandler+0x2c8>
 800369e:	2d22      	cmp	r5, #34	; 0x22
 80036a0:	f47f aecb 	bne.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
        hi2c->PreviousState = I2C_STATE_NONE;
 80036a4:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 80036a6:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 80036a8:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80036aa:	4620      	mov	r0, r4
        hi2c->State = HAL_I2C_STATE_READY;
 80036ac:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80036b0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80036b4:	f7ff fc52 	bl	8002f5c <HAL_I2C_SlaveRxCpltCallback>
 80036b8:	e6bf      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80036ba:	060e      	lsls	r6, r1, #24
 80036bc:	d528      	bpl.n	8003710 <HAL_I2C_EV_IRQHandler+0x334>
 80036be:	0545      	lsls	r5, r0, #21
 80036c0:	d526      	bpl.n	8003710 <HAL_I2C_EV_IRQHandler+0x334>
 80036c2:	0749      	lsls	r1, r1, #29
 80036c4:	d427      	bmi.n	8003716 <HAL_I2C_EV_IRQHandler+0x33a>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80036c6:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 80036ca:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80036cc:	b2c0      	uxtb	r0, r0
  if (hi2c->XferCount != 0U)
 80036ce:	b289      	uxth	r1, r1
 80036d0:	2900      	cmp	r1, #0
 80036d2:	f43f aeb2 	beq.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036d6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80036d8:	f815 1b01 	ldrb.w	r1, [r5], #1
 80036dc:	6119      	str	r1, [r3, #16]
    hi2c->XferCount--;
 80036de:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 80036e0:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80036e2:	3901      	subs	r1, #1
 80036e4:	b289      	uxth	r1, r1
 80036e6:	8561      	strh	r1, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80036e8:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 80036ea:	b289      	uxth	r1, r1
 80036ec:	2900      	cmp	r1, #0
 80036ee:	f47f aea4 	bne.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
 80036f2:	2829      	cmp	r0, #41	; 0x29
 80036f4:	f47f aea1 	bne.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80036f8:	2528      	movs	r5, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80036fa:	6859      	ldr	r1, [r3, #4]
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80036fc:	4620      	mov	r0, r4
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80036fe:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8003702:	6059      	str	r1, [r3, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003704:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003706:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800370a:	f7ff fc25 	bl	8002f58 <HAL_I2C_SlaveTxCpltCallback>
 800370e:	e694      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003710:	074a      	lsls	r2, r1, #29
 8003712:	f57f ae92 	bpl.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
 8003716:	0587      	lsls	r7, r0, #22
 8003718:	f57f ae8f 	bpl.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
  if (hi2c->XferCount != 0U)
 800371c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800371e:	b292      	uxth	r2, r2
 8003720:	2a00      	cmp	r2, #0
 8003722:	f43f ae8a 	beq.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003726:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003728:	f812 1b01 	ldrb.w	r1, [r2], #1
 800372c:	6119      	str	r1, [r3, #16]
    hi2c->XferCount--;
 800372e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8003730:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8003732:	3b01      	subs	r3, #1
 8003734:	b29b      	uxth	r3, r3
 8003736:	8563      	strh	r3, [r4, #42]	; 0x2a
 8003738:	e67f      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800373a:	074a      	lsls	r2, r1, #29
 800373c:	f57f ae7d 	bpl.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
 8003740:	0587      	lsls	r7, r0, #22
 8003742:	f57f ae7a 	bpl.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
  if (hi2c->XferCount != 0U)
 8003746:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003748:	b292      	uxth	r2, r2
 800374a:	2a00      	cmp	r2, #0
 800374c:	f43f ae75 	beq.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
 8003750:	e01b      	b.n	800378a <HAL_I2C_EV_IRQHandler+0x3ae>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003752:	685a      	ldr	r2, [r3, #4]
 8003754:	0512      	lsls	r2, r2, #20
 8003756:	f53f ae70 	bmi.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800375a:	064f      	lsls	r7, r1, #25
 800375c:	d432      	bmi.n	80037c4 <HAL_I2C_EV_IRQHandler+0x3e8>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800375e:	0749      	lsls	r1, r1, #29
 8003760:	f57f ae6b 	bpl.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
 8003764:	0582      	lsls	r2, r0, #22
 8003766:	f57f ae68 	bpl.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800376a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->XferCount == 4U)
 800376c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800376e:	b292      	uxth	r2, r2
 8003770:	2a04      	cmp	r2, #4
 8003772:	f000 8119 	beq.w	80039a8 <HAL_I2C_EV_IRQHandler+0x5cc>
  else if (hi2c->XferCount == 3U)
 8003776:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003778:	b292      	uxth	r2, r2
 800377a:	2a03      	cmp	r2, #3
 800377c:	f000 8159 	beq.w	8003a32 <HAL_I2C_EV_IRQHandler+0x656>
  else if (hi2c->XferCount == 2U)
 8003780:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003782:	b292      	uxth	r2, r2
 8003784:	2a02      	cmp	r2, #2
 8003786:	f000 8185 	beq.w	8003a94 <HAL_I2C_EV_IRQHandler+0x6b8>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800378a:	691a      	ldr	r2, [r3, #16]
 800378c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800378e:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8003790:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8003792:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8003794:	3b01      	subs	r3, #1
 8003796:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 8003798:	3201      	adds	r2, #1
    hi2c->XferCount--;
 800379a:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 800379c:	6262      	str	r2, [r4, #36]	; 0x24
      }
 800379e:	e64c      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037a0:	074e      	lsls	r6, r1, #29
 80037a2:	f57f ae4a 	bpl.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
 80037a6:	0581      	lsls	r1, r0, #22
 80037a8:	f57f ae47 	bpl.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80037ac:	2a21      	cmp	r2, #33	; 0x21
 80037ae:	f000 8103 	beq.w	80039b8 <HAL_I2C_EV_IRQHandler+0x5dc>
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80037b2:	2d40      	cmp	r5, #64	; 0x40
 80037b4:	f47f ae41 	bne.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80037b8:	4620      	mov	r0, r4
}
 80037ba:	b00f      	add	sp, #60	; 0x3c
 80037bc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80037c0:	f7ff bbd4 	b.w	8002f6c <I2C_MemoryTransmit_TXE_BTF>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80037c4:	0546      	lsls	r6, r0, #21
 80037c6:	d5ca      	bpl.n	800375e <HAL_I2C_EV_IRQHandler+0x382>
 80037c8:	074d      	lsls	r5, r1, #29
 80037ca:	f3c1 0280 	ubfx	r2, r1, #2, #1
 80037ce:	d4c9      	bmi.n	8003764 <HAL_I2C_EV_IRQHandler+0x388>
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80037d0:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 80037d4:	2922      	cmp	r1, #34	; 0x22
 80037d6:	f47f ae30 	bne.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
    tmp = hi2c->XferCount;
 80037da:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 80037dc:	b289      	uxth	r1, r1
    if (tmp > 3U)
 80037de:	2903      	cmp	r1, #3
 80037e0:	f240 81b0 	bls.w	8003b44 <HAL_I2C_EV_IRQHandler+0x768>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037e4:	691a      	ldr	r2, [r3, #16]
 80037e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80037e8:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 80037ea:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 80037ec:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80037ee:	3b01      	subs	r3, #1
 80037f0:	b29b      	uxth	r3, r3
 80037f2:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 80037f4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 80037f6:	3201      	adds	r2, #1
      if (hi2c->XferCount == (uint16_t)3)
 80037f8:	b29b      	uxth	r3, r3
 80037fa:	2b03      	cmp	r3, #3
      hi2c->pBuffPtr++;
 80037fc:	6262      	str	r2, [r4, #36]	; 0x24
      if (hi2c->XferCount == (uint16_t)3)
 80037fe:	f47f ae1c 	bne.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003802:	6822      	ldr	r2, [r4, #0]
 8003804:	6853      	ldr	r3, [r2, #4]
 8003806:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800380a:	6053      	str	r3, [r2, #4]
 800380c:	e615      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800380e:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003812:	2a21      	cmp	r2, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003814:	6c62      	ldr	r2, [r4, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003816:	bf16      	itet	ne
 8003818:	f042 0201 	orrne.w	r2, r2, #1
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800381c:	f002 02fe 	andeq.w	r2, r2, #254	; 0xfe
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003820:	b2d2      	uxtbne	r2, r2
 8003822:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003824:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003826:	b11a      	cbz	r2, 8003830 <HAL_I2C_EV_IRQHandler+0x454>
 8003828:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800382a:	2a00      	cmp	r2, #0
 800382c:	f47f ae22 	bne.w	8003474 <HAL_I2C_EV_IRQHandler+0x98>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003830:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003832:	2a00      	cmp	r2, #0
 8003834:	f43f ae01 	beq.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
 8003838:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800383a:	2a00      	cmp	r2, #0
 800383c:	f47f ae1a 	bne.w	8003474 <HAL_I2C_EV_IRQHandler+0x98>
 8003840:	e5fb      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
    I2C_ITError(hi2c);
 8003842:	4620      	mov	r0, r4
}
 8003844:	b00f      	add	sp, #60	; 0x3c
 8003846:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 800384a:	f7ff bd11 	b.w	8003270 <I2C_ITError>
    if (hi2c->EventCount == 0U)
 800384e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003850:	bb3a      	cbnz	r2, 80038a2 <HAL_I2C_EV_IRQHandler+0x4c6>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003852:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003854:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003858:	611a      	str	r2, [r3, #16]
 800385a:	e5ee      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800385c:	2201      	movs	r2, #1
 800385e:	62e2      	str	r2, [r4, #44]	; 0x2c
 8003860:	e61a      	b.n	8003498 <HAL_I2C_EV_IRQHandler+0xbc>
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003862:	685a      	ldr	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003864:	ea6f 0195 	mvn.w	r1, r5, lsr #2
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003868:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800386c:	605a      	str	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800386e:	062b      	lsls	r3, r5, #24
    __HAL_UNLOCK(hi2c);
 8003870:	f04f 0300 	mov.w	r3, #0
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003874:	4620      	mov	r0, r4
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003876:	bf54      	ite	pl
 8003878:	89a2      	ldrhpl	r2, [r4, #12]
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800387a:	8b22      	ldrhmi	r2, [r4, #24]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800387c:	f001 0101 	and.w	r1, r1, #1
    __HAL_UNLOCK(hi2c);
 8003880:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003884:	f7ff fb6c 	bl	8002f60 <HAL_I2C_AddrCallback>
 8003888:	e5d7      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
      else if (hi2c->EventCount == 1U)
 800388a:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800388c:	2a01      	cmp	r2, #1
 800388e:	f47f add4 	bne.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003892:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003894:	11d2      	asrs	r2, r2, #7
 8003896:	f002 0206 	and.w	r2, r2, #6
 800389a:	f042 02f1 	orr.w	r2, r2, #241	; 0xf1
 800389e:	611a      	str	r2, [r3, #16]
 80038a0:	e5cb      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80038a2:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80038a4:	f042 0201 	orr.w	r2, r2, #1
 80038a8:	b2d2      	uxtb	r2, r2
 80038aa:	611a      	str	r2, [r3, #16]
 80038ac:	e5c5      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
 80038ae:	bf00      	nop
 80038b0:	0800317d 	.word	0x0800317d
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80038b4:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80038b6:	b911      	cbnz	r1, 80038be <HAL_I2C_EV_IRQHandler+0x4e2>
 80038b8:	2a40      	cmp	r2, #64	; 0x40
 80038ba:	f000 80a1 	beq.w	8003a00 <HAL_I2C_EV_IRQHandler+0x624>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80038be:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80038c0:	b922      	cbnz	r2, 80038cc <HAL_I2C_EV_IRQHandler+0x4f0>
 80038c2:	6921      	ldr	r1, [r4, #16]
 80038c4:	f5b1 4f40 	cmp.w	r1, #49152	; 0xc000
 80038c8:	f000 80a5 	beq.w	8003a16 <HAL_I2C_EV_IRQHandler+0x63a>
      if (hi2c->XferCount == 0U)
 80038cc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80038ce:	b292      	uxth	r2, r2
 80038d0:	2a00      	cmp	r2, #0
 80038d2:	d142      	bne.n	800395a <HAL_I2C_EV_IRQHandler+0x57e>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038d4:	9202      	str	r2, [sp, #8]
 80038d6:	695a      	ldr	r2, [r3, #20]
 80038d8:	9202      	str	r2, [sp, #8]
 80038da:	699a      	ldr	r2, [r3, #24]
 80038dc:	9202      	str	r2, [sp, #8]
 80038de:	9a02      	ldr	r2, [sp, #8]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038e6:	601a      	str	r2, [r3, #0]
      hi2c->EventCount = 0U;
 80038e8:	2300      	movs	r3, #0
 80038ea:	6523      	str	r3, [r4, #80]	; 0x50
 80038ec:	e5a5      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80038ee:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80038f0:	6802      	ldr	r2, [r0, #0]
 80038f2:	6852      	ldr	r2, [r2, #4]
 80038f4:	b292      	uxth	r2, r2
 80038f6:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 80038f8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80038fa:	b292      	uxth	r2, r2
 80038fc:	b11a      	cbz	r2, 8003906 <HAL_I2C_EV_IRQHandler+0x52a>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80038fe:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003900:	f042 0204 	orr.w	r2, r2, #4
 8003904:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003906:	685a      	ldr	r2, [r3, #4]
 8003908:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800390c:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800390e:	f7fe fea7 	bl	8002660 <HAL_DMA_GetState>
 8003912:	2801      	cmp	r0, #1
 8003914:	f43f ae8e 	beq.w	8003634 <HAL_I2C_EV_IRQHandler+0x258>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003918:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800391a:	4ba6      	ldr	r3, [pc, #664]	; (8003bb4 <HAL_I2C_EV_IRQHandler+0x7d8>)
 800391c:	6343      	str	r3, [r0, #52]	; 0x34
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800391e:	f7fe fdc1 	bl	80024a4 <HAL_DMA_Abort_IT>
 8003922:	2800      	cmp	r0, #0
 8003924:	f43f ae86 	beq.w	8003634 <HAL_I2C_EV_IRQHandler+0x258>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003928:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800392a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800392c:	4798      	blx	r3
 800392e:	e681      	b.n	8003634 <HAL_I2C_EV_IRQHandler+0x258>
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003930:	2228      	movs	r2, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_NONE;
 8003932:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003934:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003936:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800393a:	f7ff fb0f 	bl	8002f5c <HAL_I2C_SlaveRxCpltCallback>
 800393e:	e6a6      	b.n	800368e <HAL_I2C_EV_IRQHandler+0x2b2>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003940:	2300      	movs	r3, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8003942:	2220      	movs	r2, #32
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003944:	499c      	ldr	r1, [pc, #624]	; (8003bb8 <HAL_I2C_EV_IRQHandler+0x7dc>)
      HAL_I2C_ListenCpltCallback(hi2c);
 8003946:	4620      	mov	r0, r4
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003948:	62e1      	str	r1, [r4, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800394a:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800394c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003950:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003954:	f7ff fb06 	bl	8002f64 <HAL_I2C_ListenCpltCallback>
 8003958:	e56f      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
      else if (hi2c->XferCount == 1U)
 800395a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800395c:	b292      	uxth	r2, r2
 800395e:	2a01      	cmp	r2, #1
 8003960:	d076      	beq.n	8003a50 <HAL_I2C_EV_IRQHandler+0x674>
      else if (hi2c->XferCount == 2U)
 8003962:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003964:	b292      	uxth	r2, r2
 8003966:	2a02      	cmp	r2, #2
 8003968:	f000 812e 	beq.w	8003bc8 <HAL_I2C_EV_IRQHandler+0x7ec>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003972:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003974:	685a      	ldr	r2, [r3, #4]
 8003976:	0511      	lsls	r1, r2, #20
 8003978:	d50e      	bpl.n	8003998 <HAL_I2C_EV_IRQHandler+0x5bc>
 800397a:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 800397e:	d007      	beq.n	8003990 <HAL_I2C_EV_IRQHandler+0x5b4>
 8003980:	3801      	subs	r0, #1
 8003982:	281f      	cmp	r0, #31
 8003984:	d808      	bhi.n	8003998 <HAL_I2C_EV_IRQHandler+0x5bc>
 8003986:	4a8d      	ldr	r2, [pc, #564]	; (8003bbc <HAL_I2C_EV_IRQHandler+0x7e0>)
 8003988:	fa22 f000 	lsr.w	r0, r2, r0
 800398c:	07c2      	lsls	r2, r0, #31
 800398e:	d503      	bpl.n	8003998 <HAL_I2C_EV_IRQHandler+0x5bc>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003990:	685a      	ldr	r2, [r3, #4]
 8003992:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003996:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003998:	2200      	movs	r2, #0
 800399a:	9209      	str	r2, [sp, #36]	; 0x24
 800399c:	695a      	ldr	r2, [r3, #20]
 800399e:	9209      	str	r2, [sp, #36]	; 0x24
 80039a0:	699b      	ldr	r3, [r3, #24]
 80039a2:	9309      	str	r3, [sp, #36]	; 0x24
 80039a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039a6:	e79f      	b.n	80038e8 <HAL_I2C_EV_IRQHandler+0x50c>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80039a8:	685a      	ldr	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039aa:	6a61      	ldr	r1, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80039ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039b0:	605a      	str	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039b2:	691b      	ldr	r3, [r3, #16]
 80039b4:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 80039b6:	e6eb      	b.n	8003790 <HAL_I2C_EV_IRQHandler+0x3b4>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80039b8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80039ba:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80039be:	2a21      	cmp	r2, #33	; 0x21
 80039c0:	f47f ad3b 	bne.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
    if (hi2c->XferCount != 0U)
 80039c4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80039c6:	b292      	uxth	r2, r2
 80039c8:	2a00      	cmp	r2, #0
 80039ca:	f47f aeac 	bne.w	8003726 <HAL_I2C_EV_IRQHandler+0x34a>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80039ce:	2908      	cmp	r1, #8
 80039d0:	f000 809a 	beq.w	8003b08 <HAL_I2C_EV_IRQHandler+0x72c>
 80039d4:	2920      	cmp	r1, #32
 80039d6:	f000 8097 	beq.w	8003b08 <HAL_I2C_EV_IRQHandler+0x72c>
 80039da:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 80039de:	f000 8093 	beq.w	8003b08 <HAL_I2C_EV_IRQHandler+0x72c>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80039e2:	2611      	movs	r6, #17
        hi2c->State = HAL_I2C_STATE_READY;
 80039e4:	2520      	movs	r5, #32
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80039e6:	4620      	mov	r0, r4
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80039e8:	6859      	ldr	r1, [r3, #4]
 80039ea:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 80039ee:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80039f0:	6326      	str	r6, [r4, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039f2:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80039f6:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80039fa:	f7ff faa9 	bl	8002f50 <HAL_I2C_MasterTxCpltCallback>
 80039fe:	e51c      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a00:	9100      	str	r1, [sp, #0]
 8003a02:	695a      	ldr	r2, [r3, #20]
 8003a04:	9200      	str	r2, [sp, #0]
 8003a06:	699b      	ldr	r3, [r3, #24]
 8003a08:	9300      	str	r3, [sp, #0]
 8003a0a:	9b00      	ldr	r3, [sp, #0]
 8003a0c:	e515      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003a0e:	2a21      	cmp	r2, #33	; 0x21
 8003a10:	f43f adcc 	beq.w	80035ac <HAL_I2C_EV_IRQHandler+0x1d0>
 8003a14:	e5c4      	b.n	80035a0 <HAL_I2C_EV_IRQHandler+0x1c4>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a16:	9201      	str	r2, [sp, #4]
 8003a18:	695a      	ldr	r2, [r3, #20]
 8003a1a:	9201      	str	r2, [sp, #4]
 8003a1c:	699a      	ldr	r2, [r3, #24]
 8003a1e:	9201      	str	r2, [sp, #4]
 8003a20:	9a01      	ldr	r2, [sp, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a28:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003a2a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003a2c:	3301      	adds	r3, #1
 8003a2e:	6523      	str	r3, [r4, #80]	; 0x50
 8003a30:	e503      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a32:	685a      	ldr	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003a34:	2904      	cmp	r1, #4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a3a:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003a3c:	f43f aea5 	beq.w	800378a <HAL_I2C_EV_IRQHandler+0x3ae>
 8003a40:	2902      	cmp	r1, #2
 8003a42:	f43f aea2 	beq.w	800378a <HAL_I2C_EV_IRQHandler+0x3ae>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a4c:	601a      	str	r2, [r3, #0]
 8003a4e:	e69c      	b.n	800378a <HAL_I2C_EV_IRQHandler+0x3ae>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003a50:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 8003a54:	f000 8104 	beq.w	8003c60 <HAL_I2C_EV_IRQHandler+0x884>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003a58:	2808      	cmp	r0, #8
 8003a5a:	f000 80d2 	beq.w	8003c02 <HAL_I2C_EV_IRQHandler+0x826>
 8003a5e:	2820      	cmp	r0, #32
 8003a60:	f000 80cf 	beq.w	8003c02 <HAL_I2C_EV_IRQHandler+0x826>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003a64:	2d12      	cmp	r5, #18
 8003a66:	f000 8145 	beq.w	8003cf4 <HAL_I2C_EV_IRQHandler+0x918>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003a6a:	2810      	cmp	r0, #16
 8003a6c:	f200 8144 	bhi.w	8003cf8 <HAL_I2C_EV_IRQHandler+0x91c>
 8003a70:	4a53      	ldr	r2, [pc, #332]	; (8003bc0 <HAL_I2C_EV_IRQHandler+0x7e4>)
 8003a72:	fa22 f000 	lsr.w	r0, r2, r0
 8003a76:	07c7      	lsls	r7, r0, #31
 8003a78:	f140 813e 	bpl.w	8003cf8 <HAL_I2C_EV_IRQHandler+0x91c>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a82:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a84:	2200      	movs	r2, #0
 8003a86:	9205      	str	r2, [sp, #20]
 8003a88:	695a      	ldr	r2, [r3, #20]
 8003a8a:	9205      	str	r2, [sp, #20]
 8003a8c:	699b      	ldr	r3, [r3, #24]
 8003a8e:	9305      	str	r3, [sp, #20]
 8003a90:	9b05      	ldr	r3, [sp, #20]
 8003a92:	e729      	b.n	80038e8 <HAL_I2C_EV_IRQHandler+0x50c>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003a94:	2901      	cmp	r1, #1
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a96:	681a      	ldr	r2, [r3, #0]
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003a98:	f000 80de 	beq.w	8003c58 <HAL_I2C_EV_IRQHandler+0x87c>
 8003a9c:	2910      	cmp	r1, #16
 8003a9e:	f000 80db 	beq.w	8003c58 <HAL_I2C_EV_IRQHandler+0x87c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003aa2:	2904      	cmp	r1, #4
 8003aa4:	f000 8117 	beq.w	8003cd6 <HAL_I2C_EV_IRQHandler+0x8fa>
 8003aa8:	2902      	cmp	r1, #2
 8003aaa:	f000 8114 	beq.w	8003cd6 <HAL_I2C_EV_IRQHandler+0x8fa>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ab2:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8003ab4:	2020      	movs	r0, #32
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ab6:	691a      	ldr	r2, [r3, #16]
 8003ab8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003aba:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8003abc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003abe:	6822      	ldr	r2, [r4, #0]
    hi2c->XferCount--;
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	b29b      	uxth	r3, r3
 8003ac4:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8003ac6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ac8:	6912      	ldr	r2, [r2, #16]
    hi2c->pBuffPtr++;
 8003aca:	1c59      	adds	r1, r3, #1
 8003acc:	6261      	str	r1, [r4, #36]	; 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ace:	705a      	strb	r2, [r3, #1]
    hi2c->XferCount--;
 8003ad0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003ad2:	6821      	ldr	r1, [r4, #0]
    hi2c->XferCount--;
 8003ad4:	3b01      	subs	r3, #1
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003ada:	684b      	ldr	r3, [r1, #4]
    hi2c->pBuffPtr++;
 8003adc:	6a62      	ldr	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003ade:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    hi2c->pBuffPtr++;
 8003ae2:	3201      	adds	r2, #1
 8003ae4:	6262      	str	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003ae6:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003ae8:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003aec:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8003af0:	2b40      	cmp	r3, #64	; 0x40
 8003af2:	f000 80c9 	beq.w	8003c88 <HAL_I2C_EV_IRQHandler+0x8ac>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003af6:	2200      	movs	r2, #0
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003af8:	2312      	movs	r3, #18
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003afa:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003afe:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003b00:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003b02:	f7ff fa27 	bl	8002f54 <HAL_I2C_MasterRxCpltCallback>
 8003b06:	e498      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003b08:	2200      	movs	r2, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8003b0a:	2020      	movs	r0, #32
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b0c:	6859      	ldr	r1, [r3, #4]
 8003b0e:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8003b12:	6059      	str	r1, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b14:	6819      	ldr	r1, [r3, #0]
 8003b16:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8003b1a:	6019      	str	r1, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003b1c:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003b1e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003b22:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003b26:	4620      	mov	r0, r4
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003b28:	2b40      	cmp	r3, #64	; 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b2a:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003b2e:	f47f af64 	bne.w	80039fa <HAL_I2C_EV_IRQHandler+0x61e>
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003b32:	f7ff fa19 	bl	8002f68 <HAL_I2C_MemTxCpltCallback>
 8003b36:	e480      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003b38:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8003b3c:	2a40      	cmp	r2, #64	; 0x40
 8003b3e:	f47f adf2 	bne.w	8003726 <HAL_I2C_EV_IRQHandler+0x34a>
 8003b42:	e639      	b.n	80037b8 <HAL_I2C_EV_IRQHandler+0x3dc>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003b44:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8003b46:	2802      	cmp	r0, #2
 8003b48:	f43f ac77 	beq.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
 8003b4c:	2901      	cmp	r1, #1
 8003b4e:	f63f ac74 	bhi.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8003b52:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8003b56:	481b      	ldr	r0, [pc, #108]	; (8003bc4 <HAL_I2C_EV_IRQHandler+0x7e8>)
  __IO uint32_t count = 0U;
 8003b58:	920b      	str	r2, [sp, #44]	; 0x2c
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8003b5a:	6802      	ldr	r2, [r0, #0]
 8003b5c:	fbb2 f2f1 	udiv	r2, r2, r1
 8003b60:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003b64:	920b      	str	r2, [sp, #44]	; 0x2c
 8003b66:	e004      	b.n	8003b72 <HAL_I2C_EV_IRQHandler+0x796>
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	f412 7200 	ands.w	r2, r2, #512	; 0x200
 8003b6e:	f000 80c8 	beq.w	8003d02 <HAL_I2C_EV_IRQHandler+0x926>
    count--;
 8003b72:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003b74:	3a01      	subs	r2, #1
 8003b76:	920b      	str	r2, [sp, #44]	; 0x2c
    if (count == 0U)
 8003b78:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003b7a:	2900      	cmp	r1, #0
 8003b7c:	d1f4      	bne.n	8003b68 <HAL_I2C_EV_IRQHandler+0x78c>
        hi2c->State = HAL_I2C_STATE_READY;
 8003b7e:	2520      	movs	r5, #32
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b80:	6c22      	ldr	r2, [r4, #64]	; 0x40
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b82:	6a66      	ldr	r6, [r4, #36]	; 0x24
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b84:	432a      	orrs	r2, r5
 8003b86:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b88:	685a      	ldr	r2, [r3, #4]
        HAL_I2C_ErrorCallback(hi2c);
 8003b8a:	4620      	mov	r0, r4
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b8c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003b90:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b92:	691b      	ldr	r3, [r3, #16]
 8003b94:	7033      	strb	r3, [r6, #0]
        hi2c->XferCount--;
 8003b96:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 8003b98:	6a62      	ldr	r2, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8003b9a:	3b01      	subs	r3, #1
 8003b9c:	b29b      	uxth	r3, r3
        hi2c->pBuffPtr++;
 8003b9e:	3201      	adds	r2, #1
        hi2c->XferCount--;
 8003ba0:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 8003ba2:	6262      	str	r2, [r4, #36]	; 0x24
        hi2c->State = HAL_I2C_STATE_READY;
 8003ba4:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ba8:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003bac:	f7ff fa3c 	bl	8003028 <HAL_I2C_ErrorCallback>
 8003bb0:	e443      	b.n	800343a <HAL_I2C_EV_IRQHandler+0x5e>
 8003bb2:	bf00      	nop
 8003bb4:	0800317d 	.word	0x0800317d
 8003bb8:	ffff0000 	.word	0xffff0000
 8003bbc:	80008081 	.word	0x80008081
 8003bc0:	00010014 	.word	0x00010014
 8003bc4:	20000000 	.word	0x20000000
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003bc8:	2810      	cmp	r0, #16
 8003bca:	d966      	bls.n	8003c9a <HAL_I2C_EV_IRQHandler+0x8be>
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bcc:	2100      	movs	r1, #0
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003bd4:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bd6:	9107      	str	r1, [sp, #28]
 8003bd8:	695a      	ldr	r2, [r3, #20]
 8003bda:	9207      	str	r2, [sp, #28]
 8003bdc:	699a      	ldr	r2, [r3, #24]
 8003bde:	9207      	str	r2, [sp, #28]
 8003be0:	9a07      	ldr	r2, [sp, #28]
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003be8:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003bea:	685a      	ldr	r2, [r3, #4]
 8003bec:	0516      	lsls	r6, r2, #20
 8003bee:	f57f ae7b 	bpl.w	80038e8 <HAL_I2C_EV_IRQHandler+0x50c>
 8003bf2:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 8003bf6:	d164      	bne.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x8e6>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003bf8:	685a      	ldr	r2, [r3, #4]
 8003bfa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003bfe:	605a      	str	r2, [r3, #4]
 8003c00:	e672      	b.n	80038e8 <HAL_I2C_EV_IRQHandler+0x50c>
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c02:	2100      	movs	r1, #0
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c0a:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c0c:	9106      	str	r1, [sp, #24]
 8003c0e:	695a      	ldr	r2, [r3, #20]
 8003c10:	9206      	str	r2, [sp, #24]
 8003c12:	699a      	ldr	r2, [r3, #24]
 8003c14:	9206      	str	r2, [sp, #24]
 8003c16:	9a06      	ldr	r2, [sp, #24]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c1e:	601a      	str	r2, [r3, #0]
 8003c20:	e662      	b.n	80038e8 <HAL_I2C_EV_IRQHandler+0x50c>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003c22:	2d08      	cmp	r5, #8
 8003c24:	f43f af70 	beq.w	8003b08 <HAL_I2C_EV_IRQHandler+0x72c>
 8003c28:	2d20      	cmp	r5, #32
 8003c2a:	f43f af6d 	beq.w	8003b08 <HAL_I2C_EV_IRQHandler+0x72c>
 8003c2e:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
 8003c32:	f43f af69 	beq.w	8003b08 <HAL_I2C_EV_IRQHandler+0x72c>
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003c36:	2611      	movs	r6, #17
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c38:	2500      	movs	r5, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8003c3a:	2120      	movs	r1, #32
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c3c:	685a      	ldr	r2, [r3, #4]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003c3e:	4620      	mov	r0, r4
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c40:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003c44:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003c46:	6326      	str	r6, [r4, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c48:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003c4c:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003c50:	f7ff f97e 	bl	8002f50 <HAL_I2C_MasterTxCpltCallback>
 8003c54:	f7ff bbf1 	b.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c5c:	601a      	str	r2, [r3, #0]
 8003c5e:	e729      	b.n	8003ab4 <HAL_I2C_EV_IRQHandler+0x6d8>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c66:	601a      	str	r2, [r3, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003c68:	685a      	ldr	r2, [r3, #4]
 8003c6a:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8003c6e:	d036      	beq.n	8003cde <HAL_I2C_EV_IRQHandler+0x902>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c70:	2100      	movs	r1, #0
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c78:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c7a:	9103      	str	r1, [sp, #12]
 8003c7c:	695a      	ldr	r2, [r3, #20]
 8003c7e:	9203      	str	r2, [sp, #12]
 8003c80:	699b      	ldr	r3, [r3, #24]
 8003c82:	9303      	str	r3, [sp, #12]
 8003c84:	9b03      	ldr	r3, [sp, #12]
 8003c86:	e62f      	b.n	80038e8 <HAL_I2C_EV_IRQHandler+0x50c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c88:	2300      	movs	r3, #0
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003c8a:	4620      	mov	r0, r4
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c8c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003c90:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003c92:	f7ff f9c7 	bl	8003024 <HAL_I2C_MemRxCpltCallback>
 8003c96:	f7ff bbd0 	b.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003c9a:	4a2b      	ldr	r2, [pc, #172]	; (8003d48 <HAL_I2C_EV_IRQHandler+0x96c>)
 8003c9c:	40c2      	lsrs	r2, r0
 8003c9e:	43d2      	mvns	r2, r2
 8003ca0:	f012 0201 	ands.w	r2, r2, #1
 8003ca4:	d192      	bne.n	8003bcc <HAL_I2C_EV_IRQHandler+0x7f0>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ca6:	6819      	ldr	r1, [r3, #0]
 8003ca8:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8003cac:	6019      	str	r1, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cae:	9208      	str	r2, [sp, #32]
 8003cb0:	695a      	ldr	r2, [r3, #20]
 8003cb2:	9208      	str	r2, [sp, #32]
 8003cb4:	699a      	ldr	r2, [r3, #24]
 8003cb6:	9208      	str	r2, [sp, #32]
 8003cb8:	9a08      	ldr	r2, [sp, #32]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003cba:	685a      	ldr	r2, [r3, #4]
 8003cbc:	0515      	lsls	r5, r2, #20
 8003cbe:	f57f ae13 	bpl.w	80038e8 <HAL_I2C_EV_IRQHandler+0x50c>
 8003cc2:	3801      	subs	r0, #1
 8003cc4:	281f      	cmp	r0, #31
 8003cc6:	f63f ae0f 	bhi.w	80038e8 <HAL_I2C_EV_IRQHandler+0x50c>
 8003cca:	4a20      	ldr	r2, [pc, #128]	; (8003d4c <HAL_I2C_EV_IRQHandler+0x970>)
 8003ccc:	40c2      	lsrs	r2, r0
 8003cce:	07d0      	lsls	r0, r2, #31
 8003cd0:	f57f ae0a 	bpl.w	80038e8 <HAL_I2C_EV_IRQHandler+0x50c>
 8003cd4:	e790      	b.n	8003bf8 <HAL_I2C_EV_IRQHandler+0x81c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cd6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003cda:	601a      	str	r2, [r3, #0]
 8003cdc:	e6ea      	b.n	8003ab4 <HAL_I2C_EV_IRQHandler+0x6d8>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cde:	9204      	str	r2, [sp, #16]
 8003ce0:	695a      	ldr	r2, [r3, #20]
 8003ce2:	9204      	str	r2, [sp, #16]
 8003ce4:	699a      	ldr	r2, [r3, #24]
 8003ce6:	9204      	str	r2, [sp, #16]
 8003ce8:	9a04      	ldr	r2, [sp, #16]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cf0:	601a      	str	r2, [r3, #0]
 8003cf2:	e5f9      	b.n	80038e8 <HAL_I2C_EV_IRQHandler+0x50c>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003cf4:	2801      	cmp	r0, #1
 8003cf6:	d184      	bne.n	8003c02 <HAL_I2C_EV_IRQHandler+0x826>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cfe:	601a      	str	r2, [r3, #0]
 8003d00:	e6c0      	b.n	8003a84 <HAL_I2C_EV_IRQHandler+0x6a8>
        hi2c->State = HAL_I2C_STATE_READY;
 8003d02:	2020      	movs	r0, #32
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d04:	6819      	ldr	r1, [r3, #0]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d06:	6a65      	ldr	r5, [r4, #36]	; 0x24
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d08:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8003d0c:	6019      	str	r1, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d0e:	6859      	ldr	r1, [r3, #4]
 8003d10:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8003d14:	6059      	str	r1, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d16:	691b      	ldr	r3, [r3, #16]
 8003d18:	702b      	strb	r3, [r5, #0]
        hi2c->XferCount--;
 8003d1a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 8003d1c:	6a61      	ldr	r1, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003d24:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d28:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
        hi2c->pBuffPtr++;
 8003d2c:	3101      	adds	r1, #1
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d2e:	2b40      	cmp	r3, #64	; 0x40
        hi2c->pBuffPtr++;
 8003d30:	6261      	str	r1, [r4, #36]	; 0x24
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d32:	f47f aee1 	bne.w	8003af8 <HAL_I2C_EV_IRQHandler+0x71c>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d36:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003d3a:	4620      	mov	r0, r4
          hi2c->PreviousState = I2C_STATE_NONE;
 8003d3c:	6322      	str	r2, [r4, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003d3e:	f7ff f971 	bl	8003024 <HAL_I2C_MemRxCpltCallback>
 8003d42:	f7ff bb7a 	b.w	800343a <HAL_I2C_EV_IRQHandler+0x5e>
 8003d46:	bf00      	nop
 8003d48:	00010014 	.word	0x00010014
 8003d4c:	80008081 	.word	0x80008081

08003d50 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d50:	2800      	cmp	r0, #0
 8003d52:	f000 81c3 	beq.w	80040dc <HAL_RCC_OscConfig+0x38c>
{
 8003d56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d5a:	6803      	ldr	r3, [r0, #0]
 8003d5c:	4604      	mov	r4, r0
 8003d5e:	07dd      	lsls	r5, r3, #31
{
 8003d60:	b082      	sub	sp, #8
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d62:	d535      	bpl.n	8003dd0 <HAL_RCC_OscConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d64:	49a6      	ldr	r1, [pc, #664]	; (8004000 <HAL_RCC_OscConfig+0x2b0>)
 8003d66:	684a      	ldr	r2, [r1, #4]
 8003d68:	f002 020c 	and.w	r2, r2, #12
 8003d6c:	2a04      	cmp	r2, #4
 8003d6e:	f000 80ef 	beq.w	8003f50 <HAL_RCC_OscConfig+0x200>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003d72:	684a      	ldr	r2, [r1, #4]
 8003d74:	f002 020c 	and.w	r2, r2, #12
 8003d78:	2a08      	cmp	r2, #8
 8003d7a:	f000 80e5 	beq.w	8003f48 <HAL_RCC_OscConfig+0x1f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d7e:	6863      	ldr	r3, [r4, #4]
 8003d80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d84:	d010      	beq.n	8003da8 <HAL_RCC_OscConfig+0x58>
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	f000 810d 	beq.w	8003fa6 <HAL_RCC_OscConfig+0x256>
 8003d8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d90:	f000 818f 	beq.w	80040b2 <HAL_RCC_OscConfig+0x362>
 8003d94:	4b9a      	ldr	r3, [pc, #616]	; (8004000 <HAL_RCC_OscConfig+0x2b0>)
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003d9c:	601a      	str	r2, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003da4:	601a      	str	r2, [r3, #0]
 8003da6:	e004      	b.n	8003db2 <HAL_RCC_OscConfig+0x62>
 8003da8:	4a95      	ldr	r2, [pc, #596]	; (8004000 <HAL_RCC_OscConfig+0x2b0>)
 8003daa:	6813      	ldr	r3, [r2, #0]
 8003dac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003db0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db2:	f7fe fa59 	bl	8002268 <HAL_GetTick>

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003db6:	4e92      	ldr	r6, [pc, #584]	; (8004000 <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 8003db8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dba:	e005      	b.n	8003dc8 <HAL_RCC_OscConfig+0x78>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dbc:	f7fe fa54 	bl	8002268 <HAL_GetTick>
 8003dc0:	1b40      	subs	r0, r0, r5
 8003dc2:	2864      	cmp	r0, #100	; 0x64
 8003dc4:	f200 80eb 	bhi.w	8003f9e <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dc8:	6833      	ldr	r3, [r6, #0]
 8003dca:	039a      	lsls	r2, r3, #14
 8003dcc:	d5f6      	bpl.n	8003dbc <HAL_RCC_OscConfig+0x6c>
 8003dce:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dd0:	079f      	lsls	r7, r3, #30
 8003dd2:	d528      	bpl.n	8003e26 <HAL_RCC_OscConfig+0xd6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003dd4:	4a8a      	ldr	r2, [pc, #552]	; (8004000 <HAL_RCC_OscConfig+0x2b0>)
 8003dd6:	6851      	ldr	r1, [r2, #4]
 8003dd8:	f011 0f0c 	tst.w	r1, #12
 8003ddc:	f000 808e 	beq.w	8003efc <HAL_RCC_OscConfig+0x1ac>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003de0:	6851      	ldr	r1, [r2, #4]
 8003de2:	f001 010c 	and.w	r1, r1, #12
 8003de6:	2908      	cmp	r1, #8
 8003de8:	f000 8084 	beq.w	8003ef4 <HAL_RCC_OscConfig+0x1a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003dec:	6923      	ldr	r3, [r4, #16]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	f000 8125 	beq.w	800403e <HAL_RCC_OscConfig+0x2ee>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003df4:	2201      	movs	r2, #1
 8003df6:	4b83      	ldr	r3, [pc, #524]	; (8004004 <HAL_RCC_OscConfig+0x2b4>)

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003df8:	4e81      	ldr	r6, [pc, #516]	; (8004000 <HAL_RCC_OscConfig+0x2b0>)
        __HAL_RCC_HSI_ENABLE();
 8003dfa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003dfc:	f7fe fa34 	bl	8002268 <HAL_GetTick>
 8003e00:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e02:	e005      	b.n	8003e10 <HAL_RCC_OscConfig+0xc0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e04:	f7fe fa30 	bl	8002268 <HAL_GetTick>
 8003e08:	1b40      	subs	r0, r0, r5
 8003e0a:	2802      	cmp	r0, #2
 8003e0c:	f200 80c7 	bhi.w	8003f9e <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e10:	6833      	ldr	r3, [r6, #0]
 8003e12:	0798      	lsls	r0, r3, #30
 8003e14:	d5f6      	bpl.n	8003e04 <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e16:	6833      	ldr	r3, [r6, #0]
 8003e18:	6962      	ldr	r2, [r4, #20]
 8003e1a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003e1e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003e22:	6033      	str	r3, [r6, #0]
 8003e24:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e26:	071a      	lsls	r2, r3, #28
 8003e28:	d41f      	bmi.n	8003e6a <HAL_RCC_OscConfig+0x11a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e2a:	075d      	lsls	r5, r3, #29
 8003e2c:	d541      	bpl.n	8003eb2 <HAL_RCC_OscConfig+0x162>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e2e:	4b74      	ldr	r3, [pc, #464]	; (8004000 <HAL_RCC_OscConfig+0x2b0>)
 8003e30:	69da      	ldr	r2, [r3, #28]
 8003e32:	00d0      	lsls	r0, r2, #3
 8003e34:	d57d      	bpl.n	8003f32 <HAL_RCC_OscConfig+0x1e2>
    FlagStatus       pwrclkchanged = RESET;
 8003e36:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e38:	4b73      	ldr	r3, [pc, #460]	; (8004008 <HAL_RCC_OscConfig+0x2b8>)
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	05d1      	lsls	r1, r2, #23
 8003e3e:	f140 809d 	bpl.w	8003f7c <HAL_RCC_OscConfig+0x22c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e42:	68e3      	ldr	r3, [r4, #12]
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	f000 810b 	beq.w	8004060 <HAL_RCC_OscConfig+0x310>
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	f000 80c5 	beq.w	8003fda <HAL_RCC_OscConfig+0x28a>
 8003e50:	2b05      	cmp	r3, #5
 8003e52:	4b6b      	ldr	r3, [pc, #428]	; (8004000 <HAL_RCC_OscConfig+0x2b0>)
 8003e54:	6a1a      	ldr	r2, [r3, #32]
 8003e56:	f000 8139 	beq.w	80040cc <HAL_RCC_OscConfig+0x37c>
 8003e5a:	f022 0201 	bic.w	r2, r2, #1
 8003e5e:	621a      	str	r2, [r3, #32]
 8003e60:	6a1a      	ldr	r2, [r3, #32]
 8003e62:	f022 0204 	bic.w	r2, r2, #4
 8003e66:	621a      	str	r2, [r3, #32]
 8003e68:	e0ff      	b.n	800406a <HAL_RCC_OscConfig+0x31a>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e6a:	69a3      	ldr	r3, [r4, #24]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d050      	beq.n	8003f12 <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 8003e70:	2201      	movs	r2, #1
 8003e72:	4b66      	ldr	r3, [pc, #408]	; (800400c <HAL_RCC_OscConfig+0x2bc>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e74:	4e62      	ldr	r6, [pc, #392]	; (8004000 <HAL_RCC_OscConfig+0x2b0>)
      __HAL_RCC_LSI_ENABLE();
 8003e76:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8003e78:	f7fe f9f6 	bl	8002268 <HAL_GetTick>
 8003e7c:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e7e:	e005      	b.n	8003e8c <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e80:	f7fe f9f2 	bl	8002268 <HAL_GetTick>
 8003e84:	1b40      	subs	r0, r0, r5
 8003e86:	2802      	cmp	r0, #2
 8003e88:	f200 8089 	bhi.w	8003f9e <HAL_RCC_OscConfig+0x24e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e8c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8003e8e:	079b      	lsls	r3, r3, #30
 8003e90:	d5f6      	bpl.n	8003e80 <HAL_RCC_OscConfig+0x130>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003e92:	4b5f      	ldr	r3, [pc, #380]	; (8004010 <HAL_RCC_OscConfig+0x2c0>)
 8003e94:	4a5f      	ldr	r2, [pc, #380]	; (8004014 <HAL_RCC_OscConfig+0x2c4>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	fba2 2303 	umull	r2, r3, r2, r3
 8003e9c:	0a5b      	lsrs	r3, r3, #9
 8003e9e:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8003ea0:	bf00      	nop
  }
  while (Delay --);
 8003ea2:	9b01      	ldr	r3, [sp, #4]
 8003ea4:	1e5a      	subs	r2, r3, #1
 8003ea6:	9201      	str	r2, [sp, #4]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d1f9      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x150>
 8003eac:	6823      	ldr	r3, [r4, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003eae:	075d      	lsls	r5, r3, #29
 8003eb0:	d4bd      	bmi.n	8003e2e <HAL_RCC_OscConfig+0xde>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003eb2:	69e0      	ldr	r0, [r4, #28]
 8003eb4:	b1d0      	cbz	r0, 8003eec <HAL_RCC_OscConfig+0x19c>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003eb6:	4d52      	ldr	r5, [pc, #328]	; (8004000 <HAL_RCC_OscConfig+0x2b0>)
 8003eb8:	686a      	ldr	r2, [r5, #4]
 8003eba:	f002 020c 	and.w	r2, r2, #12
 8003ebe:	2a08      	cmp	r2, #8
 8003ec0:	f000 80e6 	beq.w	8004090 <HAL_RCC_OscConfig+0x340>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ec4:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8003ec6:	f04f 0100 	mov.w	r1, #0
 8003eca:	4a53      	ldr	r2, [pc, #332]	; (8004018 <HAL_RCC_OscConfig+0x2c8>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ecc:	f000 8108 	beq.w	80040e0 <HAL_RCC_OscConfig+0x390>
        __HAL_RCC_PLL_DISABLE();
 8003ed0:	6011      	str	r1, [r2, #0]
        tickstart = HAL_GetTick();
 8003ed2:	f7fe f9c9 	bl	8002268 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ed6:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8003ed8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003eda:	e004      	b.n	8003ee6 <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003edc:	f7fe f9c4 	bl	8002268 <HAL_GetTick>
 8003ee0:	1b40      	subs	r0, r0, r5
 8003ee2:	2802      	cmp	r0, #2
 8003ee4:	d85b      	bhi.n	8003f9e <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ee6:	6823      	ldr	r3, [r4, #0]
 8003ee8:	019b      	lsls	r3, r3, #6
 8003eea:	d4f7      	bmi.n	8003edc <HAL_RCC_OscConfig+0x18c>
  return HAL_OK;
 8003eec:	2000      	movs	r0, #0
}
 8003eee:	b002      	add	sp, #8
 8003ef0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003ef4:	6852      	ldr	r2, [r2, #4]
 8003ef6:	03d6      	lsls	r6, r2, #15
 8003ef8:	f53f af78 	bmi.w	8003dec <HAL_RCC_OscConfig+0x9c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003efc:	4a40      	ldr	r2, [pc, #256]	; (8004000 <HAL_RCC_OscConfig+0x2b0>)
 8003efe:	6812      	ldr	r2, [r2, #0]
 8003f00:	0795      	lsls	r5, r2, #30
 8003f02:	d52f      	bpl.n	8003f64 <HAL_RCC_OscConfig+0x214>
 8003f04:	6922      	ldr	r2, [r4, #16]
 8003f06:	2a01      	cmp	r2, #1
 8003f08:	d02c      	beq.n	8003f64 <HAL_RCC_OscConfig+0x214>
        return HAL_ERROR;
 8003f0a:	2001      	movs	r0, #1
}
 8003f0c:	b002      	add	sp, #8
 8003f0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8003f12:	4a3e      	ldr	r2, [pc, #248]	; (800400c <HAL_RCC_OscConfig+0x2bc>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f14:	4e3a      	ldr	r6, [pc, #232]	; (8004000 <HAL_RCC_OscConfig+0x2b0>)
      __HAL_RCC_LSI_DISABLE();
 8003f16:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8003f18:	f7fe f9a6 	bl	8002268 <HAL_GetTick>
 8003f1c:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f1e:	e004      	b.n	8003f2a <HAL_RCC_OscConfig+0x1da>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f20:	f7fe f9a2 	bl	8002268 <HAL_GetTick>
 8003f24:	1b40      	subs	r0, r0, r5
 8003f26:	2802      	cmp	r0, #2
 8003f28:	d839      	bhi.n	8003f9e <HAL_RCC_OscConfig+0x24e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f2a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8003f2c:	079f      	lsls	r7, r3, #30
 8003f2e:	d4f7      	bmi.n	8003f20 <HAL_RCC_OscConfig+0x1d0>
 8003f30:	e7bc      	b.n	8003eac <HAL_RCC_OscConfig+0x15c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f32:	69da      	ldr	r2, [r3, #28]
      pwrclkchanged = SET;
 8003f34:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f36:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003f3a:	61da      	str	r2, [r3, #28]
 8003f3c:	69db      	ldr	r3, [r3, #28]
 8003f3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f42:	9300      	str	r3, [sp, #0]
 8003f44:	9b00      	ldr	r3, [sp, #0]
      pwrclkchanged = SET;
 8003f46:	e777      	b.n	8003e38 <HAL_RCC_OscConfig+0xe8>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003f48:	684a      	ldr	r2, [r1, #4]
 8003f4a:	03d0      	lsls	r0, r2, #15
 8003f4c:	f57f af17 	bpl.w	8003d7e <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f50:	4a2b      	ldr	r2, [pc, #172]	; (8004000 <HAL_RCC_OscConfig+0x2b0>)
 8003f52:	6812      	ldr	r2, [r2, #0]
 8003f54:	0391      	lsls	r1, r2, #14
 8003f56:	f57f af3b 	bpl.w	8003dd0 <HAL_RCC_OscConfig+0x80>
 8003f5a:	6862      	ldr	r2, [r4, #4]
 8003f5c:	2a00      	cmp	r2, #0
 8003f5e:	f47f af37 	bne.w	8003dd0 <HAL_RCC_OscConfig+0x80>
 8003f62:	e7d2      	b.n	8003f0a <HAL_RCC_OscConfig+0x1ba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f64:	4926      	ldr	r1, [pc, #152]	; (8004000 <HAL_RCC_OscConfig+0x2b0>)
 8003f66:	6960      	ldr	r0, [r4, #20]
 8003f68:	680a      	ldr	r2, [r1, #0]
 8003f6a:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8003f6e:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8003f72:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f74:	071a      	lsls	r2, r3, #28
 8003f76:	f57f af58 	bpl.w	8003e2a <HAL_RCC_OscConfig+0xda>
 8003f7a:	e776      	b.n	8003e6a <HAL_RCC_OscConfig+0x11a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f7c:	681a      	ldr	r2, [r3, #0]
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f7e:	461f      	mov	r7, r3
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f80:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f84:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8003f86:	f7fe f96f 	bl	8002268 <HAL_GetTick>
 8003f8a:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	05da      	lsls	r2, r3, #23
 8003f90:	f53f af57 	bmi.w	8003e42 <HAL_RCC_OscConfig+0xf2>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f94:	f7fe f968 	bl	8002268 <HAL_GetTick>
 8003f98:	1b80      	subs	r0, r0, r6
 8003f9a:	2864      	cmp	r0, #100	; 0x64
 8003f9c:	d9f6      	bls.n	8003f8c <HAL_RCC_OscConfig+0x23c>
            return HAL_TIMEOUT;
 8003f9e:	2003      	movs	r0, #3
}
 8003fa0:	b002      	add	sp, #8
 8003fa2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fa6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003faa:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003fae:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fb0:	461e      	mov	r6, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fb2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003fb6:	601a      	str	r2, [r3, #0]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003fbe:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003fc0:	f7fe f952 	bl	8002268 <HAL_GetTick>
 8003fc4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fc6:	e004      	b.n	8003fd2 <HAL_RCC_OscConfig+0x282>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fc8:	f7fe f94e 	bl	8002268 <HAL_GetTick>
 8003fcc:	1b40      	subs	r0, r0, r5
 8003fce:	2864      	cmp	r0, #100	; 0x64
 8003fd0:	d8e5      	bhi.n	8003f9e <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fd2:	6833      	ldr	r3, [r6, #0]
 8003fd4:	039b      	lsls	r3, r3, #14
 8003fd6:	d4f7      	bmi.n	8003fc8 <HAL_RCC_OscConfig+0x278>
 8003fd8:	e6f9      	b.n	8003dce <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fda:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003fde:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003fe2:	6a1a      	ldr	r2, [r3, #32]
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fe4:	461f      	mov	r7, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fe6:	f022 0201 	bic.w	r2, r2, #1
 8003fea:	621a      	str	r2, [r3, #32]
 8003fec:	6a1a      	ldr	r2, [r3, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fee:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ff2:	f022 0204 	bic.w	r2, r2, #4
 8003ff6:	621a      	str	r2, [r3, #32]
      tickstart = HAL_GetTick();
 8003ff8:	f7fe f936 	bl	8002268 <HAL_GetTick>
 8003ffc:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ffe:	e012      	b.n	8004026 <HAL_RCC_OscConfig+0x2d6>
 8004000:	40021000 	.word	0x40021000
 8004004:	42420000 	.word	0x42420000
 8004008:	40007000 	.word	0x40007000
 800400c:	42420480 	.word	0x42420480
 8004010:	20000000 	.word	0x20000000
 8004014:	10624dd3 	.word	0x10624dd3
 8004018:	42420060 	.word	0x42420060
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800401c:	f7fe f924 	bl	8002268 <HAL_GetTick>
 8004020:	1b80      	subs	r0, r0, r6
 8004022:	4540      	cmp	r0, r8
 8004024:	d8bb      	bhi.n	8003f9e <HAL_RCC_OscConfig+0x24e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004026:	6a3b      	ldr	r3, [r7, #32]
 8004028:	0798      	lsls	r0, r3, #30
 800402a:	d4f7      	bmi.n	800401c <HAL_RCC_OscConfig+0x2cc>
    if (pwrclkchanged == SET)
 800402c:	2d00      	cmp	r5, #0
 800402e:	f43f af40 	beq.w	8003eb2 <HAL_RCC_OscConfig+0x162>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004032:	4a44      	ldr	r2, [pc, #272]	; (8004144 <HAL_RCC_OscConfig+0x3f4>)
 8004034:	69d3      	ldr	r3, [r2, #28]
 8004036:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800403a:	61d3      	str	r3, [r2, #28]
 800403c:	e739      	b.n	8003eb2 <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 800403e:	4a42      	ldr	r2, [pc, #264]	; (8004148 <HAL_RCC_OscConfig+0x3f8>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004040:	4e40      	ldr	r6, [pc, #256]	; (8004144 <HAL_RCC_OscConfig+0x3f4>)
        __HAL_RCC_HSI_DISABLE();
 8004042:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004044:	f7fe f910 	bl	8002268 <HAL_GetTick>
 8004048:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800404a:	e004      	b.n	8004056 <HAL_RCC_OscConfig+0x306>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800404c:	f7fe f90c 	bl	8002268 <HAL_GetTick>
 8004050:	1b40      	subs	r0, r0, r5
 8004052:	2802      	cmp	r0, #2
 8004054:	d8a3      	bhi.n	8003f9e <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004056:	6833      	ldr	r3, [r6, #0]
 8004058:	0799      	lsls	r1, r3, #30
 800405a:	d4f7      	bmi.n	800404c <HAL_RCC_OscConfig+0x2fc>
 800405c:	6823      	ldr	r3, [r4, #0]
 800405e:	e6e2      	b.n	8003e26 <HAL_RCC_OscConfig+0xd6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004060:	4a38      	ldr	r2, [pc, #224]	; (8004144 <HAL_RCC_OscConfig+0x3f4>)
 8004062:	6a13      	ldr	r3, [r2, #32]
 8004064:	f043 0301 	orr.w	r3, r3, #1
 8004068:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 800406a:	f7fe f8fd 	bl	8002268 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800406e:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8004072:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004074:	4f33      	ldr	r7, [pc, #204]	; (8004144 <HAL_RCC_OscConfig+0x3f4>)
 8004076:	e004      	b.n	8004082 <HAL_RCC_OscConfig+0x332>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004078:	f7fe f8f6 	bl	8002268 <HAL_GetTick>
 800407c:	1b80      	subs	r0, r0, r6
 800407e:	4540      	cmp	r0, r8
 8004080:	d88d      	bhi.n	8003f9e <HAL_RCC_OscConfig+0x24e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004082:	6a3b      	ldr	r3, [r7, #32]
 8004084:	079b      	lsls	r3, r3, #30
 8004086:	d5f7      	bpl.n	8004078 <HAL_RCC_OscConfig+0x328>
    if (pwrclkchanged == SET)
 8004088:	2d00      	cmp	r5, #0
 800408a:	f43f af12 	beq.w	8003eb2 <HAL_RCC_OscConfig+0x162>
 800408e:	e7d0      	b.n	8004032 <HAL_RCC_OscConfig+0x2e2>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004090:	2801      	cmp	r0, #1
 8004092:	f43f af2c 	beq.w	8003eee <HAL_RCC_OscConfig+0x19e>
        pll_config = RCC->CFGR;
 8004096:	686b      	ldr	r3, [r5, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004098:	6a22      	ldr	r2, [r4, #32]
 800409a:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 800409e:	4291      	cmp	r1, r2
 80040a0:	f47f af33 	bne.w	8003f0a <HAL_RCC_OscConfig+0x1ba>
 80040a4:	6a60      	ldr	r0, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80040a6:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
  return HAL_OK;
 80040aa:	1a18      	subs	r0, r3, r0
 80040ac:	bf18      	it	ne
 80040ae:	2001      	movne	r0, #1
 80040b0:	e71d      	b.n	8003eee <HAL_RCC_OscConfig+0x19e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040b2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80040b6:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80040c0:	601a      	str	r2, [r3, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80040c8:	601a      	str	r2, [r3, #0]
 80040ca:	e672      	b.n	8003db2 <HAL_RCC_OscConfig+0x62>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040cc:	f042 0204 	orr.w	r2, r2, #4
 80040d0:	621a      	str	r2, [r3, #32]
 80040d2:	6a1a      	ldr	r2, [r3, #32]
 80040d4:	f042 0201 	orr.w	r2, r2, #1
 80040d8:	621a      	str	r2, [r3, #32]
 80040da:	e7c6      	b.n	800406a <HAL_RCC_OscConfig+0x31a>
    return HAL_ERROR;
 80040dc:	2001      	movs	r0, #1
}
 80040de:	4770      	bx	lr
        __HAL_RCC_PLL_DISABLE();
 80040e0:	6011      	str	r1, [r2, #0]
        tickstart = HAL_GetTick();
 80040e2:	f7fe f8c1 	bl	8002268 <HAL_GetTick>
 80040e6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040e8:	e005      	b.n	80040f6 <HAL_RCC_OscConfig+0x3a6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040ea:	f7fe f8bd 	bl	8002268 <HAL_GetTick>
 80040ee:	1b80      	subs	r0, r0, r6
 80040f0:	2802      	cmp	r0, #2
 80040f2:	f63f af54 	bhi.w	8003f9e <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040f6:	682b      	ldr	r3, [r5, #0]
 80040f8:	0199      	lsls	r1, r3, #6
 80040fa:	d4f6      	bmi.n	80040ea <HAL_RCC_OscConfig+0x39a>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80040fc:	6a23      	ldr	r3, [r4, #32]
 80040fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004102:	d105      	bne.n	8004110 <HAL_RCC_OscConfig+0x3c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004104:	686a      	ldr	r2, [r5, #4]
 8004106:	68a1      	ldr	r1, [r4, #8]
 8004108:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800410c:	430a      	orrs	r2, r1
 800410e:	606a      	str	r2, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8004110:	2001      	movs	r0, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004112:	4d0c      	ldr	r5, [pc, #48]	; (8004144 <HAL_RCC_OscConfig+0x3f4>)
 8004114:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004116:	686a      	ldr	r2, [r5, #4]
 8004118:	430b      	orrs	r3, r1
 800411a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
        __HAL_RCC_PLL_ENABLE();
 800411e:	490b      	ldr	r1, [pc, #44]	; (800414c <HAL_RCC_OscConfig+0x3fc>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004120:	4313      	orrs	r3, r2
 8004122:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8004124:	6008      	str	r0, [r1, #0]
        tickstart = HAL_GetTick();
 8004126:	f7fe f89f 	bl	8002268 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800412a:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 800412c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800412e:	e005      	b.n	800413c <HAL_RCC_OscConfig+0x3ec>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004130:	f7fe f89a 	bl	8002268 <HAL_GetTick>
 8004134:	1b40      	subs	r0, r0, r5
 8004136:	2802      	cmp	r0, #2
 8004138:	f63f af31 	bhi.w	8003f9e <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800413c:	6823      	ldr	r3, [r4, #0]
 800413e:	019a      	lsls	r2, r3, #6
 8004140:	d5f6      	bpl.n	8004130 <HAL_RCC_OscConfig+0x3e0>
 8004142:	e6d3      	b.n	8003eec <HAL_RCC_OscConfig+0x19c>
 8004144:	40021000 	.word	0x40021000
 8004148:	42420000 	.word	0x42420000
 800414c:	42420060 	.word	0x42420060

08004150 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8004150:	2800      	cmp	r0, #0
 8004152:	f000 80af 	beq.w	80042b4 <HAL_RCC_ClockConfig+0x164>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004156:	4a5d      	ldr	r2, [pc, #372]	; (80042cc <HAL_RCC_ClockConfig+0x17c>)
{
 8004158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800415c:	6813      	ldr	r3, [r2, #0]
 800415e:	4604      	mov	r4, r0
 8004160:	f003 0307 	and.w	r3, r3, #7
 8004164:	428b      	cmp	r3, r1
 8004166:	460d      	mov	r5, r1
{
 8004168:	b086      	sub	sp, #24
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800416a:	d20d      	bcs.n	8004188 <HAL_RCC_ClockConfig+0x38>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800416c:	6813      	ldr	r3, [r2, #0]
 800416e:	f023 0307 	bic.w	r3, r3, #7
 8004172:	430b      	orrs	r3, r1
 8004174:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004176:	6813      	ldr	r3, [r2, #0]
 8004178:	f003 0307 	and.w	r3, r3, #7
 800417c:	428b      	cmp	r3, r1
 800417e:	d003      	beq.n	8004188 <HAL_RCC_ClockConfig+0x38>
    return HAL_ERROR;
 8004180:	2001      	movs	r0, #1
}
 8004182:	b006      	add	sp, #24
 8004184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004188:	6823      	ldr	r3, [r4, #0]
 800418a:	0798      	lsls	r0, r3, #30
 800418c:	d514      	bpl.n	80041b8 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800418e:	0759      	lsls	r1, r3, #29
 8004190:	d504      	bpl.n	800419c <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004192:	494f      	ldr	r1, [pc, #316]	; (80042d0 <HAL_RCC_ClockConfig+0x180>)
 8004194:	684a      	ldr	r2, [r1, #4]
 8004196:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800419a:	604a      	str	r2, [r1, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800419c:	071a      	lsls	r2, r3, #28
 800419e:	d504      	bpl.n	80041aa <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041a0:	494b      	ldr	r1, [pc, #300]	; (80042d0 <HAL_RCC_ClockConfig+0x180>)
 80041a2:	684a      	ldr	r2, [r1, #4]
 80041a4:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 80041a8:	604a      	str	r2, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041aa:	4949      	ldr	r1, [pc, #292]	; (80042d0 <HAL_RCC_ClockConfig+0x180>)
 80041ac:	68a0      	ldr	r0, [r4, #8]
 80041ae:	684a      	ldr	r2, [r1, #4]
 80041b0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80041b4:	4302      	orrs	r2, r0
 80041b6:	604a      	str	r2, [r1, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041b8:	07db      	lsls	r3, r3, #31
 80041ba:	d520      	bpl.n	80041fe <HAL_RCC_ClockConfig+0xae>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041bc:	6862      	ldr	r2, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041be:	4b44      	ldr	r3, [pc, #272]	; (80042d0 <HAL_RCC_ClockConfig+0x180>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041c0:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041c2:	681b      	ldr	r3, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041c4:	d078      	beq.n	80042b8 <HAL_RCC_ClockConfig+0x168>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041c6:	2a02      	cmp	r2, #2
 80041c8:	d071      	beq.n	80042ae <HAL_RCC_ClockConfig+0x15e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041ca:	0798      	lsls	r0, r3, #30
 80041cc:	d5d8      	bpl.n	8004180 <HAL_RCC_ClockConfig+0x30>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041ce:	4e40      	ldr	r6, [pc, #256]	; (80042d0 <HAL_RCC_ClockConfig+0x180>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041d0:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041d4:	6873      	ldr	r3, [r6, #4]
 80041d6:	f023 0303 	bic.w	r3, r3, #3
 80041da:	4313      	orrs	r3, r2
 80041dc:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80041de:	f7fe f843 	bl	8002268 <HAL_GetTick>
 80041e2:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041e4:	e004      	b.n	80041f0 <HAL_RCC_ClockConfig+0xa0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041e6:	f7fe f83f 	bl	8002268 <HAL_GetTick>
 80041ea:	1bc0      	subs	r0, r0, r7
 80041ec:	4540      	cmp	r0, r8
 80041ee:	d866      	bhi.n	80042be <HAL_RCC_ClockConfig+0x16e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041f0:	6873      	ldr	r3, [r6, #4]
 80041f2:	6862      	ldr	r2, [r4, #4]
 80041f4:	f003 030c 	and.w	r3, r3, #12
 80041f8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80041fc:	d1f3      	bne.n	80041e6 <HAL_RCC_ClockConfig+0x96>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041fe:	4a33      	ldr	r2, [pc, #204]	; (80042cc <HAL_RCC_ClockConfig+0x17c>)
 8004200:	6813      	ldr	r3, [r2, #0]
 8004202:	f003 0307 	and.w	r3, r3, #7
 8004206:	42ab      	cmp	r3, r5
 8004208:	d909      	bls.n	800421e <HAL_RCC_ClockConfig+0xce>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800420a:	6813      	ldr	r3, [r2, #0]
 800420c:	f023 0307 	bic.w	r3, r3, #7
 8004210:	432b      	orrs	r3, r5
 8004212:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004214:	6813      	ldr	r3, [r2, #0]
 8004216:	f003 0307 	and.w	r3, r3, #7
 800421a:	42ab      	cmp	r3, r5
 800421c:	d1b0      	bne.n	8004180 <HAL_RCC_ClockConfig+0x30>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800421e:	6823      	ldr	r3, [r4, #0]
 8004220:	0759      	lsls	r1, r3, #29
 8004222:	d506      	bpl.n	8004232 <HAL_RCC_ClockConfig+0xe2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004224:	492a      	ldr	r1, [pc, #168]	; (80042d0 <HAL_RCC_ClockConfig+0x180>)
 8004226:	68e0      	ldr	r0, [r4, #12]
 8004228:	684a      	ldr	r2, [r1, #4]
 800422a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800422e:	4302      	orrs	r2, r0
 8004230:	604a      	str	r2, [r1, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004232:	071a      	lsls	r2, r3, #28
 8004234:	d507      	bpl.n	8004246 <HAL_RCC_ClockConfig+0xf6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004236:	4a26      	ldr	r2, [pc, #152]	; (80042d0 <HAL_RCC_ClockConfig+0x180>)
 8004238:	6921      	ldr	r1, [r4, #16]
 800423a:	6853      	ldr	r3, [r2, #4]
 800423c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8004240:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004244:	6053      	str	r3, [r2, #4]
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004246:	f240 2201 	movw	r2, #513	; 0x201
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800424a:	4b22      	ldr	r3, [pc, #136]	; (80042d4 <HAL_RCC_ClockConfig+0x184>)
 800424c:	ac06      	add	r4, sp, #24
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800424e:	f8ad 2004 	strh.w	r2, [sp, #4]
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004252:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004254:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
  tmpreg = RCC->CFGR;
 8004258:	491d      	ldr	r1, [pc, #116]	; (80042d0 <HAL_RCC_ClockConfig+0x180>)
 800425a:	684a      	ldr	r2, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800425c:	f002 030c 	and.w	r3, r2, #12
 8004260:	2b08      	cmp	r3, #8
 8004262:	d011      	beq.n	8004288 <HAL_RCC_ClockConfig+0x138>
      sysclockfreq = HSE_VALUE;
 8004264:	4b1c      	ldr	r3, [pc, #112]	; (80042d8 <HAL_RCC_ClockConfig+0x188>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004266:	4a1a      	ldr	r2, [pc, #104]	; (80042d0 <HAL_RCC_ClockConfig+0x180>)
 8004268:	481c      	ldr	r0, [pc, #112]	; (80042dc <HAL_RCC_ClockConfig+0x18c>)
 800426a:	6852      	ldr	r2, [r2, #4]
  HAL_InitTick(uwTickPrio);
 800426c:	491c      	ldr	r1, [pc, #112]	; (80042e0 <HAL_RCC_ClockConfig+0x190>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800426e:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8004272:	5c80      	ldrb	r0, [r0, r2]
 8004274:	4a1b      	ldr	r2, [pc, #108]	; (80042e4 <HAL_RCC_ClockConfig+0x194>)
 8004276:	40c3      	lsrs	r3, r0
  HAL_InitTick(uwTickPrio);
 8004278:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800427a:	6013      	str	r3, [r2, #0]
  HAL_InitTick(uwTickPrio);
 800427c:	f7fd ffb2 	bl	80021e4 <HAL_InitTick>
  return HAL_OK;
 8004280:	2000      	movs	r0, #0
}
 8004282:	b006      	add	sp, #24
 8004284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004288:	f3c2 4383 	ubfx	r3, r2, #18, #4
 800428c:	4423      	add	r3, r4
 800428e:	f813 0c10 	ldrb.w	r0, [r3, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004292:	03d3      	lsls	r3, r2, #15
 8004294:	d515      	bpl.n	80042c2 <HAL_RCC_ClockConfig+0x172>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004296:	684a      	ldr	r2, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004298:	4b0f      	ldr	r3, [pc, #60]	; (80042d8 <HAL_RCC_ClockConfig+0x188>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800429a:	f3c2 4240 	ubfx	r2, r2, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800429e:	fb03 f300 	mul.w	r3, r3, r0
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80042a2:	4422      	add	r2, r4
 80042a4:	f812 2c14 	ldrb.w	r2, [r2, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80042a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80042ac:	e7db      	b.n	8004266 <HAL_RCC_ClockConfig+0x116>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042ae:	019e      	lsls	r6, r3, #6
 80042b0:	d48d      	bmi.n	80041ce <HAL_RCC_ClockConfig+0x7e>
 80042b2:	e765      	b.n	8004180 <HAL_RCC_ClockConfig+0x30>
    return HAL_ERROR;
 80042b4:	2001      	movs	r0, #1
}
 80042b6:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042b8:	039f      	lsls	r7, r3, #14
 80042ba:	d488      	bmi.n	80041ce <HAL_RCC_ClockConfig+0x7e>
 80042bc:	e760      	b.n	8004180 <HAL_RCC_ClockConfig+0x30>
        return HAL_TIMEOUT;
 80042be:	2003      	movs	r0, #3
 80042c0:	e75f      	b.n	8004182 <HAL_RCC_ClockConfig+0x32>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80042c2:	4b09      	ldr	r3, [pc, #36]	; (80042e8 <HAL_RCC_ClockConfig+0x198>)
 80042c4:	fb03 f300 	mul.w	r3, r3, r0
 80042c8:	e7cd      	b.n	8004266 <HAL_RCC_ClockConfig+0x116>
 80042ca:	bf00      	nop
 80042cc:	40022000 	.word	0x40022000
 80042d0:	40021000 	.word	0x40021000
 80042d4:	08005634 	.word	0x08005634
 80042d8:	007a1200 	.word	0x007a1200
 80042dc:	08004ec4 	.word	0x08004ec4
 80042e0:	200002b0 	.word	0x200002b0
 80042e4:	20000000 	.word	0x20000000
 80042e8:	003d0900 	.word	0x003d0900

080042ec <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042ec:	4b04      	ldr	r3, [pc, #16]	; (8004300 <HAL_RCC_GetPCLK1Freq+0x14>)
 80042ee:	4905      	ldr	r1, [pc, #20]	; (8004304 <HAL_RCC_GetPCLK1Freq+0x18>)
 80042f0:	685b      	ldr	r3, [r3, #4]
  return SystemCoreClock;
 80042f2:	4a05      	ldr	r2, [pc, #20]	; (8004308 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042f4:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80042f8:	5ccb      	ldrb	r3, [r1, r3]
 80042fa:	6810      	ldr	r0, [r2, #0]
}
 80042fc:	40d8      	lsrs	r0, r3
 80042fe:	4770      	bx	lr
 8004300:	40021000 	.word	0x40021000
 8004304:	08004ed4 	.word	0x08004ed4
 8004308:	20000000 	.word	0x20000000

0800430c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800430c:	4b04      	ldr	r3, [pc, #16]	; (8004320 <HAL_RCC_GetPCLK2Freq+0x14>)
 800430e:	4905      	ldr	r1, [pc, #20]	; (8004324 <HAL_RCC_GetPCLK2Freq+0x18>)
 8004310:	685b      	ldr	r3, [r3, #4]
  return SystemCoreClock;
 8004312:	4a05      	ldr	r2, [pc, #20]	; (8004328 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004314:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8004318:	5ccb      	ldrb	r3, [r1, r3]
 800431a:	6810      	ldr	r0, [r2, #0]
}
 800431c:	40d8      	lsrs	r0, r3
 800431e:	4770      	bx	lr
 8004320:	40021000 	.word	0x40021000
 8004324:	08004ed4 	.word	0x08004ed4
 8004328:	20000000 	.word	0x20000000

0800432c <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800432c:	2800      	cmp	r0, #0
 800432e:	d055      	beq.n	80043dc <HAL_SPI_Init+0xb0>
{
 8004330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004332:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004334:	4604      	mov	r4, r0
 8004336:	2b00      	cmp	r3, #0
 8004338:	d041      	beq.n	80043be <HAL_SPI_Init+0x92>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800433a:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800433c:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004340:	2300      	movs	r3, #0
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004342:	f894 1051 	ldrb.w	r1, [r4, #81]	; 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004346:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004348:	f001 02ff 	and.w	r2, r1, #255	; 0xff
 800434c:	2900      	cmp	r1, #0
 800434e:	d03c      	beq.n	80043ca <HAL_SPI_Init+0x9e>
 8004350:	461a      	mov	r2, r3
  __HAL_SPI_DISABLE(hspi);

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004352:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
  hspi->State = HAL_SPI_STATE_BUSY;
 8004356:	2702      	movs	r7, #2
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;
 8004358:	2601      	movs	r6, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800435a:	2500      	movs	r5, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800435c:	68e1      	ldr	r1, [r4, #12]
 800435e:	f400 4004 	and.w	r0, r0, #33792	; 0x8400
 8004362:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8004366:	4303      	orrs	r3, r0
 8004368:	6920      	ldr	r0, [r4, #16]
 800436a:	f401 6100 	and.w	r1, r1, #2048	; 0x800
 800436e:	4038      	ands	r0, r7
 8004370:	430b      	orrs	r3, r1
 8004372:	6961      	ldr	r1, [r4, #20]
 8004374:	4303      	orrs	r3, r0
 8004376:	69a0      	ldr	r0, [r4, #24]
 8004378:	4031      	ands	r1, r6
 800437a:	430b      	orrs	r3, r1
 800437c:	f400 7100 	and.w	r1, r0, #512	; 0x200
 8004380:	430b      	orrs	r3, r1
 8004382:	69e1      	ldr	r1, [r4, #28]
  hspi->State = HAL_SPI_STATE_BUSY;
 8004384:	f884 7051 	strb.w	r7, [r4, #81]	; 0x51
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004388:	6a27      	ldr	r7, [r4, #32]
 800438a:	f001 0138 	and.w	r1, r1, #56	; 0x38
 800438e:	430b      	orrs	r3, r1
 8004390:	f007 0780 	and.w	r7, r7, #128	; 0x80
  __HAL_SPI_DISABLE(hspi);
 8004394:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004396:	433b      	orrs	r3, r7
 8004398:	4313      	orrs	r3, r2
  __HAL_SPI_DISABLE(hspi);
 800439a:	680a      	ldr	r2, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800439c:	0c00      	lsrs	r0, r0, #16
 800439e:	f000 0004 	and.w	r0, r0, #4
  __HAL_SPI_DISABLE(hspi);
 80043a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043a6:	600a      	str	r2, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80043a8:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80043aa:	6048      	str	r0, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80043ac:	69cb      	ldr	r3, [r1, #28]

  return HAL_OK;
 80043ae:	4628      	mov	r0, r5
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80043b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80043b4:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80043b6:	6565      	str	r5, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80043b8:	f884 6051 	strb.w	r6, [r4, #81]	; 0x51
}
 80043bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80043be:	6842      	ldr	r2, [r0, #4]
 80043c0:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80043c4:	d0bc      	beq.n	8004340 <HAL_SPI_Init+0x14>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80043c6:	61c3      	str	r3, [r0, #28]
 80043c8:	e7ba      	b.n	8004340 <HAL_SPI_Init+0x14>
    hspi->Lock = HAL_UNLOCKED;
 80043ca:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 80043ce:	4620      	mov	r0, r4
 80043d0:	f7fc f9ee 	bl	80007b0 <HAL_SPI_MspInit>
 80043d4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80043d6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80043da:	e7ba      	b.n	8004352 <HAL_SPI_Init+0x26>
    return HAL_ERROR;
 80043dc:	2001      	movs	r0, #1
}
 80043de:	4770      	bx	lr

080043e0 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043e0:	2800      	cmp	r0, #0
 80043e2:	d05d      	beq.n	80044a0 <HAL_TIM_Base_Init+0xc0>
{
 80043e4:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043e6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80043ea:	4604      	mov	r4, r0
 80043ec:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d03c      	beq.n	800446e <HAL_TIM_Base_Init+0x8e>
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043f4:	2302      	movs	r3, #2

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043f6:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043f8:	492a      	ldr	r1, [pc, #168]	; (80044a4 <HAL_TIM_Base_Init+0xc4>)
  htim->State = HAL_TIM_STATE_BUSY;
 80043fa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043fe:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8004400:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004402:	d039      	beq.n	8004478 <HAL_TIM_Base_Init+0x98>
 8004404:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8004408:	d028      	beq.n	800445c <HAL_TIM_Base_Init+0x7c>
 800440a:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800440e:	428a      	cmp	r2, r1
 8004410:	d024      	beq.n	800445c <HAL_TIM_Base_Init+0x7c>
 8004412:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004416:	428a      	cmp	r2, r1
 8004418:	d020      	beq.n	800445c <HAL_TIM_Base_Init+0x7c>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800441a:	69a5      	ldr	r5, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800441c:	68e0      	ldr	r0, [r4, #12]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800441e:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004420:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004424:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8004426:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004428:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800442a:	6291      	str	r1, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800442c:	2301      	movs	r3, #1
 800442e:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004430:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004434:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8004438:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800443c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004440:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004444:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004448:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800444c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004450:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8004454:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8004458:	2000      	movs	r0, #0
}
 800445a:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 800445c:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800445e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004462:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004464:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004466:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800446a:	430b      	orrs	r3, r1
 800446c:	e7d5      	b.n	800441a <HAL_TIM_Base_Init+0x3a>
    htim->Lock = HAL_UNLOCKED;
 800446e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004472:	f7fc f9d1 	bl	8000818 <HAL_TIM_Base_MspInit>
 8004476:	e7bd      	b.n	80043f4 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8004478:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800447a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800447e:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004480:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004482:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004486:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004488:	69a1      	ldr	r1, [r4, #24]
 800448a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800448e:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8004490:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004492:	68e3      	ldr	r3, [r4, #12]
 8004494:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004496:	6863      	ldr	r3, [r4, #4]
 8004498:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800449a:	6963      	ldr	r3, [r4, #20]
 800449c:	6313      	str	r3, [r2, #48]	; 0x30
 800449e:	e7c5      	b.n	800442c <HAL_TIM_Base_Init+0x4c>
    return HAL_ERROR;
 80044a0:	2001      	movs	r0, #1
}
 80044a2:	4770      	bx	lr
 80044a4:	40012c00 	.word	0x40012c00

080044a8 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80044a8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	d11f      	bne.n	80044f0 <HAL_TIM_Base_Start_IT+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 80044b0:	2202      	movs	r2, #2
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044b2:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80044b4:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044b8:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044ba:	490f      	ldr	r1, [pc, #60]	; (80044f8 <HAL_TIM_Base_Start_IT+0x50>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044bc:	f042 0201 	orr.w	r2, r2, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044c0:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044c2:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044c4:	d009      	beq.n	80044da <HAL_TIM_Base_Start_IT+0x32>
 80044c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044ca:	d006      	beq.n	80044da <HAL_TIM_Base_Start_IT+0x32>
 80044cc:	4a0b      	ldr	r2, [pc, #44]	; (80044fc <HAL_TIM_Base_Start_IT+0x54>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d003      	beq.n	80044da <HAL_TIM_Base_Start_IT+0x32>
 80044d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d104      	bne.n	80044e4 <HAL_TIM_Base_Start_IT+0x3c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044da:	689a      	ldr	r2, [r3, #8]
 80044dc:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044e0:	2a06      	cmp	r2, #6
 80044e2:	d007      	beq.n	80044f4 <HAL_TIM_Base_Start_IT+0x4c>
    __HAL_TIM_ENABLE(htim);
 80044e4:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 80044e6:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 80044e8:	f042 0201 	orr.w	r2, r2, #1
 80044ec:	601a      	str	r2, [r3, #0]
 80044ee:	4770      	bx	lr
    return HAL_ERROR;
 80044f0:	2001      	movs	r0, #1
 80044f2:	4770      	bx	lr
  return HAL_OK;
 80044f4:	2000      	movs	r0, #0
}
 80044f6:	4770      	bx	lr
 80044f8:	40012c00 	.word	0x40012c00
 80044fc:	40000400 	.word	0x40000400

08004500 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8004500:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004504:	2b01      	cmp	r3, #1
 8004506:	d074      	beq.n	80045f2 <HAL_TIM_ConfigClockSource+0xf2>
{
 8004508:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 800450a:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 800450c:	2401      	movs	r4, #1
  tmpsmcr = htim->Instance->SMCR;
 800450e:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(htim);
 8004510:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8004514:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8004518:	6894      	ldr	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800451a:	680b      	ldr	r3, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800451c:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 8004520:	f024 0477 	bic.w	r4, r4, #119	; 0x77
  switch (sClockSourceConfig->ClockSource)
 8004524:	2b60      	cmp	r3, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 8004526:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8004528:	d065      	beq.n	80045f6 <HAL_TIM_ConfigClockSource+0xf6>
 800452a:	d831      	bhi.n	8004590 <HAL_TIM_ConfigClockSource+0x90>
 800452c:	2b40      	cmp	r3, #64	; 0x40
 800452e:	d048      	beq.n	80045c2 <HAL_TIM_ConfigClockSource+0xc2>
 8004530:	d921      	bls.n	8004576 <HAL_TIM_ConfigClockSource+0x76>
 8004532:	2b50      	cmp	r3, #80	; 0x50
 8004534:	d116      	bne.n	8004564 <HAL_TIM_ConfigClockSource+0x64>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004536:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004538:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800453a:	684c      	ldr	r4, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800453c:	f026 0601 	bic.w	r6, r6, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004540:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004542:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004544:	6993      	ldr	r3, [r2, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004546:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800454a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800454e:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 8004552:	4321      	orrs	r1, r4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004554:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 8004556:	6211      	str	r1, [r2, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004558:	6893      	ldr	r3, [r2, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800455a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800455e:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004562:	6093      	str	r3, [r2, #8]
  __HAL_UNLOCK(htim);
 8004564:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8004566:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 8004568:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_READY;
 800456c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
}
 8004570:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8004572:	4618      	mov	r0, r3
}
 8004574:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8004576:	2b20      	cmp	r3, #32
 8004578:	d002      	beq.n	8004580 <HAL_TIM_ConfigClockSource+0x80>
 800457a:	d91e      	bls.n	80045ba <HAL_TIM_ConfigClockSource+0xba>
 800457c:	2b30      	cmp	r3, #48	; 0x30
 800457e:	d1f1      	bne.n	8004564 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr = TIMx->SMCR;
 8004580:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004582:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004586:	430b      	orrs	r3, r1
 8004588:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 800458c:	6093      	str	r3, [r2, #8]
}
 800458e:	e7e9      	b.n	8004564 <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 8004590:	2b70      	cmp	r3, #112	; 0x70
 8004592:	d049      	beq.n	8004628 <HAL_TIM_ConfigClockSource+0x128>
 8004594:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004598:	d1e4      	bne.n	8004564 <HAL_TIM_ConfigClockSource+0x64>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800459a:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 800459e:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 80045a0:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80045a2:	432b      	orrs	r3, r5
 80045a4:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045a8:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80045ac:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045ae:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80045b0:	6893      	ldr	r3, [r2, #8]
 80045b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80045b6:	6093      	str	r3, [r2, #8]
      break;
 80045b8:	e7d4      	b.n	8004564 <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 80045ba:	f033 0110 	bics.w	r1, r3, #16
 80045be:	d1d1      	bne.n	8004564 <HAL_TIM_ConfigClockSource+0x64>
 80045c0:	e7de      	b.n	8004580 <HAL_TIM_ConfigClockSource+0x80>
  tmpccer = TIMx->CCER;
 80045c2:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045c4:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045c6:	684c      	ldr	r4, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045c8:	f026 0601 	bic.w	r6, r6, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045cc:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045ce:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045d0:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80045d2:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80045da:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 80045de:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 80045e0:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 80045e2:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 80045e4:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80045e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80045ea:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 80045ee:	6093      	str	r3, [r2, #8]
}
 80045f0:	e7b8      	b.n	8004564 <HAL_TIM_ConfigClockSource+0x64>
  __HAL_LOCK(htim);
 80045f2:	2002      	movs	r0, #2
}
 80045f4:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045f6:	6a14      	ldr	r4, [r2, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80045f8:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045fa:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 80045fe:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004600:	6214      	str	r4, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004602:	6991      	ldr	r1, [r2, #24]
  tmpccer = TIMx->CCER;
 8004604:	6a13      	ldr	r3, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004606:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800460a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800460e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004612:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8004616:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 8004618:	6213      	str	r3, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 800461a:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800461c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004620:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8004624:	6093      	str	r3, [r2, #8]
}
 8004626:	e79d      	b.n	8004564 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004628:	68cc      	ldr	r4, [r1, #12]
 800462a:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800462e:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004630:	432b      	orrs	r3, r5
 8004632:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004636:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800463a:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800463c:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 800463e:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004640:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8004644:	6093      	str	r3, [r2, #8]
      break;
 8004646:	e78d      	b.n	8004564 <HAL_TIM_ConfigClockSource+0x64>

08004648 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004648:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800464c:	2b01      	cmp	r3, #1
 800464e:	d026      	beq.n	800469e <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004650:	2202      	movs	r2, #2

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004652:	6803      	ldr	r3, [r0, #0]
{
 8004654:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8004656:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 800465a:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800465c:	680c      	ldr	r4, [r1, #0]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800465e:	4d11      	ldr	r5, [pc, #68]	; (80046a4 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
  tmpcr2 &= ~TIM_CR2_MMS;
 8004660:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004664:	4322      	orrs	r2, r4
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004666:	42ab      	cmp	r3, r5
  tmpsmcr = htim->Instance->SMCR;
 8004668:	689c      	ldr	r4, [r3, #8]
  htim->Instance->CR2 = tmpcr2;
 800466a:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800466c:	d009      	beq.n	8004682 <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 800466e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004672:	d006      	beq.n	8004682 <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8004674:	4a0c      	ldr	r2, [pc, #48]	; (80046a8 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d003      	beq.n	8004682 <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 800467a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800467e:	4293      	cmp	r3, r2
 8004680:	d104      	bne.n	800468c <HAL_TIMEx_MasterConfigSynchronization+0x44>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004682:	684a      	ldr	r2, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004684:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004688:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800468a:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800468c:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800468e:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 8004690:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_READY;
 8004694:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

  return HAL_OK;
}
 8004698:	bc30      	pop	{r4, r5}
  return HAL_OK;
 800469a:	4618      	mov	r0, r3
}
 800469c:	4770      	bx	lr
  __HAL_LOCK(htim);
 800469e:	2002      	movs	r0, #2
}
 80046a0:	4770      	bx	lr
 80046a2:	bf00      	nop
 80046a4:	40012c00 	.word	0x40012c00
 80046a8:	40000400 	.word	0x40000400

080046ac <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046ac:	2800      	cmp	r0, #0
 80046ae:	d061      	beq.n	8004774 <HAL_UART_Init+0xc8>
{
 80046b0:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80046b2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80046b6:	4604      	mov	r4, r0
 80046b8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d051      	beq.n	8004764 <HAL_UART_Init+0xb8>
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046c0:	2224      	movs	r2, #36	; 0x24

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80046c2:	6823      	ldr	r3, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80046c4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 80046c8:	68da      	ldr	r2, [r3, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046ca:	68e0      	ldr	r0, [r4, #12]
  __HAL_UART_DISABLE(huart);
 80046cc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80046d0:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046d2:	6919      	ldr	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80046d4:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046d6:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 80046da:	4301      	orrs	r1, r0
 80046dc:	6119      	str	r1, [r3, #16]
  MODIFY_REG(huart->Instance->CR1,
 80046de:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80046e0:	e9d4 5004 	ldrd	r5, r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR1,
 80046e4:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80046e8:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 80046ea:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80046ee:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 80046f0:	430a      	orrs	r2, r1
 80046f2:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80046f4:	695a      	ldr	r2, [r3, #20]
 80046f6:	69a0      	ldr	r0, [r4, #24]


  if(huart->Instance == USART1)
 80046f8:	491f      	ldr	r1, [pc, #124]	; (8004778 <HAL_UART_Init+0xcc>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80046fa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80046fe:	4302      	orrs	r2, r0
  if(huart->Instance == USART1)
 8004700:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004702:	615a      	str	r2, [r3, #20]
  if(huart->Instance == USART1)
 8004704:	d033      	beq.n	800476e <HAL_UART_Init+0xc2>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004706:	f7ff fdf1 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800470a:	6863      	ldr	r3, [r4, #4]
 800470c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004710:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	fbb0 f3f3 	udiv	r3, r0, r3
 800471a:	2264      	movs	r2, #100	; 0x64
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800471c:	2600      	movs	r6, #0
  huart->gState = HAL_UART_STATE_READY;
 800471e:	2520      	movs	r5, #32
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004720:	4816      	ldr	r0, [pc, #88]	; (800477c <HAL_UART_Init+0xd0>)
 8004722:	fba0 c103 	umull	ip, r1, r0, r3
 8004726:	0949      	lsrs	r1, r1, #5
 8004728:	fb02 3311 	mls	r3, r2, r1, r3
 800472c:	011b      	lsls	r3, r3, #4
 800472e:	3332      	adds	r3, #50	; 0x32
 8004730:	fba0 2303 	umull	r2, r3, r0, r3
 8004734:	0109      	lsls	r1, r1, #4
 8004736:	6822      	ldr	r2, [r4, #0]
 8004738:	eb01 1353 	add.w	r3, r1, r3, lsr #5
 800473c:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800473e:	6913      	ldr	r3, [r2, #16]
  return HAL_OK;
 8004740:	4630      	mov	r0, r6
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004742:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8004746:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004748:	6953      	ldr	r3, [r2, #20]
 800474a:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800474e:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8004750:	68d3      	ldr	r3, [r2, #12]
 8004752:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004756:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004758:	6426      	str	r6, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800475a:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800475e:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
}
 8004762:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 8004764:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8004768:	f7fc f872 	bl	8000850 <HAL_UART_MspInit>
 800476c:	e7a8      	b.n	80046c0 <HAL_UART_Init+0x14>
    pclk = HAL_RCC_GetPCLK2Freq();
 800476e:	f7ff fdcd 	bl	800430c <HAL_RCC_GetPCLK2Freq>
 8004772:	e7ca      	b.n	800470a <HAL_UART_Init+0x5e>
    return HAL_ERROR;
 8004774:	2001      	movs	r0, #1
}
 8004776:	4770      	bx	lr
 8004778:	40013800 	.word	0x40013800
 800477c:	51eb851f 	.word	0x51eb851f

08004780 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8004780:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8004784:	2b20      	cmp	r3, #32
 8004786:	d123      	bne.n	80047d0 <HAL_UART_Receive_IT+0x50>
    if ((pData == NULL) || (Size == 0U))
 8004788:	b301      	cbz	r1, 80047cc <HAL_UART_Receive_IT+0x4c>
 800478a:	b1fa      	cbz	r2, 80047cc <HAL_UART_Receive_IT+0x4c>
    __HAL_LOCK(huart);
 800478c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004790:	2b01      	cmp	r3, #1
 8004792:	d01d      	beq.n	80047d0 <HAL_UART_Receive_IT+0x50>
{
 8004794:	b430      	push	{r4, r5}
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004796:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004798:	2522      	movs	r5, #34	; 0x22
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800479a:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800479c:	6303      	str	r3, [r0, #48]	; 0x30
  __HAL_UNLOCK(huart);
 800479e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  huart->RxXferCount = Size;
 80047a2:	85c2      	strh	r2, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047a4:	6403      	str	r3, [r0, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80047a6:	f880 503e 	strb.w	r5, [r0, #62]	; 0x3e
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80047aa:	68e5      	ldr	r5, [r4, #12]
  huart->RxXferSize = Size;
 80047ac:	8582      	strh	r2, [r0, #44]	; 0x2c
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80047ae:	f445 7580 	orr.w	r5, r5, #256	; 0x100
  huart->pRxBuffPtr = pData;
 80047b2:	6281      	str	r1, [r0, #40]	; 0x28
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80047b4:	60e5      	str	r5, [r4, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80047b6:	6962      	ldr	r2, [r4, #20]
    return(UART_Start_Receive_IT(huart, pData, Size));
 80047b8:	4618      	mov	r0, r3
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80047ba:	f042 0201 	orr.w	r2, r2, #1
 80047be:	6162      	str	r2, [r4, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80047c0:	68e3      	ldr	r3, [r4, #12]
 80047c2:	f043 0320 	orr.w	r3, r3, #32
 80047c6:	60e3      	str	r3, [r4, #12]
}
 80047c8:	bc30      	pop	{r4, r5}
 80047ca:	4770      	bx	lr
      return HAL_ERROR;
 80047cc:	2001      	movs	r0, #1
 80047ce:	4770      	bx	lr
    return HAL_BUSY;
 80047d0:	2002      	movs	r0, #2
}
 80047d2:	4770      	bx	lr

080047d4 <HAL_UART_TxCpltCallback>:
 80047d4:	4770      	bx	lr
 80047d6:	bf00      	nop

080047d8 <HAL_UART_ErrorCallback>:
 80047d8:	4770      	bx	lr
 80047da:	bf00      	nop

080047dc <UART_DMAAbortOnError>:
{
 80047dc:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 80047de:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047e0:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 80047e2:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80047e4:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80047e6:	f7ff fff7 	bl	80047d8 <HAL_UART_ErrorCallback>
}
 80047ea:	bd08      	pop	{r3, pc}

080047ec <HAL_UARTEx_RxEventCallback>:
}
 80047ec:	4770      	bx	lr
 80047ee:	bf00      	nop

080047f0 <UART_Receive_IT.part.0>:
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047f0:	6883      	ldr	r3, [r0, #8]
 80047f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047f6:	d03b      	beq.n	8004870 <UART_Receive_IT.part.0+0x80>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80047f8:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d02f      	beq.n	800485e <UART_Receive_IT.part.0+0x6e>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80047fe:	6803      	ldr	r3, [r0, #0]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004806:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 8004808:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800480a:	3301      	adds	r3, #1
 800480c:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 800480e:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8004810:	3b01      	subs	r3, #1
 8004812:	b29b      	uxth	r3, r3
 8004814:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8004816:	bb4b      	cbnz	r3, 800486c <UART_Receive_IT.part.0+0x7c>
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8004818:	b510      	push	{r4, lr}
      huart->RxState = HAL_UART_STATE_READY;
 800481a:	2420      	movs	r4, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800481c:	6802      	ldr	r2, [r0, #0]
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 800481e:	b082      	sub	sp, #8
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004820:	68d1      	ldr	r1, [r2, #12]
 8004822:	f021 0120 	bic.w	r1, r1, #32
 8004826:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004828:	68d1      	ldr	r1, [r2, #12]
 800482a:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800482e:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004830:	6951      	ldr	r1, [r2, #20]
 8004832:	f021 0101 	bic.w	r1, r1, #1
 8004836:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8004838:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800483c:	6b01      	ldr	r1, [r0, #48]	; 0x30
 800483e:	2901      	cmp	r1, #1
 8004840:	d121      	bne.n	8004886 <UART_Receive_IT.part.0+0x96>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004842:	6303      	str	r3, [r0, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004844:	68d1      	ldr	r1, [r2, #12]
 8004846:	f021 0110 	bic.w	r1, r1, #16
 800484a:	60d1      	str	r1, [r2, #12]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800484c:	6811      	ldr	r1, [r2, #0]
 800484e:	06c9      	lsls	r1, r1, #27
 8004850:	d423      	bmi.n	800489a <UART_Receive_IT.part.0+0xaa>
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004852:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8004854:	f7ff ffca 	bl	80047ec <HAL_UARTEx_RxEventCallback>
}
 8004858:	2000      	movs	r0, #0
 800485a:	b002      	add	sp, #8
 800485c:	bd10      	pop	{r4, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800485e:	6903      	ldr	r3, [r0, #16]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d1cc      	bne.n	80047fe <UART_Receive_IT.part.0+0xe>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004864:	6803      	ldr	r3, [r0, #0]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	7013      	strb	r3, [r2, #0]
 800486a:	e7cd      	b.n	8004808 <UART_Receive_IT.part.0+0x18>
}
 800486c:	2000      	movs	r0, #0
 800486e:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004870:	6903      	ldr	r3, [r0, #16]
 8004872:	b96b      	cbnz	r3, 8004890 <UART_Receive_IT.part.0+0xa0>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004874:	6802      	ldr	r2, [r0, #0]
 8004876:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004878:	6852      	ldr	r2, [r2, #4]
 800487a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800487e:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr += 2U;
 8004882:	6283      	str	r3, [r0, #40]	; 0x28
 8004884:	e7c3      	b.n	800480e <UART_Receive_IT.part.0+0x1e>
       HAL_UART_RxCpltCallback(huart);
 8004886:	f7fb fe4b 	bl	8000520 <HAL_UART_RxCpltCallback>
}
 800488a:	2000      	movs	r0, #0
 800488c:	b002      	add	sp, #8
 800488e:	bd10      	pop	{r4, pc}
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004890:	6803      	ldr	r3, [r0, #0]
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004892:	6a82      	ldr	r2, [r0, #40]	; 0x28
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	7013      	strb	r3, [r2, #0]
 8004898:	e7b6      	b.n	8004808 <UART_Receive_IT.part.0+0x18>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800489a:	9301      	str	r3, [sp, #4]
 800489c:	6813      	ldr	r3, [r2, #0]
 800489e:	9301      	str	r3, [sp, #4]
 80048a0:	6853      	ldr	r3, [r2, #4]
 80048a2:	9301      	str	r3, [sp, #4]
 80048a4:	9b01      	ldr	r3, [sp, #4]
 80048a6:	e7d4      	b.n	8004852 <UART_Receive_IT.part.0+0x62>

080048a8 <HAL_UART_IRQHandler>:
{
 80048a8:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80048aa:	6803      	ldr	r3, [r0, #0]
{
 80048ac:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80048ae:	681a      	ldr	r2, [r3, #0]
{
 80048b0:	b082      	sub	sp, #8
  if (errorflags == RESET)
 80048b2:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80048b4:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80048b6:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 80048b8:	d14e      	bne.n	8004958 <HAL_UART_IRQHandler+0xb0>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80048ba:	0696      	lsls	r6, r2, #26
 80048bc:	d502      	bpl.n	80048c4 <HAL_UART_IRQHandler+0x1c>
 80048be:	068d      	lsls	r5, r1, #26
 80048c0:	f100 8090 	bmi.w	80049e4 <HAL_UART_IRQHandler+0x13c>
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048c4:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80048c6:	2801      	cmp	r0, #1
 80048c8:	d00b      	beq.n	80048e2 <HAL_UART_IRQHandler+0x3a>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80048ca:	0616      	lsls	r6, r2, #24
 80048cc:	d502      	bpl.n	80048d4 <HAL_UART_IRQHandler+0x2c>
 80048ce:	060d      	lsls	r5, r1, #24
 80048d0:	f100 8092 	bmi.w	80049f8 <HAL_UART_IRQHandler+0x150>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80048d4:	0650      	lsls	r0, r2, #25
 80048d6:	d502      	bpl.n	80048de <HAL_UART_IRQHandler+0x36>
 80048d8:	064a      	lsls	r2, r1, #25
 80048da:	f100 80ab 	bmi.w	8004a34 <HAL_UART_IRQHandler+0x18c>
}
 80048de:	b002      	add	sp, #8
 80048e0:	bd70      	pop	{r4, r5, r6, pc}
      &&((isrflags & USART_SR_IDLE) != 0U)
 80048e2:	06d5      	lsls	r5, r2, #27
 80048e4:	d5f1      	bpl.n	80048ca <HAL_UART_IRQHandler+0x22>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80048e6:	06c8      	lsls	r0, r1, #27
 80048e8:	d5ef      	bpl.n	80048ca <HAL_UART_IRQHandler+0x22>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80048ea:	2100      	movs	r1, #0
 80048ec:	9101      	str	r1, [sp, #4]
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	9201      	str	r2, [sp, #4]
 80048f2:	685a      	ldr	r2, [r3, #4]
 80048f4:	9201      	str	r2, [sp, #4]
 80048f6:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048f8:	695a      	ldr	r2, [r3, #20]
 80048fa:	f012 0240 	ands.w	r2, r2, #64	; 0x40
 80048fe:	f000 80d2 	beq.w	8004aa6 <HAL_UART_IRQHandler+0x1fe>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004902:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004904:	6802      	ldr	r2, [r0, #0]
 8004906:	6852      	ldr	r2, [r2, #4]
 8004908:	b292      	uxth	r2, r2
      if (  (nb_remaining_rx_data > 0U)
 800490a:	2a00      	cmp	r2, #0
 800490c:	d0e7      	beq.n	80048de <HAL_UART_IRQHandler+0x36>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800490e:	8da5      	ldrh	r5, [r4, #44]	; 0x2c
 8004910:	4295      	cmp	r5, r2
 8004912:	d9e4      	bls.n	80048de <HAL_UART_IRQHandler+0x36>
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004914:	6986      	ldr	r6, [r0, #24]
        huart->RxXferCount = nb_remaining_rx_data;
 8004916:	85e2      	strh	r2, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004918:	2e20      	cmp	r6, #32
 800491a:	d016      	beq.n	800494a <HAL_UART_IRQHandler+0xa2>
          huart->RxState = HAL_UART_STATE_READY;
 800491c:	2520      	movs	r5, #32
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800491e:	68da      	ldr	r2, [r3, #12]
 8004920:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004924:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004926:	695a      	ldr	r2, [r3, #20]
 8004928:	f022 0201 	bic.w	r2, r2, #1
 800492c:	615a      	str	r2, [r3, #20]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800492e:	695a      	ldr	r2, [r3, #20]
 8004930:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004934:	615a      	str	r2, [r3, #20]
          huart->RxState = HAL_UART_STATE_READY;
 8004936:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800493a:	6321      	str	r1, [r4, #48]	; 0x30
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800493c:	68da      	ldr	r2, [r3, #12]
 800493e:	f022 0210 	bic.w	r2, r2, #16
 8004942:	60da      	str	r2, [r3, #12]
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004944:	f7fd fd8c 	bl	8002460 <HAL_DMA_Abort>
 8004948:	8da5      	ldrh	r5, [r4, #44]	; 0x2c
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800494a:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
 800494c:	4620      	mov	r0, r4
 800494e:	1a69      	subs	r1, r5, r1
 8004950:	b289      	uxth	r1, r1
 8004952:	f7ff ff4b 	bl	80047ec <HAL_UARTEx_RxEventCallback>
 8004956:	e7c2      	b.n	80048de <HAL_UART_IRQHandler+0x36>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004958:	f005 0501 	and.w	r5, r5, #1
 800495c:	f401 7090 	and.w	r0, r1, #288	; 0x120
 8004960:	4328      	orrs	r0, r5
 8004962:	d0af      	beq.n	80048c4 <HAL_UART_IRQHandler+0x1c>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004964:	07d0      	lsls	r0, r2, #31
 8004966:	d505      	bpl.n	8004974 <HAL_UART_IRQHandler+0xcc>
 8004968:	05ce      	lsls	r6, r1, #23
 800496a:	d503      	bpl.n	8004974 <HAL_UART_IRQHandler+0xcc>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800496c:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800496e:	f040 0001 	orr.w	r0, r0, #1
 8004972:	6420      	str	r0, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004974:	0750      	lsls	r0, r2, #29
 8004976:	d52c      	bpl.n	80049d2 <HAL_UART_IRQHandler+0x12a>
 8004978:	b12d      	cbz	r5, 8004986 <HAL_UART_IRQHandler+0xde>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800497a:	6c20      	ldr	r0, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800497c:	0796      	lsls	r6, r2, #30
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800497e:	f040 0002 	orr.w	r0, r0, #2
 8004982:	6420      	str	r0, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004984:	d429      	bmi.n	80049da <HAL_UART_IRQHandler+0x132>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004986:	0716      	lsls	r6, r2, #28
 8004988:	d507      	bpl.n	800499a <HAL_UART_IRQHandler+0xf2>
 800498a:	f001 0020 	and.w	r0, r1, #32
 800498e:	4328      	orrs	r0, r5
 8004990:	d003      	beq.n	800499a <HAL_UART_IRQHandler+0xf2>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004992:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8004994:	f040 0008 	orr.w	r0, r0, #8
 8004998:	6420      	str	r0, [r4, #64]	; 0x40
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800499a:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800499c:	2800      	cmp	r0, #0
 800499e:	d09e      	beq.n	80048de <HAL_UART_IRQHandler+0x36>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80049a0:	0690      	lsls	r0, r2, #26
 80049a2:	d509      	bpl.n	80049b8 <HAL_UART_IRQHandler+0x110>
 80049a4:	068a      	lsls	r2, r1, #26
 80049a6:	d507      	bpl.n	80049b8 <HAL_UART_IRQHandler+0x110>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80049a8:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 80049ac:	2a22      	cmp	r2, #34	; 0x22
 80049ae:	d103      	bne.n	80049b8 <HAL_UART_IRQHandler+0x110>
 80049b0:	4620      	mov	r0, r4
 80049b2:	f7ff ff1d 	bl	80047f0 <UART_Receive_IT.part.0>
 80049b6:	6823      	ldr	r3, [r4, #0]
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80049b8:	695a      	ldr	r2, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80049ba:	6c25      	ldr	r5, [r4, #64]	; 0x40
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80049bc:	f002 0240 	and.w	r2, r2, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80049c0:	f005 0508 	and.w	r5, r5, #8
 80049c4:	4315      	orrs	r5, r2
 80049c6:	d140      	bne.n	8004a4a <HAL_UART_IRQHandler+0x1a2>
        HAL_UART_ErrorCallback(huart);
 80049c8:	4620      	mov	r0, r4
 80049ca:	f7ff ff05 	bl	80047d8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049ce:	6425      	str	r5, [r4, #64]	; 0x40
 80049d0:	e785      	b.n	80048de <HAL_UART_IRQHandler+0x36>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80049d2:	0790      	lsls	r0, r2, #30
 80049d4:	d5d7      	bpl.n	8004986 <HAL_UART_IRQHandler+0xde>
 80049d6:	2d00      	cmp	r5, #0
 80049d8:	d0d5      	beq.n	8004986 <HAL_UART_IRQHandler+0xde>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80049da:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80049dc:	f040 0004 	orr.w	r0, r0, #4
 80049e0:	6420      	str	r0, [r4, #64]	; 0x40
 80049e2:	e7d0      	b.n	8004986 <HAL_UART_IRQHandler+0xde>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80049e4:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80049e8:	2b22      	cmp	r3, #34	; 0x22
 80049ea:	f47f af78 	bne.w	80048de <HAL_UART_IRQHandler+0x36>
}
 80049ee:	b002      	add	sp, #8
 80049f0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80049f4:	f7ff befc 	b.w	80047f0 <UART_Receive_IT.part.0>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80049f8:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80049fc:	2a21      	cmp	r2, #33	; 0x21
 80049fe:	f47f af6e 	bne.w	80048de <HAL_UART_IRQHandler+0x36>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a02:	68a2      	ldr	r2, [r4, #8]
 8004a04:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8004a08:	d06e      	beq.n	8004ae8 <HAL_UART_IRQHandler+0x240>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004a0a:	6a22      	ldr	r2, [r4, #32]
 8004a0c:	1c51      	adds	r1, r2, #1
 8004a0e:	6221      	str	r1, [r4, #32]
 8004a10:	7812      	ldrb	r2, [r2, #0]
 8004a12:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 8004a14:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8004a16:	3a01      	subs	r2, #1
 8004a18:	b292      	uxth	r2, r2
 8004a1a:	84e2      	strh	r2, [r4, #38]	; 0x26
 8004a1c:	2a00      	cmp	r2, #0
 8004a1e:	f47f af5e 	bne.w	80048de <HAL_UART_IRQHandler+0x36>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004a22:	68da      	ldr	r2, [r3, #12]
 8004a24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a28:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004a2a:	68da      	ldr	r2, [r3, #12]
 8004a2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a30:	60da      	str	r2, [r3, #12]
 8004a32:	e754      	b.n	80048de <HAL_UART_IRQHandler+0x36>
  huart->gState = HAL_UART_STATE_READY;
 8004a34:	2120      	movs	r1, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004a36:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8004a38:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004a3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a3e:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8004a40:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  HAL_UART_TxCpltCallback(huart);
 8004a44:	f7ff fec6 	bl	80047d4 <HAL_UART_TxCpltCallback>
    return;
 8004a48:	e749      	b.n	80048de <HAL_UART_IRQHandler+0x36>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a4a:	68da      	ldr	r2, [r3, #12]
 8004a4c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004a50:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a52:	695a      	ldr	r2, [r3, #20]
 8004a54:	f022 0201 	bic.w	r2, r2, #1
 8004a58:	615a      	str	r2, [r3, #20]
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a5a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004a5c:	2a01      	cmp	r2, #1
 8004a5e:	d103      	bne.n	8004a68 <HAL_UART_IRQHandler+0x1c0>
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a60:	68da      	ldr	r2, [r3, #12]
 8004a62:	f022 0210 	bic.w	r2, r2, #16
 8004a66:	60da      	str	r2, [r3, #12]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a68:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8004a6a:	2120      	movs	r1, #32
 8004a6c:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a70:	6322      	str	r2, [r4, #48]	; 0x30
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a72:	695a      	ldr	r2, [r3, #20]
 8004a74:	0656      	lsls	r6, r2, #25
 8004a76:	d512      	bpl.n	8004a9e <HAL_UART_IRQHandler+0x1f6>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a78:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8004a7a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a80:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8004a82:	b160      	cbz	r0, 8004a9e <HAL_UART_IRQHandler+0x1f6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a84:	4b1e      	ldr	r3, [pc, #120]	; (8004b00 <HAL_UART_IRQHandler+0x258>)
 8004a86:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a88:	f7fd fd0c 	bl	80024a4 <HAL_DMA_Abort_IT>
 8004a8c:	2800      	cmp	r0, #0
 8004a8e:	f43f af26 	beq.w	80048de <HAL_UART_IRQHandler+0x36>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a92:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004a94:	6b43      	ldr	r3, [r0, #52]	; 0x34
}
 8004a96:	b002      	add	sp, #8
 8004a98:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a9c:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8004a9e:	4620      	mov	r0, r4
 8004aa0:	f7ff fe9a 	bl	80047d8 <HAL_UART_ErrorCallback>
 8004aa4:	e71b      	b.n	80048de <HAL_UART_IRQHandler+0x36>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004aa6:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
      if (  (huart->RxXferCount > 0U)
 8004aa8:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004aaa:	b280      	uxth	r0, r0
      if (  (huart->RxXferCount > 0U)
 8004aac:	b289      	uxth	r1, r1
 8004aae:	2900      	cmp	r1, #0
 8004ab0:	f43f af15 	beq.w	80048de <HAL_UART_IRQHandler+0x36>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004ab4:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8004ab6:	1a08      	subs	r0, r1, r0
 8004ab8:	b281      	uxth	r1, r0
          &&(nb_rx_data > 0U) )
 8004aba:	2900      	cmp	r1, #0
 8004abc:	f43f af0f 	beq.w	80048de <HAL_UART_IRQHandler+0x36>
        huart->RxState = HAL_UART_STATE_READY;
 8004ac0:	2520      	movs	r5, #32
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ac2:	68d8      	ldr	r0, [r3, #12]
 8004ac4:	f420 7090 	bic.w	r0, r0, #288	; 0x120
 8004ac8:	60d8      	str	r0, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aca:	6958      	ldr	r0, [r3, #20]
 8004acc:	f020 0001 	bic.w	r0, r0, #1
 8004ad0:	6158      	str	r0, [r3, #20]
        huart->RxState = HAL_UART_STATE_READY;
 8004ad2:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ad6:	6322      	str	r2, [r4, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ad8:	68da      	ldr	r2, [r3, #12]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004ada:	4620      	mov	r0, r4
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004adc:	f022 0210 	bic.w	r2, r2, #16
 8004ae0:	60da      	str	r2, [r3, #12]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004ae2:	f7ff fe83 	bl	80047ec <HAL_UARTEx_RxEventCallback>
 8004ae6:	e6fa      	b.n	80048de <HAL_UART_IRQHandler+0x36>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ae8:	6922      	ldr	r2, [r4, #16]
 8004aea:	2a00      	cmp	r2, #0
 8004aec:	d18d      	bne.n	8004a0a <HAL_UART_IRQHandler+0x162>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004aee:	6a22      	ldr	r2, [r4, #32]
 8004af0:	f832 1b02 	ldrh.w	r1, [r2], #2
 8004af4:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8004af8:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004afa:	6222      	str	r2, [r4, #32]
 8004afc:	e78a      	b.n	8004a14 <HAL_UART_IRQHandler+0x16c>
 8004afe:	bf00      	nop
 8004b00:	080047dd 	.word	0x080047dd

08004b04 <__libc_init_array>:
 8004b04:	b570      	push	{r4, r5, r6, lr}
 8004b06:	2600      	movs	r6, #0
 8004b08:	4d0c      	ldr	r5, [pc, #48]	; (8004b3c <__libc_init_array+0x38>)
 8004b0a:	4c0d      	ldr	r4, [pc, #52]	; (8004b40 <__libc_init_array+0x3c>)
 8004b0c:	1b64      	subs	r4, r4, r5
 8004b0e:	10a4      	asrs	r4, r4, #2
 8004b10:	42a6      	cmp	r6, r4
 8004b12:	d109      	bne.n	8004b28 <__libc_init_array+0x24>
 8004b14:	f000 f842 	bl	8004b9c <_init>
 8004b18:	2600      	movs	r6, #0
 8004b1a:	4d0a      	ldr	r5, [pc, #40]	; (8004b44 <__libc_init_array+0x40>)
 8004b1c:	4c0a      	ldr	r4, [pc, #40]	; (8004b48 <__libc_init_array+0x44>)
 8004b1e:	1b64      	subs	r4, r4, r5
 8004b20:	10a4      	asrs	r4, r4, #2
 8004b22:	42a6      	cmp	r6, r4
 8004b24:	d105      	bne.n	8004b32 <__libc_init_array+0x2e>
 8004b26:	bd70      	pop	{r4, r5, r6, pc}
 8004b28:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b2c:	4798      	blx	r3
 8004b2e:	3601      	adds	r6, #1
 8004b30:	e7ee      	b.n	8004b10 <__libc_init_array+0xc>
 8004b32:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b36:	4798      	blx	r3
 8004b38:	3601      	adds	r6, #1
 8004b3a:	e7f2      	b.n	8004b22 <__libc_init_array+0x1e>
 8004b3c:	08005648 	.word	0x08005648
 8004b40:	08005648 	.word	0x08005648
 8004b44:	08005648 	.word	0x08005648
 8004b48:	0800564c 	.word	0x0800564c

08004b4c <memset>:
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	4402      	add	r2, r0
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d100      	bne.n	8004b56 <memset+0xa>
 8004b54:	4770      	bx	lr
 8004b56:	f803 1b01 	strb.w	r1, [r3], #1
 8004b5a:	e7f9      	b.n	8004b50 <memset+0x4>

08004b5c <stpcpy>:
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004b62:	4618      	mov	r0, r3
 8004b64:	f803 2b01 	strb.w	r2, [r3], #1
 8004b68:	2a00      	cmp	r2, #0
 8004b6a:	d1f8      	bne.n	8004b5e <stpcpy+0x2>
 8004b6c:	4770      	bx	lr

08004b6e <strcat>:
 8004b6e:	4602      	mov	r2, r0
 8004b70:	b510      	push	{r4, lr}
 8004b72:	7814      	ldrb	r4, [r2, #0]
 8004b74:	4613      	mov	r3, r2
 8004b76:	3201      	adds	r2, #1
 8004b78:	2c00      	cmp	r4, #0
 8004b7a:	d1fa      	bne.n	8004b72 <strcat+0x4>
 8004b7c:	3b01      	subs	r3, #1
 8004b7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004b82:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004b86:	2a00      	cmp	r2, #0
 8004b88:	d1f9      	bne.n	8004b7e <strcat+0x10>
 8004b8a:	bd10      	pop	{r4, pc}

08004b8c <strcpy>:
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004b92:	f803 2b01 	strb.w	r2, [r3], #1
 8004b96:	2a00      	cmp	r2, #0
 8004b98:	d1f9      	bne.n	8004b8e <strcpy+0x2>
 8004b9a:	4770      	bx	lr

08004b9c <_init>:
 8004b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b9e:	bf00      	nop
 8004ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ba2:	bc08      	pop	{r3}
 8004ba4:	469e      	mov	lr, r3
 8004ba6:	4770      	bx	lr

08004ba8 <_fini>:
 8004ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004baa:	bf00      	nop
 8004bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bae:	bc08      	pop	{r3}
 8004bb0:	469e      	mov	lr, r3
 8004bb2:	4770      	bx	lr
