<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='No_svn_archive_link_available.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: 2-way_superscalar_processor
    <br/>
    Created: Nov 28, 2014
    <br/>
    Updated: Dec 11, 2014
    <br/>
    SVN:
    <b>
     No files checked in
    </b>
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Arithmetic core
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Alpha
    
    <br/>
    Additional info:
    
     Design done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     A simple 2 way 32-bit data handling in-order superscalar microprocessor with limited op-code and memory designed using VHDL. Its main feature is that it uses one clock and does not use any system bus to read and write data to the memory which increases the performance by decreasing the overall latency of the microprocessor.
     <br/>
     Currently the project files is on GitHub at
     
      https://github.com/vishpbharadwaj/2Wss
     
    </p>
   </div>
   <div id="d_License">
    <h2>
     
     
     License
    </h2>
    <p id="p_License">
     This project is licensed under LGPL license, version 3.0(LGPL-3.0)
     <br/>
     
      http://opensource.org/licenses/LGPL-3.0
     
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 05 June 2015 by freerangefactory.org</p>
