<def f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='794' ll='796' type='bool llvm::MachineInstr::isBarrier(llvm::MachineInstr::QueryType Type = AnyInBundle) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='826' u='c' c='_ZNK4llvm12MachineInstr19isConditionalBranchENS0_9QueryTypeE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='834' u='c' c='_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='791'>/// Returns true if the specified instruction stops control flow
  /// from executing the instruction immediately following it.  Examples include
  /// unconditional branches and return instructions.</doc>
<use f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='632' u='c' c='_ZL17ProfitableToMergePN4llvm17MachineBasicBlockES1_jRjRNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES6_S1_S1_RNS_8DenseMapIPKS0_iNS_12Dens1164237'/>
<use f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='633' u='c' c='_ZL17ProfitableToMergePN4llvm17MachineBasicBlockES1_jRjRNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES6_S1_S1_RNS_8DenseMapIPKS0_iNS_12Dens1164237'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='593' u='c' c='_ZN4llvm15guessSuccessorsERKNS_17MachineBasicBlockERNS_15SmallVectorImplIPS0_EERb'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='920' u='c' c='_ZN4llvm17MachineBasicBlock14getFallThroughEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='652' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier28visitMachineBasicBlockBeforeEPKN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='666' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier28visitMachineBasicBlockBeforeEPKN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='678' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier28visitMachineBasicBlockBeforeEPKN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='691' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier28visitMachineBasicBlockBeforeEPKN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/ReachingDefAnalysis.cpp' l='543' u='c' c='_ZL18mayHaveSideEffectsRN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='219' u='c' c='_ZN4llvm17ScheduleDAGInstrs19addSchedBarrierDepsEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='324' u='c' c='_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='372' u='c' c='_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMHazardRecognizer.cpp' l='59' u='c' c='_ZN4llvm24ARMHazardRecognizerFPMLx13getHazardTypeEPNS_5SUnitEi'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='340' u='c' c='_ZN12_GLOBAL__N_112MLxExpansion23ExpandFPMLxInstructionsERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp' l='354' u='c' c='_ZNK12_GLOBAL__N_124HexagonEarlyIfConversion15hasUncondBranchEPKN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp' l='688' u='c' c='_ZNK12_GLOBAL__N_124HexagonEarlyIfConversion17isSafeToSpeculateEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='3069' u='c' c='_ZNK4llvm16HexagonInstrInfo15hasUncondBranchEPKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1113' u='c' c='_ZL18cannotCoexistAsymmRKN4llvm12MachineInstrES2_RKNS_16HexagonInstrInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1260' u='c' c='_ZN4llvm21HexagonPacketizerList20hasControlDependenceERKNS_12MachineInstrES3_'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiAsmPrinter.cpp' l='236' u='c' c='_ZNK12_GLOBAL__N_115LanaiAsmPrinter33isBlockOnlyReachableByFallthroughEPKN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsAsmPrinter.cpp' l='514' u='c' c='_ZNK4llvm14MipsAsmPrinter33isBlockOnlyReachableByFallthroughEPKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyInstrInfo.cpp' l='145' u='c' c='_ZNK4llvm20WebAssemblyInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb'/>
