# SystemVerilog/Verilog åˆæˆèˆ‡åˆ†æå·¥å…·å®‰è£æ•™å­¸

æœ¬æ•™å­¸å°‡å”åŠ©æ‚¨åœ¨ Windows ä¸Šå®‰è£ç”¨æ–¼é›»è·¯åˆæˆã€æ™‚åºåˆ†æå’Œè³ªé‡æª¢æŸ¥çš„å·¥å…·ã€‚

## å·¥å…·æ¦‚è¦½

| å·¥å…· | åŠŸèƒ½ | ç”¨é€” |
|------|------|------|
| **Yosys** | é–‹æºåˆæˆå·¥å…· | åˆæˆé›»è·¯ã€æª¢æ¸¬ latchã€é›»è·¯é¢ç©åˆ†æ |
| **Verilator** | Linting & æ¨¡æ“¬ | æª¢æ¸¬èªæ³•å•é¡Œã€æ½›åœ¨åˆæˆå•é¡Œ |
| **OpenSTA** | éœæ…‹æ™‚åºåˆ†æ | æª¢æ¸¬ timing violationsã€setup/hold time |

---

## 1. Yosys å®‰è£ (é›»è·¯åˆæˆèˆ‡åˆ†æ)

### Windows å®‰è£æ–¹å¼

#### æ–¹æ³• 1: ä½¿ç”¨ OSS CAD Suite (æ¨è–¦)

OSS CAD Suite åŒ…å« Yosysã€Verilator ç­‰å¤šå€‹å·¥å…·ï¼Œæœ€ç°¡å–®çš„å®‰è£æ–¹å¼ã€‚

1. ä¸‹è¼‰ OSS CAD Suite:
   - å‰å¾€: https://github.com/YosysHQ/oss-cad-suite-build/releases
   - ä¸‹è¼‰æœ€æ–°çš„ Windows ç‰ˆæœ¬: `oss-cad-suite-windows-x64-xxxxxxxx.exe`

2. åŸ·è¡Œå®‰è£ç¨‹å¼ï¼Œé¸æ“‡å®‰è£ç›®éŒ„ï¼ˆå»ºè­°: `C:\oss-cad-suite`ï¼‰

3. å°‡å®‰è£è·¯å¾‘åŠ å…¥ç’°å¢ƒè®Šæ•¸:
   ```powershell
   # åœ¨ PowerShell ä¸­åŸ·è¡Œï¼ˆç®¡ç†å“¡æ¬Šé™ï¼‰
   $oldPath = [Environment]::GetEnvironmentVariable("Path", "User")
   [Environment]::SetEnvironmentVariable("Path", "$oldPath;C:\oss-cad-suite\bin", "User")
   ```

4. é‡æ–°é–‹å•Ÿçµ‚ç«¯æ©Ÿï¼Œé©—è­‰å®‰è£:
   ```powershell
   yosys -V
   verilator --version
   ```

#### æ–¹æ³• 2: ä½¿ç”¨ WSL (Windows Subsystem for Linux)

å¦‚æœæ‚¨æœ‰ WSLï¼Œå¯ä»¥åœ¨ Linux ç’°å¢ƒä¸­å®‰è£:

```bash
# Ubuntu/Debian
sudo apt-get update
sudo apt-get install yosys verilator

# é©—è­‰
yosys -V
verilator --version
```

---

## 2. Yosys ä½¿ç”¨ç¯„ä¾‹

### åŸºæœ¬åˆæˆè…³æœ¬

å‰µå»º `synthesis.ys`:

```tcl
# è®€å– SystemVerilog æª”æ¡ˆ
read_verilog -sv your_design.sv

# æŒ‡å®šé ‚å±¤æ¨¡çµ„
hierarchy -top top_module_name

# åŸ·è¡Œåˆæˆ
synth -top top_module_name

# æª¢æŸ¥è¨­è¨ˆ
check

# é¡¯ç¤ºçµ±è¨ˆè³‡è¨Šï¼ˆé›»è·¯é¢ç©ï¼‰
stat

# è¼¸å‡ºç¶²è¡¨
write_verilog -noattr synth_output.v

# ç”¢ç”Ÿåœ–å½¢åŒ–è¡¨ç¤ºï¼ˆéœ€è¦ GraphVizï¼‰
show -format pdf -prefix design
```

### åŸ·è¡Œåˆæˆ:

```powershell
yosys synthesis.ys
```

### æª¢æ¸¬ Latch

Yosys æœƒè‡ªå‹•åœ¨åˆæˆéç¨‹ä¸­å ±å‘Š latchï¼Œä¾‹å¦‚:

```powershell
yosys -p "read_verilog -sv design.sv; synth -top top; check"
```

å¦‚æœæœ‰ latchï¼Œæœƒé¡¯ç¤ºé¡ä¼¼è­¦å‘Š:
```
Warning: Latch inferred for signal...
```

### é¢ç©å ±å‘Š

ä½¿ç”¨ `stat` å‘½ä»¤æŸ¥çœ‹è³‡æºä½¿ç”¨:

```tcl
read_verilog -sv design.sv
synth -top top
stat -tech cmos  # é¡¯ç¤ºè©³ç´°çµ±è¨ˆ
```

---

## 3. Verilator å®‰è£èˆ‡ä½¿ç”¨

### ä½¿ç”¨ (å·²åŒ…å«åœ¨ OSS CAD Suite)

å¦‚æœä½¿ç”¨ OSS CAD Suiteï¼ŒVerilator å·²ç¶“å®‰è£ã€‚

### Linting æª¢æŸ¥

```powershell
# æª¢æŸ¥èªæ³•å’Œåˆæˆå•é¡Œ
verilator --lint-only -Wall -sv your_design.sv

# æ›´åš´æ ¼çš„æª¢æŸ¥
verilator --lint-only -Wall -Wno-fatal -sv your_design.sv
```

Verilator æœƒæª¢æ¸¬:
- æœªä½¿ç”¨çš„è¨Šè™Ÿ
- æ½›åœ¨çš„ latch
- æ™‚åºé‚è¼¯å•é¡Œ
- çµ„åˆé‚è¼¯è¿´åœˆ
- ä½å¯¬ä¸åŒ¹é…

---

## 4. OpenSTA å®‰è£ (æ™‚åºåˆ†æ)

### Windows å®‰è£

OpenSTA åœ¨ Windows ä¸Šè¼ƒé›£å®‰è£ï¼Œå»ºè­°ä½¿ç”¨ WSL:

```bash
# åœ¨ WSL Ubuntu ä¸­
sudo apt-get update
sudo apt-get install -y build-essential cmake tcl-dev swig bison flex

# å…‹éš†ä¸¦ç·¨è­¯ OpenSTA
git clone https://github.com/The-OpenROAD-Project/OpenSTA.git
cd OpenSTA
mkdir build && cd build
cmake ..
make -j$(nproc)
sudo make install
```

### ä½¿ç”¨ç¯„ä¾‹

å‰µå»º SDC æª”æ¡ˆ (`design.sdc`):

```tcl
# è¨­å®šæ™‚è„ˆ
create_clock -name clk -period 10 [get_ports clk]

# è¨­å®šè¼¸å…¥å»¶é²
set_input_delay -clock clk 2 [all_inputs]

# è¨­å®šè¼¸å‡ºå»¶é²
set_output_delay -clock clk 2 [all_outputs]
```

åŸ·è¡Œæ™‚åºåˆ†æ:

```bash
sta
read_liberty your_library.lib
read_verilog synth_output.v
link_design top_module_name
read_sdc design.sdc
report_checks -path_delay max
report_checks -path_delay min
```

---

## 5. å®Œæ•´å·¥ä½œæµç¨‹ç¯„ä¾‹

### å°ˆæ¡ˆçµæ§‹

```
your_project/
â”œâ”€â”€ rtl/
â”‚   â””â”€â”€ design.sv
â”œâ”€â”€ scripts/
â”‚   â”œâ”€â”€ synthesis.ys
â”‚   â””â”€â”€ timing.sdc
â”œâ”€â”€ output/
â”‚   â””â”€â”€ (åˆæˆçµæœ)
â””â”€â”€ reports/
    â””â”€â”€ (åˆ†æå ±å‘Š)
```

### è‡ªå‹•åŒ–è…³æœ¬

å‰µå»º `run_synthesis.ps1`:

```powershell
# æ­¥é©Ÿ 1: Verilator Linting
Write-Host "=== Running Verilator Linting ===" -ForegroundColor Green
verilator --lint-only -Wall -sv rtl/design.sv

# æ­¥é©Ÿ 2: Yosys åˆæˆ
Write-Host "`n=== Running Yosys Synthesis ===" -ForegroundColor Green
yosys scripts/synthesis.ys > reports/synthesis.log

# æ­¥é©Ÿ 3: æª¢æŸ¥å ±å‘Š
Write-Host "`n=== Synthesis Complete ===" -ForegroundColor Green
Write-Host "Check reports/synthesis.log for details"
```

### Yosys åˆæˆè…³æœ¬ç¯„ä¾‹ (`scripts/synthesis.ys`)

```tcl
# è®€å–è¨­è¨ˆ
read_verilog -sv rtl/design.sv

# è¨­å®šé ‚å±¤
hierarchy -check -top top_module_name

# æµç¨‹å„ªåŒ–åˆæˆ
proc; opt; fsm; opt; memory; opt

# æŠ€è¡“æ˜ å°„
techmap; opt

# ABC å„ªåŒ–ï¼ˆéœ€è¦æ¨™æº–å–®å…ƒåº«ï¼‰
# abc -liberty lib/cells.lib

# æª¢æŸ¥è¨­è¨ˆ
check

# çµ±è¨ˆå ±å‘Š
tee -o reports/area_report.txt stat

# æª¢æ¸¬ latch
select t:$dlatch
tee -a reports/latch_report.txt dump

# è¼¸å‡ºç¶²è¡¨
write_verilog -noattr output/synth_design.v

# ç”Ÿæˆ DOT åœ–
show -format dot -prefix reports/design
```

---

## 6. å¸¸è¦‹æª¢æŸ¥é …ç›®

### æª¢æ¸¬ Latch

**å•é¡Œ**: çµ„åˆé‚è¼¯ä¸­ç”¢ç”Ÿéé æœŸçš„ latch

**Verilator æª¢æŸ¥**:
```powershell
verilator --lint-only -Wall -sv design.sv
```
æœƒé¡¯ç¤º: `%Warning-LATCH: Latch inferred...`

**ä¿®å¾©æ–¹æ³•**:
- ç¢ºä¿ `always_comb` æˆ– `always @(*)` ä¸­æ‰€æœ‰è·¯å¾‘éƒ½æœ‰è³¦å€¼
- ç‚ºæ‰€æœ‰æƒ…æ³æä¾› default å€¼

```systemverilog
// éŒ¯èª¤ - æœƒç”¢ç”Ÿ latch
always_comb begin
    if (sel)
        out = a;
    // ç¼ºå°‘ elseï¼Œout åœ¨ sel=0 æ™‚ä¿æŒå€¼ -> latch
end

// æ­£ç¢º
always_comb begin
    if (sel)
        out = a;
    else
        out = b;  // æˆ– out = 0;
end
```

### æª¢æ¸¬ Timing Violations

ä½¿ç”¨ Yosys çš„åŸºæœ¬æª¢æŸ¥:

```tcl
# åœ¨ synthesis.ys ä¸­åŠ å…¥
read_verilog -sv design.sv
synth -top top
stat -tech cmos

# æª¢æŸ¥é—œéµè·¯å¾‘
tee -o reports/critical_paths.txt stat -tech cmos -width
```

æ›´ç²¾ç¢ºçš„æ™‚åºåˆ†æéœ€è¦ OpenSTA æˆ–å•†æ¥­å·¥å…·ã€‚

### æª¢æŸ¥é›»è·¯é¢ç©

```powershell
# ä½¿ç”¨ Yosys
yosys -p "read_verilog -sv design.sv; synth -top top; stat" | Tee-Object area_report.txt
```

æŸ¥çœ‹è¼¸å‡ºä¸­çš„:
- Number of cells
- Number of wires
- Estimated area (å¦‚æœæœ‰æ¨™æº–å–®å…ƒåº«)

---

## 7. å·¥å…·æ¯”è¼ƒèˆ‡é¸æ“‡

| éœ€æ±‚ | æ¨è–¦å·¥å…· | æ›¿ä»£æ–¹æ¡ˆ |
|------|----------|----------|
| æª¢æ¸¬ Latch | Verilator, Yosys | Synopsys DC |
| æ™‚åºé•è¦ | OpenSTA | PrimeTime, Vivado |
| é›»è·¯é¢ç© | Yosys (with libs) | Design Compiler |
| èªæ³•æª¢æŸ¥ | Verilator | Synopsys VCS |
| åŠŸç‡åˆ†æ | (éœ€å•†æ¥­å·¥å…·) | PrimePower |

---

## 8. é€²éšè³‡æº

### å­¸ç¿’è³‡æº

- Yosys å®˜æ–¹æ–‡ä»¶: https://yosyshq.net/yosys/
- Verilator æ‰‹å†Š: https://verilator.org/guide/latest/
- OpenSTA GitHub: https://github.com/The-OpenROAD-Project/OpenSTA

### æ¨™æº–å–®å…ƒåº«

å°æ–¼æ›´çœŸå¯¦çš„åˆæˆçµæœï¼Œéœ€è¦æ¨™æº–å–®å…ƒåº« (Liberty .lib æª”æ¡ˆ):

- SkyWater 130nm PDK (é–‹æº): https://github.com/google/skywater-pdk
- FreePDK45: http://www.eda.ncsu.edu/wiki/FreePDK45:Contents

---

## 9. å¿«é€Ÿé–‹å§‹ç¯„ä¾‹

é‡å°æ‚¨çš„ `Comb_dcs076.sv`:

```powershell
# 1. Linting æª¢æŸ¥
verilator --lint-only -Wall -sv DCS-Connection/Lab1/Comb_dcs076.sv

# 2. åˆæˆ
yosys -p "read_verilog -sv DCS-Connection/Lab1/Comb_dcs076.sv; synth; stat; check"

# 3. æŸ¥çœ‹ç”Ÿæˆçš„é›»è·¯
yosys -p "read_verilog -sv DCS-Connection/Lab1/Comb_dcs076.sv; synth; show"
```

---

## æ•…éšœæ’é™¤

### å•é¡Œ: æ‰¾ä¸åˆ°å‘½ä»¤

**è§£æ±º**: ç¢ºä¿ç’°å¢ƒè®Šæ•¸è¨­å®šæ­£ç¢ºï¼Œé‡æ–°é–‹å•Ÿçµ‚ç«¯æ©Ÿ

### å•é¡Œ: Yosys ç„¡æ³•è®€å– SystemVerilog

**è§£æ±º**: ä½¿ç”¨ `-sv` æ——æ¨™: `read_verilog -sv file.sv`

### å•é¡Œ: ç¼ºå°‘æ¨™æº–å–®å…ƒåº«

**è§£æ±º**: å°æ–¼å­¸ç¿’ç›®çš„ï¼Œå¯ä»¥ä¸ä½¿ç”¨åº«é€²è¡ŒåŸºæœ¬åˆæˆï¼Œæˆ–ä¸‹è¼‰é–‹æº PDK

---

---

## 10. ğŸ­ å·¥æ¥­ç´šé–‹æºåˆæˆæµç¨‹ (æ¨è–¦)

### æœ€æ¥è¿‘å·¥æ¥­ç´šåˆæˆçš„å…è²»æ–¹æ¡ˆ

**OpenROAD Flow + OpenSTA + SkyWater PDK**

é€™å€‹çµ„åˆå¯ä»¥ç”¢ç”Ÿé¡ä¼¼å·¥æ¥­å·¥å…·ï¼ˆSynopsys Design Compiler / PrimeTimeï¼‰çš„è©³ç´°æ™‚åºå ±å‘Šã€‚

### å®Œæ•´å·¥æ¥­ç´šæµç¨‹

```
RTL Design (SystemVerilog)
    â†“
[Yosys] Synthesis with ABC
    â†“
Gate-level Netlist (.v)
    â†“
[OpenSTA] Static Timing Analysis
    â†“
Detailed Timing Reports (setup/hold, slack, delays)
```

---

## 11. å·¥æ¥­ç´šæ™‚åºåˆ†æè¨­ç½®

### æ­¥é©Ÿ 1: å®‰è£ OpenROAD (åŒ…å« OpenSTA)

#### Windows (ä½¿ç”¨ WSL2)

```bash
# åœ¨ WSL Ubuntu ä¸­åŸ·è¡Œ
sudo apt-get update
sudo apt-get install -y git python3 python3-pip cmake build-essential \
    tcl-dev swig bison flex libreadline-dev gawk wget

# å®‰è£ OpenROAD
git clone --recursive https://github.com/The-OpenROAD-Project/OpenROAD.git
cd OpenROAD
./etc/DependencyInstaller.sh
./etc/Build.sh

# æˆ–ä½¿ç”¨é ç·¨è­¯ç‰ˆæœ¬
# å¾ https://github.com/The-OpenROAD-Project/OpenROAD/releases ä¸‹è¼‰
```

#### ä½¿ç”¨ Docker (æœ€ç°¡å–®)

```powershell
# åœ¨ Windows PowerShell ä¸­
docker pull openroad/flow-ubuntu

# é‹è¡Œå®¹å™¨
docker run -it -v D:\Systemverilog-Verilog-Learning:/workspace openroad/flow-ubuntu
```

### æ­¥é©Ÿ 2: ä¸‹è¼‰æ¨™æº–å–®å…ƒåº«

```bash
# SkyWater 130nm PDK (é–‹æº)
git clone https://github.com/google/skywater-pdk.git

# æˆ–ä¸‹è¼‰é ç·¨è­¯çš„ Liberty æª”æ¡ˆ
wget https://github.com/google/skywater-pdk-libs-sky130_fd_sc_hd/archive/refs/heads/main.zip
```

### æ­¥é©Ÿ 3: å®Œæ•´åˆæˆè…³æœ¬

å‰µå»º `industrial_synthesis.ys`:

```tcl
# ==========================================
# å·¥æ¥­ç´š Yosys åˆæˆè…³æœ¬
# ==========================================

# è®€å– RTL
read_verilog -sv rtl/design.sv

# è¨­å®šé ‚å±¤æ¨¡çµ„
hierarchy -check -top top_module_name

# é«˜éšåˆæˆ
proc; opt; fsm; opt; memory; opt

# æŠ€è¡“æ˜ å°„åˆ°æ¨™æº–å–®å…ƒ
techmap; opt

# ä½¿ç”¨ ABC é€²è¡Œé‚è¼¯å„ªåŒ–ï¼ˆæ¥è¿‘å·¥æ¥­ç´šï¼‰
# éœ€è¦ Liberty æª”æ¡ˆ
abc -liberty lib/sky130_fd_sc_hd__tt_025C_1v80.lib -constr design.sdc

# æˆ–ä¸ä½¿ç”¨ Libertyï¼ˆåŸºæœ¬å„ªåŒ–ï¼‰
# abc -g AND,NAND,OR,NOR,XOR,XNOR,MUX

# æ¸…ç†å„ªåŒ–
clean

# æª¢æŸ¥è¨­è¨ˆ
check

# è©³ç´°çµ±è¨ˆ
stat -liberty lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# è¼¸å‡ºå¸¶æ™‚åºè³‡è¨Šçš„ç¶²è¡¨
write_verilog -noattr -noexpr output/synth_netlist.v

# è¼¸å‡º BLIFï¼ˆç”¨æ–¼å…¶ä»–å·¥å…·ï¼‰
write_blif output/design.blif

# ç”¢ç”Ÿ SDF (Standard Delay Format)
# write_sdf output/design.sdf
```

### æ­¥é©Ÿ 4: OpenSTA æ™‚åºåˆ†æé…ç½®

å‰µå»º `sta_analysis.tcl`:

```tcl
# ==========================================
# OpenSTA æ™‚åºåˆ†æè…³æœ¬
# ç”¢ç”Ÿé¡ä¼¼å·¥æ¥­å·¥å…·çš„æ™‚åºå ±å‘Š
# ==========================================

# è®€å– Liberty æ¨™æº–å–®å…ƒåº«
read_liberty lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# è®€å–åˆæˆå¾Œçš„ç¶²è¡¨
read_verilog output/synth_netlist.v

# é€£çµè¨­è¨ˆ
link_design top_module_name

# è®€å– SDC ç´„æŸ
read_sdc constraints/design.sdc

# ==========================================
# æ™‚åºå ±å‘Š
# ==========================================

# è¨­å®šå ±å‘Šæ ¼å¼
set_report_format -max_line_length 120

# å ±å‘Šæ‰€æœ‰æ™‚è„ˆ
report_clocks > reports/clocks.rpt

# å ±å‘Š Setup Time (æœ€å¤§å»¶é²è·¯å¾‘)
report_checks -path_delay max -format full_clock_expanded \
              -fields {capacitance slew input_pins nets fanout} \
              -digits 3 -path_group clk \
              > reports/setup_timing.rpt

# å ±å‘Š Hold Time (æœ€å°å»¶é²è·¯å¾‘)
report_checks -path_delay min -format full_clock_expanded \
              -fields {capacitance slew input_pins nets fanout} \
              -digits 3 -path_group clk \
              > reports/hold_timing.rpt

# å ±å‘Šæ‰€æœ‰é•è¦è·¯å¾‘
report_checks -path_delay max -slack_max 0.0 -format full_clock_expanded \
              > reports/setup_violations.rpt

# å ±å‘Šæœ€å·®çš„ 10 æ¢è·¯å¾‘
report_checks -path_delay max -format full_clock_expanded \
              -endpoint_count 10 \
              > reports/top10_critical_paths.rpt

# å ±å‘Š Slack ç¸½çµ
report_worst_slack -max > reports/worst_slack.rpt
report_tns > reports/total_negative_slack.rpt

# å ±å‘Šæ¯å€‹ç«¯é»çš„ Slack
report_check_types -max_slew -max_capacitance -max_fanout \
                   > reports/design_rules.rpt

# å ±å‘ŠåŠŸç‡ï¼ˆå¦‚æœæœ‰åŠŸç‡è³‡è¨Šï¼‰
# report_power > reports/power.rpt

# å ±å‘Šé¢ç©
report_design_area > reports/area.rpt

puts "Timing analysis complete! Check reports/ directory."
```

### æ­¥é©Ÿ 5: SDC ç´„æŸæª”æ¡ˆ

å‰µå»º `constraints/design.sdc`:

```tcl
# ==========================================
# Synopsys Design Constraints (SDC)
# æ¨™æº–æ™‚åºç´„æŸæ ¼å¼
# ==========================================

# è¨­å®šæ™‚è„ˆ
# create_clock -name <clock_name> -period <period_ns> [get_ports <port>]
create_clock -name clk -period 10.0 [get_ports clk]

# æ™‚è„ˆä¸ç¢ºå®šæ€§ (clock uncertainty / jitter)
set_clock_uncertainty -setup 0.5 [get_clocks clk]
set_clock_uncertainty -hold 0.3 [get_clocks clk]

# æ™‚è„ˆè½‰æ›æ™‚é–“ (clock transition)
set_clock_transition 0.1 [get_clocks clk]

# æ™‚è„ˆå»¶é²
set_clock_latency -source 1.0 [get_clocks clk]
set_clock_latency 0.5 [get_clocks clk]

# è¼¸å…¥å»¶é² (input delay)
set_input_delay -clock clk -max 2.0 [all_inputs]
set_input_delay -clock clk -min 0.5 [all_inputs]

# è¼¸å‡ºå»¶é² (output delay)
set_output_delay -clock clk -max 2.0 [all_outputs]
set_output_delay -clock clk -min 0.5 [all_outputs]

# è¼¸å…¥è½‰æ›æ™‚é–“
set_input_transition 0.1 [all_inputs]

# è² è¼‰é›»å®¹ (output load)
set_load 0.05 [all_outputs]

# é©…å‹•èƒ½åŠ› (input drive)
set_driving_cell -lib_cell sky130_fd_sc_hd__buf_1 [all_inputs]

# å¤šé€±æœŸè·¯å¾‘ (å¦‚æœéœ€è¦)
# set_multicycle_path -setup 2 -from [get_pins reg1/Q] -to [get_pins reg2/D]

# False Path (ä¸éœ€è¦æ™‚åºæª¢æŸ¥çš„è·¯å¾‘)
# set_false_path -from [get_ports reset] -to [all_registers]

# æœ€å¤§å»¶é²ç´„æŸ
# set_max_delay 5.0 -from [get_ports in] -to [get_ports out]

# è¨­è¨ˆè¦å‰‡ç´„æŸ
set_max_fanout 16 [current_design]
set_max_transition 0.5 [current_design]
set_max_capacitance 0.2 [all_outputs]
```

### æ­¥é©Ÿ 6: åŸ·è¡Œå®Œæ•´æµç¨‹

å‰µå»ºè‡ªå‹•åŒ–è…³æœ¬ `run_industrial_flow.ps1`:

```powershell
#!/usr/bin/env pwsh
# ==========================================
# å·¥æ¥­ç´šåˆæˆèˆ‡æ™‚åºåˆ†æè‡ªå‹•åŒ–è…³æœ¬
# ==========================================

param(
    [string]$Design = "design",
    [string]$TopModule = "top"
)

Write-Host "â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—" -ForegroundColor Cyan
Write-Host "â•‘   Industrial-Grade Synthesis Flow         â•‘" -ForegroundColor Cyan
Write-Host "â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•" -ForegroundColor Cyan

# å‰µå»ºç›®éŒ„çµæ§‹
$dirs = @("output", "reports", "logs")
foreach ($dir in $dirs) {
    if (!(Test-Path $dir)) {
        New-Item -ItemType Directory -Path $dir | Out-Null
    }
}

# Step 1: Verilator Linting
Write-Host "`n[1/5] Running Verilator Lint Check..." -ForegroundColor Yellow
verilator --lint-only -Wall -sv rtl/$Design.sv 2>&1 | Tee-Object logs/verilator.log

# Step 2: Yosys Synthesis
Write-Host "`n[2/5] Running Yosys Synthesis..." -ForegroundColor Yellow
yosys -s scripts/synthesis.ys 2>&1 | Tee-Object logs/synthesis.log

if ($LASTEXITCODE -ne 0) {
    Write-Host "âŒ Synthesis failed! Check logs/synthesis.log" -ForegroundColor Red
    exit 1
}

# Step 3: æª¢æŸ¥åˆæˆçµæœ
if (Test-Path output/synth_netlist.v) {
    Write-Host "âœ“ Synthesis successful: output/synth_netlist.v" -ForegroundColor Green
} else {
    Write-Host "âŒ Netlist not generated!" -ForegroundColor Red
    exit 1
}

# Step 4: OpenSTA Timing Analysis
Write-Host "`n[3/5] Running Static Timing Analysis..." -ForegroundColor Yellow

# æª¢æŸ¥æ˜¯å¦æœ‰ OpenSTA
if (Get-Command sta -ErrorAction SilentlyContinue) {
    sta scripts/sta_analysis.tcl 2>&1 | Tee-Object logs/sta.log
    Write-Host "âœ“ Timing analysis complete" -ForegroundColor Green
} else {
    Write-Host "âš  OpenSTA not found. Install OpenSTA for detailed timing analysis." -ForegroundColor Yellow
    Write-Host "  Using Yosys timing estimation..." -ForegroundColor Yellow
}

# Step 5: ç”Ÿæˆå ±å‘Šæ‘˜è¦
Write-Host "`n[4/5] Generating Summary Report..." -ForegroundColor Yellow

# å¾ Yosys log æå–çµ±è¨ˆ
$stats = Get-Content logs/synthesis.log | Select-String -Pattern "Number of|Chip area"

Write-Host "`nâ•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—" -ForegroundColor Green
Write-Host "â•‘         SYNTHESIS SUMMARY                  â•‘" -ForegroundColor Green
Write-Host "â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•" -ForegroundColor Green

foreach ($line in $stats) {
    Write-Host "  $line" -ForegroundColor White
}

# Step 6: æª¢æŸ¥æ™‚åºé•è¦
Write-Host "`n[5/5] Checking Timing Violations..." -ForegroundColor Yellow

if (Test-Path reports/setup_violations.rpt) {
    $violations = Get-Content reports/setup_violations.rpt
    if ($violations.Length -gt 0) {
        Write-Host "âš  Setup violations found! Check reports/setup_violations.rpt" -ForegroundColor Red
    } else {
        Write-Host "âœ“ No setup violations" -ForegroundColor Green
    }
}

Write-Host "`nâ•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—" -ForegroundColor Cyan
Write-Host "â•‘   Flow Complete!                           â•‘" -ForegroundColor Cyan
Write-Host "â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•" -ForegroundColor Cyan
Write-Host "`nResults:"
Write-Host "  ğŸ“„ Netlist:      output/synth_netlist.v"
Write-Host "  ğŸ“Š Reports:      reports/"
Write-Host "  ğŸ“ Logs:         logs/"
Write-Host ""
```

### æ­¥é©Ÿ 7: å¯¦éš›åŸ·è¡Œç¯„ä¾‹

```powershell
# å»ºç«‹å°ˆæ¡ˆçµæ§‹
mkdir industrial_synthesis
cd industrial_synthesis

# å‰µå»ºç›®éŒ„
mkdir rtl, scripts, constraints, lib, output, reports, logs

# å°‡æ‚¨çš„è¨­è¨ˆæ”¾å…¥ rtl/
# å‰µå»º SDC ç´„æŸ
# ä¸‹è¼‰æˆ–é€£çµæ¨™æº–å–®å…ƒåº«åˆ° lib/

# åŸ·è¡Œæµç¨‹
.\run_industrial_flow.ps1 -Design "Comb_dcs076" -TopModule "Comb"
```

---

## 12. æ™‚åºå ±å‘Šè§£è®€

### ç†è§£æ™‚åºå ±å‘Šï¼ˆé¡ä¼¼æ‚¨çš„é™„åœ–ï¼‰

å…¸å‹çš„ OpenSTA æ™‚åºå ±å‘Šæ ¼å¼ï¼š

```
Startpoint: input_reg (rising edge-triggered flip-flop clocked by clk)
Endpoint: output_reg (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Point                                    Incr       Path
-----------------------------------------------------------
clock clk (rise edge)                    0.00       0.00
clock network delay (ideal)              1.00       1.00
input_reg/CLK (DFF)                      0.00       1.00 r
input_reg/Q (DFF)                        0.45       1.45 r
U1/A (NAND2)                             0.00       1.45 r
U1/Y (NAND2)                             0.15       1.60 f
U2/A (NOR2)                              0.00       1.60 f
U2/Y (NOR2)                              0.12       1.72 r
output_reg/D (DFF)                       0.00       1.72 r
data arrival time                                   1.72

clock clk (rise edge)                   10.00      10.00
clock network delay (ideal)              1.00      11.00
clock uncertainty                       -0.50      10.50
output_reg/CLK (DFF)                     0.00      10.50 r
library setup time                      -0.15      10.35
data required time                                 10.35
-----------------------------------------------------------
data required time                                 10.35
data arrival time                                  -1.72
-----------------------------------------------------------
slack (MET)                                         8.63
```

### é—œéµæŒ‡æ¨™

| é …ç›® | èªªæ˜ | ç›®æ¨™ |
|------|------|------|
| **Slack** | required time - arrival time | > 0 (æ­£å€¼) |
| **Setup Violation** | Slack < 0 | éœ€ä¿®æ­£ |
| **Hold Violation** | è³‡æ–™åˆ°é”å¤ªå¿« | éœ€ä¿®æ­£ |
| **TNS** | Total Negative Slack | = 0 |
| **WNS** | Worst Negative Slack | = 0 |

### ä¿®æ­£æ™‚åºé•è¦çš„æ–¹æ³•

1. **é™ä½æ™‚è„ˆé »ç‡** (å¢åŠ  period)
2. **æ¸›å°‘çµ„åˆé‚è¼¯æ·±åº¦** (pipeline)
3. **å„ªåŒ–é—œéµè·¯å¾‘** (é‡æ–°è¨­è¨ˆ)
4. **èª¿æ•´ register placement**
5. **ä½¿ç”¨æ›´å¿«çš„æ¨™æº–å–®å…ƒ**

---

## 13. å·¥æ¥­ç´š vs é–‹æºå·¥å…·å°ç…§è¡¨

| åŠŸèƒ½ | å·¥æ¥­ç´šå·¥å…· | é–‹æºæ›¿ä»£æ–¹æ¡ˆ | ç›¸ä¼¼åº¦ |
|------|-----------|-------------|--------|
| **Synthesis** | Design Compiler (Synopsys) | Yosys + ABC | 70% |
| **STA** | PrimeTime (Synopsys) | OpenSTA | 85% |
| **P&R** | ICC2 (Synopsys) | OpenROAD | 60% |
| **Formal** | Formality (Synopsys) | Yosys formal | 65% |
| **Power** | PrimePower (Synopsys) | (limited) | 30% |
| **DFT** | DFT Compiler (Synopsys) | (limited) | 20% |

**OpenSTA** æ˜¯æœ€æ¥è¿‘å·¥æ¥­ç´šå·¥å…·çš„é–‹æº STA å·¥å…·ï¼

---

## 14. é‡å°æ‚¨çš„èª²ç¨‹è¨­è¨ˆçš„å®Œæ•´ç¯„ä¾‹

### ç‚º `Comb_dcs076.sv` å»ºç«‹å·¥æ¥­ç´šåˆ†æ

å‰µå»º `analyze_comb.ps1`:

```powershell
# åˆ†æ Comb_dcs076.sv

# 1. Lint
Write-Host "=== Linting ===" -ForegroundColor Green
verilator --lint-only -Wall -sv DCS-Connection/Lab1/Comb_dcs076.sv

# 2. Synthesis
Write-Host "`n=== Synthesis ===" -ForegroundColor Green
yosys -p "
    read_verilog -sv DCS-Connection/Lab1/Comb_dcs076.sv;
    hierarchy -check -auto-top;
    proc; opt;
    techmap; opt;
    abc -g AND,OR,XOR,NAND,NOR;
    clean;
    stat;
    write_verilog -noattr output/comb_synth.v
" | Tee-Object logs/comb_synthesis.log

# 3. æª¢æŸ¥ Latch
Write-Host "`n=== Checking for Latches ===" -ForegroundColor Green
$latch_check = Select-String -Path logs/comb_synthesis.log -Pattern "latch"
if ($latch_check) {
    Write-Host "âš  Latches detected:" -ForegroundColor Red
    $latch_check
} else {
    Write-Host "âœ“ No latches found" -ForegroundColor Green
}

# 4. é¢ç©å ±å‘Š
Write-Host "`n=== Area Report ===" -ForegroundColor Green
Select-String -Path logs/comb_synthesis.log -Pattern "Number of|Chip area"
```

---

## ç¸½çµ

**åŸºæœ¬å·¥ä½œæµç¨‹**:
1. **Verilator** â†’ æª¢æŸ¥èªæ³•å’Œæ½›åœ¨å•é¡Œ
2. **Yosys** â†’ åˆæˆé›»è·¯ï¼Œæª¢æŸ¥ latch å’Œé¢ç©
3. **OpenSTA** â†’ æ™‚åºåˆ†æï¼ˆé€²éšï¼‰

**å·¥æ¥­ç´šå·¥ä½œæµç¨‹** (æœ€æ¥è¿‘æ‚¨çš„é™„åœ–):
1. **Yosys + ABC + Liberty** â†’ é«˜å“è³ªåˆæˆ
2. **OpenSTA + SDC** â†’ è©³ç´° STA å ±å‘Š (setup/hold/slack)
3. **æ¨™æº–å–®å…ƒåº«** (SkyWater PDK) â†’ çœŸå¯¦çš„å»¶é²å’Œé¢ç©

**æ¨è–¦é–‹å§‹**:
- **åŸºç¤**: å®‰è£ OSS CAD Suiteï¼ˆåŒ…å« Yosys + Verilatorï¼‰
- **é€²éš**: ä½¿ç”¨ Docker é‹è¡Œ OpenROAD + OpenSTA
- **å°ˆæ¥­**: é…åˆ SkyWater PDK åšå®Œæ•´çš„ PPA åˆ†æ

**æœ€æ¥è¿‘å·¥æ¥­ç´šçš„å…è²»æ–¹æ¡ˆ**:
```bash
docker pull openroad/flow-ubuntu
# å³å¯ç²å¾—å®Œæ•´çš„å·¥æ¥­ç´šé–‹æº EDA æµç¨‹ï¼
```

å¦‚æœ‰å•é¡Œï¼Œæ­¡è¿æå‡ºï¼
