library ieee;
use ieee.std_logic_1164.all;

entity vga_core is
port(clk: in std_logic;);
end entity;

architecture arqcr of vga_core is
begin
--contadores de pixeles horizontales y verticales. Se recorre por renglon
--cuando se acaba el rengl贸n se pasa al siguiente rengl贸n.
	process(clk)
		begin
			if(rising_edge(clk)) then
				if(h_count<(h_period-1)) then
					h_count<=hcount+1;
				else
					h_count<=0;
					if(v_count<(v_period-1)) then
						v_count<= v_count+1;
					else
						v_count<=0;
					end if;
				end if;
			end if;
		end process;
--sincronizaci贸n horizontal.
	process(clk)
		begin
			if(rising_edge(clk)) then
				if((h_count>(h_pixels+h_fp))or(h_count>(h_pixels+h_fp+h_pulse))) then
					h_sync<='0';
				else
					h_sync<='1';
				end if;
			end if;
		end process;
--sincronizaci贸n vertical
	process(clk)
		begin
			if(rising_edge(clk)) then
				if((v_count>(v_pixels+v_fp))or(v_count>(v_pixels+v_fp+v_pulse))) then
					v_sync<='0';
				else
					v_sync<='1';
				end if;
			end if;
		end process;
--renombramiento
	process(clk)
		begin
			if(rising_edge(clk)) then	
				if(h_count< h_pixels) then
					column<=h_count;
				end if;
				if(v_count< v_pixels) then
					row<=v_count;
				end if;
			end if;
		end process
end architecture;