

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_j2'
================================================================
* Date:           Mon Sep  4 10:10:08 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       63|       63|  0.630 us|  0.630 us|   63|   63|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j2    |       61|       61|        18|          4|          1|    12|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     46|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|     317|   1018|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    250|    -|
|Register         |        -|    -|    1497|    640|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    7|    1814|   1954|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                Instance               |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fexp_32ns_32ns_32_10_full_dsp_1_U4214  |fexp_32ns_32ns_32_10_full_dsp_1  |        0|   7|  317|  918|    0|
    |mux_42_32_1_1_U4215                    |mux_42_32_1_1                    |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U4216                    |mux_42_32_1_1                    |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U4217                    |mux_42_32_1_1                    |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U4218                    |mux_42_32_1_1                    |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U4219                    |mux_42_32_1_1                    |        0|   0|    0|   20|    0|
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                 |        0|   7|  317| 1018|    0|
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln72_fu_401_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln74_fu_425_p2     |         +|   0|  0|  13|           4|           4|
    |icmp_ln72_1_fu_451_p2  |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln72_fu_395_p2    |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  46|          17|          15|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  25|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j2_1             |   9|          2|    4|          8|
    |ap_sig_allocacmp_v47_load         |   9|          2|   32|         64|
    |j2_fu_92                          |   9|          2|    4|          8|
    |v47_fu_88                         |   9|          2|   32|         64|
    |v84_10_address0                   |  14|          3|    4|         12|
    |v84_12_address0                   |  14|          3|    4|         12|
    |v84_13_address0                   |  14|          3|    4|         12|
    |v84_14_address0                   |  14|          3|    4|         12|
    |v84_4_address0                    |  14|          3|    4|         12|
    |v84_5_address0                    |  14|          3|    4|         12|
    |v84_6_address0                    |  14|          3|    4|         12|
    |v84_8_address0                    |  14|          3|    4|         12|
    |v84_9_address0                    |  14|          3|    4|         12|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 250|         54|  116|        271|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln72_1_reg_659               |   1|   0|    1|          0|
    |icmp_ln72_reg_560                 |   1|   0|    1|          0|
    |inp_sumRow_addr_reg_555           |   4|   0|    4|          0|
    |j2_fu_92                          |   4|   0|    4|          0|
    |trunc_ln72_reg_564                |   2|   0|    2|          0|
    |v44_reg_663                       |  32|   0|   32|          0|
    |v46_reg_668                       |  32|   0|   32|          0|
    |v47_fu_88                         |  32|   0|   32|          0|
    |v48_reg_694                       |  32|   0|   32|          0|
    |v84_10_addr_reg_627               |   4|   0|    4|          0|
    |v84_11_addr_reg_632               |   4|   0|    4|          0|
    |v84_12_addr_reg_638               |   4|   0|    4|          0|
    |v84_13_addr_reg_643               |   4|   0|    4|          0|
    |v84_14_addr_reg_648               |   4|   0|    4|          0|
    |v84_15_addr_reg_653               |   4|   0|    4|          0|
    |v84_1_addr_reg_578                |   4|   0|    4|          0|
    |v84_2_addr_reg_584                |   4|   0|    4|          0|
    |v84_3_addr_reg_590                |   4|   0|    4|          0|
    |v84_4_addr_reg_596                |   4|   0|    4|          0|
    |v84_5_addr_reg_601                |   4|   0|    4|          0|
    |v84_6_addr_reg_606                |   4|   0|    4|          0|
    |v84_7_addr_reg_611                |   4|   0|    4|          0|
    |v84_8_addr_reg_617                |   4|   0|    4|          0|
    |v84_9_addr_reg_622                |   4|   0|    4|          0|
    |v84_addr_reg_572                  |   4|   0|    4|          0|
    |icmp_ln72_1_reg_659               |  64|  32|    1|          0|
    |icmp_ln72_reg_560                 |  64|  32|    1|          0|
    |inp_sumRow_addr_reg_555           |  64|  32|    4|          0|
    |trunc_ln72_reg_564                |  64|  32|    2|          0|
    |v84_10_addr_reg_627               |  64|  32|    4|          0|
    |v84_11_addr_reg_632               |  64|  32|    4|          0|
    |v84_12_addr_reg_638               |  64|  32|    4|          0|
    |v84_13_addr_reg_643               |  64|  32|    4|          0|
    |v84_14_addr_reg_648               |  64|  32|    4|          0|
    |v84_15_addr_reg_653               |  64|  32|    4|          0|
    |v84_1_addr_reg_578                |  64|  32|    4|          0|
    |v84_2_addr_reg_584                |  64|  32|    4|          0|
    |v84_3_addr_reg_590                |  64|  32|    4|          0|
    |v84_4_addr_reg_596                |  64|  32|    4|          0|
    |v84_5_addr_reg_601                |  64|  32|    4|          0|
    |v84_6_addr_reg_606                |  64|  32|    4|          0|
    |v84_7_addr_reg_611                |  64|  32|    4|          0|
    |v84_8_addr_reg_617                |  64|  32|    4|          0|
    |v84_9_addr_reg_622                |  64|  32|    4|          0|
    |v84_addr_reg_572                  |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1497| 640|  289|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|grp_fu_2403_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|grp_fu_2403_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|grp_fu_2403_p_opcode  |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|grp_fu_2403_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|grp_fu_2403_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|inp_sumRow_load       |   in|   32|     ap_none|               inp_sumRow_load|        scalar|
|inp_sumRow_address0   |  out|    4|   ap_memory|                    inp_sumRow|         array|
|inp_sumRow_ce0        |  out|    1|   ap_memory|                    inp_sumRow|         array|
|inp_sumRow_we0        |  out|    1|   ap_memory|                    inp_sumRow|         array|
|inp_sumRow_d0         |  out|   32|   ap_memory|                    inp_sumRow|         array|
|zext_ln71             |   in|    4|     ap_none|                     zext_ln71|        scalar|
|v84_15_address0       |  out|    4|   ap_memory|                        v84_15|         array|
|v84_15_ce0            |  out|    1|   ap_memory|                        v84_15|         array|
|v84_15_we0            |  out|    1|   ap_memory|                        v84_15|         array|
|v84_15_d0             |  out|   32|   ap_memory|                        v84_15|         array|
|v84_15_address1       |  out|    4|   ap_memory|                        v84_15|         array|
|v84_15_ce1            |  out|    1|   ap_memory|                        v84_15|         array|
|v84_15_q1             |   in|   32|   ap_memory|                        v84_15|         array|
|v84_14_address0       |  out|    4|   ap_memory|                        v84_14|         array|
|v84_14_ce0            |  out|    1|   ap_memory|                        v84_14|         array|
|v84_14_we0            |  out|    1|   ap_memory|                        v84_14|         array|
|v84_14_d0             |  out|   32|   ap_memory|                        v84_14|         array|
|v84_14_q0             |   in|   32|   ap_memory|                        v84_14|         array|
|v84_13_address0       |  out|    4|   ap_memory|                        v84_13|         array|
|v84_13_ce0            |  out|    1|   ap_memory|                        v84_13|         array|
|v84_13_we0            |  out|    1|   ap_memory|                        v84_13|         array|
|v84_13_d0             |  out|   32|   ap_memory|                        v84_13|         array|
|v84_13_q0             |   in|   32|   ap_memory|                        v84_13|         array|
|v84_12_address0       |  out|    4|   ap_memory|                        v84_12|         array|
|v84_12_ce0            |  out|    1|   ap_memory|                        v84_12|         array|
|v84_12_we0            |  out|    1|   ap_memory|                        v84_12|         array|
|v84_12_d0             |  out|   32|   ap_memory|                        v84_12|         array|
|v84_12_q0             |   in|   32|   ap_memory|                        v84_12|         array|
|v84_11_address0       |  out|    4|   ap_memory|                        v84_11|         array|
|v84_11_ce0            |  out|    1|   ap_memory|                        v84_11|         array|
|v84_11_we0            |  out|    1|   ap_memory|                        v84_11|         array|
|v84_11_d0             |  out|   32|   ap_memory|                        v84_11|         array|
|v84_11_address1       |  out|    4|   ap_memory|                        v84_11|         array|
|v84_11_ce1            |  out|    1|   ap_memory|                        v84_11|         array|
|v84_11_q1             |   in|   32|   ap_memory|                        v84_11|         array|
|v84_10_address0       |  out|    4|   ap_memory|                        v84_10|         array|
|v84_10_ce0            |  out|    1|   ap_memory|                        v84_10|         array|
|v84_10_we0            |  out|    1|   ap_memory|                        v84_10|         array|
|v84_10_d0             |  out|   32|   ap_memory|                        v84_10|         array|
|v84_10_q0             |   in|   32|   ap_memory|                        v84_10|         array|
|v84_9_address0        |  out|    4|   ap_memory|                         v84_9|         array|
|v84_9_ce0             |  out|    1|   ap_memory|                         v84_9|         array|
|v84_9_we0             |  out|    1|   ap_memory|                         v84_9|         array|
|v84_9_d0              |  out|   32|   ap_memory|                         v84_9|         array|
|v84_9_q0              |   in|   32|   ap_memory|                         v84_9|         array|
|v84_8_address0        |  out|    4|   ap_memory|                         v84_8|         array|
|v84_8_ce0             |  out|    1|   ap_memory|                         v84_8|         array|
|v84_8_we0             |  out|    1|   ap_memory|                         v84_8|         array|
|v84_8_d0              |  out|   32|   ap_memory|                         v84_8|         array|
|v84_8_q0              |   in|   32|   ap_memory|                         v84_8|         array|
|v84_7_address0        |  out|    4|   ap_memory|                         v84_7|         array|
|v84_7_ce0             |  out|    1|   ap_memory|                         v84_7|         array|
|v84_7_we0             |  out|    1|   ap_memory|                         v84_7|         array|
|v84_7_d0              |  out|   32|   ap_memory|                         v84_7|         array|
|v84_7_address1        |  out|    4|   ap_memory|                         v84_7|         array|
|v84_7_ce1             |  out|    1|   ap_memory|                         v84_7|         array|
|v84_7_q1              |   in|   32|   ap_memory|                         v84_7|         array|
|v84_6_address0        |  out|    4|   ap_memory|                         v84_6|         array|
|v84_6_ce0             |  out|    1|   ap_memory|                         v84_6|         array|
|v84_6_we0             |  out|    1|   ap_memory|                         v84_6|         array|
|v84_6_d0              |  out|   32|   ap_memory|                         v84_6|         array|
|v84_6_q0              |   in|   32|   ap_memory|                         v84_6|         array|
|v84_5_address0        |  out|    4|   ap_memory|                         v84_5|         array|
|v84_5_ce0             |  out|    1|   ap_memory|                         v84_5|         array|
|v84_5_we0             |  out|    1|   ap_memory|                         v84_5|         array|
|v84_5_d0              |  out|   32|   ap_memory|                         v84_5|         array|
|v84_5_q0              |   in|   32|   ap_memory|                         v84_5|         array|
|v84_4_address0        |  out|    4|   ap_memory|                         v84_4|         array|
|v84_4_ce0             |  out|    1|   ap_memory|                         v84_4|         array|
|v84_4_we0             |  out|    1|   ap_memory|                         v84_4|         array|
|v84_4_d0              |  out|   32|   ap_memory|                         v84_4|         array|
|v84_4_q0              |   in|   32|   ap_memory|                         v84_4|         array|
|v84_3_address0        |  out|    4|   ap_memory|                         v84_3|         array|
|v84_3_ce0             |  out|    1|   ap_memory|                         v84_3|         array|
|v84_3_we0             |  out|    1|   ap_memory|                         v84_3|         array|
|v84_3_d0              |  out|   32|   ap_memory|                         v84_3|         array|
|v84_3_address1        |  out|    4|   ap_memory|                         v84_3|         array|
|v84_3_ce1             |  out|    1|   ap_memory|                         v84_3|         array|
|v84_3_q1              |   in|   32|   ap_memory|                         v84_3|         array|
|v84_2_address0        |  out|    4|   ap_memory|                         v84_2|         array|
|v84_2_ce0             |  out|    1|   ap_memory|                         v84_2|         array|
|v84_2_we0             |  out|    1|   ap_memory|                         v84_2|         array|
|v84_2_d0              |  out|   32|   ap_memory|                         v84_2|         array|
|v84_2_address1        |  out|    4|   ap_memory|                         v84_2|         array|
|v84_2_ce1             |  out|    1|   ap_memory|                         v84_2|         array|
|v84_2_q1              |   in|   32|   ap_memory|                         v84_2|         array|
|v84_1_address0        |  out|    4|   ap_memory|                         v84_1|         array|
|v84_1_ce0             |  out|    1|   ap_memory|                         v84_1|         array|
|v84_1_we0             |  out|    1|   ap_memory|                         v84_1|         array|
|v84_1_d0              |  out|   32|   ap_memory|                         v84_1|         array|
|v84_1_address1        |  out|    4|   ap_memory|                         v84_1|         array|
|v84_1_ce1             |  out|    1|   ap_memory|                         v84_1|         array|
|v84_1_q1              |   in|   32|   ap_memory|                         v84_1|         array|
|v84_address0          |  out|    4|   ap_memory|                           v84|         array|
|v84_ce0               |  out|    1|   ap_memory|                           v84|         array|
|v84_we0               |  out|    1|   ap_memory|                           v84|         array|
|v84_d0                |  out|   32|   ap_memory|                           v84|         array|
|v84_address1          |  out|    4|   ap_memory|                           v84|         array|
|v84_ce1               |  out|    1|   ap_memory|                           v84|         array|
|v84_q1                |   in|   32|   ap_memory|                           v84|         array|
|sub_ln74              |   in|    4|     ap_none|                      sub_ln74|        scalar|
|trunc_ln13            |   in|    2|     ap_none|                    trunc_ln13|        scalar|
+----------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 4, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 14 13 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 14 
13 --> 15 
14 --> 13 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.05>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%v47 = alloca i32 1"   --->   Operation 21 'alloca' 'v47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j2 = alloca i32 1"   --->   Operation 22 'alloca' 'j2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln13_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln13"   --->   Operation 23 'read' 'trunc_ln13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sub_ln74_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sub_ln74"   --->   Operation 24 'read' 'sub_ln74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln71_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln71"   --->   Operation 25 'read' 'zext_ln71_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%inp_sumRow_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %inp_sumRow_load"   --->   Operation 26 'read' 'inp_sumRow_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln71_cast = zext i4 %zext_ln71_read"   --->   Operation 27 'zext' 'zext_ln71_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j2"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %inp_sumRow_load_read, i32 %v47"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j2_1 = load i4 %j2" [bert_layer.cpp:72]   --->   Operation 31 'load' 'j2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln71_cast"   --->   Operation 32 'getelementptr' 'inp_sumRow_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.30ns)   --->   "%icmp_ln72 = icmp_eq  i4 %j2_1, i4 12" [bert_layer.cpp:72]   --->   Operation 33 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln72 = add i4 %j2_1, i4 1" [bert_layer.cpp:72]   --->   Operation 35 'add' 'add_ln72' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %for.inc25.i.split, void %for.inc28.i.exitStub" [bert_layer.cpp:72]   --->   Operation 36 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i4 %j2_1" [bert_layer.cpp:72]   --->   Operation 37 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %j2_1, i32 2, i32 3" [bert_layer.cpp:74]   --->   Operation 38 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i2 %lshr_ln4" [bert_layer.cpp:74]   --->   Operation 39 'zext' 'zext_ln74' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.73ns)   --->   "%add_ln74 = add i4 %sub_ln74_read, i4 %zext_ln74" [bert_layer.cpp:74]   --->   Operation 40 'add' 'add_ln74' <Predicate = (!icmp_ln72)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i4 %add_ln74" [bert_layer.cpp:74]   --->   Operation 41 'zext' 'zext_ln74_3' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%v84_addr = getelementptr i32 %v84, i64 0, i64 %zext_ln74_3" [bert_layer.cpp:74]   --->   Operation 42 'getelementptr' 'v84_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%v84_1_addr = getelementptr i32 %v84_1, i64 0, i64 %zext_ln74_3" [bert_layer.cpp:74]   --->   Operation 43 'getelementptr' 'v84_1_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%v84_2_addr = getelementptr i32 %v84_2, i64 0, i64 %zext_ln74_3" [bert_layer.cpp:74]   --->   Operation 44 'getelementptr' 'v84_2_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%v84_3_addr = getelementptr i32 %v84_3, i64 0, i64 %zext_ln74_3" [bert_layer.cpp:74]   --->   Operation 45 'getelementptr' 'v84_3_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%v84_4_addr = getelementptr i32 %v84_4, i64 0, i64 %zext_ln74_3" [bert_layer.cpp:74]   --->   Operation 46 'getelementptr' 'v84_4_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%v84_5_addr = getelementptr i32 %v84_5, i64 0, i64 %zext_ln74_3" [bert_layer.cpp:74]   --->   Operation 47 'getelementptr' 'v84_5_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%v84_6_addr = getelementptr i32 %v84_6, i64 0, i64 %zext_ln74_3" [bert_layer.cpp:74]   --->   Operation 48 'getelementptr' 'v84_6_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%v84_7_addr = getelementptr i32 %v84_7, i64 0, i64 %zext_ln74_3" [bert_layer.cpp:74]   --->   Operation 49 'getelementptr' 'v84_7_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%v84_8_addr = getelementptr i32 %v84_8, i64 0, i64 %zext_ln74_3" [bert_layer.cpp:74]   --->   Operation 50 'getelementptr' 'v84_8_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%v84_9_addr = getelementptr i32 %v84_9, i64 0, i64 %zext_ln74_3" [bert_layer.cpp:74]   --->   Operation 51 'getelementptr' 'v84_9_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%v84_10_addr = getelementptr i32 %v84_10, i64 0, i64 %zext_ln74_3" [bert_layer.cpp:74]   --->   Operation 52 'getelementptr' 'v84_10_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%v84_11_addr = getelementptr i32 %v84_11, i64 0, i64 %zext_ln74_3" [bert_layer.cpp:74]   --->   Operation 53 'getelementptr' 'v84_11_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%v84_12_addr = getelementptr i32 %v84_12, i64 0, i64 %zext_ln74_3" [bert_layer.cpp:74]   --->   Operation 54 'getelementptr' 'v84_12_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%v84_13_addr = getelementptr i32 %v84_13, i64 0, i64 %zext_ln74_3" [bert_layer.cpp:74]   --->   Operation 55 'getelementptr' 'v84_13_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%v84_14_addr = getelementptr i32 %v84_14, i64 0, i64 %zext_ln74_3" [bert_layer.cpp:74]   --->   Operation 56 'getelementptr' 'v84_14_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%v84_15_addr = getelementptr i32 %v84_15, i64 0, i64 %zext_ln74_3" [bert_layer.cpp:74]   --->   Operation 57 'getelementptr' 'v84_15_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (2.32ns)   --->   "%v84_load = load i4 %v84_addr" [bert_layer.cpp:74]   --->   Operation 58 'load' 'v84_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 59 [2/2] (2.32ns)   --->   "%v84_1_load = load i4 %v84_1_addr" [bert_layer.cpp:74]   --->   Operation 59 'load' 'v84_1_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 60 [2/2] (2.32ns)   --->   "%v84_2_load = load i4 %v84_2_addr" [bert_layer.cpp:74]   --->   Operation 60 'load' 'v84_2_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 61 [2/2] (2.32ns)   --->   "%v84_3_load = load i4 %v84_3_addr" [bert_layer.cpp:74]   --->   Operation 61 'load' 'v84_3_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 62 [2/2] (2.32ns)   --->   "%v84_4_load = load i4 %v84_4_addr" [bert_layer.cpp:74]   --->   Operation 62 'load' 'v84_4_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 63 [2/2] (2.32ns)   --->   "%v84_5_load = load i4 %v84_5_addr" [bert_layer.cpp:74]   --->   Operation 63 'load' 'v84_5_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 64 [2/2] (2.32ns)   --->   "%v84_6_load = load i4 %v84_6_addr" [bert_layer.cpp:74]   --->   Operation 64 'load' 'v84_6_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 65 [2/2] (2.32ns)   --->   "%v84_7_load = load i4 %v84_7_addr" [bert_layer.cpp:74]   --->   Operation 65 'load' 'v84_7_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 66 [2/2] (2.32ns)   --->   "%v84_8_load = load i4 %v84_8_addr" [bert_layer.cpp:74]   --->   Operation 66 'load' 'v84_8_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 67 [2/2] (2.32ns)   --->   "%v84_9_load = load i4 %v84_9_addr" [bert_layer.cpp:74]   --->   Operation 67 'load' 'v84_9_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 68 [2/2] (2.32ns)   --->   "%v84_10_load = load i4 %v84_10_addr" [bert_layer.cpp:74]   --->   Operation 68 'load' 'v84_10_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 69 [2/2] (2.32ns)   --->   "%v84_11_load = load i4 %v84_11_addr" [bert_layer.cpp:74]   --->   Operation 69 'load' 'v84_11_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 70 [2/2] (2.32ns)   --->   "%v84_12_load = load i4 %v84_12_addr" [bert_layer.cpp:74]   --->   Operation 70 'load' 'v84_12_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 71 [2/2] (2.32ns)   --->   "%v84_13_load = load i4 %v84_13_addr" [bert_layer.cpp:74]   --->   Operation 71 'load' 'v84_13_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 72 [2/2] (2.32ns)   --->   "%v84_14_load = load i4 %v84_14_addr" [bert_layer.cpp:74]   --->   Operation 72 'load' 'v84_14_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 73 [2/2] (2.32ns)   --->   "%v84_15_load = load i4 %v84_15_addr" [bert_layer.cpp:74]   --->   Operation 73 'load' 'v84_15_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 74 [1/1] (0.95ns)   --->   "%switch_ln76 = switch i2 %trunc_ln13_read, void %arrayidx123.i31.case.3, i2 0, void %arrayidx123.i31.case.0, i2 1, void %arrayidx123.i31.case.1, i2 2, void %arrayidx123.i31.case.2" [bert_layer.cpp:76]   --->   Operation 74 'switch' 'switch_ln76' <Predicate = (!icmp_ln72)> <Delay = 0.95>
ST_1 : Operation 75 [1/1] (0.95ns)   --->   "%switch_ln76 = switch i2 %trunc_ln72, void %arrayidx123.i31.case.3166, i2 0, void %arrayidx123.i31.case.0163, i2 1, void %arrayidx123.i31.case.1164, i2 2, void %arrayidx123.i31.case.2165" [bert_layer.cpp:76]   --->   Operation 75 'switch' 'switch_ln76' <Predicate = (!icmp_ln72 & trunc_ln13_read == 2)> <Delay = 0.95>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx123.i31.exit" [bert_layer.cpp:76]   --->   Operation 76 'br' 'br_ln76' <Predicate = (!icmp_ln72 & trunc_ln13_read == 2)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.95ns)   --->   "%switch_ln76 = switch i2 %trunc_ln72, void %arrayidx123.i31.case.3160, i2 0, void %arrayidx123.i31.case.0157, i2 1, void %arrayidx123.i31.case.1158, i2 2, void %arrayidx123.i31.case.2159" [bert_layer.cpp:76]   --->   Operation 77 'switch' 'switch_ln76' <Predicate = (!icmp_ln72 & trunc_ln13_read == 1)> <Delay = 0.95>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx123.i31.exit" [bert_layer.cpp:76]   --->   Operation 78 'br' 'br_ln76' <Predicate = (!icmp_ln72 & trunc_ln13_read == 1)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.95ns)   --->   "%switch_ln76 = switch i2 %trunc_ln72, void %arrayidx123.i31.case.3154, i2 0, void %arrayidx123.i31.case.0151, i2 1, void %arrayidx123.i31.case.1152, i2 2, void %arrayidx123.i31.case.2153" [bert_layer.cpp:76]   --->   Operation 79 'switch' 'switch_ln76' <Predicate = (!icmp_ln72 & trunc_ln13_read == 0)> <Delay = 0.95>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx123.i31.exit" [bert_layer.cpp:76]   --->   Operation 80 'br' 'br_ln76' <Predicate = (!icmp_ln72 & trunc_ln13_read == 0)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.95ns)   --->   "%switch_ln76 = switch i2 %trunc_ln72, void %arrayidx123.i31.case.3172, i2 0, void %arrayidx123.i31.case.0169, i2 1, void %arrayidx123.i31.case.1170, i2 2, void %arrayidx123.i31.case.2171" [bert_layer.cpp:76]   --->   Operation 81 'switch' 'switch_ln76' <Predicate = (!icmp_ln72 & trunc_ln13_read == 3)> <Delay = 0.95>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx123.i31.exit" [bert_layer.cpp:76]   --->   Operation 82 'br' 'br_ln76' <Predicate = (!icmp_ln72 & trunc_ln13_read == 3)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.30ns)   --->   "%icmp_ln72_1 = icmp_eq  i4 %add_ln72, i4 12" [bert_layer.cpp:72]   --->   Operation 83 'icmp' 'icmp_ln72_1' <Predicate = (!icmp_ln72)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72_1, void %ifFalse, void %ifTrue" [bert_layer.cpp:72]   --->   Operation 84 'br' 'br_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln72 = store i4 %add_ln72, i4 %j2" [bert_layer.cpp:72]   --->   Operation 85 'store' 'store_ln72' <Predicate = (!icmp_ln72)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.97>
ST_2 : Operation 86 [1/2] (2.32ns)   --->   "%v84_load = load i4 %v84_addr" [bert_layer.cpp:74]   --->   Operation 86 'load' 'v84_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 87 [1/2] (2.32ns)   --->   "%v84_1_load = load i4 %v84_1_addr" [bert_layer.cpp:74]   --->   Operation 87 'load' 'v84_1_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 88 [1/2] (2.32ns)   --->   "%v84_2_load = load i4 %v84_2_addr" [bert_layer.cpp:74]   --->   Operation 88 'load' 'v84_2_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 89 [1/2] (2.32ns)   --->   "%v84_3_load = load i4 %v84_3_addr" [bert_layer.cpp:74]   --->   Operation 89 'load' 'v84_3_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 90 [1/1] (1.82ns)   --->   "%tmp_39 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v84_load, i32 %v84_1_load, i32 %v84_2_load, i32 %v84_3_load, i2 %trunc_ln72" [bert_layer.cpp:74]   --->   Operation 90 'mux' 'tmp_39' <Predicate = (!icmp_ln72)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/2] (2.32ns)   --->   "%v84_4_load = load i4 %v84_4_addr" [bert_layer.cpp:74]   --->   Operation 91 'load' 'v84_4_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 92 [1/2] (2.32ns)   --->   "%v84_5_load = load i4 %v84_5_addr" [bert_layer.cpp:74]   --->   Operation 92 'load' 'v84_5_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 93 [1/2] (2.32ns)   --->   "%v84_6_load = load i4 %v84_6_addr" [bert_layer.cpp:74]   --->   Operation 93 'load' 'v84_6_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 94 [1/2] (2.32ns)   --->   "%v84_7_load = load i4 %v84_7_addr" [bert_layer.cpp:74]   --->   Operation 94 'load' 'v84_7_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 95 [1/1] (1.82ns)   --->   "%tmp_40 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v84_4_load, i32 %v84_5_load, i32 %v84_6_load, i32 %v84_7_load, i2 %trunc_ln72" [bert_layer.cpp:74]   --->   Operation 95 'mux' 'tmp_40' <Predicate = (!icmp_ln72)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/2] (2.32ns)   --->   "%v84_8_load = load i4 %v84_8_addr" [bert_layer.cpp:74]   --->   Operation 96 'load' 'v84_8_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 97 [1/2] (2.32ns)   --->   "%v84_9_load = load i4 %v84_9_addr" [bert_layer.cpp:74]   --->   Operation 97 'load' 'v84_9_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 98 [1/2] (2.32ns)   --->   "%v84_10_load = load i4 %v84_10_addr" [bert_layer.cpp:74]   --->   Operation 98 'load' 'v84_10_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 99 [1/2] (2.32ns)   --->   "%v84_11_load = load i4 %v84_11_addr" [bert_layer.cpp:74]   --->   Operation 99 'load' 'v84_11_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 100 [1/1] (1.82ns)   --->   "%tmp_41 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v84_8_load, i32 %v84_9_load, i32 %v84_10_load, i32 %v84_11_load, i2 %trunc_ln72" [bert_layer.cpp:74]   --->   Operation 100 'mux' 'tmp_41' <Predicate = (!icmp_ln72)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/2] (2.32ns)   --->   "%v84_12_load = load i4 %v84_12_addr" [bert_layer.cpp:74]   --->   Operation 101 'load' 'v84_12_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 102 [1/2] (2.32ns)   --->   "%v84_13_load = load i4 %v84_13_addr" [bert_layer.cpp:74]   --->   Operation 102 'load' 'v84_13_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 103 [1/2] (2.32ns)   --->   "%v84_14_load = load i4 %v84_14_addr" [bert_layer.cpp:74]   --->   Operation 103 'load' 'v84_14_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 104 [1/2] (2.32ns)   --->   "%v84_15_load = load i4 %v84_15_addr" [bert_layer.cpp:74]   --->   Operation 104 'load' 'v84_15_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 105 [1/1] (1.82ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v84_12_load, i32 %v84_13_load, i32 %v84_14_load, i32 %v84_15_load, i2 %trunc_ln72" [bert_layer.cpp:74]   --->   Operation 105 'mux' 'tmp_s' <Predicate = (!icmp_ln72)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (1.82ns)   --->   "%v44 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %tmp_39, i32 %tmp_40, i32 %tmp_41, i32 %tmp_s, i2 %trunc_ln13_read" [bert_layer.cpp:74]   --->   Operation 106 'mux' 'v44' <Predicate = (!icmp_ln72)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 107 [10/10] (7.14ns)   --->   "%v46 = fexp i32 @llvm.exp.f32, i32 %v44" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 107 'fexp' 'v46' <Predicate = (!icmp_ln72)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 108 [9/10] (7.14ns)   --->   "%v46 = fexp i32 @llvm.exp.f32, i32 %v44" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 108 'fexp' 'v46' <Predicate = (!icmp_ln72)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 109 [8/10] (7.14ns)   --->   "%v46 = fexp i32 @llvm.exp.f32, i32 %v44" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 109 'fexp' 'v46' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 110 [7/10] (7.14ns)   --->   "%v46 = fexp i32 @llvm.exp.f32, i32 %v44" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 110 'fexp' 'v46' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 111 [6/10] (7.14ns)   --->   "%v46 = fexp i32 @llvm.exp.f32, i32 %v44" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 111 'fexp' 'v46' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 112 [5/10] (7.14ns)   --->   "%v46 = fexp i32 @llvm.exp.f32, i32 %v44" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 112 'fexp' 'v46' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.14>
ST_9 : Operation 113 [4/10] (7.14ns)   --->   "%v46 = fexp i32 @llvm.exp.f32, i32 %v44" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 113 'fexp' 'v46' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.14>
ST_10 : Operation 114 [3/10] (7.14ns)   --->   "%v46 = fexp i32 @llvm.exp.f32, i32 %v44" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 114 'fexp' 'v46' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.14>
ST_11 : Operation 115 [2/10] (7.14ns)   --->   "%v46 = fexp i32 @llvm.exp.f32, i32 %v44" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 115 'fexp' 'v46' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.14>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [bert_layer.cpp:73]   --->   Operation 116 'specpipeline' 'specpipeline_ln73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [bert_layer.cpp:72]   --->   Operation 117 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/10] (7.14ns)   --->   "%v46 = fexp i32 @llvm.exp.f32, i32 %v44" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 118 'fexp' 'v46' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 13> <Delay = 7.25>
ST_13 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln76 = store i32 %v46, i4 %v84_10_addr" [bert_layer.cpp:76]   --->   Operation 119 'store' 'store_ln76' <Predicate = (trunc_ln13_read == 2 & trunc_ln72 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx123.i31.exit162" [bert_layer.cpp:76]   --->   Operation 120 'br' 'br_ln76' <Predicate = (trunc_ln13_read == 2 & trunc_ln72 == 2)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln76 = store i32 %v46, i4 %v84_9_addr" [bert_layer.cpp:76]   --->   Operation 121 'store' 'store_ln76' <Predicate = (trunc_ln13_read == 2 & trunc_ln72 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx123.i31.exit162" [bert_layer.cpp:76]   --->   Operation 122 'br' 'br_ln76' <Predicate = (trunc_ln13_read == 2 & trunc_ln72 == 1)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (2.32ns)   --->   "%store_ln76 = store i32 %v46, i4 %v84_8_addr" [bert_layer.cpp:76]   --->   Operation 123 'store' 'store_ln76' <Predicate = (trunc_ln13_read == 2 & trunc_ln72 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx123.i31.exit162" [bert_layer.cpp:76]   --->   Operation 124 'br' 'br_ln76' <Predicate = (trunc_ln13_read == 2 & trunc_ln72 == 0)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (2.32ns)   --->   "%store_ln76 = store i32 %v46, i4 %v84_6_addr" [bert_layer.cpp:76]   --->   Operation 125 'store' 'store_ln76' <Predicate = (trunc_ln13_read == 1 & trunc_ln72 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx123.i31.exit156" [bert_layer.cpp:76]   --->   Operation 126 'br' 'br_ln76' <Predicate = (trunc_ln13_read == 1 & trunc_ln72 == 2)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln76 = store i32 %v46, i4 %v84_5_addr" [bert_layer.cpp:76]   --->   Operation 127 'store' 'store_ln76' <Predicate = (trunc_ln13_read == 1 & trunc_ln72 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx123.i31.exit156" [bert_layer.cpp:76]   --->   Operation 128 'br' 'br_ln76' <Predicate = (trunc_ln13_read == 1 & trunc_ln72 == 1)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (2.32ns)   --->   "%store_ln76 = store i32 %v46, i4 %v84_4_addr" [bert_layer.cpp:76]   --->   Operation 129 'store' 'store_ln76' <Predicate = (trunc_ln13_read == 1 & trunc_ln72 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx123.i31.exit156" [bert_layer.cpp:76]   --->   Operation 130 'br' 'br_ln76' <Predicate = (trunc_ln13_read == 1 & trunc_ln72 == 0)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (2.32ns)   --->   "%store_ln76 = store i32 %v46, i4 %v84_14_addr" [bert_layer.cpp:76]   --->   Operation 131 'store' 'store_ln76' <Predicate = (trunc_ln13_read == 3 & trunc_ln72 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx123.i31.exit168" [bert_layer.cpp:76]   --->   Operation 132 'br' 'br_ln76' <Predicate = (trunc_ln13_read == 3 & trunc_ln72 == 2)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln76 = store i32 %v46, i4 %v84_13_addr" [bert_layer.cpp:76]   --->   Operation 133 'store' 'store_ln76' <Predicate = (trunc_ln13_read == 3 & trunc_ln72 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx123.i31.exit168" [bert_layer.cpp:76]   --->   Operation 134 'br' 'br_ln76' <Predicate = (trunc_ln13_read == 3 & trunc_ln72 == 1)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln76 = store i32 %v46, i4 %v84_12_addr" [bert_layer.cpp:76]   --->   Operation 135 'store' 'store_ln76' <Predicate = (trunc_ln13_read == 3 & trunc_ln72 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx123.i31.exit168" [bert_layer.cpp:76]   --->   Operation 136 'br' 'br_ln76' <Predicate = (trunc_ln13_read == 3 & trunc_ln72 == 0)> <Delay = 0.00>
ST_13 : Operation 137 [4/5] (7.25ns)   --->   "%v48 = fadd i32 %v47_load, i32 %v46" [bert_layer.cpp:79]   --->   Operation 137 'fadd' 'v48' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 161 'ret' 'ret_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 14 <SV = 12> <Delay = 7.25>
ST_14 : Operation 138 [1/1] (2.32ns)   --->   "%store_ln76 = store i32 %v46, i4 %v84_11_addr" [bert_layer.cpp:76]   --->   Operation 138 'store' 'store_ln76' <Predicate = (trunc_ln13_read == 2 & trunc_ln72 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx123.i31.exit162" [bert_layer.cpp:76]   --->   Operation 139 'br' 'br_ln76' <Predicate = (trunc_ln13_read == 2 & trunc_ln72 == 3)> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (2.32ns)   --->   "%store_ln76 = store i32 %v46, i4 %v84_7_addr" [bert_layer.cpp:76]   --->   Operation 140 'store' 'store_ln76' <Predicate = (trunc_ln13_read == 1 & trunc_ln72 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx123.i31.exit156" [bert_layer.cpp:76]   --->   Operation 141 'br' 'br_ln76' <Predicate = (trunc_ln13_read == 1 & trunc_ln72 == 3)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (2.32ns)   --->   "%store_ln76 = store i32 %v46, i4 %v84_2_addr" [bert_layer.cpp:76]   --->   Operation 142 'store' 'store_ln76' <Predicate = (trunc_ln13_read == 0 & trunc_ln72 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx123.i31.exit150" [bert_layer.cpp:76]   --->   Operation 143 'br' 'br_ln76' <Predicate = (trunc_ln13_read == 0 & trunc_ln72 == 2)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (2.32ns)   --->   "%store_ln76 = store i32 %v46, i4 %v84_1_addr" [bert_layer.cpp:76]   --->   Operation 144 'store' 'store_ln76' <Predicate = (trunc_ln13_read == 0 & trunc_ln72 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx123.i31.exit150" [bert_layer.cpp:76]   --->   Operation 145 'br' 'br_ln76' <Predicate = (trunc_ln13_read == 0 & trunc_ln72 == 1)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (2.32ns)   --->   "%store_ln76 = store i32 %v46, i4 %v84_addr" [bert_layer.cpp:76]   --->   Operation 146 'store' 'store_ln76' <Predicate = (trunc_ln13_read == 0 & trunc_ln72 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx123.i31.exit150" [bert_layer.cpp:76]   --->   Operation 147 'br' 'br_ln76' <Predicate = (trunc_ln13_read == 0 & trunc_ln72 == 0)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (2.32ns)   --->   "%store_ln76 = store i32 %v46, i4 %v84_3_addr" [bert_layer.cpp:76]   --->   Operation 148 'store' 'store_ln76' <Predicate = (trunc_ln13_read == 0 & trunc_ln72 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx123.i31.exit150" [bert_layer.cpp:76]   --->   Operation 149 'br' 'br_ln76' <Predicate = (trunc_ln13_read == 0 & trunc_ln72 == 3)> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (2.32ns)   --->   "%store_ln76 = store i32 %v46, i4 %v84_15_addr" [bert_layer.cpp:76]   --->   Operation 150 'store' 'store_ln76' <Predicate = (trunc_ln13_read == 3 & trunc_ln72 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx123.i31.exit168" [bert_layer.cpp:76]   --->   Operation 151 'br' 'br_ln76' <Predicate = (trunc_ln13_read == 3 & trunc_ln72 == 3)> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%v47_load = load i32 %v47" [bert_layer.cpp:79]   --->   Operation 152 'load' 'v47_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [5/5] (7.25ns)   --->   "%v48 = fadd i32 %v47_load, i32 %v46" [bert_layer.cpp:79]   --->   Operation 153 'fadd' 'v48' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 154 [3/5] (7.25ns)   --->   "%v48 = fadd i32 %v47_load, i32 %v46" [bert_layer.cpp:79]   --->   Operation 154 'fadd' 'v48' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 155 [2/5] (7.25ns)   --->   "%v48 = fadd i32 %v47_load, i32 %v46" [bert_layer.cpp:79]   --->   Operation 155 'fadd' 'v48' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.84>
ST_17 : Operation 156 [1/5] (7.25ns)   --->   "%v48 = fadd i32 %v47_load, i32 %v46" [bert_layer.cpp:79]   --->   Operation 156 'fadd' 'v48' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 157 [1/1] (1.58ns)   --->   "%store_ln79 = store i32 %v48, i32 %v47" [bert_layer.cpp:79]   --->   Operation 157 'store' 'store_ln79' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25.i"   --->   Operation 158 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln78 = store i32 %v48, i4 %inp_sumRow_addr" [bert_layer.cpp:78]   --->   Operation 159 'store' 'store_ln78' <Predicate = (icmp_ln72_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 160 'br' 'br_ln0' <Predicate = (icmp_ln72_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inp_sumRow_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inp_sumRow]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zext_ln71]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v84_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v84_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23333333333333333]; IO mode=ap_memory:ce=0
Port [ v84_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23333333333333333]; IO mode=ap_memory:ce=0
Port [ v84_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23333333333333333]; IO mode=ap_memory:ce=0
Port [ v84_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v84_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23333333333333333]; IO mode=ap_memory:ce=0
Port [ v84_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23333333333333333]; IO mode=ap_memory:ce=0
Port [ v84_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23333333333333333]; IO mode=ap_memory:ce=0
Port [ v84_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v84_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23333333333333333]; IO mode=ap_memory:ce=0
Port [ v84_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23333333333333333]; IO mode=ap_memory:ce=0
Port [ v84_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23333333333333333]; IO mode=ap_memory:ce=0
Port [ v84_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v84_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v84_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v84]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ sub_ln74]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v47                  (alloca           ) [ 0111111111111111110]
j2                   (alloca           ) [ 0100000000000000000]
trunc_ln13_read      (read             ) [ 0111111111111110000]
sub_ln74_read        (read             ) [ 0000000000000000000]
zext_ln71_read       (read             ) [ 0000000000000000000]
inp_sumRow_load_read (read             ) [ 0000000000000000000]
zext_ln71_cast       (zext             ) [ 0000000000000000000]
store_ln0            (store            ) [ 0000000000000000000]
store_ln0            (store            ) [ 0000000000000000000]
br_ln0               (br               ) [ 0000000000000000000]
j2_1                 (load             ) [ 0000000000000000000]
inp_sumRow_addr      (getelementptr    ) [ 0111111111111111111]
icmp_ln72            (icmp             ) [ 0111111111111110000]
empty                (speclooptripcount) [ 0000000000000000000]
add_ln72             (add              ) [ 0000000000000000000]
br_ln72              (br               ) [ 0000000000000000000]
trunc_ln72           (trunc            ) [ 0111111111111110000]
lshr_ln4             (partselect       ) [ 0000000000000000000]
zext_ln74            (zext             ) [ 0000000000000000000]
add_ln74             (add              ) [ 0000000000000000000]
zext_ln74_3          (zext             ) [ 0000000000000000000]
v84_addr             (getelementptr    ) [ 0111111111111010000]
v84_1_addr           (getelementptr    ) [ 0111111111111010000]
v84_2_addr           (getelementptr    ) [ 0111111111111010000]
v84_3_addr           (getelementptr    ) [ 0111111111111010000]
v84_4_addr           (getelementptr    ) [ 0111111111111110000]
v84_5_addr           (getelementptr    ) [ 0111111111111110000]
v84_6_addr           (getelementptr    ) [ 0111111111111110000]
v84_7_addr           (getelementptr    ) [ 0111111111111010000]
v84_8_addr           (getelementptr    ) [ 0111111111111110000]
v84_9_addr           (getelementptr    ) [ 0111111111111110000]
v84_10_addr          (getelementptr    ) [ 0111111111111110000]
v84_11_addr          (getelementptr    ) [ 0111111111111010000]
v84_12_addr          (getelementptr    ) [ 0111111111111110000]
v84_13_addr          (getelementptr    ) [ 0111111111111110000]
v84_14_addr          (getelementptr    ) [ 0111111111111110000]
v84_15_addr          (getelementptr    ) [ 0111111111111010000]
switch_ln76          (switch           ) [ 0000000000000000000]
switch_ln76          (switch           ) [ 0000000000000000000]
br_ln76              (br               ) [ 0000000000000000000]
switch_ln76          (switch           ) [ 0000000000000000000]
br_ln76              (br               ) [ 0000000000000000000]
switch_ln76          (switch           ) [ 0000000000000000000]
br_ln76              (br               ) [ 0000000000000000000]
switch_ln76          (switch           ) [ 0000000000000000000]
br_ln76              (br               ) [ 0000000000000000000]
icmp_ln72_1          (icmp             ) [ 0111111111111111111]
br_ln72              (br               ) [ 0000000000000000000]
store_ln72           (store            ) [ 0000000000000000000]
v84_load             (load             ) [ 0000000000000000000]
v84_1_load           (load             ) [ 0000000000000000000]
v84_2_load           (load             ) [ 0000000000000000000]
v84_3_load           (load             ) [ 0000000000000000000]
tmp_39               (mux              ) [ 0000000000000000000]
v84_4_load           (load             ) [ 0000000000000000000]
v84_5_load           (load             ) [ 0000000000000000000]
v84_6_load           (load             ) [ 0000000000000000000]
v84_7_load           (load             ) [ 0000000000000000000]
tmp_40               (mux              ) [ 0000000000000000000]
v84_8_load           (load             ) [ 0000000000000000000]
v84_9_load           (load             ) [ 0000000000000000000]
v84_10_load          (load             ) [ 0000000000000000000]
v84_11_load          (load             ) [ 0000000000000000000]
tmp_41               (mux              ) [ 0000000000000000000]
v84_12_load          (load             ) [ 0000000000000000000]
v84_13_load          (load             ) [ 0000000000000000000]
v84_14_load          (load             ) [ 0000000000000000000]
v84_15_load          (load             ) [ 0000000000000000000]
tmp_s                (mux              ) [ 0000000000000000000]
v44                  (mux              ) [ 0111111111111000000]
specpipeline_ln73    (specpipeline     ) [ 0000000000000000000]
specloopname_ln72    (specloopname     ) [ 0000000000000000000]
v46                  (fexp             ) [ 0111100000000111110]
store_ln76           (store            ) [ 0000000000000000000]
br_ln76              (br               ) [ 0000000000000000000]
store_ln76           (store            ) [ 0000000000000000000]
br_ln76              (br               ) [ 0000000000000000000]
store_ln76           (store            ) [ 0000000000000000000]
br_ln76              (br               ) [ 0000000000000000000]
store_ln76           (store            ) [ 0000000000000000000]
br_ln76              (br               ) [ 0000000000000000000]
store_ln76           (store            ) [ 0000000000000000000]
br_ln76              (br               ) [ 0000000000000000000]
store_ln76           (store            ) [ 0000000000000000000]
br_ln76              (br               ) [ 0000000000000000000]
store_ln76           (store            ) [ 0000000000000000000]
br_ln76              (br               ) [ 0000000000000000000]
store_ln76           (store            ) [ 0000000000000000000]
br_ln76              (br               ) [ 0000000000000000000]
store_ln76           (store            ) [ 0000000000000000000]
br_ln76              (br               ) [ 0000000000000000000]
store_ln76           (store            ) [ 0000000000000000000]
br_ln76              (br               ) [ 0000000000000000000]
store_ln76           (store            ) [ 0000000000000000000]
br_ln76              (br               ) [ 0000000000000000000]
store_ln76           (store            ) [ 0000000000000000000]
br_ln76              (br               ) [ 0000000000000000000]
store_ln76           (store            ) [ 0000000000000000000]
br_ln76              (br               ) [ 0000000000000000000]
store_ln76           (store            ) [ 0000000000000000000]
br_ln76              (br               ) [ 0000000000000000000]
store_ln76           (store            ) [ 0000000000000000000]
br_ln76              (br               ) [ 0000000000000000000]
store_ln76           (store            ) [ 0000000000000000000]
br_ln76              (br               ) [ 0000000000000000000]
v47_load             (load             ) [ 0111100000000101110]
v48                  (fadd             ) [ 0010000000000000001]
store_ln79           (store            ) [ 0000000000000000000]
br_ln0               (br               ) [ 0000000000000000000]
store_ln78           (store            ) [ 0000000000000000000]
br_ln0               (br               ) [ 0000000000000000000]
ret_ln0              (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inp_sumRow_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_sumRow_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inp_sumRow">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_sumRow"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln71">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v84_15">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_15"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v84_14">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_14"/><MemPortTyVec>2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v84_13">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_13"/><MemPortTyVec>2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v84_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_12"/><MemPortTyVec>2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v84_11">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v84_10">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_10"/><MemPortTyVec>2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v84_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_9"/><MemPortTyVec>2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v84_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_8"/><MemPortTyVec>2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v84_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v84_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_6"/><MemPortTyVec>2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="v84_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_5"/><MemPortTyVec>2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v84_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_4"/><MemPortTyVec>2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v84_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="v84_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="v84_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="v84">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sub_ln74">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln74"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="trunc_ln13">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="v47_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v47/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="j2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="trunc_ln13_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="0"/>
<pin id="98" dir="0" index="1" bw="2" slack="0"/>
<pin id="99" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln13_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sub_ln74_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln74_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln71_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln71_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="inp_sumRow_load_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inp_sumRow_load_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="inp_sumRow_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="17"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_sumRow_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="v84_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="v84_1_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_1_addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="v84_2_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_2_addr/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="v84_3_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_3_addr/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="v84_4_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="4" slack="0"/>
<pin id="159" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_4_addr/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="v84_5_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_5_addr/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="v84_6_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="4" slack="0"/>
<pin id="173" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_6_addr/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="v84_7_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_7_addr/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="v84_8_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_8_addr/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="v84_9_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_9_addr/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="v84_10_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_10_addr/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="v84_11_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="4" slack="0"/>
<pin id="208" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_11_addr/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="v84_12_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="4" slack="0"/>
<pin id="215" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_12_addr/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="v84_13_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="4" slack="0"/>
<pin id="222" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_13_addr/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="v84_14_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="4" slack="0"/>
<pin id="229" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_14_addr/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="v84_15_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="4" slack="0"/>
<pin id="236" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_15_addr/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="12"/>
<pin id="241" dir="0" index="1" bw="32" slack="1"/>
<pin id="242" dir="0" index="2" bw="0" slack="0"/>
<pin id="244" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="245" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="247" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v84_load/1 store_ln76/14 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="12"/>
<pin id="251" dir="0" index="1" bw="32" slack="1"/>
<pin id="252" dir="0" index="2" bw="0" slack="0"/>
<pin id="254" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="255" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="257" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v84_1_load/1 store_ln76/14 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="12"/>
<pin id="261" dir="0" index="1" bw="32" slack="1"/>
<pin id="262" dir="0" index="2" bw="0" slack="0"/>
<pin id="264" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="265" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="267" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v84_2_load/1 store_ln76/14 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="12"/>
<pin id="271" dir="0" index="1" bw="32" slack="1"/>
<pin id="272" dir="0" index="2" bw="0" slack="0"/>
<pin id="274" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="275" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="277" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v84_3_load/1 store_ln76/14 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="2"/>
<pin id="282" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v84_4_load/1 store_ln76/13 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="2"/>
<pin id="288" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v84_5_load/1 store_ln76/13 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="2"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v84_6_load/1 store_ln76/13 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="12"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="0" index="2" bw="0" slack="0"/>
<pin id="302" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="303" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="304" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="305" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v84_7_load/1 store_ln76/14 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="2"/>
<pin id="310" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v84_8_load/1 store_ln76/13 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="2"/>
<pin id="316" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v84_9_load/1 store_ln76/13 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="2"/>
<pin id="322" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v84_10_load/1 store_ln76/13 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="12"/>
<pin id="327" dir="0" index="1" bw="32" slack="1"/>
<pin id="328" dir="0" index="2" bw="0" slack="0"/>
<pin id="330" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="331" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="332" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="333" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v84_11_load/1 store_ln76/14 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="2"/>
<pin id="338" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v84_12_load/1 store_ln76/13 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="2"/>
<pin id="344" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v84_13_load/1 store_ln76/13 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_access_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="2"/>
<pin id="350" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v84_14_load/1 store_ln76/13 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="12"/>
<pin id="355" dir="0" index="1" bw="32" slack="1"/>
<pin id="356" dir="0" index="2" bw="0" slack="0"/>
<pin id="358" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="359" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="360" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="361" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v84_15_load/1 store_ln76/14 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln78_access_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="17"/>
<pin id="365" dir="0" index="1" bw="32" slack="1"/>
<pin id="366" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/18 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="1"/>
<pin id="371" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v48/14 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="1"/>
<pin id="375" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="v46/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln71_cast_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_cast/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln0_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="4" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln0_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="j2_1_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j2_1/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln72_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="0" index="1" bw="4" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln72_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="trunc_ln72_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="0"/>
<pin id="409" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="lshr_ln4_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="0"/>
<pin id="413" dir="0" index="1" bw="4" slack="0"/>
<pin id="414" dir="0" index="2" bw="3" slack="0"/>
<pin id="415" dir="0" index="3" bw="3" slack="0"/>
<pin id="416" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln74_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="0"/>
<pin id="423" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln74_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="0"/>
<pin id="427" dir="0" index="1" bw="2" slack="0"/>
<pin id="428" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln74_3_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_3/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="icmp_ln72_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="0"/>
<pin id="453" dir="0" index="1" bw="4" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_1/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln72_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="0" index="1" bw="4" slack="0"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_39_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="0" index="2" bw="32" slack="0"/>
<pin id="466" dir="0" index="3" bw="32" slack="0"/>
<pin id="467" dir="0" index="4" bw="32" slack="0"/>
<pin id="468" dir="0" index="5" bw="2" slack="1"/>
<pin id="469" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_40_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="0" index="2" bw="32" slack="0"/>
<pin id="479" dir="0" index="3" bw="32" slack="0"/>
<pin id="480" dir="0" index="4" bw="32" slack="0"/>
<pin id="481" dir="0" index="5" bw="2" slack="1"/>
<pin id="482" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_41_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="0" index="2" bw="32" slack="0"/>
<pin id="492" dir="0" index="3" bw="32" slack="0"/>
<pin id="493" dir="0" index="4" bw="32" slack="0"/>
<pin id="494" dir="0" index="5" bw="2" slack="1"/>
<pin id="495" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_s_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="0" index="2" bw="32" slack="0"/>
<pin id="505" dir="0" index="3" bw="32" slack="0"/>
<pin id="506" dir="0" index="4" bw="32" slack="0"/>
<pin id="507" dir="0" index="5" bw="2" slack="1"/>
<pin id="508" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="v44_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="0" index="2" bw="32" slack="0"/>
<pin id="518" dir="0" index="3" bw="32" slack="0"/>
<pin id="519" dir="0" index="4" bw="32" slack="0"/>
<pin id="520" dir="0" index="5" bw="2" slack="1"/>
<pin id="521" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="v44/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="v47_load_load_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="12"/>
<pin id="529" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v47_load/14 "/>
</bind>
</comp>

<comp id="531" class="1004" name="store_ln79_store_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="16"/>
<pin id="534" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/17 "/>
</bind>
</comp>

<comp id="536" class="1005" name="v47_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="v47 "/>
</bind>
</comp>

<comp id="543" class="1005" name="j2_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="0"/>
<pin id="545" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j2 "/>
</bind>
</comp>

<comp id="550" class="1005" name="trunc_ln13_read_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="1"/>
<pin id="552" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln13_read "/>
</bind>
</comp>

<comp id="555" class="1005" name="inp_sumRow_addr_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="4" slack="17"/>
<pin id="557" dir="1" index="1" bw="4" slack="17"/>
</pin_list>
<bind>
<opset="inp_sumRow_addr "/>
</bind>
</comp>

<comp id="560" class="1005" name="icmp_ln72_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="564" class="1005" name="trunc_ln72_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="1"/>
<pin id="566" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln72 "/>
</bind>
</comp>

<comp id="572" class="1005" name="v84_addr_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="1"/>
<pin id="574" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v84_addr "/>
</bind>
</comp>

<comp id="578" class="1005" name="v84_1_addr_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="4" slack="1"/>
<pin id="580" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v84_1_addr "/>
</bind>
</comp>

<comp id="584" class="1005" name="v84_2_addr_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="1"/>
<pin id="586" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v84_2_addr "/>
</bind>
</comp>

<comp id="590" class="1005" name="v84_3_addr_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="1"/>
<pin id="592" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v84_3_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="v84_4_addr_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="1"/>
<pin id="598" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v84_4_addr "/>
</bind>
</comp>

<comp id="601" class="1005" name="v84_5_addr_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="1"/>
<pin id="603" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v84_5_addr "/>
</bind>
</comp>

<comp id="606" class="1005" name="v84_6_addr_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="4" slack="1"/>
<pin id="608" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v84_6_addr "/>
</bind>
</comp>

<comp id="611" class="1005" name="v84_7_addr_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="4" slack="1"/>
<pin id="613" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v84_7_addr "/>
</bind>
</comp>

<comp id="617" class="1005" name="v84_8_addr_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="1"/>
<pin id="619" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v84_8_addr "/>
</bind>
</comp>

<comp id="622" class="1005" name="v84_9_addr_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="4" slack="1"/>
<pin id="624" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v84_9_addr "/>
</bind>
</comp>

<comp id="627" class="1005" name="v84_10_addr_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="4" slack="1"/>
<pin id="629" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v84_10_addr "/>
</bind>
</comp>

<comp id="632" class="1005" name="v84_11_addr_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="4" slack="1"/>
<pin id="634" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v84_11_addr "/>
</bind>
</comp>

<comp id="638" class="1005" name="v84_12_addr_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="4" slack="1"/>
<pin id="640" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v84_12_addr "/>
</bind>
</comp>

<comp id="643" class="1005" name="v84_13_addr_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="4" slack="1"/>
<pin id="645" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v84_13_addr "/>
</bind>
</comp>

<comp id="648" class="1005" name="v84_14_addr_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="4" slack="1"/>
<pin id="650" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v84_14_addr "/>
</bind>
</comp>

<comp id="653" class="1005" name="v84_15_addr_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="4" slack="1"/>
<pin id="655" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v84_15_addr "/>
</bind>
</comp>

<comp id="659" class="1005" name="icmp_ln72_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="17"/>
<pin id="661" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln72_1 "/>
</bind>
</comp>

<comp id="663" class="1005" name="v44_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="1"/>
<pin id="665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v44 "/>
</bind>
</comp>

<comp id="668" class="1005" name="v46_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v46 "/>
</bind>
</comp>

<comp id="689" class="1005" name="v47_load_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v47_load "/>
</bind>
</comp>

<comp id="694" class="1005" name="v48_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v48 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="42" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="42" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="40" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="46" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="46" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="48" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="52" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="52" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="52" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="52" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="52" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="52" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="52" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="52" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="52" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="52" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="52" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="52" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="8" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="52" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="6" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="52" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="248"><net_src comp="127" pin="3"/><net_sink comp="239" pin=2"/></net>

<net id="258"><net_src comp="134" pin="3"/><net_sink comp="249" pin=2"/></net>

<net id="268"><net_src comp="141" pin="3"/><net_sink comp="259" pin=2"/></net>

<net id="278"><net_src comp="148" pin="3"/><net_sink comp="269" pin=2"/></net>

<net id="284"><net_src comp="155" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="290"><net_src comp="162" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="169" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="306"><net_src comp="176" pin="3"/><net_sink comp="297" pin=2"/></net>

<net id="312"><net_src comp="183" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="318"><net_src comp="190" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="324"><net_src comp="197" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="334"><net_src comp="204" pin="3"/><net_sink comp="325" pin=2"/></net>

<net id="340"><net_src comp="211" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="346"><net_src comp="218" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="352"><net_src comp="225" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="362"><net_src comp="232" pin="3"/><net_sink comp="353" pin=2"/></net>

<net id="376"><net_src comp="76" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="108" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="386"><net_src comp="50" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="114" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="399"><net_src comp="392" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="54" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="392" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="60" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="392" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="62" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="392" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="64" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="66" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="424"><net_src comp="411" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="102" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="437"><net_src comp="431" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="438"><net_src comp="431" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="440"><net_src comp="431" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="441"><net_src comp="431" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="442"><net_src comp="431" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="443"><net_src comp="431" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="444"><net_src comp="431" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="445"><net_src comp="431" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="446"><net_src comp="431" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="447"><net_src comp="431" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="448"><net_src comp="431" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="449"><net_src comp="431" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="450"><net_src comp="431" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="455"><net_src comp="401" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="54" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="401" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="470"><net_src comp="74" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="239" pin="7"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="249" pin="7"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="259" pin="7"/><net_sink comp="462" pin=3"/></net>

<net id="474"><net_src comp="269" pin="7"/><net_sink comp="462" pin=4"/></net>

<net id="483"><net_src comp="74" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="279" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="285" pin="3"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="291" pin="3"/><net_sink comp="475" pin=3"/></net>

<net id="487"><net_src comp="297" pin="7"/><net_sink comp="475" pin=4"/></net>

<net id="496"><net_src comp="74" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="307" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="313" pin="3"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="319" pin="3"/><net_sink comp="488" pin=3"/></net>

<net id="500"><net_src comp="325" pin="7"/><net_sink comp="488" pin=4"/></net>

<net id="509"><net_src comp="74" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="335" pin="3"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="341" pin="3"/><net_sink comp="501" pin=2"/></net>

<net id="512"><net_src comp="347" pin="3"/><net_sink comp="501" pin=3"/></net>

<net id="513"><net_src comp="353" pin="7"/><net_sink comp="501" pin=4"/></net>

<net id="522"><net_src comp="74" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="462" pin="6"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="475" pin="6"/><net_sink comp="514" pin=2"/></net>

<net id="525"><net_src comp="488" pin="6"/><net_sink comp="514" pin=3"/></net>

<net id="526"><net_src comp="501" pin="6"/><net_sink comp="514" pin=4"/></net>

<net id="530"><net_src comp="527" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="535"><net_src comp="368" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="88" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="542"><net_src comp="536" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="546"><net_src comp="92" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="549"><net_src comp="543" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="553"><net_src comp="96" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="514" pin=5"/></net>

<net id="558"><net_src comp="120" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="563"><net_src comp="395" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="407" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="462" pin=5"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="475" pin=5"/></net>

<net id="570"><net_src comp="564" pin="1"/><net_sink comp="488" pin=5"/></net>

<net id="571"><net_src comp="564" pin="1"/><net_sink comp="501" pin=5"/></net>

<net id="575"><net_src comp="127" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="581"><net_src comp="134" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="587"><net_src comp="141" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="593"><net_src comp="148" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="599"><net_src comp="155" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="604"><net_src comp="162" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="609"><net_src comp="169" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="614"><net_src comp="176" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="620"><net_src comp="183" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="625"><net_src comp="190" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="630"><net_src comp="197" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="635"><net_src comp="204" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="641"><net_src comp="211" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="646"><net_src comp="218" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="651"><net_src comp="225" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="656"><net_src comp="232" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="662"><net_src comp="451" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="514" pin="6"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="671"><net_src comp="372" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="674"><net_src comp="668" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="675"><net_src comp="668" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="676"><net_src comp="668" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="677"><net_src comp="668" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="678"><net_src comp="668" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="679"><net_src comp="668" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="680"><net_src comp="668" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="681"><net_src comp="668" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="682"><net_src comp="668" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="683"><net_src comp="668" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="684"><net_src comp="668" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="685"><net_src comp="668" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="686"><net_src comp="668" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="687"><net_src comp="668" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="688"><net_src comp="668" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="692"><net_src comp="527" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="697"><net_src comp="368" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="363" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inp_sumRow | {18 }
	Port: v84_15 | {14 }
	Port: v84_14 | {13 }
	Port: v84_13 | {13 }
	Port: v84_12 | {13 }
	Port: v84_11 | {14 }
	Port: v84_10 | {13 }
	Port: v84_9 | {13 }
	Port: v84_8 | {13 }
	Port: v84_7 | {14 }
	Port: v84_6 | {13 }
	Port: v84_5 | {13 }
	Port: v84_4 | {13 }
	Port: v84_3 | {14 }
	Port: v84_2 | {14 }
	Port: v84_1 | {14 }
	Port: v84 | {14 }
 - Input state : 
	Port: Self_attention_Pipeline_l_j2 : inp_sumRow_load | {1 }
	Port: Self_attention_Pipeline_l_j2 : zext_ln71 | {1 }
	Port: Self_attention_Pipeline_l_j2 : v84_15 | {1 2 }
	Port: Self_attention_Pipeline_l_j2 : v84_14 | {1 2 }
	Port: Self_attention_Pipeline_l_j2 : v84_13 | {1 2 }
	Port: Self_attention_Pipeline_l_j2 : v84_12 | {1 2 }
	Port: Self_attention_Pipeline_l_j2 : v84_11 | {1 2 }
	Port: Self_attention_Pipeline_l_j2 : v84_10 | {1 2 }
	Port: Self_attention_Pipeline_l_j2 : v84_9 | {1 2 }
	Port: Self_attention_Pipeline_l_j2 : v84_8 | {1 2 }
	Port: Self_attention_Pipeline_l_j2 : v84_7 | {1 2 }
	Port: Self_attention_Pipeline_l_j2 : v84_6 | {1 2 }
	Port: Self_attention_Pipeline_l_j2 : v84_5 | {1 2 }
	Port: Self_attention_Pipeline_l_j2 : v84_4 | {1 2 }
	Port: Self_attention_Pipeline_l_j2 : v84_3 | {1 2 }
	Port: Self_attention_Pipeline_l_j2 : v84_2 | {1 2 }
	Port: Self_attention_Pipeline_l_j2 : v84_1 | {1 2 }
	Port: Self_attention_Pipeline_l_j2 : v84 | {1 2 }
	Port: Self_attention_Pipeline_l_j2 : sub_ln74 | {1 }
	Port: Self_attention_Pipeline_l_j2 : trunc_ln13 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j2_1 : 1
		inp_sumRow_addr : 1
		icmp_ln72 : 2
		add_ln72 : 2
		br_ln72 : 3
		trunc_ln72 : 2
		lshr_ln4 : 2
		zext_ln74 : 3
		add_ln74 : 4
		zext_ln74_3 : 5
		v84_addr : 6
		v84_1_addr : 6
		v84_2_addr : 6
		v84_3_addr : 6
		v84_4_addr : 6
		v84_5_addr : 6
		v84_6_addr : 6
		v84_7_addr : 6
		v84_8_addr : 6
		v84_9_addr : 6
		v84_10_addr : 6
		v84_11_addr : 6
		v84_12_addr : 6
		v84_13_addr : 6
		v84_14_addr : 6
		v84_15_addr : 6
		v84_load : 7
		v84_1_load : 7
		v84_2_load : 7
		v84_3_load : 7
		v84_4_load : 7
		v84_5_load : 7
		v84_6_load : 7
		v84_7_load : 7
		v84_8_load : 7
		v84_9_load : 7
		v84_10_load : 7
		v84_11_load : 7
		v84_12_load : 7
		v84_13_load : 7
		v84_14_load : 7
		v84_15_load : 7
		switch_ln76 : 3
		switch_ln76 : 3
		switch_ln76 : 3
		switch_ln76 : 3
		icmp_ln72_1 : 3
		br_ln72 : 4
		store_ln72 : 3
	State 2
		tmp_39 : 1
		tmp_40 : 1
		tmp_41 : 1
		tmp_s : 1
		v44 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		v48 : 1
	State 15
	State 16
	State 17
		store_ln79 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   fexp   |            grp_fu_372            |    7    |   317   |   918   |
|----------|----------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_368            |    2    |   205   |   390   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_39_fu_462          |    0    |    0    |    20   |
|          |           tmp_40_fu_475          |    0    |    0    |    20   |
|    mux   |           tmp_41_fu_488          |    0    |    0    |    20   |
|          |           tmp_s_fu_501           |    0    |    0    |    20   |
|          |            v44_fu_514            |    0    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|    add   |          add_ln72_fu_401         |    0    |    0    |    13   |
|          |          add_ln74_fu_425         |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln72_fu_395         |    0    |    0    |    9    |
|          |        icmp_ln72_1_fu_451        |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|          |    trunc_ln13_read_read_fu_96    |    0    |    0    |    0    |
|   read   |     sub_ln74_read_read_fu_102    |    0    |    0    |    0    |
|          |    zext_ln71_read_read_fu_108    |    0    |    0    |    0    |
|          | inp_sumRow_load_read_read_fu_114 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       zext_ln71_cast_fu_377      |    0    |    0    |    0    |
|   zext   |         zext_ln74_fu_421         |    0    |    0    |    0    |
|          |        zext_ln74_3_fu_431        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln72_fu_407        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|          lshr_ln4_fu_411         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    9    |   522   |   1452  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  icmp_ln72_1_reg_659  |    1   |
|   icmp_ln72_reg_560   |    1   |
|inp_sumRow_addr_reg_555|    4   |
|       j2_reg_543      |    4   |
|trunc_ln13_read_reg_550|    2   |
|   trunc_ln72_reg_564  |    2   |
|      v44_reg_663      |   32   |
|      v46_reg_668      |   32   |
|    v47_load_reg_689   |   32   |
|      v47_reg_536      |   32   |
|      v48_reg_694      |   32   |
|  v84_10_addr_reg_627  |    4   |
|  v84_11_addr_reg_632  |    4   |
|  v84_12_addr_reg_638  |    4   |
|  v84_13_addr_reg_643  |    4   |
|  v84_14_addr_reg_648  |    4   |
|  v84_15_addr_reg_653  |    4   |
|   v84_1_addr_reg_578  |    4   |
|   v84_2_addr_reg_584  |    4   |
|   v84_3_addr_reg_590  |    4   |
|   v84_4_addr_reg_596  |    4   |
|   v84_5_addr_reg_601  |    4   |
|   v84_6_addr_reg_606  |    4   |
|   v84_7_addr_reg_611  |    4   |
|   v84_8_addr_reg_617  |    4   |
|   v84_9_addr_reg_622  |    4   |
|    v84_addr_reg_572   |    4   |
+-----------------------+--------+
|         Total         |   238  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_239 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_249 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_259 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_269 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_279 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_285 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_291 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_297 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_307 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_313 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_319 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_325 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_335 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_341 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_347 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_353 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_368    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   136  ||  26.996 ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   522  |  1452  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   26   |    -   |   153  |
|  Register |    -   |    -   |   238  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   26   |   760  |  1605  |
+-----------+--------+--------+--------+--------+
