Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Apr 27 21:24:32 2022
| Host         : big12.seas.upenn.edu running 64-bit openSUSE Leap 15.3
| Command      : report_design_analysis -file ./output/post_route_design_analysis_report.txt
| Design       : lc4_system
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                                                                                                                                                                                                                                                                            Path #1                                                                                                                                                                                                                                                                                                                                                                           |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       57.250 |
| Path Delay                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      110.823 |
| Logic Delay               | 27.699(25%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| Net Delay                 | 83.124(75%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| Clock Skew                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       -0.115 |
| Slack                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      -54.214 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| Logic Levels              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          126 |
| Routes                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          125 |
| Logical Path              | FDRE LUT6 LUT3 LUT5 LUT5 LUT6 CARRY4 LUT6 CARRY4 CARRY4 LUT4 LUT6 CARRY4 LUT6 LUT6 CARRY4 LUT3 LUT6 CARRY4 LUT5 LUT6 CARRY4 LUT5 LUT6 CARRY4 CARRY4 LUT5 LUT6 CARRY4 LUT5 LUT6 CARRY4 CARRY4 LUT5 LUT6 CARRY4 LUT5 LUT6 CARRY4 CARRY4 LUT5 LUT6 CARRY4 CARRY4 LUT5 LUT6 CARRY4 LUT5 LUT6 CARRY4 LUT5 LUT6 CARRY4 CARRY4 LUT5 LUT6 CARRY4 CARRY4 LUT2 LUT6 LUT5 MUXF7 LUT6 LUT5 LUT4 LUT5 CARRY4 LUT6 CARRY4 CARRY4 LUT5 LUT4 CARRY4 CARRY4 LUT6 LUT6 CARRY4 LUT5 LUT6 CARRY4 LUT5 LUT6 CARRY4 CARRY4 LUT5 LUT6 CARRY4 LUT5 LUT6 CARRY4 LUT5 LUT6 CARRY4 LUT5 LUT6 CARRY4 LUT5 LUT6 CARRY4 CARRY4 LUT5 LUT6 CARRY4 CARRY4 LUT5 LUT6 CARRY4 CARRY4 LUT5 LUT6 CARRY4 LUT5 LUT6 CARRY4 LUT5 LUT6 CARRY4 CARRY4 LUT2 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 FDRE |
| Start Point Clock         | clk_processor_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| End Point Clock           | clk_processor_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| DSP Block                 | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| BRAM                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| IO Crossings              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0 |
| Config Crossings          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0 |
| SLR Crossings             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0 |
| PBlocks                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0 |
| High Fanout               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          107 |
| Dont Touch                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0 |
| Mark Debug                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| End Point Pin Primitive   | FDRE/R                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| Start Point Pin           | state_reg[0]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| End Point Pin             | state_reg[13]/R                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+------------------------------------+-------------+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+-----+-----+
|           End Point Clock          | Requirement |  0 |  1  |  2  |  3 |  4 |  5 | 10 | 11 | 12 | 13 | 61 | 62 | 63 | 69 | 121 | 122 | 123 | 126 |
+------------------------------------+-------------+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+-----+-----+
| clk_processor_design_1_clk_wiz_0_0 | 57.250ns    |  0 | 134 | 176 | 88 | 96 | 97 |  3 |  4 |  4 |  4 |  5 |  8 |  3 | 80 |   8 |   7 |   1 |  96 |
| clk_vga_design_1_clk_wiz_0_0       | 20.000ns    | 88 |  24 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |   0 |
| clk_vga_inv_design_1_clk_wiz_0_0   | 20.000ns    | 16 |  23 |  29 |  6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |   0 |
+------------------------------------+-------------+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+-----+-----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


