/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* DMA */
#define DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL2
#define DMA__DRQ_NUMBER 10u
#define DMA__NUMBEROF_TDS 0u
#define DMA__PRIORITY 2u
#define DMA__TERMIN_EN 0u
#define DMA__TERMIN_SEL 0u
#define DMA__TERMOUT0_EN 0u
#define DMA__TERMOUT0_SEL 0u
#define DMA__TERMOUT1_EN 0u
#define DMA__TERMOUT1_SEL 0u
#define DMA_CHANNELS_USED__MASK0 0x00000400u

/* LED */
#define LED__0__INTTYPE CYREG_PICU1_INTTYPE7
#define LED__0__MASK 0x80u
#define LED__0__PC CYREG_PRT1_PC7
#define LED__0__PORT 1u
#define LED__0__SHIFT 7u
#define LED__AG CYREG_PRT1_AG
#define LED__AMUX CYREG_PRT1_AMUX
#define LED__BIE CYREG_PRT1_BIE
#define LED__BIT_MASK CYREG_PRT1_BIT_MASK
#define LED__BYP CYREG_PRT1_BYP
#define LED__CTL CYREG_PRT1_CTL
#define LED__DM0 CYREG_PRT1_DM0
#define LED__DM1 CYREG_PRT1_DM1
#define LED__DM2 CYREG_PRT1_DM2
#define LED__DR CYREG_PRT1_DR
#define LED__INP_DIS CYREG_PRT1_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LED__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT1_LCD_EN
#define LED__MASK 0x80u
#define LED__PORT 1u
#define LED__PRT CYREG_PRT1_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LED__PS CYREG_PRT1_PS
#define LED__SHIFT 7u
#define LED__SLW CYREG_PRT1_SLW
#define LED_1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED_1__0__MASK 0x02u
#define LED_1__0__PC CYREG_PRT2_PC1
#define LED_1__0__PORT 2u
#define LED_1__0__SHIFT 1u
#define LED_1__AG CYREG_PRT2_AG
#define LED_1__AMUX CYREG_PRT2_AMUX
#define LED_1__BIE CYREG_PRT2_BIE
#define LED_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_1__BYP CYREG_PRT2_BYP
#define LED_1__CTL CYREG_PRT2_CTL
#define LED_1__DM0 CYREG_PRT2_DM0
#define LED_1__DM1 CYREG_PRT2_DM1
#define LED_1__DM2 CYREG_PRT2_DM2
#define LED_1__DR CYREG_PRT2_DR
#define LED_1__INP_DIS CYREG_PRT2_INP_DIS
#define LED_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_1__LCD_EN CYREG_PRT2_LCD_EN
#define LED_1__MASK 0x02u
#define LED_1__PORT 2u
#define LED_1__PRT CYREG_PRT2_PRT
#define LED_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_1__PS CYREG_PRT2_PS
#define LED_1__SHIFT 1u
#define LED_1__SLW CYREG_PRT2_SLW

/* TONE */
#define TONE__0__INTTYPE CYREG_PICU2_INTTYPE6
#define TONE__0__MASK 0x40u
#define TONE__0__PC CYREG_PRT2_PC6
#define TONE__0__PORT 2u
#define TONE__0__SHIFT 6u
#define TONE__AG CYREG_PRT2_AG
#define TONE__AMUX CYREG_PRT2_AMUX
#define TONE__BIE CYREG_PRT2_BIE
#define TONE__BIT_MASK CYREG_PRT2_BIT_MASK
#define TONE__BYP CYREG_PRT2_BYP
#define TONE__CTL CYREG_PRT2_CTL
#define TONE__DM0 CYREG_PRT2_DM0
#define TONE__DM1 CYREG_PRT2_DM1
#define TONE__DM2 CYREG_PRT2_DM2
#define TONE__DR CYREG_PRT2_DR
#define TONE__INP_DIS CYREG_PRT2_INP_DIS
#define TONE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define TONE__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define TONE__LCD_EN CYREG_PRT2_LCD_EN
#define TONE__MASK 0x40u
#define TONE__PORT 2u
#define TONE__PRT CYREG_PRT2_PRT
#define TONE__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define TONE__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define TONE__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define TONE__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define TONE__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define TONE__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define TONE__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define TONE__PS CYREG_PRT2_PS
#define TONE__SHIFT 6u
#define TONE__SLW CYREG_PRT2_SLW

/* AF_IN */
#define AF_IN__0__INTTYPE CYREG_PICU3_INTTYPE3
#define AF_IN__0__MASK 0x08u
#define AF_IN__0__PC CYREG_PRT3_PC3
#define AF_IN__0__PORT 3u
#define AF_IN__0__SHIFT 3u
#define AF_IN__AG CYREG_PRT3_AG
#define AF_IN__AMUX CYREG_PRT3_AMUX
#define AF_IN__BIE CYREG_PRT3_BIE
#define AF_IN__BIT_MASK CYREG_PRT3_BIT_MASK
#define AF_IN__BYP CYREG_PRT3_BYP
#define AF_IN__CTL CYREG_PRT3_CTL
#define AF_IN__DM0 CYREG_PRT3_DM0
#define AF_IN__DM1 CYREG_PRT3_DM1
#define AF_IN__DM2 CYREG_PRT3_DM2
#define AF_IN__DR CYREG_PRT3_DR
#define AF_IN__INP_DIS CYREG_PRT3_INP_DIS
#define AF_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define AF_IN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define AF_IN__LCD_EN CYREG_PRT3_LCD_EN
#define AF_IN__MASK 0x08u
#define AF_IN__PORT 3u
#define AF_IN__PRT CYREG_PRT3_PRT
#define AF_IN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define AF_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define AF_IN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define AF_IN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define AF_IN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define AF_IN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define AF_IN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define AF_IN__PS CYREG_PRT3_PS
#define AF_IN__SHIFT 3u
#define AF_IN__SLW CYREG_PRT3_SLW

/* PGA_1 */
#define PGA_1_SC__BST CYREG_SC2_BST
#define PGA_1_SC__CLK CYREG_SC2_CLK
#define PGA_1_SC__CMPINV CYREG_SC_CMPINV
#define PGA_1_SC__CMPINV_MASK 0x04u
#define PGA_1_SC__CPTR CYREG_SC_CPTR
#define PGA_1_SC__CPTR_MASK 0x04u
#define PGA_1_SC__CR0 CYREG_SC2_CR0
#define PGA_1_SC__CR1 CYREG_SC2_CR1
#define PGA_1_SC__CR2 CYREG_SC2_CR2
#define PGA_1_SC__MSK CYREG_SC_MSK
#define PGA_1_SC__MSK_MASK 0x04u
#define PGA_1_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_1_SC__PM_ACT_MSK 0x04u
#define PGA_1_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_1_SC__PM_STBY_MSK 0x04u
#define PGA_1_SC__SR CYREG_SC_SR
#define PGA_1_SC__SR_MASK 0x04u
#define PGA_1_SC__SW0 CYREG_SC2_SW0
#define PGA_1_SC__SW10 CYREG_SC2_SW10
#define PGA_1_SC__SW2 CYREG_SC2_SW2
#define PGA_1_SC__SW3 CYREG_SC2_SW3
#define PGA_1_SC__SW4 CYREG_SC2_SW4
#define PGA_1_SC__SW6 CYREG_SC2_SW6
#define PGA_1_SC__SW7 CYREG_SC2_SW7
#define PGA_1_SC__SW8 CYREG_SC2_SW8
#define PGA_1_SC__WRK1 CYREG_SC_WRK1
#define PGA_1_SC__WRK1_MASK 0x04u

/* ROT_A */
#define ROT_A__0__INTTYPE CYREG_PICU2_INTTYPE4
#define ROT_A__0__MASK 0x10u
#define ROT_A__0__PC CYREG_PRT2_PC4
#define ROT_A__0__PORT 2u
#define ROT_A__0__SHIFT 4u
#define ROT_A__AG CYREG_PRT2_AG
#define ROT_A__AMUX CYREG_PRT2_AMUX
#define ROT_A__BIE CYREG_PRT2_BIE
#define ROT_A__BIT_MASK CYREG_PRT2_BIT_MASK
#define ROT_A__BYP CYREG_PRT2_BYP
#define ROT_A__CTL CYREG_PRT2_CTL
#define ROT_A__DM0 CYREG_PRT2_DM0
#define ROT_A__DM1 CYREG_PRT2_DM1
#define ROT_A__DM2 CYREG_PRT2_DM2
#define ROT_A__DR CYREG_PRT2_DR
#define ROT_A__INP_DIS CYREG_PRT2_INP_DIS
#define ROT_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define ROT_A__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define ROT_A__LCD_EN CYREG_PRT2_LCD_EN
#define ROT_A__MASK 0x10u
#define ROT_A__PORT 2u
#define ROT_A__PRT CYREG_PRT2_PRT
#define ROT_A__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define ROT_A__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define ROT_A__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define ROT_A__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define ROT_A__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define ROT_A__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define ROT_A__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define ROT_A__PS CYREG_PRT2_PS
#define ROT_A__SHIFT 4u
#define ROT_A__SLW CYREG_PRT2_SLW

/* ROT_B */
#define ROT_B__0__INTTYPE CYREG_PICU2_INTTYPE5
#define ROT_B__0__MASK 0x20u
#define ROT_B__0__PC CYREG_PRT2_PC5
#define ROT_B__0__PORT 2u
#define ROT_B__0__SHIFT 5u
#define ROT_B__AG CYREG_PRT2_AG
#define ROT_B__AMUX CYREG_PRT2_AMUX
#define ROT_B__BIE CYREG_PRT2_BIE
#define ROT_B__BIT_MASK CYREG_PRT2_BIT_MASK
#define ROT_B__BYP CYREG_PRT2_BYP
#define ROT_B__CTL CYREG_PRT2_CTL
#define ROT_B__DM0 CYREG_PRT2_DM0
#define ROT_B__DM1 CYREG_PRT2_DM1
#define ROT_B__DM2 CYREG_PRT2_DM2
#define ROT_B__DR CYREG_PRT2_DR
#define ROT_B__INP_DIS CYREG_PRT2_INP_DIS
#define ROT_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define ROT_B__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define ROT_B__LCD_EN CYREG_PRT2_LCD_EN
#define ROT_B__MASK 0x20u
#define ROT_B__PORT 2u
#define ROT_B__PRT CYREG_PRT2_PRT
#define ROT_B__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define ROT_B__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define ROT_B__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define ROT_B__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define ROT_B__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define ROT_B__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define ROT_B__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define ROT_B__PS CYREG_PRT2_PS
#define ROT_B__SHIFT 5u
#define ROT_B__SLW CYREG_PRT2_SLW

/* VDAC8 */
#define VDAC8_viDAC8__CR0 CYREG_DAC3_CR0
#define VDAC8_viDAC8__CR1 CYREG_DAC3_CR1
#define VDAC8_viDAC8__D CYREG_DAC3_D
#define VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_viDAC8__PM_ACT_MSK 0x08u
#define VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_viDAC8__PM_STBY_MSK 0x08u
#define VDAC8_viDAC8__STROBE CYREG_DAC3_STROBE
#define VDAC8_viDAC8__SW0 CYREG_DAC3_SW0
#define VDAC8_viDAC8__SW2 CYREG_DAC3_SW2
#define VDAC8_viDAC8__SW3 CYREG_DAC3_SW3
#define VDAC8_viDAC8__SW4 CYREG_DAC3_SW4
#define VDAC8_viDAC8__TR CYREG_DAC3_TR
#define VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define VDAC8_viDAC8__TST CYREG_DAC3_TST

/* AF_OUT */
#define AF_OUT__0__INTTYPE CYREG_PICU3_INTTYPE6
#define AF_OUT__0__MASK 0x40u
#define AF_OUT__0__PC CYREG_PRT3_PC6
#define AF_OUT__0__PORT 3u
#define AF_OUT__0__SHIFT 6u
#define AF_OUT__AG CYREG_PRT3_AG
#define AF_OUT__AMUX CYREG_PRT3_AMUX
#define AF_OUT__BIE CYREG_PRT3_BIE
#define AF_OUT__BIT_MASK CYREG_PRT3_BIT_MASK
#define AF_OUT__BYP CYREG_PRT3_BYP
#define AF_OUT__CTL CYREG_PRT3_CTL
#define AF_OUT__DM0 CYREG_PRT3_DM0
#define AF_OUT__DM1 CYREG_PRT3_DM1
#define AF_OUT__DM2 CYREG_PRT3_DM2
#define AF_OUT__DR CYREG_PRT3_DR
#define AF_OUT__INP_DIS CYREG_PRT3_INP_DIS
#define AF_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define AF_OUT__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define AF_OUT__LCD_EN CYREG_PRT3_LCD_EN
#define AF_OUT__MASK 0x40u
#define AF_OUT__PORT 3u
#define AF_OUT__PRT CYREG_PRT3_PRT
#define AF_OUT__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define AF_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define AF_OUT__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define AF_OUT__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define AF_OUT__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define AF_OUT__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define AF_OUT__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define AF_OUT__PS CYREG_PRT3_PS
#define AF_OUT__SHIFT 6u
#define AF_OUT__SLW CYREG_PRT3_SLW

/* Filter */
#define Filter_DFB__ACU_SRAM_DATA CYREG_DFB0_ACU_SRAM_DATA_MBASE
#define Filter_DFB__COHER CYREG_DFB0_COHER
#define Filter_DFB__CR CYREG_DFB0_CR
#define Filter_DFB__CSA_SRAM_DATA CYREG_DFB0_CSA_SRAM_DATA_MBASE
#define Filter_DFB__CSB_SRAM_DATA CYREG_DFB0_CSB_SRAM_DATA_MBASE
#define Filter_DFB__DALIGN CYREG_DFB0_DALIGN
#define Filter_DFB__DMA_CTRL CYREG_DFB0_DMA_CTRL
#define Filter_DFB__DPA_SRAM_DATA CYREG_DFB0_DPA_SRAM_DATA_MBASE
#define Filter_DFB__DPB_SRAM_DATA CYREG_DFB0_DPB_SRAM_DATA_MBASE
#define Filter_DFB__DSI_CTRL CYREG_DFB0_DSI_CTRL
#define Filter_DFB__FSM_SRAM_DATA CYREG_DFB0_FSM_SRAM_DATA_MBASE
#define Filter_DFB__HOLDA CYREG_DFB0_HOLDA
#define Filter_DFB__HOLDAH CYREG_DFB0_HOLDAH
#define Filter_DFB__HOLDAM CYREG_DFB0_HOLDAM
#define Filter_DFB__HOLDAS CYREG_DFB0_HOLDAS
#define Filter_DFB__HOLDB CYREG_DFB0_HOLDB
#define Filter_DFB__HOLDBH CYREG_DFB0_HOLDBH
#define Filter_DFB__HOLDBM CYREG_DFB0_HOLDBM
#define Filter_DFB__HOLDBS CYREG_DFB0_HOLDBS
#define Filter_DFB__INT_CTRL CYREG_DFB0_INT_CTRL
#define Filter_DFB__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define Filter_DFB__PM_ACT_MSK 0x10u
#define Filter_DFB__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define Filter_DFB__PM_STBY_MSK 0x10u
#define Filter_DFB__RAM_DIR CYREG_DFB0_RAM_DIR
#define Filter_DFB__RAM_EN CYREG_DFB0_RAM_EN
#define Filter_DFB__SEMA CYREG_DFB0_SEMA
#define Filter_DFB__SR CYREG_DFB0_SR
#define Filter_DFB__STAGEA CYREG_DFB0_STAGEA
#define Filter_DFB__STAGEAH CYREG_DFB0_STAGEAH
#define Filter_DFB__STAGEAM CYREG_DFB0_STAGEAM
#define Filter_DFB__STAGEB CYREG_DFB0_STAGEB
#define Filter_DFB__STAGEBH CYREG_DFB0_STAGEBH
#define Filter_DFB__STAGEBM CYREG_DFB0_STAGEBM

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* MON_ISR */
#define MON_ISR__0__INTTYPE CYREG_PICU2_INTTYPE7
#define MON_ISR__0__MASK 0x80u
#define MON_ISR__0__PC CYREG_PRT2_PC7
#define MON_ISR__0__PORT 2u
#define MON_ISR__0__SHIFT 7u
#define MON_ISR__AG CYREG_PRT2_AG
#define MON_ISR__AMUX CYREG_PRT2_AMUX
#define MON_ISR__BIE CYREG_PRT2_BIE
#define MON_ISR__BIT_MASK CYREG_PRT2_BIT_MASK
#define MON_ISR__BYP CYREG_PRT2_BYP
#define MON_ISR__CTL CYREG_PRT2_CTL
#define MON_ISR__DM0 CYREG_PRT2_DM0
#define MON_ISR__DM1 CYREG_PRT2_DM1
#define MON_ISR__DM2 CYREG_PRT2_DM2
#define MON_ISR__DR CYREG_PRT2_DR
#define MON_ISR__INP_DIS CYREG_PRT2_INP_DIS
#define MON_ISR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MON_ISR__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MON_ISR__LCD_EN CYREG_PRT2_LCD_EN
#define MON_ISR__MASK 0x80u
#define MON_ISR__PORT 2u
#define MON_ISR__PRT CYREG_PRT2_PRT
#define MON_ISR__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MON_ISR__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MON_ISR__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MON_ISR__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MON_ISR__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MON_ISR__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MON_ISR__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MON_ISR__PS CYREG_PRT2_PS
#define MON_ISR__SHIFT 7u
#define MON_ISR__SLW CYREG_PRT2_SLW

/* Opamp_1 */
#define Opamp_1_ABuf__CR CYREG_OPAMP3_CR
#define Opamp_1_ABuf__MX CYREG_OPAMP3_MX
#define Opamp_1_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_1_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_1_ABuf__PM_ACT_MSK 0x08u
#define Opamp_1_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_1_ABuf__PM_STBY_MSK 0x08u
#define Opamp_1_ABuf__RSVD CYREG_OPAMP3_RSVD
#define Opamp_1_ABuf__SW CYREG_OPAMP3_SW
#define Opamp_1_ABuf__TR0 CYREG_OPAMP3_TR0
#define Opamp_1_ABuf__TR1 CYREG_OPAMP3_TR1

/* Opamp_2 */
#define Opamp_2_ABuf__CR CYREG_OPAMP1_CR
#define Opamp_2_ABuf__MX CYREG_OPAMP1_MX
#define Opamp_2_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_2_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_2_ABuf__PM_ACT_MSK 0x02u
#define Opamp_2_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_2_ABuf__PM_STBY_MSK 0x02u
#define Opamp_2_ABuf__RSVD CYREG_OPAMP1_RSVD
#define Opamp_2_ABuf__SW CYREG_OPAMP1_SW
#define Opamp_2_ABuf__TR0 CYREG_OPAMP1_TR0
#define Opamp_2_ABuf__TR1 CYREG_OPAMP1_TR1

/* Timer_1 */
#define Timer_1_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_1_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_1_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_1_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_1_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_1_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_1_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_1_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_1_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_1_TimerHW__PM_ACT_MSK 0x01u
#define Timer_1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_1_TimerHW__PM_STBY_MSK 0x01u
#define Timer_1_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_1_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_1_TimerHW__SR0 CYREG_TMR0_SR0

/* USBUART */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x800000u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7u
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7u
#define USBUART_Dm__SLW CYREG_PRT15_SLW
#define USBUART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6u
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6u
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x1000u
#define USBUART_dp_int__INTC_NUMBER 12u
#define USBUART_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x1000000u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x01u
#define USBUART_ep_1__INTC_NUMBER 0u
#define USBUART_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x02u
#define USBUART_ep_2__INTC_NUMBER 1u
#define USBUART_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x04u
#define USBUART_ep_3__INTC_NUMBER 2u
#define USBUART_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x200000u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* PI_KEY_0 */
#define PI_KEY_0__0__INTTYPE CYREG_PICU2_INTTYPE3
#define PI_KEY_0__0__MASK 0x08u
#define PI_KEY_0__0__PC CYREG_PRT2_PC3
#define PI_KEY_0__0__PORT 2u
#define PI_KEY_0__0__SHIFT 3u
#define PI_KEY_0__AG CYREG_PRT2_AG
#define PI_KEY_0__AMUX CYREG_PRT2_AMUX
#define PI_KEY_0__BIE CYREG_PRT2_BIE
#define PI_KEY_0__BIT_MASK CYREG_PRT2_BIT_MASK
#define PI_KEY_0__BYP CYREG_PRT2_BYP
#define PI_KEY_0__CTL CYREG_PRT2_CTL
#define PI_KEY_0__DM0 CYREG_PRT2_DM0
#define PI_KEY_0__DM1 CYREG_PRT2_DM1
#define PI_KEY_0__DM2 CYREG_PRT2_DM2
#define PI_KEY_0__DR CYREG_PRT2_DR
#define PI_KEY_0__INP_DIS CYREG_PRT2_INP_DIS
#define PI_KEY_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PI_KEY_0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PI_KEY_0__LCD_EN CYREG_PRT2_LCD_EN
#define PI_KEY_0__MASK 0x08u
#define PI_KEY_0__PORT 2u
#define PI_KEY_0__PRT CYREG_PRT2_PRT
#define PI_KEY_0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PI_KEY_0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PI_KEY_0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PI_KEY_0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PI_KEY_0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PI_KEY_0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PI_KEY_0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PI_KEY_0__PS CYREG_PRT2_PS
#define PI_KEY_0__SHIFT 3u
#define PI_KEY_0__SLW CYREG_PRT2_SLW

/* PI_KEY_1 */
#define PI_KEY_1__0__INTTYPE CYREG_PICU2_INTTYPE2
#define PI_KEY_1__0__MASK 0x04u
#define PI_KEY_1__0__PC CYREG_PRT2_PC2
#define PI_KEY_1__0__PORT 2u
#define PI_KEY_1__0__SHIFT 2u
#define PI_KEY_1__AG CYREG_PRT2_AG
#define PI_KEY_1__AMUX CYREG_PRT2_AMUX
#define PI_KEY_1__BIE CYREG_PRT2_BIE
#define PI_KEY_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define PI_KEY_1__BYP CYREG_PRT2_BYP
#define PI_KEY_1__CTL CYREG_PRT2_CTL
#define PI_KEY_1__DM0 CYREG_PRT2_DM0
#define PI_KEY_1__DM1 CYREG_PRT2_DM1
#define PI_KEY_1__DM2 CYREG_PRT2_DM2
#define PI_KEY_1__DR CYREG_PRT2_DR
#define PI_KEY_1__INP_DIS CYREG_PRT2_INP_DIS
#define PI_KEY_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PI_KEY_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PI_KEY_1__LCD_EN CYREG_PRT2_LCD_EN
#define PI_KEY_1__MASK 0x04u
#define PI_KEY_1__PORT 2u
#define PI_KEY_1__PRT CYREG_PRT2_PRT
#define PI_KEY_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PI_KEY_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PI_KEY_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PI_KEY_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PI_KEY_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PI_KEY_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PI_KEY_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PI_KEY_1__PS CYREG_PRT2_PS
#define PI_KEY_1__SHIFT 2u
#define PI_KEY_1__SLW CYREG_PRT2_SLW

/* VREF_OUT */
#define VREF_OUT__0__INTTYPE CYREG_PICU3_INTTYPE4
#define VREF_OUT__0__MASK 0x10u
#define VREF_OUT__0__PC CYREG_PRT3_PC4
#define VREF_OUT__0__PORT 3u
#define VREF_OUT__0__SHIFT 4u
#define VREF_OUT__AG CYREG_PRT3_AG
#define VREF_OUT__AMUX CYREG_PRT3_AMUX
#define VREF_OUT__BIE CYREG_PRT3_BIE
#define VREF_OUT__BIT_MASK CYREG_PRT3_BIT_MASK
#define VREF_OUT__BYP CYREG_PRT3_BYP
#define VREF_OUT__CTL CYREG_PRT3_CTL
#define VREF_OUT__DM0 CYREG_PRT3_DM0
#define VREF_OUT__DM1 CYREG_PRT3_DM1
#define VREF_OUT__DM2 CYREG_PRT3_DM2
#define VREF_OUT__DR CYREG_PRT3_DR
#define VREF_OUT__INP_DIS CYREG_PRT3_INP_DIS
#define VREF_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define VREF_OUT__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define VREF_OUT__LCD_EN CYREG_PRT3_LCD_EN
#define VREF_OUT__MASK 0x10u
#define VREF_OUT__PORT 3u
#define VREF_OUT__PRT CYREG_PRT3_PRT
#define VREF_OUT__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define VREF_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define VREF_OUT__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define VREF_OUT__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define VREF_OUT__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define VREF_OUT__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define VREF_OUT__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define VREF_OUT__PS CYREG_PRT3_PS
#define VREF_OUT__SHIFT 4u
#define VREF_OUT__SLW CYREG_PRT3_SLW

/* ADC_DelSig */
#define ADC_DelSig_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DelSig_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_DSM__TST1 CYREG_DSM0_TST1
#define ADC_DelSig_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_DelSig_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_DelSig_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_theACLK__INDEX 0x00u
#define ADC_DelSig_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_theACLK__PM_STBY_MSK 0x01u

/* Clock_2kHz */
#define Clock_2kHz__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_2kHz__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_2kHz__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_2kHz__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2kHz__INDEX 0x02u
#define Clock_2kHz__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2kHz__PM_ACT_MSK 0x04u
#define Clock_2kHz__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2kHz__PM_STBY_MSK 0x04u

/* isr_filter */
#define isr_filter__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_filter__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_filter__INTC_MASK 0x10000000u
#define isr_filter__INTC_NUMBER 28u
#define isr_filter__INTC_PRIOR_NUM 7u
#define isr_filter__INTC_PRIOR_REG CYREG_NVIC_PRI_28
#define isr_filter__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_filter__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* timerISR_1 */
#define timerISR_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define timerISR_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define timerISR_1__INTC_MASK 0x20000u
#define timerISR_1__INTC_NUMBER 17u
#define timerISR_1__INTC_PRIOR_NUM 7u
#define timerISR_1__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define timerISR_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define timerISR_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Status_Reg_1 */
#define Status_Reg_1_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_1_sts_sts_reg__0__POS 0
#define Status_Reg_1_sts_sts_reg__1__MASK 0x02u
#define Status_Reg_1_sts_sts_reg__1__POS 1
#define Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define Status_Reg_1_sts_sts_reg__2__MASK 0x04u
#define Status_Reg_1_sts_sts_reg__2__POS 2
#define Status_Reg_1_sts_sts_reg__3__MASK 0x08u
#define Status_Reg_1_sts_sts_reg__3__POS 3
#define Status_Reg_1_sts_sts_reg__4__MASK 0x10u
#define Status_Reg_1_sts_sts_reg__4__POS 4
#define Status_Reg_1_sts_sts_reg__5__MASK 0x20u
#define Status_Reg_1_sts_sts_reg__5__POS 5
#define Status_Reg_1_sts_sts_reg__6__MASK 0x40u
#define Status_Reg_1_sts_sts_reg__6__POS 6
#define Status_Reg_1_sts_sts_reg__7__MASK 0x80u
#define Status_Reg_1_sts_sts_reg__7__POS 7
#define Status_Reg_1_sts_sts_reg__MASK 0xFFu
#define Status_Reg_1_sts_sts_reg__MASK_REG CYREG_B0_UDB11_MSK
#define Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Status_Reg_1_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define Status_Reg_1_sts_sts_reg__STATUS_REG CYREG_B0_UDB11_ST

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_1_Sync_ctrl_reg__1__POS 1
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Control_Reg_1_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_1_Sync_ctrl_reg__2__POS 2
#define Control_Reg_1_Sync_ctrl_reg__3__MASK 0x08u
#define Control_Reg_1_Sync_ctrl_reg__3__POS 3
#define Control_Reg_1_Sync_ctrl_reg__4__MASK 0x10u
#define Control_Reg_1_Sync_ctrl_reg__4__POS 4
#define Control_Reg_1_Sync_ctrl_reg__5__MASK 0x20u
#define Control_Reg_1_Sync_ctrl_reg__5__POS 5
#define Control_Reg_1_Sync_ctrl_reg__6__MASK 0x40u
#define Control_Reg_1_Sync_ctrl_reg__6__POS 6
#define Control_Reg_1_Sync_ctrl_reg__7__MASK 0x80u
#define Control_Reg_1_Sync_ctrl_reg__7__POS 7
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0xFFu
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK

/* int_uartQueue */
#define int_uartQueue__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define int_uartQueue__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define int_uartQueue__INTC_MASK 0x08u
#define int_uartQueue__INTC_NUMBER 3u
#define int_uartQueue__INTC_PRIOR_NUM 7u
#define int_uartQueue__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define int_uartQueue__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define int_uartQueue__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 64000000U
#define BCLK__BUS_CLK__KHZ 64000U
#define BCLK__BUS_CLK__MHZ 64U
#define CY_PROJECT_NAME "CY8CKIT-059_CW_Decoder_USB"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000008u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x2000
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define Dedicated_Output__INTTYPE CYREG_PICU3_INTTYPE7
#define Dedicated_Output__MASK 0x80u
#define Dedicated_Output__PC CYREG_PRT3_PC7
#define Dedicated_Output__PORT 3u
#define Dedicated_Output__SHIFT 7u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
