

================================================================
== Vitis HLS Report for 'updateRequestSender'
================================================================
* Date:           Tue Jul 19 06:13:55 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.172 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.600 ns|  9.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      74|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      91|    -|
|Register         |        -|     -|     502|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     502|     229|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_124_p2               |         +|   0|  0|  23|          16|           1|
    |add_ln692_fu_111_p2               |         +|   0|  0|  23|          16|           2|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op10_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op12_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op30_write_state4    |       and|   0|  0|   2|           1|           1|
    |tmp_2_i_nbreadreq_fu_62_p3        |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_48_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  74|          46|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                      |   9|          2|    1|          2|
    |m_axis_session_upd_req_V_TDATA_blk_n         |   9|          2|    1|          2|
    |m_axis_session_upd_req_V_TDATA_int_regslice  |  14|          3|  160|        480|
    |regSessionCount                              |  14|          3|   16|         48|
    |regSessionCount_preg                         |   9|          2|   16|         32|
    |sessionDelete_req_blk_n                      |   9|          2|    1|          2|
    |sessionInsert_req_blk_n                      |   9|          2|    1|          2|
    |slc_sessionIdFinFifo_blk_n                   |   9|          2|    1|          2|
    |usedSessionIDs_V                             |   9|          2|   16|         32|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        |  91|         20|  213|        602|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                       |    1|   0|    1|          0|
    |ap_done_reg                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |    1|   0|    1|          0|
    |p_0_reg_155                     |   14|   0|   14|          0|
    |regSessionCount_preg            |   16|   0|   16|          0|
    |sessionDelete_req_read_reg_150  |  160|   0|  160|          0|
    |tmp_2_i_reg_146                 |    1|   0|    1|          0|
    |tmp_2_i_reg_146_pp0_iter2_reg   |    1|   0|    1|          0|
    |tmp_i_reg_137                   |    1|   0|    1|          0|
    |tmp_reg_141                     |  160|   0|  160|          0|
    |usedSessionIDs_V                |   16|   0|   16|          0|
    |tmp_i_reg_137                   |   64|  32|    1|          0|
    |tmp_reg_141                     |   64|  32|  160|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           |  502|  64|  535|          0|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|       updateRequestSender|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|       updateRequestSender|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|       updateRequestSender|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|       updateRequestSender|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|       updateRequestSender|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|       updateRequestSender|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|       updateRequestSender|  return value|
|sessionInsert_req_dout           |   in|  160|     ap_fifo|         sessionInsert_req|       pointer|
|sessionInsert_req_empty_n        |   in|    1|     ap_fifo|         sessionInsert_req|       pointer|
|sessionInsert_req_read           |  out|    1|     ap_fifo|         sessionInsert_req|       pointer|
|sessionDelete_req_dout           |   in|  160|     ap_fifo|         sessionDelete_req|       pointer|
|sessionDelete_req_empty_n        |   in|    1|     ap_fifo|         sessionDelete_req|       pointer|
|sessionDelete_req_read           |  out|    1|     ap_fifo|         sessionDelete_req|       pointer|
|m_axis_session_upd_req_V_TREADY  |   in|    1|        axis|  m_axis_session_upd_req_V|       pointer|
|m_axis_session_upd_req_V_TDATA   |  out|  160|        axis|  m_axis_session_upd_req_V|       pointer|
|m_axis_session_upd_req_V_TVALID  |  out|    1|        axis|  m_axis_session_upd_req_V|       pointer|
|slc_sessionIdFinFifo_din         |  out|   14|     ap_fifo|      slc_sessionIdFinFifo|       pointer|
|slc_sessionIdFinFifo_full_n      |   in|    1|     ap_fifo|      slc_sessionIdFinFifo|       pointer|
|slc_sessionIdFinFifo_write       |  out|    1|     ap_fifo|      slc_sessionIdFinFifo|       pointer|
|regSessionCount                  |  out|   16|      ap_vld|           regSessionCount|       pointer|
|regSessionCount_ap_vld           |  out|    1|      ap_vld|           regSessionCount|       pointer|
+---------------------------------+-----+-----+------------+--------------------------+--------------+

