{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700631784658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700631784672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 23:43:04 2023 " "Processing started: Tue Nov 21 23:43:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700631784672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631784672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FiltrosImagenARM -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off FiltrosImagenARM -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631784672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700631785706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700631785706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631808168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631808168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631808174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631808174 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "14 write_mem.sv(11) " "Verilog HDL Expression warning at write_mem.sv(11): truncated literal to match 14 bits" {  } { { "write_mem.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/write_mem.sv" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1700631808179 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "14 write_mem.sv(17) " "Verilog HDL Expression warning at write_mem.sv(17): truncated literal to match 14 bits" {  } { { "write_mem.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/write_mem.sv" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1700631808179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file write_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 write_mem " "Found entity 1: write_mem" {  } { { "write_mem.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/write_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631808180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631808180 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700631808403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1 ram1:mem " "Elaborating entity \"ram1\" for hierarchy \"ram1:mem\"" {  } { { "top_module.sv" "mem" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700631808437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram1:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram1:mem\|altsyncram:altsyncram_component\"" {  } { { "ram1.v" "altsyncram_component" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700631808735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram1:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram1:mem\|altsyncram:altsyncram_component\"" {  } { { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700631808750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram1:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram1:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700631808750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700631808750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_data1.mif " "Parameter \"init_file\" = \"ram_data1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700631808750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700631808750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700631808750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700631808750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20000 " "Parameter \"numwords_a\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700631808750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700631808750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700631808750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700631808750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700631808750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700631808750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700631808750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700631808750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700631808750 ""}  } { { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700631808750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fqo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fqo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fqo1 " "Found entity 1: altsyncram_fqo1" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631808885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631808885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fqo1 ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated " "Elaborating entity \"altsyncram_fqo1\" for hierarchy \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700631808887 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "20000 20001 C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram_data1.mif " "Memory depth (20000) in the design file differs from memory depth (20001) in the Memory Initialization File \"C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram_data1.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1700631808967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631809485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631809485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|decode_7la:decode3 " "Elaborating entity \"decode_7la\" for hierarchy \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|decode_7la:decode3\"" {  } { { "db/altsyncram_fqo1.tdf" "decode3" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700631809487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631809578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631809578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|decode_01a:rden_decode " "Elaborating entity \"decode_01a\" for hierarchy \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|decode_01a:rden_decode\"" {  } { { "db/altsyncram_fqo1.tdf" "rden_decode" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700631809580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/mux_4hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700631809703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631809703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|mux_4hb:mux2 " "Elaborating entity \"mux_4hb\" for hierarchy \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|mux_4hb:mux2\"" {  } { { "db/altsyncram_fqo1.tdf" "mux2" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700631809705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_mem write_mem:write " "Elaborating entity \"write_mem\" for hierarchy \"write_mem:write\"" {  } { { "top_module.sv" "write" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700631809805 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a32 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a33 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 838 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a34 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 862 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a35 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 886 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a36 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 910 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a37 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 934 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a38 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 958 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a39 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 982 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a40 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1006 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a41 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a42 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a43 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1078 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a44 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a45 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a46 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a47 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a48 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a49 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a50 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a51 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1270 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a52 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a53 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a54 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a55 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1366 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a56 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1390 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a57 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1414 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a58 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a59 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a60 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a61 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1510 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a62 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1534 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a63 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1558 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a64 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1582 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a65 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1606 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a66 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a67 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a68 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1678 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a69 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1702 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a70 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1726 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a71 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1750 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a72 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1774 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a73 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a74 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1822 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a75 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a76 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1870 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a77 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1894 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a78 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1918 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a79 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1942 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a80 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1966 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a81 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 1990 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a82 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 2014 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a83 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 2038 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a84 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 2062 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a85 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 2086 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a86 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 2110 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a87 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 2134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a88 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 2158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a89 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 2182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a90 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 2206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a91 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 2230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a92 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 2254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a93 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 2278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a94 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 2302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a95 " "Synthesized away node \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 2326 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631810057 "|top_module|ram1:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a95"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1700631810057 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1700631810057 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1700631810591 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "address\[0\] GND " "Pin \"address\[0\]\" is stuck at GND" {  } { { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700631810637 "|top_module|address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[1\] GND " "Pin \"address\[1\]\" is stuck at GND" {  } { { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700631810637 "|top_module|address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[2\] GND " "Pin \"address\[2\]\" is stuck at GND" {  } { { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700631810637 "|top_module|address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[3\] GND " "Pin \"address\[3\]\" is stuck at GND" {  } { { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700631810637 "|top_module|address[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[4\] GND " "Pin \"address\[4\]\" is stuck at GND" {  } { { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700631810637 "|top_module|address[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[5\] GND " "Pin \"address\[5\]\" is stuck at GND" {  } { { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700631810637 "|top_module|address[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[6\] GND " "Pin \"address\[6\]\" is stuck at GND" {  } { { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700631810637 "|top_module|address[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[7\] GND " "Pin \"address\[7\]\" is stuck at GND" {  } { { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700631810637 "|top_module|address[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[8\] GND " "Pin \"address\[8\]\" is stuck at GND" {  } { { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700631810637 "|top_module|address[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[9\] GND " "Pin \"address\[9\]\" is stuck at GND" {  } { { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700631810637 "|top_module|address[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[10\] GND " "Pin \"address\[10\]\" is stuck at GND" {  } { { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700631810637 "|top_module|address[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[11\] GND " "Pin \"address\[11\]\" is stuck at GND" {  } { { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700631810637 "|top_module|address[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[12\] GND " "Pin \"address\[12\]\" is stuck at GND" {  } { { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700631810637 "|top_module|address[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[13\] GND " "Pin \"address\[13\]\" is stuck at GND" {  } { { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700631810637 "|top_module|address[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[14\] GND " "Pin \"address\[14\]\" is stuck at GND" {  } { { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700631810637 "|top_module|address[14]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700631810637 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ALTSYNCRAM 12 " "Removed 12 MSB VCC or GND address nodes from RAM block \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram1.v" 85 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 10 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700631810699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700631811126 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700631811126 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700631811482 "|top_module|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700631811482 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700631811486 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700631811486 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700631811486 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1700631811486 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700631811486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700631811546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 23:43:31 2023 " "Processing ended: Tue Nov 21 23:43:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700631811546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700631811546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700631811546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700631811546 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1700631814365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700631814377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 23:43:32 2023 " "Processing started: Tue Nov 21 23:43:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700631814377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700631814377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FiltrosImagenARM -c top_module " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FiltrosImagenARM -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700631814377 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700631816286 ""}
{ "Info" "0" "" "Project  = FiltrosImagenARM" {  } {  } 0 0 "Project  = FiltrosImagenARM" 0 0 "Fitter" 0 0 1700631816287 ""}
{ "Info" "0" "" "Revision = top_module" {  } {  } 0 0 "Revision = top_module" 0 0 "Fitter" 0 0 1700631816287 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700631816478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700631816479 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_module 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"top_module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700631816493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700631816577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700631816577 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700631817322 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700631817426 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700631818132 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1700631818141 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 50 " "No exact pin location assignment(s) for 38 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1700631818619 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1700631837192 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 32 global CLKCTRL_G6 " "clk~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1700631837471 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1700631837471 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700631837471 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700631837506 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700631837507 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700631837508 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1700631837509 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1700631837510 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700631837510 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700631837510 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1700631837511 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700631837511 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700631837705 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_module.sdc " "Synopsys Design Constraints File file not found: 'top_module.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700631853184 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700631853185 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1700631853189 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1700631853189 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700631853191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700631853203 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1700631853374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700631854782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700631856125 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700631857025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700631857025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700631858765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1700631867901 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700631867901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1700631868321 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1700631868321 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700631868321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700631868327 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700631874938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700631875005 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700631875897 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700631875898 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700631876609 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700631880762 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/output_files/top_module.fit.smsg " "Generated suppressed messages file C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/output_files/top_module.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700631881248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6610 " "Peak virtual memory: 6610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700631882185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 23:44:42 2023 " "Processing ended: Tue Nov 21 23:44:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700631882185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700631882185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700631882185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700631882185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1700631884378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700631884393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 23:44:44 2023 " "Processing started: Tue Nov 21 23:44:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700631884393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1700631884393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FiltrosImagenARM -c top_module " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FiltrosImagenARM -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1700631884393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1700631886077 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1700631900840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700631901575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 23:45:01 2023 " "Processing ended: Tue Nov 21 23:45:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700631901575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700631901575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700631901575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1700631901575 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1700631902251 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1700631903705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700631903718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 23:45:02 2023 " "Processing started: Tue Nov 21 23:45:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700631903718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1700631903718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FiltrosImagenARM -c top_module " "Command: quartus_sta FiltrosImagenARM -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1700631903718 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1700631904080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1700631905596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1700631905596 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700631905674 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700631905674 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_module.sdc " "Synopsys Design Constraints File file not found: 'top_module.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1700631906608 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1700631906608 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700631906609 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700631906609 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1700631906610 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1700631906611 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1700631906614 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700631906640 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700631906643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700631906662 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700631906670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700631906674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700631906682 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700631906683 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700631906683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700631906688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700631906688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -117.682 clk  " "   -2.174            -117.682 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700631906688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700631906688 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700631906725 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700631906813 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700631909083 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1700631909174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700631909176 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700631909186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700631909191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700631909202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700631909208 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700631909208 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700631909208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700631909213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700631909213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -117.396 clk  " "   -2.174            -117.396 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700631909213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700631909213 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700631909232 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700631909601 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700631911397 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1700631911511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700631911519 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700631911526 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700631911534 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700631911539 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700631911541 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700631911541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700631911546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700631911546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -117.300 clk  " "   -2.174            -117.300 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700631911546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700631911546 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700631911569 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1700631912006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700631912012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700631912020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700631912034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700631912042 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700631912043 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700631912043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700631912050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700631912050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -117.296 clk  " "   -2.174            -117.296 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700631912050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700631912050 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700631916084 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700631916084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5132 " "Peak virtual memory: 5132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700631916218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 23:45:16 2023 " "Processing ended: Tue Nov 21 23:45:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700631916218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700631916218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700631916218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700631916218 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1700631918119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700631918133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 23:45:17 2023 " "Processing started: Tue Nov 21 23:45:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700631918133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700631918133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FiltrosImagenARM -c top_module " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FiltrosImagenARM -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700631918133 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1700631920617 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1700631920700 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_module.vo C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/simulation/modelsim/ simulation " "Generated file top_module.vo in folder \"C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700631921006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700631921125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 23:45:21 2023 " "Processing ended: Tue Nov 21 23:45:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700631921125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700631921125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700631921125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1700631921125 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 103 s " "Quartus Prime Full Compilation was successful. 0 errors, 103 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1700631921959 ""}
