{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541396174637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541396174638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 04 23:36:14 2018 " "Processing started: Sun Nov 04 23:36:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541396174638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541396174638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_rx -c uart_rx " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_rx -c uart_rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541396174638 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541396175268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojlento-arqrelojlento " "Found design unit 1: relojlento-arqrelojlento" {  } { { "relojlento.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/relojlento.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396175979 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojlento " "Found entity 1: relojlento" {  } { { "relojlento.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/relojlento.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396175979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541396175979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-arch " "Found design unit 1: uart_rx-arch" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396175983 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396175983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541396175983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arqtop " "Found design unit 1: top-arqtop" {  } { { "top.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396175986 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396175986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541396175986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_rx " "Elaborating entity \"uart_rx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541396176028 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_next uart_rx.vhd(35) " "VHDL Process Statement warning at uart_rx.vhd(35): signal \"state_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541396176052 "|uart_rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_next uart_rx.vhd(36) " "VHDL Process Statement warning at uart_rx.vhd(36): signal \"s_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541396176052 "|uart_rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n_next uart_rx.vhd(37) " "VHDL Process Statement warning at uart_rx.vhd(37): signal \"n_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541396176053 "|uart_rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_next uart_rx.vhd(38) " "VHDL Process Statement warning at uart_rx.vhd(38): signal \"b_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541396176053 "|uart_rx"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state_reg " "Can't recognize finite state machine \"state_reg\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1541396176053 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state_reg.stop state_reg.stop~_emulated state_reg.stop~1 " "Register \"state_reg.stop\" is converted into an equivalent circuit using register \"state_reg.stop~_emulated\" and latch \"state_reg.stop~1\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396176427 "|uart_rx|state_reg.stop"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_reg\[3\] s_reg\[3\]~_emulated s_reg\[3\]~1 " "Register \"s_reg\[3\]\" is converted into an equivalent circuit using register \"s_reg\[3\]~_emulated\" and latch \"s_reg\[3\]~1\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396176427 "|uart_rx|s_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_reg\[2\] s_reg\[2\]~_emulated s_reg\[2\]~5 " "Register \"s_reg\[2\]\" is converted into an equivalent circuit using register \"s_reg\[2\]~_emulated\" and latch \"s_reg\[2\]~5\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396176427 "|uart_rx|s_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_reg\[1\] s_reg\[1\]~_emulated s_reg\[1\]~9 " "Register \"s_reg\[1\]\" is converted into an equivalent circuit using register \"s_reg\[1\]~_emulated\" and latch \"s_reg\[1\]~9\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396176427 "|uart_rx|s_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_reg\[0\] s_reg\[0\]~_emulated s_reg\[0\]~13 " "Register \"s_reg\[0\]\" is converted into an equivalent circuit using register \"s_reg\[0\]~_emulated\" and latch \"s_reg\[0\]~13\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396176427 "|uart_rx|s_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "b_reg\[0\] b_reg\[0\]~_emulated b_reg\[0\]~1 " "Register \"b_reg\[0\]\" is converted into an equivalent circuit using register \"b_reg\[0\]~_emulated\" and latch \"b_reg\[0\]~1\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396176427 "|uart_rx|b_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "b_reg\[1\] b_reg\[1\]~_emulated b_reg\[1\]~5 " "Register \"b_reg\[1\]\" is converted into an equivalent circuit using register \"b_reg\[1\]~_emulated\" and latch \"b_reg\[1\]~5\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396176427 "|uart_rx|b_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "b_reg\[2\] b_reg\[2\]~_emulated b_reg\[2\]~9 " "Register \"b_reg\[2\]\" is converted into an equivalent circuit using register \"b_reg\[2\]~_emulated\" and latch \"b_reg\[2\]~9\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396176427 "|uart_rx|b_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "b_reg\[3\] b_reg\[3\]~_emulated b_reg\[3\]~13 " "Register \"b_reg\[3\]\" is converted into an equivalent circuit using register \"b_reg\[3\]~_emulated\" and latch \"b_reg\[3\]~13\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396176427 "|uart_rx|b_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "b_reg\[4\] b_reg\[4\]~_emulated b_reg\[4\]~17 " "Register \"b_reg\[4\]\" is converted into an equivalent circuit using register \"b_reg\[4\]~_emulated\" and latch \"b_reg\[4\]~17\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396176427 "|uart_rx|b_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "b_reg\[5\] b_reg\[5\]~_emulated b_reg\[5\]~21 " "Register \"b_reg\[5\]\" is converted into an equivalent circuit using register \"b_reg\[5\]~_emulated\" and latch \"b_reg\[5\]~21\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396176427 "|uart_rx|b_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "b_reg\[6\] b_reg\[6\]~_emulated b_reg\[6\]~25 " "Register \"b_reg\[6\]\" is converted into an equivalent circuit using register \"b_reg\[6\]~_emulated\" and latch \"b_reg\[6\]~25\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396176427 "|uart_rx|b_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "b_reg\[7\] b_reg\[7\]~_emulated b_reg\[7\]~29 " "Register \"b_reg\[7\]\" is converted into an equivalent circuit using register \"b_reg\[7\]~_emulated\" and latch \"b_reg\[7\]~29\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396176427 "|uart_rx|b_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state_reg.idle state_reg.idle~_emulated state_reg.idle~1 " "Register \"state_reg.idle\" is converted into an equivalent circuit using register \"state_reg.idle~_emulated\" and latch \"state_reg.idle~1\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396176427 "|uart_rx|state_reg.idle"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "n_reg\[2\] n_reg\[2\]~_emulated n_reg\[2\]~1 " "Register \"n_reg\[2\]\" is converted into an equivalent circuit using register \"n_reg\[2\]~_emulated\" and latch \"n_reg\[2\]~1\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396176427 "|uart_rx|n_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "n_reg\[1\] n_reg\[1\]~_emulated n_reg\[1\]~5 " "Register \"n_reg\[1\]\" is converted into an equivalent circuit using register \"n_reg\[1\]~_emulated\" and latch \"n_reg\[1\]~5\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396176427 "|uart_rx|n_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "n_reg\[0\] n_reg\[0\]~_emulated n_reg\[0\]~9 " "Register \"n_reg\[0\]\" is converted into an equivalent circuit using register \"n_reg\[0\]~_emulated\" and latch \"n_reg\[0\]~9\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396176427 "|uart_rx|n_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state_reg.data state_reg.data~_emulated state_reg.data~1 " "Register \"state_reg.data\" is converted into an equivalent circuit using register \"state_reg.data~_emulated\" and latch \"state_reg.data~1\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396176427 "|uart_rx|state_reg.data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state_reg.start state_reg.start~_emulated state_reg.start~1 " "Register \"state_reg.start\" is converted into an equivalent circuit using register \"state_reg.start~_emulated\" and latch \"state_reg.start~1\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396176427 "|uart_rx|state_reg.start"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1541396176427 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541396176683 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396176683 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541396176746 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541396176746 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541396176746 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541396176746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541396177163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 04 23:36:17 2018 " "Processing ended: Sun Nov 04 23:36:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541396177163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541396177163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541396177163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541396177163 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541396178729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541396178730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 04 23:36:18 2018 " "Processing started: Sun Nov 04 23:36:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541396178730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1541396178730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uart_rx -c uart_rx " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uart_rx -c uart_rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1541396178730 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1541396179046 ""}
{ "Info" "0" "" "Project  = uart_rx" {  } {  } 0 0 "Project  = uart_rx" 0 0 "Fitter" 0 0 1541396179047 ""}
{ "Info" "0" "" "Revision = uart_rx" {  } {  } 0 0 "Revision = uart_rx" 0 0 "Fitter" 0 0 1541396179047 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1541396179121 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart_rx EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"uart_rx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1541396179127 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541396179148 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541396179148 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1541396179202 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1541396179212 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541396179386 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541396179386 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541396179386 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1541396179386 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1541396179388 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1541396179388 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1541396179388 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1541396179388 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 13 " "No exact pin location assignment(s) for 2 pins of 13 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_tick " "Pin s_tick not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_tick } } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_tick } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541396179414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541396179414 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1541396179414 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1541396179499 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_rx.sdc " "Synopsys Design Constraints File file not found: 'uart_rx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1541396179500 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1541396179501 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_next\[0\]~0\|combout " "Node \"b_next\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179501 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[0\]~2\|datad " "Node \"b_reg\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179501 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[0\]~2\|combout " "Node \"b_reg\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179501 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[0\]~0\|datab " "Node \"b_next\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179501 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1541396179501 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_reg\[1\]~6\|combout " "Node \"b_reg\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179502 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[1\]~1\|datab " "Node \"b_next\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179502 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[1\]~1\|combout " "Node \"b_next\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179502 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[1\]~6\|datad " "Node \"b_reg\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179502 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1541396179502 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_reg\[2\]~10\|combout " "Node \"b_reg\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179502 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[2\]~2\|datab " "Node \"b_next\[2\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179502 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[2\]~2\|combout " "Node \"b_next\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179502 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[2\]~10\|datad " "Node \"b_reg\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179502 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1541396179502 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_reg\[3\]~14\|combout " "Node \"b_reg\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179502 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[3\]~3\|datab " "Node \"b_next\[3\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179502 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[3\]~3\|combout " "Node \"b_next\[3\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179502 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[3\]~14\|datad " "Node \"b_reg\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179502 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1541396179502 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_reg\[4\]~18\|combout " "Node \"b_reg\[4\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179503 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[4\]~4\|datab " "Node \"b_next\[4\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179503 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[4\]~4\|combout " "Node \"b_next\[4\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179503 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[4\]~18\|datad " "Node \"b_reg\[4\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179503 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1541396179503 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_reg\[5\]~22\|combout " "Node \"b_reg\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179503 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[5\]~5\|datab " "Node \"b_next\[5\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179503 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[5\]~5\|combout " "Node \"b_next\[5\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179503 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[5\]~22\|datad " "Node \"b_reg\[5\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179503 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1541396179503 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_reg\[6\]~26\|combout " "Node \"b_reg\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179503 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[6\]~6\|datab " "Node \"b_next\[6\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179503 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[6\]~6\|combout " "Node \"b_next\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179503 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[6\]~26\|datad " "Node \"b_reg\[6\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179503 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1541396179503 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_reg\[7\]~30\|combout " "Node \"b_reg\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179503 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[7\]~7\|datab " "Node \"b_next\[7\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179503 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[7\]~7\|combout " "Node \"b_next\[7\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179503 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[7\]~30\|datad " "Node \"b_reg\[7\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179503 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1541396179503 ""}
{ "Warning" "WSTA_SCC_LOOP" "140 " "Found combinational loop of 140 nodes" { { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datac " "Node \"Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|combout " "Node \"Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~0\|datab " "Node \"Selector2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~0\|combout " "Node \"Selector2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~9\|datad " "Node \"Selector3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~9\|combout " "Node \"Selector3~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~0\|datac " "Node \"Selector1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~0\|combout " "Node \"Selector1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.start~2\|datad " "Node \"state_reg.start~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.start~2\|combout " "Node \"state_reg.start~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~0\|dataa " "Node \"Selector1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~0\|datac " "Node \"Selector2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~4\|datac " "Node \"Selector4~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~4\|combout " "Node \"Selector4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~8\|datad " "Node \"Selector4~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~8\|combout " "Node \"Selector4~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector7~0\|dataa " "Node \"Selector7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector7~0\|combout " "Node \"Selector7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[0\]~14\|datad " "Node \"s_reg\[0\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[0\]~14\|combout " "Node \"s_reg\[0\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector7~0\|datac " "Node \"Selector7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|datad " "Node \"Add0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|combout " "Node \"Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector5~0\|datab " "Node \"Selector5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector5~0\|combout " "Node \"Selector5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[2\]~6\|datad " "Node \"s_reg\[2\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[2\]~6\|combout " "Node \"s_reg\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|dataa " "Node \"Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|datab " "Node \"Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector5~0\|datac " "Node \"Selector5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~2\|dataa " "Node \"Equal2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~2\|combout " "Node \"Equal2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~6\|dataa " "Node \"Selector4~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~6\|combout " "Node \"Selector4~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector5~0\|datad " "Node \"Selector5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector6~0\|datad " "Node \"Selector6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector6~0\|combout " "Node \"Selector6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[1\]~10\|datad " "Node \"s_reg\[1\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[1\]~10\|combout " "Node \"s_reg\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datab " "Node \"Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|datac " "Node \"Add0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector6~0\|datab " "Node \"Selector6~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~2\|datab " "Node \"Equal2~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~7\|datad " "Node \"Selector4~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~7\|combout " "Node \"Selector4~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[3\]~2\|datad " "Node \"s_reg\[3\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[3\]~2\|combout " "Node \"s_reg\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~2\|datad " "Node \"Equal2~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~3\|datab " "Node \"Selector4~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~3\|combout " "Node \"Selector4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~5\|dataa " "Node \"Selector4~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~5\|combout " "Node \"Selector4~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~6\|datad " "Node \"Selector4~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~8\|datac " "Node \"Selector4~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~7\|datab " "Node \"Selector4~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~0\|datad " "Node \"Selector2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector7~0\|datad " "Node \"Selector7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~9\|datab " "Node \"Selector3~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "rx_done_tick~2\|datab " "Node \"rx_done_tick~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "rx_done_tick~2\|combout " "Node \"rx_done_tick~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~6\|dataa " "Node \"Selector3~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~6\|combout " "Node \"Selector3~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector0~0\|dataa " "Node \"Selector0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector0~0\|combout " "Node \"Selector0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.idle~2\|datad " "Node \"state_reg.idle~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.idle~2\|combout " "Node \"state_reg.idle~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~2\|datad " "Node \"Selector4~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~2\|combout " "Node \"Selector4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~6\|datac " "Node \"Selector3~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector0~0\|datab " "Node \"Selector0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~8\|datab " "Node \"Selector4~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~7\|datab " "Node \"Selector3~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~7\|combout " "Node \"Selector3~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.stop~2\|datad " "Node \"state_reg.stop~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.stop~2\|combout " "Node \"state_reg.stop~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~6\|datac " "Node \"Selector4~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~9\|datac " "Node \"Selector3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~7\|dataa " "Node \"Selector3~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "rx_done_tick~2\|datac " "Node \"rx_done_tick~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~1\|datac " "Node \"Selector2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~1\|combout " "Node \"Selector2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.data~2\|datad " "Node \"state_reg.data~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.data~2\|combout " "Node \"state_reg.data~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~5\|datab " "Node \"Selector4~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~8\|datac " "Node \"Selector3~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~8\|combout " "Node \"Selector3~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~0\|datab " "Node \"Selector1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~6\|datab " "Node \"Selector3~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~7\|datad " "Node \"Selector3~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~3\|datac " "Node \"Selector8~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~3\|combout " "Node \"Selector8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~2\|datab " "Node \"Selector8~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~2\|combout " "Node \"Selector8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "n_reg\[2\]~2\|datad " "Node \"n_reg\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "n_reg\[2\]~2\|combout " "Node \"n_reg\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Add1~0\|datab " "Node \"Add1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Add1~0\|combout " "Node \"Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~2\|dataa " "Node \"Selector8~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~2\|datac " "Node \"Selector8~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~5\|dataa " "Node \"Selector3~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~5\|combout " "Node \"Selector3~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~3\|datad " "Node \"Selector8~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~8\|datad " "Node \"Selector3~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector9~0\|dataa " "Node \"Selector9~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector9~0\|combout " "Node \"Selector9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "n_reg\[1\]~6\|datad " "Node \"n_reg\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "n_reg\[1\]~6\|combout " "Node \"n_reg\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Add1~0\|datac " "Node \"Add1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector9~0\|datac " "Node \"Selector9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~5\|datab " "Node \"Selector3~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector10~0\|datab " "Node \"Selector10~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector10~0\|combout " "Node \"Selector10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "n_reg\[0\]~10\|datad " "Node \"n_reg\[0\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "n_reg\[0\]~10\|combout " "Node \"n_reg\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Add1~0\|datad " "Node \"Add1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector9~0\|datad " "Node \"Selector9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector10~0\|datad " "Node \"Selector10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~5\|datac " "Node \"Selector3~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~3\|datad " "Node \"Selector4~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~1\|datab " "Node \"Selector2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~4\|datab " "Node \"Selector4~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~0\|datad " "Node \"Selector1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~7\|datac " "Node \"Selector3~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector0~0\|datad " "Node \"Selector0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~8\|datab " "Node \"Selector3~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~3\|datab " "Node \"Selector8~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~3\|dataa " "Node \"Selector4~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector6~0\|datac " "Node \"Selector6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~2\|datac " "Node \"Equal2~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector5~0\|dataa " "Node \"Selector5~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector6~0\|dataa " "Node \"Selector6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~7\|dataa " "Node \"Selector4~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~5\|datac " "Node \"Selector4~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~2\|datad " "Node \"Selector8~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector9~0\|datab " "Node \"Selector9~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector10~0\|datac " "Node \"Selector10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~1\|dataa " "Node \"Selector2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~6\|datad " "Node \"Selector3~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~3\|datac " "Node \"Selector4~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~7\|datac " "Node \"Selector4~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396179505 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 66 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 57 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 21 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 94 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 15 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1541396179505 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "140 " "Design contains combinational loop of 140 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1541396179510 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1541396179513 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1541396179522 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541396179522 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1541396179567 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541396179567 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541396179568 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541396179568 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541396179568 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1541396179569 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1541396179569 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1541396179569 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1541396179569 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1541396179570 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1541396179570 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1541396179596 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1541396179596 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1541396179596 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541396179596 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541396179596 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541396179596 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 11 13 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541396179596 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1541396179596 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1541396179596 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clkl " "Node \"clkl\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1541396179603 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1541396179603 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541396179603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1541396179958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541396180020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1541396180027 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1541396180278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541396180278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1541396180331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1541396181145 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1541396181145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541396181300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1541396181301 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1541396181301 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.72 " "Total time spent on timing analysis during the Fitter is 0.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1541396181307 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541396181309 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rx_done_tick 0 " "Pin \"rx_done_tick\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541396181312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[0\] 0 " "Pin \"dout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541396181312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[1\] 0 " "Pin \"dout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541396181312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[2\] 0 " "Pin \"dout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541396181312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[3\] 0 " "Pin \"dout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541396181312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[4\] 0 " "Pin \"dout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541396181312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[5\] 0 " "Pin \"dout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541396181312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[6\] 0 " "Pin \"dout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541396181312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[7\] 0 " "Pin \"dout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541396181312 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1541396181312 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541396181373 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541396181389 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541396181443 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541396181544 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1541396181569 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1541396181570 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/output_files/uart_rx.fit.smsg " "Generated suppressed messages file C:/Users/Hugo_/Documents/GitHub/labdsd/UART/output_files/uart_rx.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1541396181640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 192 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 192 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541396181911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 04 23:36:21 2018 " "Processing ended: Sun Nov 04 23:36:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541396181911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541396181911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541396181911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1541396181911 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1541396182989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541396182989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 04 23:36:22 2018 " "Processing started: Sun Nov 04 23:36:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541396182989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1541396182989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uart_rx -c uart_rx " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uart_rx -c uart_rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1541396182989 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1541396183382 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1541396183439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541396183749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 04 23:36:23 2018 " "Processing ended: Sun Nov 04 23:36:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541396183749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541396183749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541396183749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1541396183749 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1541396184327 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1541396185086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 04 23:36:24 2018 " "Processing started: Sun Nov 04 23:36:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541396185086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541396185086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uart_rx -c uart_rx " "Command: quartus_sta uart_rx -c uart_rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541396185087 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1541396185195 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541396185328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1541396185361 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1541396185361 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1541396185428 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_rx.sdc " "Synopsys Design Constraints File file not found: 'uart_rx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1541396185449 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1541396185449 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185450 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185450 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_next\[0\]~0\|combout " "Node \"b_next\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185451 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[0\]~2\|datac " "Node \"b_reg\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185451 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[0\]~2\|combout " "Node \"b_reg\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185451 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[0\]~0\|dataa " "Node \"b_next\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185451 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1541396185451 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_next\[1\]~1\|combout " "Node \"b_next\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185451 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[1\]~6\|datac " "Node \"b_reg\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185451 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[1\]~6\|combout " "Node \"b_reg\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185451 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[1\]~1\|dataa " "Node \"b_next\[1\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185451 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1541396185451 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_next\[2\]~2\|combout " "Node \"b_next\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185451 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[2\]~10\|dataa " "Node \"b_reg\[2\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185451 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[2\]~10\|combout " "Node \"b_reg\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185451 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[2\]~2\|dataa " "Node \"b_next\[2\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185451 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1541396185451 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_next\[3\]~3\|combout " "Node \"b_next\[3\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185451 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[3\]~14\|datac " "Node \"b_reg\[3\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185451 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[3\]~14\|combout " "Node \"b_reg\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185451 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[3\]~3\|dataa " "Node \"b_next\[3\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185451 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1541396185451 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_reg\[4\]~18\|combout " "Node \"b_reg\[4\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185452 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[4\]~4\|dataa " "Node \"b_next\[4\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185452 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[4\]~4\|combout " "Node \"b_next\[4\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185452 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[4\]~18\|dataa " "Node \"b_reg\[4\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185452 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1541396185452 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_reg\[5\]~22\|combout " "Node \"b_reg\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185452 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[5\]~5\|datab " "Node \"b_next\[5\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185452 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[5\]~5\|combout " "Node \"b_next\[5\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185452 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[5\]~22\|datad " "Node \"b_reg\[5\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185452 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1541396185452 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_reg\[6\]~26\|combout " "Node \"b_reg\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185452 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[6\]~6\|datab " "Node \"b_next\[6\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185452 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[6\]~6\|combout " "Node \"b_next\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185452 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[6\]~26\|datac " "Node \"b_reg\[6\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185452 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1541396185452 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_reg\[7\]~30\|combout " "Node \"b_reg\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185452 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[7\]~7\|datab " "Node \"b_next\[7\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185452 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[7\]~7\|combout " "Node \"b_next\[7\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185452 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[7\]~30\|dataa " "Node \"b_reg\[7\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185452 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1541396185452 ""}
{ "Warning" "WSTA_SCC_LOOP" "140 " "Found combinational loop of 140 nodes" { { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datad " "Node \"Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|combout " "Node \"Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~7\|datab " "Node \"Selector4~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~7\|combout " "Node \"Selector4~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[3\]~2\|dataa " "Node \"s_reg\[3\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[3\]~2\|combout " "Node \"s_reg\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~7\|dataa " "Node \"Selector4~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~3\|dataa " "Node \"Selector4~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~3\|combout " "Node \"Selector4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~5\|datad " "Node \"Selector4~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~5\|combout " "Node \"Selector4~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~6\|dataa " "Node \"Selector4~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~6\|combout " "Node \"Selector4~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector6~0\|datab " "Node \"Selector6~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector6~0\|combout " "Node \"Selector6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[1\]~10\|dataa " "Node \"s_reg\[1\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[1\]~10\|combout " "Node \"s_reg\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|datad " "Node \"Add0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|combout " "Node \"Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector5~0\|datab " "Node \"Selector5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector5~0\|combout " "Node \"Selector5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[2\]~6\|dataa " "Node \"s_reg\[2\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[2\]~6\|combout " "Node \"s_reg\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|dataa " "Node \"Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|dataa " "Node \"Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector5~0\|datac " "Node \"Selector5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~2\|datab " "Node \"Equal2~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~2\|combout " "Node \"Equal2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~6\|datab " "Node \"Selector4~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~3\|datac " "Node \"Selector4~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~3\|datac " "Node \"Selector8~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~3\|combout " "Node \"Selector8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector9~0\|datad " "Node \"Selector9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector9~0\|combout " "Node \"Selector9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "n_reg\[1\]~6\|dataa " "Node \"n_reg\[1\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "n_reg\[1\]~6\|combout " "Node \"n_reg\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~5\|dataa " "Node \"Selector3~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~5\|combout " "Node \"Selector3~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~3\|datab " "Node \"Selector8~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~8\|datab " "Node \"Selector3~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~8\|combout " "Node \"Selector3~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~7\|datab " "Node \"Selector3~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~7\|combout " "Node \"Selector3~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.stop~2\|dataa " "Node \"state_reg.stop~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.stop~2\|combout " "Node \"state_reg.stop~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~7\|datac " "Node \"Selector3~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~9\|datac " "Node \"Selector3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~9\|combout " "Node \"Selector3~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~0\|datad " "Node \"Selector1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~0\|combout " "Node \"Selector1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.start~2\|dataa " "Node \"state_reg.start~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.start~2\|combout " "Node \"state_reg.start~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~5\|datac " "Node \"Selector4~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~0\|dataa " "Node \"Selector1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~0\|datac " "Node \"Selector2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~0\|combout " "Node \"Selector2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector9~0\|datac " "Node \"Selector9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~2\|datac " "Node \"Selector8~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~2\|combout " "Node \"Selector8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "n_reg\[2\]~2\|dataa " "Node \"n_reg\[2\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "n_reg\[2\]~2\|combout " "Node \"n_reg\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Add1~0\|datab " "Node \"Add1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Add1~0\|combout " "Node \"Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~2\|dataa " "Node \"Selector8~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~2\|datab " "Node \"Selector8~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~5\|datab " "Node \"Selector3~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector10~0\|datac " "Node \"Selector10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector10~0\|combout " "Node \"Selector10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "n_reg\[0\]~10\|dataa " "Node \"n_reg\[0\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "n_reg\[0\]~10\|combout " "Node \"n_reg\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector9~0\|datab " "Node \"Selector9~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Add1~0\|datad " "Node \"Add1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector10~0\|datab " "Node \"Selector10~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~5\|datad " "Node \"Selector3~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~1\|datac " "Node \"Selector2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~1\|combout " "Node \"Selector2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.data~2\|datab " "Node \"state_reg.data~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.data~2\|combout " "Node \"state_reg.data~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~5\|dataa " "Node \"Selector4~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~3\|datad " "Node \"Selector4~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~4\|dataa " "Node \"Selector4~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~4\|combout " "Node \"Selector4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~8\|datad " "Node \"Selector4~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~8\|combout " "Node \"Selector4~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector6~0\|dataa " "Node \"Selector6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector7~0\|dataa " "Node \"Selector7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector7~0\|combout " "Node \"Selector7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[0\]~14\|dataa " "Node \"s_reg\[0\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[0\]~14\|combout " "Node \"s_reg\[0\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datac " "Node \"Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector7~0\|datac " "Node \"Selector7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~2\|dataa " "Node \"Equal2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|datac " "Node \"Add0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector6~0\|datac " "Node \"Selector6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector5~0\|dataa " "Node \"Selector5~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~7\|datac " "Node \"Selector4~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~8\|dataa " "Node \"Selector3~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~1\|datab " "Node \"Selector2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~3\|dataa " "Node \"Selector8~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~6\|dataa " "Node \"Selector3~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~6\|combout " "Node \"Selector3~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~7\|dataa " "Node \"Selector3~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~0\|datab " "Node \"Selector1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector0~0\|dataa " "Node \"Selector0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector0~0\|combout " "Node \"Selector0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.idle~2\|dataa " "Node \"state_reg.idle~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.idle~2\|combout " "Node \"state_reg.idle~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~8\|dataa " "Node \"Selector4~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector0~0\|datac " "Node \"Selector0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~2\|datac " "Node \"Selector4~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~2\|combout " "Node \"Selector4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~6\|datab " "Node \"Selector3~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~1\|datad " "Node \"Selector2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~9\|dataa " "Node \"Selector3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~4\|datac " "Node \"Selector4~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "rx_done_tick~2\|datac " "Node \"rx_done_tick~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "rx_done_tick~2\|combout " "Node \"rx_done_tick~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector0~0\|datad " "Node \"Selector0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~6\|datad " "Node \"Selector3~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~7\|datad " "Node \"Selector3~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~6\|datac " "Node \"Selector4~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~6\|datac " "Node \"Selector3~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~0\|datac " "Node \"Selector1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector9~0\|dataa " "Node \"Selector9~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Add1~0\|dataa " "Node \"Add1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~2\|datad " "Node \"Selector8~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector10~0\|datad " "Node \"Selector10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~8\|datac " "Node \"Selector3~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~9\|datab " "Node \"Selector3~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "rx_done_tick~2\|datab " "Node \"rx_done_tick~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~2\|datad " "Node \"Equal2~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector6~0\|datad " "Node \"Selector6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector5~0\|datad " "Node \"Selector5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~7\|datad " "Node \"Selector4~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector7~0\|datad " "Node \"Selector7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~8\|datab " "Node \"Selector4~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~0\|dataa " "Node \"Selector2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~2\|datac " "Node \"Equal2~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~3\|datab " "Node \"Selector4~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~0\|datab " "Node \"Selector2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396185454 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 66 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 57 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 94 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 21 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 15 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1541396185454 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "140 " "Design contains combinational loop of 140 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Quartus II" 0 -1 1541396185459 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1541396185461 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1541396185472 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1541396185482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.229 " "Worst-case setup slack is -18.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.229      -144.399 reset  " "  -18.229      -144.399 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.529      -117.341 clk  " "  -16.529      -117.341 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541396185487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.767 " "Worst-case hold slack is 0.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.767         0.000 clk  " "    0.767         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.492         0.000 reset  " "    1.492         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541396185495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.026 " "Worst-case recovery slack is -0.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026        -0.139 clk  " "   -0.026        -0.139 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541396185501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.213 " "Worst-case removal slack is 0.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213         0.000 clk  " "    0.213         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541396185509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -30.137 clk  " "   -1.941       -30.137 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777        -1.777 reset  " "   -1.777        -1.777 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541396185515 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1541396185649 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1541396185650 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1541396185661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.360 " "Worst-case setup slack is -5.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.360       -43.078 reset  " "   -5.360       -43.078 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.150       -21.942 clk  " "   -4.150       -21.942 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541396185669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.039 " "Worst-case hold slack is -0.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039        -0.039 clk  " "   -0.039        -0.039 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438         0.000 reset  " "    0.438         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541396185678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.501 " "Worst-case recovery slack is 0.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501         0.000 clk  " "    0.501         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541396185743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.152 " "Worst-case removal slack is -0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.152        -2.651 clk  " "   -0.152        -2.651 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541396185752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -20.380 clk  " "   -1.380       -20.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 reset  " "   -1.222        -1.222 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541396185768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541396185768 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1541396186106 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1541396186146 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1541396186147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 187 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 187 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541396186280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 04 23:36:26 2018 " "Processing ended: Sun Nov 04 23:36:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541396186280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541396186280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541396186280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541396186280 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 404 s " "Quartus II Full Compilation was successful. 0 errors, 404 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541396186913 ""}
