// Seed: 1551542678
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output tri id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1'h0 == -1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_5
  );
  assign modCall_1.id_3 = 0;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = id_4;
endmodule
