<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Sep 23 22:19:37 2025" VIVADOVERSION="2022.2">

  <SYSTEMINFO ARCH="zynquplus" DEVICE="xck26" NAME="bd_0" PACKAGE="sfvc784" SPEEDGRADE="-2LV"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hls_inst_interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_gmem0_awid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_AWID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_gmem0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_gmem0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_AWLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_AWSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_AWBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_awlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_AWLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_awregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_AWREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_AWCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_AWPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_AWQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem0_awvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem0_awready" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_gmem0_wid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_WID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_WID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_gmem0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem0_wlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_WLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_WLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem0_wvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem0_wready" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="m_axi_gmem0_bid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_BID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_BID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_gmem0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem0_bvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem0_bready" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_gmem0_arid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_ARID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_gmem0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_gmem0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_ARLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_ARSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_ARBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_arlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_ARLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_arregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_ARREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_ARCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_ARPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_ARQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem0_arvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem0_arready" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="m_axi_gmem0_rid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_RID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_RID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="m_axi_gmem0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_gmem0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem0_rlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_RLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_RLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem0_rvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem0_rready" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem0_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_gmem1_awid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_AWID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_gmem1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_gmem1_awlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_AWLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_awsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_AWSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_awburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_AWBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_awlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_AWLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_awregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_AWREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_awcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_AWCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_awprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_AWPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_awqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_AWQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem1_awvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem1_awready" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_gmem1_wid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_WID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_WID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_gmem1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem1_wlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_WLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_WLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem1_wvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem1_wready" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="m_axi_gmem1_bid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_BID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_BID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_gmem1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem1_bvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem1_bready" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_gmem1_arid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_ARID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_gmem1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_gmem1_arlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_ARLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_arsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_ARSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_arburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_ARBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_arlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_ARLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_arregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_ARREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_arcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_ARCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_arprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_ARPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_arqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_ARQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem1_arvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem1_arready" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="m_axi_gmem1_rid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_RID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_RID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="m_axi_gmem1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_gmem1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem1_rlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_RLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_RLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem1_rvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem1_rready" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem1_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_gmem2_awid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_AWID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_gmem2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_gmem2_awlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_AWLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_gmem2_awsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_AWSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_gmem2_awburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_AWBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_gmem2_awlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_AWLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_awregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_AWREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_awcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_AWCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_gmem2_awprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_AWPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_awqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_AWQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem2_awvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem2_awready" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_gmem2_wid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_WID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_WID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_gmem2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem2_wlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_WLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_WLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem2_wvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem2_wready" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="m_axi_gmem2_bid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_BID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_BID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_gmem2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem2_bvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem2_bready" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_gmem2_arid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_ARID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_gmem2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_gmem2_arlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_ARLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_gmem2_arsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_ARSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_gmem2_arburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_ARBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_gmem2_arlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_ARLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_arregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_ARREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_arcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_ARCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_gmem2_arprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_ARPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_arqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_ARQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem2_arvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem2_arready" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="m_axi_gmem2_rid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_RID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_RID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="m_axi_gmem2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_gmem2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem2_rlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_RLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_RLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem2_rvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem2_rready" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_gmem2_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="6" NAME="s_axi_control_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_awvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_awready" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_control_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_control_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_wvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_wready" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_control_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_bvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_bready" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="6" NAME="s_axi_control_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_arvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_arready" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_control_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_control_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_rvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_rready" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_RREADY"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="hls_inst_m_axi_gmem0" DATAWIDTH="32" NAME="m_axi_gmem0" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem0_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem0_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem0_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem0_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem0_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem0_awlock"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem0_awregion"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem0_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem0_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem0_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem0_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem0_awready"/>
        <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_gmem0_wid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem0_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem0_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem0_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem0_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem0_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem0_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem0_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem0_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem0_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem0_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem0_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem0_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem0_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem0_arlock"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem0_arregion"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem0_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem0_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem0_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem0_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem0_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem0_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem0_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem0_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem0_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem0_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem0_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_m_axi_gmem1" DATAWIDTH="32" NAME="m_axi_gmem1" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem1_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem1_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem1_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem1_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem1_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem1_awlock"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem1_awregion"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem1_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem1_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem1_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem1_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem1_awready"/>
        <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_gmem1_wid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem1_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem1_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem1_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem1_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem1_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem1_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem1_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem1_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem1_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem1_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem1_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem1_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem1_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem1_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem1_arlock"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem1_arregion"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem1_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem1_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem1_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem1_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem1_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem1_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem1_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem1_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem1_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem1_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem1_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_m_axi_gmem2" DATAWIDTH="32" NAME="m_axi_gmem2" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem2_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem2_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem2_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem2_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem2_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem2_awlock"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem2_awregion"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem2_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem2_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem2_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem2_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem2_awready"/>
        <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_gmem2_wid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem2_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem2_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem2_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem2_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem2_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem2_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem2_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem2_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem2_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem2_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem2_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem2_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem2_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem2_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem2_arlock"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem2_arregion"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem2_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem2_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem2_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem2_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem2_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem2_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem2_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem2_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem2_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem2_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem2_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_control" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_awaddr"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_araddr"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="hls_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_control" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="hls_inst"/>
      </PERIPHERALS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2114273538" FULLNAME="/hls_inst" HWVERSION="1.0" INSTANCE="hls_inst" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="activation_accelerator" VLNV="xilinx.com:hls:activation_accelerator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_hls_inst_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0x0000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="6" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hls_inst_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem0_AWID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_AWVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_AWREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem0_WID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_WLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_WVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_WREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem0_BID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_BVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_BREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem0_ARID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_ARVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_ARREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem0_RID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_RLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_RVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_RREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem0_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem1_AWID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem1_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem1_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_AWVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_AWREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem1_WID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem1_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_WLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_WVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_WREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem1_BID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem1_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_BVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_BREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem1_ARID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem1_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem1_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_ARVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_ARREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem1_RID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem1_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem1_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_RLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_RVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_RREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem1_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem2_AWID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem2_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem2_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem2_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem2_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem2_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem2_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_AWVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_AWREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem2_WID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem2_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_WLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_WVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_WREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem2_BID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem2_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_BVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_BREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem2_ARID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem2_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem2_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem2_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem2_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem2_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem2_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_ARVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_ARREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem2_RID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem2_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem2_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_RLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_RVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_RREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_gmem2_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_gmem2_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_control" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_m_axi_gmem0" DATAWIDTH="32" NAME="m_axi_gmem0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem0_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem0_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem0_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem0_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem0_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem0_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem0_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem0_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem0_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem0_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem0_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem0_AWREADY"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_gmem0_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem0_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem0_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem0_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem0_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem0_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem0_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem0_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem0_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem0_BREADY"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem0_ARID"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem0_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem0_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem0_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem0_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem0_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem0_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem0_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem0_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem0_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem0_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem0_ARREADY"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem0_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem0_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem0_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem0_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem0_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem0_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_m_axi_gmem1" DATAWIDTH="32" NAME="m_axi_gmem1" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem1_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem1_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem1_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem1_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem1_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem1_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem1_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem1_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem1_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem1_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem1_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem1_AWREADY"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_gmem1_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem1_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem1_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem1_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem1_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem1_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem1_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem1_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem1_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem1_BREADY"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem1_ARID"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem1_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem1_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem1_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem1_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem1_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem1_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem1_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem1_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem1_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem1_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem1_ARREADY"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem1_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem1_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem1_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem1_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem1_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem1_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_m_axi_gmem2" DATAWIDTH="32" NAME="m_axi_gmem2" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem2_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem2_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem2_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem2_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem2_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem2_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem2_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem2_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem2_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem2_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem2_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem2_AWREADY"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_gmem2_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem2_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem2_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem2_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem2_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem2_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem2_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem2_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem2_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem2_BREADY"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem2_ARID"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem2_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem2_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem2_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem2_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem2_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem2_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem2_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem2_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem2_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem2_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem2_ARREADY"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem2_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem2_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem2_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem2_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem2_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem2_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="m_axi_gmem0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="m_axi_gmem0"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="m_axi_gmem1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="m_axi_gmem1"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="m_axi_gmem2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem2" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="m_axi_gmem2"/>
      </MEMORYMAP>
      <PERIPHERALS/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
