// Seed: 2824781013
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output tri id_2,
    output tri1 id_3,
    input tri1 id_4,
    output supply1 id_5,
    input wor id_6,
    input uwire id_7,
    output tri id_8,
    input supply0 id_9,
    output wor id_10,
    input tri0 id_11,
    input supply1 id_12,
    output supply0 id_13,
    output wire id_14,
    output wire id_15,
    output uwire id_16,
    output supply0 id_17,
    input tri1 id_18,
    output tri id_19,
    input wor id_20,
    input tri1 id_21,
    input uwire id_22
);
  wire id_24 = id_7;
endmodule
module module_1 #(
    parameter id_4 = 32'd78
) (
    output tri1 id_0,
    input wor void id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri _id_4,
    input wor id_5,
    input wor id_6,
    input supply1 id_7
);
  wire id_9, id_10;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_0,
      id_0,
      id_5,
      id_0,
      id_6,
      id_1,
      id_0,
      id_3,
      id_0,
      id_5,
      id_5,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_0 = 0;
  logic id_11;
  struct packed {logic id_12;} id_13, id_14[id_4 : 1] = id_14;
endmodule
