
AVRASM ver. 2.2.6  E:\atmel\AssemblerApplication31\AssemblerApplication31\main.asm Fri Oct 27 14:00:48 2017

[builtin](2): Including file 'E:\Atmel\7.0\Packs\atmel\ATmega_DFP\1.2.132\avrasm\inc\m2560def.inc'
E:\atmel\AssemblerApplication31\AssemblerApplication31\main.asm(6): Including file 'E:\Atmel\7.0\Packs\atmel\ATmega_DFP\1.2.132\avrasm\inc\m2560def.inc'
[builtin](2): Including file 'E:\Atmel\7.0\Packs\atmel\ATmega_DFP\1.2.132\avrasm\inc\m2560def.inc'
E:\atmel\AssemblerApplication31\AssemblerApplication31\main.asm(6): Including file 'E:\Atmel\7.0\Packs\atmel\ATmega_DFP\1.2.132\avrasm\inc\m2560def.inc'
                                 
                                 ; Connect the four columns C0~C3 of the keypad to PL3~PL0 of PORTL and 
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #define _M2560DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega2560
                                 #pragma AVRPART ADMIN PART_NAME ATmega2560
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x98
                                 .equ	SIGNATURE_002	= 0x01
                                 
                                 #pragma AVRPART CORE CORE_VERSION V3
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR3	= 0x136	; MEMORY MAPPED
                                 .equ	UBRR3L	= 0x134	; MEMORY MAPPED
                                 .equ	UBRR3H	= 0x135	; MEMORY MAPPED
                                 .equ	UCSR3C	= 0x132	; MEMORY MAPPED
                                 .equ	UCSR3B	= 0x131	; MEMORY MAPPED
                                 .equ	UCSR3A	= 0x130	; MEMORY MAPPED
                                 .equ	OCR5CL	= 0x12c	; MEMORY MAPPED
                                 .equ	OCR5CH	= 0x12d	; MEMORY MAPPED
                                 .equ	OCR5BL	= 0x12a	; MEMORY MAPPED
                                 .equ	OCR5BH	= 0x12b	; MEMORY MAPPED
                                 .equ	OCR5AL	= 0x128	; MEMORY MAPPED
                                 .equ	OCR5AH	= 0x129	; MEMORY MAPPED
                                 .equ	ICR5H	= 0x127	; MEMORY MAPPED
                                 .equ	ICR5L	= 0x126	; MEMORY MAPPED
                                 .equ	TCNT5L	= 0x124	; MEMORY MAPPED
                                 .equ	TCNT5H	= 0x125	; MEMORY MAPPED
                                 .equ	TCCR5C	= 0x122	; MEMORY MAPPED
                                 .equ	TCCR5B	= 0x121	; MEMORY MAPPED
                                 .equ	TCCR5A	= 0x120	; MEMORY MAPPED
                                 .equ	PORTL	= 0x10b	; MEMORY MAPPED
                                 .equ	DDRL	= 0x10a	; MEMORY MAPPED
                                 .equ	PINL	= 0x109	; MEMORY MAPPED
                                 .equ	PORTK	= 0x108	; MEMORY MAPPED
                                 .equ	DDRK	= 0x107	; MEMORY MAPPED
                                 .equ	PINK	= 0x106	; MEMORY MAPPED
                                 .equ	PORTJ	= 0x105	; MEMORY MAPPED
                                 .equ	DDRJ	= 0x104	; MEMORY MAPPED
                                 .equ	PINJ	= 0x103	; MEMORY MAPPED
                                 .equ	PORTH	= 0x102	; MEMORY MAPPED
                                 .equ	DDRH	= 0x101	; MEMORY MAPPED
                                 .equ	PINH	= 0x100	; MEMORY MAPPED
                                 .equ	UDR2	= 0xd6	; MEMORY MAPPED
                                 .equ	UBRR2L	= 0xd4	; MEMORY MAPPED
                                 .equ	UBRR2H	= 0xd5	; MEMORY MAPPED
                                 .equ	UCSR2C	= 0xd2	; MEMORY MAPPED
                                 .equ	UCSR2B	= 0xd1	; MEMORY MAPPED
                                 .equ	UCSR2A	= 0xd0	; MEMORY MAPPED
                                 .equ	UDR1	= 0xce	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0xcc	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0xcd	; MEMORY MAPPED
                                 .equ	UCSR1C	= 0xca	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0xc9	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0xc8	; MEMORY MAPPED
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR4CL	= 0xac	; MEMORY MAPPED
                                 .equ	OCR4CH	= 0xad	; MEMORY MAPPED
                                 .equ	OCR4BL	= 0xaa	; MEMORY MAPPED
                                 .equ	OCR4BH	= 0xab	; MEMORY MAPPED
                                 .equ	OCR4AL	= 0xa8	; MEMORY MAPPED
                                 .equ	OCR4AH	= 0xa9	; MEMORY MAPPED
                                 .equ	ICR4L	= 0xa6	; MEMORY MAPPED
                                 .equ	ICR4H	= 0xa7	; MEMORY MAPPED
                                 .equ	TCNT4L	= 0xa4	; MEMORY MAPPED
                                 .equ	TCNT4H	= 0xa5	; MEMORY MAPPED
                                 .equ	TCCR4C	= 0xa2	; MEMORY MAPPED
                                 .equ	TCCR4B	= 0xa1	; MEMORY MAPPED
                                 .equ	TCCR4A	= 0xa0	; MEMORY MAPPED
                                 .equ	OCR3CL	= 0x9c	; MEMORY MAPPED
                                 .equ	OCR3CH	= 0x9d	; MEMORY MAPPED
                                 .equ	OCR3BL	= 0x9a	; MEMORY MAPPED
                                 .equ	OCR3BH	= 0x9b	; MEMORY MAPPED
                                 .equ	OCR3AL	= 0x98	; MEMORY MAPPED
                                 .equ	OCR3AH	= 0x99	; MEMORY MAPPED
                                 .equ	ICR3L	= 0x96	; MEMORY MAPPED
                                 .equ	ICR3H	= 0x97	; MEMORY MAPPED
                                 .equ	TCNT3L	= 0x94	; MEMORY MAPPED
                                 .equ	TCNT3H	= 0x95	; MEMORY MAPPED
                                 .equ	TCCR3C	= 0x92	; MEMORY MAPPED
                                 .equ	TCCR3B	= 0x91	; MEMORY MAPPED
                                 .equ	TCCR3A	= 0x90	; MEMORY MAPPED
                                 .equ	OCR1CL	= 0x8c	; MEMORY MAPPED
                                 .equ	OCR1CH	= 0x8d	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	DIDR2	= 0x7d	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	XMCRB	= 0x75	; MEMORY MAPPED
                                 .equ	XMCRA	= 0x74	; MEMORY MAPPED
                                 .equ	TIMSK5	= 0x73	; MEMORY MAPPED
                                 .equ	TIMSK4	= 0x72	; MEMORY MAPPED
                                 .equ	TIMSK3	= 0x71	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRB	= 0x6a	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR1	= 0x65	; MEMORY MAPPED
                                 .equ	PRR0	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	EIND	= 0x3c
                                 .equ	RAMPZ	= 0x3b
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	OCDR	= 0x31
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR5	= 0x1a
                                 .equ	TIFR4	= 0x19
                                 .equ	TIFR3	= 0x18
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTG	= 0x14
                                 .equ	DDRG	= 0x13
                                 .equ	PING	= 0x12
                                 .equ	PORTF	= 0x11
                                 .equ	DDRF	= 0x10
                                 .equ	PINF	= 0x0f
                                 .equ	PORTE	= 0x0e
                                 .equ	DDRE	= 0x0d
                                 .equ	PINE	= 0x0c
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 .equ	PORTA	= 0x02
                                 .equ	DDRA	= 0x01
                                 .equ	PINA	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ADCSRB - ADC Control and Status Register B
                                 .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** PORTE ************************
                                 ; PORTE - Data Register, Port E
                                 .equ	PORTE0	= 0	; 
                                 .equ	PE0	= 0	; For compatibility
                                 .equ	PORTE1	= 1	; 
                                 .equ	PE1	= 1	; For compatibility
                                 .equ	PORTE2	= 2	; 
                                 .equ	PE2	= 2	; For compatibility
                                 .equ	PORTE3	= 3	; 
                                 .equ	PE3	= 3	; For compatibility
                                 .equ	PORTE4	= 4	; 
                                 .equ	PE4	= 4	; For compatibility
                                 .equ	PORTE5	= 5	; 
                                 .equ	PE5	= 5	; For compatibility
                                 .equ	PORTE6	= 6	; 
                                 .equ	PE6	= 6	; For compatibility
                                 .equ	PORTE7	= 7	; 
                                 .equ	PE7	= 7	; For compatibility
                                 
                                 ; DDRE - Data Direction Register, Port E
                                 .equ	DDE0	= 0	; 
                                 .equ	DDE1	= 1	; 
                                 .equ	DDE2	= 2	; 
                                 .equ	DDE3	= 3	; 
                                 .equ	DDE4	= 4	; 
                                 .equ	DDE5	= 5	; 
                                 .equ	DDE6	= 6	; 
                                 .equ	DDE7	= 7	; 
                                 
                                 ; PINE - Input Pins, Port E
                                 .equ	PINE0	= 0	; 
                                 .equ	PINE1	= 1	; 
                                 .equ	PINE2	= 2	; 
                                 .equ	PINE3	= 3	; 
                                 .equ	PINE4	= 4	; 
                                 .equ	PINE5	= 5	; 
                                 .equ	PINE6	= 6	; 
                                 .equ	PINE7	= 7	; 
                                 
                                 
                                 ; ***** PORTF ************************
                                 ; PORTF - Data Register, Port F
                                 .equ	PORTF0	= 0	; 
                                 .equ	PF0	= 0	; For compatibility
                                 .equ	PORTF1	= 1	; 
                                 .equ	PF1	= 1	; For compatibility
                                 .equ	PORTF2	= 2	; 
                                 .equ	PF2	= 2	; For compatibility
                                 .equ	PORTF3	= 3	; 
                                 .equ	PF3	= 3	; For compatibility
                                 .equ	PORTF4	= 4	; 
                                 .equ	PF4	= 4	; For compatibility
                                 .equ	PORTF5	= 5	; 
                                 .equ	PF5	= 5	; For compatibility
                                 .equ	PORTF6	= 6	; 
                                 .equ	PF6	= 6	; For compatibility
                                 .equ	PORTF7	= 7	; 
                                 .equ	PF7	= 7	; For compatibility
                                 
                                 ; DDRF - Data Direction Register, Port F
                                 .equ	DDF0	= 0	; 
                                 .equ	DDF1	= 1	; 
                                 .equ	DDF2	= 2	; 
                                 .equ	DDF3	= 3	; 
                                 .equ	DDF4	= 4	; 
                                 .equ	DDF5	= 5	; 
                                 .equ	DDF6	= 6	; 
                                 .equ	DDF7	= 7	; 
                                 
                                 ; PINF - Input Pins, Port F
                                 .equ	PINF0	= 0	; 
                                 .equ	PINF1	= 1	; 
                                 .equ	PINF2	= 2	; 
                                 .equ	PINF3	= 3	; 
                                 .equ	PINF4	= 4	; 
                                 .equ	PINF5	= 5	; 
                                 .equ	PINF6	= 6	; 
                                 .equ	PINF7	= 7	; 
                                 
                                 
                                 ; ***** PORTG ************************
                                 ; PORTG - Data Register, Port G
                                 .equ	PORTG0	= 0	; 
                                 .equ	PG0	= 0	; For compatibility
                                 .equ	PORTG1	= 1	; 
                                 .equ	PG1	= 1	; For compatibility
                                 .equ	PORTG2	= 2	; 
                                 .equ	PG2	= 2	; For compatibility
                                 .equ	PORTG3	= 3	; 
                                 .equ	PG3	= 3	; For compatibility
                                 .equ	PORTG4	= 4	; 
                                 .equ	PG4	= 4	; For compatibility
                                 .equ	PORTG5	= 5	; 
                                 .equ	PG5	= 5	; For compatibility
                                 
                                 ; DDRG - Data Direction Register, Port G
                                 .equ	DDG0	= 0	; 
                                 .equ	DDG1	= 1	; 
                                 .equ	DDG2	= 2	; 
                                 .equ	DDG3	= 3	; 
                                 .equ	DDG4	= 4	; 
                                 .equ	DDG5	= 5	; 
                                 
                                 ; PING - Input Pins, Port G
                                 .equ	PING0	= 0	; 
                                 .equ	PING1	= 1	; 
                                 .equ	PING2	= 2	; 
                                 .equ	PING3	= 3	; 
                                 .equ	PING4	= 4	; 
                                 .equ	PING5	= 5	; 
                                 
                                 
                                 ; ***** PORTH ************************
                                 ; PORTH - PORT H Data Register
                                 .equ	PORTH0	= 0	; PORT H Data Register bit 0
                                 .equ	PH0	= 0	; For compatibility
                                 .equ	PORTH1	= 1	; PORT H Data Register bit 1
                                 .equ	PH1	= 1	; For compatibility
                                 .equ	PORTH2	= 2	; PORT H Data Register bit 2
                                 .equ	PH2	= 2	; For compatibility
                                 .equ	PORTH3	= 3	; PORT H Data Register bit 3
                                 .equ	PH3	= 3	; For compatibility
                                 .equ	PORTH4	= 4	; PORT H Data Register bit 4
                                 .equ	PH4	= 4	; For compatibility
                                 .equ	PORTH5	= 5	; PORT H Data Register bit 5
                                 .equ	PH5	= 5	; For compatibility
                                 .equ	PORTH6	= 6	; PORT H Data Register bit 6
                                 .equ	PH6	= 6	; For compatibility
                                 .equ	PORTH7	= 7	; PORT H Data Register bit 7
                                 .equ	PH7	= 7	; For compatibility
                                 
                                 ; DDRH - PORT H Data Direction Register
                                 .equ	DDH0	= 0	; PORT H Data Direction Register bit 0
                                 .equ	DDH1	= 1	; PORT H Data Direction Register bit 1
                                 .equ	DDH2	= 2	; PORT H Data Direction Register bit 2
                                 .equ	DDH3	= 3	; PORT H Data Direction Register bit 3
                                 .equ	DDH4	= 4	; PORT H Data Direction Register bit 4
                                 .equ	DDH5	= 5	; PORT H Data Direction Register bit 5
                                 .equ	DDH6	= 6	; PORT H Data Direction Register bit 6
                                 .equ	DDH7	= 7	; PORT H Data Direction Register bit 7
                                 
                                 ; PINH - PORT H Input Pins
                                 .equ	PINH0	= 0	; PORT H Input Pins bit 0
                                 .equ	PINH1	= 1	; PORT H Input Pins bit 1
                                 .equ	PINH2	= 2	; PORT H Input Pins bit 2
                                 .equ	PINH3	= 3	; PORT H Input Pins bit 3
                                 .equ	PINH4	= 4	; PORT H Input Pins bit 4
                                 .equ	PINH5	= 5	; PORT H Input Pins bit 5
                                 .equ	PINH6	= 6	; PORT H Input Pins bit 6
                                 .equ	PINH7	= 7	; PORT H Input Pins bit 7
                                 
                                 
                                 ; ***** PORTJ ************************
                                 ; PORTJ - PORT J Data Register
                                 .equ	PORTJ0	= 0	; PORT J Data Register bit 0
                                 .equ	PJ0	= 0	; For compatibility
                                 .equ	PORTJ1	= 1	; PORT J Data Register bit 1
                                 .equ	PJ1	= 1	; For compatibility
                                 .equ	PORTJ2	= 2	; PORT J Data Register bit 2
                                 .equ	PJ2	= 2	; For compatibility
                                 .equ	PORTJ3	= 3	; PORT J Data Register bit 3
                                 .equ	PJ3	= 3	; For compatibility
                                 .equ	PORTJ4	= 4	; PORT J Data Register bit 4
                                 .equ	PJ4	= 4	; For compatibility
                                 .equ	PORTJ5	= 5	; PORT J Data Register bit 5
                                 .equ	PJ5	= 5	; For compatibility
                                 .equ	PORTJ6	= 6	; PORT J Data Register bit 6
                                 .equ	PJ6	= 6	; For compatibility
                                 .equ	PORTJ7	= 7	; PORT J Data Register bit 7
                                 .equ	PJ7	= 7	; For compatibility
                                 
                                 ; DDRJ - PORT J Data Direction Register
                                 .equ	DDJ0	= 0	; PORT J Data Direction Register bit 0
                                 .equ	DDJ1	= 1	; PORT J Data Direction Register bit 1
                                 .equ	DDJ2	= 2	; PORT J Data Direction Register bit 2
                                 .equ	DDJ3	= 3	; PORT J Data Direction Register bit 3
                                 .equ	DDJ4	= 4	; PORT J Data Direction Register bit 4
                                 .equ	DDJ5	= 5	; PORT J Data Direction Register bit 5
                                 .equ	DDJ6	= 6	; PORT J Data Direction Register bit 6
                                 .equ	DDJ7	= 7	; PORT J Data Direction Register bit 7
                                 
                                 ; PINJ - PORT J Input Pins
                                 .equ	PINJ0	= 0	; PORT J Input Pins bit 0
                                 .equ	PINJ1	= 1	; PORT J Input Pins bit 1
                                 .equ	PINJ2	= 2	; PORT J Input Pins bit 2
                                 .equ	PINJ3	= 3	; PORT J Input Pins bit 3
                                 .equ	PINJ4	= 4	; PORT J Input Pins bit 4
                                 .equ	PINJ5	= 5	; PORT J Input Pins bit 5
                                 .equ	PINJ6	= 6	; PORT J Input Pins bit 6
                                 .equ	PINJ7	= 7	; PORT J Input Pins bit 7
                                 
                                 
                                 ; ***** PORTK ************************
                                 ; PORTK - PORT K Data Register
                                 .equ	PORTK0	= 0	; PORT K Data Register bit 0
                                 .equ	PK0	= 0	; For compatibility
                                 .equ	PORTK1	= 1	; PORT K Data Register bit 1
                                 .equ	PK1	= 1	; For compatibility
                                 .equ	PORTK2	= 2	; PORT K Data Register bit 2
                                 .equ	PK2	= 2	; For compatibility
                                 .equ	PORTK3	= 3	; PORT K Data Register bit 3
                                 .equ	PK3	= 3	; For compatibility
                                 .equ	PORTK4	= 4	; PORT K Data Register bit 4
                                 .equ	PK4	= 4	; For compatibility
                                 .equ	PORTK5	= 5	; PORT K Data Register bit 5
                                 .equ	PK5	= 5	; For compatibility
                                 .equ	PORTK6	= 6	; PORT K Data Register bit 6
                                 .equ	PK6	= 6	; For compatibility
                                 .equ	PORTK7	= 7	; PORT K Data Register bit 7
                                 .equ	PK7	= 7	; For compatibility
                                 
                                 ; DDRK - PORT K Data Direction Register
                                 .equ	DDK0	= 0	; PORT K Data Direction Register bit 0
                                 .equ	DDK1	= 1	; PORT K Data Direction Register bit 1
                                 .equ	DDK2	= 2	; PORT K Data Direction Register bit 2
                                 .equ	DDK3	= 3	; PORT K Data Direction Register bit 3
                                 .equ	DDK4	= 4	; PORT K Data Direction Register bit 4
                                 .equ	DDK5	= 5	; PORT K Data Direction Register bit 5
                                 .equ	DDK6	= 6	; PORT K Data Direction Register bit 6
                                 .equ	DDK7	= 7	; PORT K Data Direction Register bit 7
                                 
                                 ; PINK - PORT K Input Pins
                                 .equ	PINK0	= 0	; PORT K Input Pins bit 0
                                 .equ	PINK1	= 1	; PORT K Input Pins bit 1
                                 .equ	PINK2	= 2	; PORT K Input Pins bit 2
                                 .equ	PINK3	= 3	; PORT K Input Pins bit 3
                                 .equ	PINK4	= 4	; PORT K Input Pins bit 4
                                 .equ	PINK5	= 5	; PORT K Input Pins bit 5
                                 .equ	PINK6	= 6	; PORT K Input Pins bit 6
                                 .equ	PINK7	= 7	; PORT K Input Pins bit 7
                                 
                                 
                                 ; ***** PORTL ************************
                                 ; PORTL - PORT L Data Register
                                 .equ	PORTL0	= 0	; PORT L Data Register bit 0
                                 .equ	PL0	= 0	; For compatibility
                                 .equ	PORTL1	= 1	; PORT L Data Register bit 1
                                 .equ	PL1	= 1	; For compatibility
                                 .equ	PORTL2	= 2	; PORT L Data Register bit 2
                                 .equ	PL2	= 2	; For compatibility
                                 .equ	PORTL3	= 3	; PORT L Data Register bit 3
                                 .equ	PL3	= 3	; For compatibility
                                 .equ	PORTL4	= 4	; PORT L Data Register bit 4
                                 .equ	PL4	= 4	; For compatibility
                                 .equ	PORTL5	= 5	; PORT L Data Register bit 5
                                 .equ	PL5	= 5	; For compatibility
                                 .equ	PORTL6	= 6	; PORT L Data Register bit 6
                                 .equ	PL6	= 6	; For compatibility
                                 .equ	PORTL7	= 7	; PORT L Data Register bit 7
                                 .equ	PL7	= 7	; For compatibility
                                 
                                 ; DDRL - PORT L Data Direction Register
                                 .equ	DDL0	= 0	; PORT L Data Direction Register bit 0
                                 .equ	DDL1	= 1	; PORT L Data Direction Register bit 1
                                 .equ	DDL2	= 2	; PORT L Data Direction Register bit 2
                                 .equ	DDL3	= 3	; PORT L Data Direction Register bit 3
                                 .equ	DDL4	= 4	; PORT L Data Direction Register bit 4
                                 .equ	DDL5	= 5	; PORT L Data Direction Register bit 5
                                 .equ	DDL6	= 6	; PORT L Data Direction Register bit 6
                                 .equ	DDL7	= 7	; PORT L Data Direction Register bit 7
                                 
                                 ; PINL - PORT L Input Pins
                                 .equ	PINL0	= 0	; PORT L Input Pins bit 0
                                 .equ	PINL1	= 1	; PORT L Input Pins bit 1
                                 .equ	PINL2	= 2	; PORT L Input Pins bit 2
                                 .equ	PINL3	= 3	; PORT L Input Pins bit 3
                                 .equ	PINL4	= 4	; PORT L Input Pins bit 4
                                 .equ	PINL5	= 5	; PORT L Input Pins bit 5
                                 .equ	PINL6	= 6	; PORT L Input Pins bit 6
                                 .equ	PINL7	= 7	; PORT L Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR1_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR1_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR1_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR1_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR1_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR1_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR1_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCPHA1	= UCSZ10	; For compatibility
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	UDORD1	= UCSZ11	; For compatibility
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL10	= 6	; USART Mode Select
                                 .equ	UMSEL11	= 7	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register High Byte
                                 .equ	UBRR_8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR_9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR_10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR_11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 .equ	UBRR_0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR_1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR_2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR_3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR_4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR_5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR_6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR_7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARH - EEPROM Address Register Low Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 .equ	EEAR10	= 2	; EEPROM Read/Write Access Bit 10
                                 .equ	EEAR11	= 3	; EEPROM Read/Write Access Bit 11
                                 
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 ; ***** TIMER_COUNTER_5 **************
                                 ; TIMSK5 - Timer/Counter5 Interrupt Mask Register
                                 .equ	TOIE5	= 0	; Timer/Counter5 Overflow Interrupt Enable
                                 .equ	OCIE5A	= 1	; Timer/Counter5 Output Compare A Match Interrupt Enable
                                 .equ	OCIE5B	= 2	; Timer/Counter5 Output Compare B Match Interrupt Enable
                                 .equ	OCIE5C	= 3	; Timer/Counter5 Output Compare C Match Interrupt Enable
                                 .equ	ICIE5	= 5	; Timer/Counter5 Input Capture Interrupt Enable
                                 
                                 ; TIFR5 - Timer/Counter5 Interrupt Flag register
                                 .equ	TOV5	= 0	; Timer/Counter5 Overflow Flag
                                 .equ	OCF5A	= 1	; Output Compare Flag 5A
                                 .equ	OCF5B	= 2	; Output Compare Flag 5B
                                 .equ	OCF5C	= 3	; Output Compare Flag 5C
                                 .equ	ICF5	= 5	; Input Capture Flag 5
                                 
                                 ; TCCR5A - Timer/Counter5 Control Register A
                                 .equ	WGM50	= 0	; Waveform Generation Mode
                                 .equ	WGM51	= 1	; Waveform Generation Mode
                                 .equ	COM5C0	= 2	; Compare Output Mode 5C, bit 0
                                 .equ	COM5C1	= 3	; Compare Output Mode 5C, bit 1
                                 .equ	COM5B0	= 4	; Compare Output Mode 5B, bit 0
                                 .equ	COM5B1	= 5	; Compare Output Mode 5B, bit 1
                                 .equ	COM5A0	= 6	; Compare Output Mode 5A, bit 0
                                 .equ	COM5A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR5B - Timer/Counter5 Control Register B
                                 .equ	CS50	= 0	; Prescaler source of Timer/Counter 5
                                 .equ	CS51	= 1	; Prescaler source of Timer/Counter 5
                                 .equ	CS52	= 2	; Prescaler source of Timer/Counter 5
                                 .equ	WGM52	= 3	; Waveform Generation Mode
                                 .equ	WGM53	= 4	; Waveform Generation Mode
                                 .equ	ICES5	= 6	; Input Capture 5 Edge Select
                                 .equ	ICNC5	= 7	; Input Capture 5 Noise Canceler
                                 
                                 ; TCCR5C - Timer/Counter 5 Control Register C
                                 .equ	FOC5C	= 5	; Force Output Compare 5C
                                 .equ	FOC5B	= 6	; Force Output Compare 5B
                                 .equ	FOC5A	= 7	; Force Output Compare 5A
                                 
                                 ; ICR5H - Timer/Counter5 Input Capture Register High Byte
                                 .equ	ICR5H0	= 0	; Timer/Counter5 Input Capture Register High Byte bit 0
                                 .equ	ICR5H1	= 1	; Timer/Counter5 Input Capture Register High Byte bit 1
                                 .equ	ICR5H2	= 2	; Timer/Counter5 Input Capture Register High Byte bit 2
                                 .equ	ICR5H3	= 3	; Timer/Counter5 Input Capture Register High Byte bit 3
                                 .equ	ICR5H4	= 4	; Timer/Counter5 Input Capture Register High Byte bit 4
                                 .equ	ICR5H5	= 5	; Timer/Counter5 Input Capture Register High Byte bit 5
                                 .equ	ICR5H6	= 6	; Timer/Counter5 Input Capture Register High Byte bit 6
                                 .equ	ICR5H7	= 7	; Timer/Counter5 Input Capture Register High Byte bit 7
                                 
                                 ; ICR5L - Timer/Counter5 Input Capture Register Low Byte
                                 .equ	ICR5L0	= 0	; Timer/Counter5 Input Capture Register Low Byte bit 0
                                 .equ	ICR5L1	= 1	; Timer/Counter5 Input Capture Register Low Byte bit 1
                                 .equ	ICR5L2	= 2	; Timer/Counter5 Input Capture Register Low Byte bit 2
                                 .equ	ICR5L3	= 3	; Timer/Counter5 Input Capture Register Low Byte bit 3
                                 .equ	ICR5L4	= 4	; Timer/Counter5 Input Capture Register Low Byte bit 4
                                 .equ	ICR5L5	= 5	; Timer/Counter5 Input Capture Register Low Byte bit 5
                                 .equ	ICR5L6	= 6	; Timer/Counter5 Input Capture Register Low Byte bit 6
                                 .equ	ICR5L7	= 7	; Timer/Counter5 Input Capture Register Low Byte bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_4 **************
                                 ; TIMSK4 - Timer/Counter4 Interrupt Mask Register
                                 .equ	TOIE4	= 0	; Timer/Counter4 Overflow Interrupt Enable
                                 .equ	OCIE4A	= 1	; Timer/Counter4 Output Compare A Match Interrupt Enable
                                 .equ	OCIE4B	= 2	; Timer/Counter4 Output Compare B Match Interrupt Enable
                                 .equ	OCIE4C	= 3	; Timer/Counter4 Output Compare C Match Interrupt Enable
                                 .equ	ICIE4	= 5	; Timer/Counter4 Input Capture Interrupt Enable
                                 
                                 ; TIFR4 - Timer/Counter4 Interrupt Flag register
                                 .equ	TOV4	= 0	; Timer/Counter4 Overflow Flag
                                 .equ	OCF4A	= 1	; Output Compare Flag 4A
                                 .equ	OCF4B	= 2	; Output Compare Flag 4B
                                 .equ	OCF4C	= 3	; Output Compare Flag 4C
                                 .equ	ICF4	= 5	; Input Capture Flag 4
                                 
                                 ; TCCR4A - Timer/Counter4 Control Register A
                                 .equ	WGM40	= 0	; Waveform Generation Mode
                                 .equ	WGM41	= 1	; Waveform Generation Mode
                                 .equ	COM4C0	= 2	; Compare Output Mode 4C, bit 0
                                 .equ	COM4C1	= 3	; Compare Output Mode 4C, bit 1
                                 .equ	COM4B0	= 4	; Compare Output Mode 4B, bit 0
                                 .equ	COM4B1	= 5	; Compare Output Mode 4B, bit 1
                                 .equ	COM4A0	= 6	; Compare Output Mode 4A, bit 0
                                 .equ	COM4A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR4B - Timer/Counter4 Control Register B
                                 .equ	CS40	= 0	; Prescaler source of Timer/Counter 4
                                 .equ	CS41	= 1	; Prescaler source of Timer/Counter 4
                                 .equ	CS42	= 2	; Prescaler source of Timer/Counter 4
                                 .equ	WGM42	= 3	; Waveform Generation Mode
                                 .equ	WGM43	= 4	; Waveform Generation Mode
                                 .equ	ICES4	= 6	; Input Capture 4 Edge Select
                                 .equ	ICNC4	= 7	; Input Capture 4 Noise Canceler
                                 
                                 ; TCCR4C - Timer/Counter 4 Control Register C
                                 .equ	FOC4C	= 5	; Force Output Compare 4C
                                 .equ	FOC4B	= 6	; Force Output Compare 4B
                                 .equ	FOC4A	= 7	; Force Output Compare 4A
                                 
                                 
                                 ; ***** TIMER_COUNTER_3 **************
                                 ; TIMSK3 - Timer/Counter3 Interrupt Mask Register
                                 .equ	TOIE3	= 0	; Timer/Counter3 Overflow Interrupt Enable
                                 .equ	OCIE3A	= 1	; Timer/Counter3 Output Compare A Match Interrupt Enable
                                 .equ	OCIE3B	= 2	; Timer/Counter3 Output Compare B Match Interrupt Enable
                                 .equ	OCIE3C	= 3	; Timer/Counter3 Output Compare C Match Interrupt Enable
                                 .equ	ICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                                 
                                 ; TIFR3 - Timer/Counter3 Interrupt Flag register
                                 .equ	TOV3	= 0	; Timer/Counter3 Overflow Flag
                                 .equ	OCF3A	= 1	; Output Compare Flag 3A
                                 .equ	OCF3B	= 2	; Output Compare Flag 3B
                                 .equ	OCF3C	= 3	; Output Compare Flag 3C
                                 .equ	ICF3	= 5	; Input Capture Flag 3
                                 
                                 ; TCCR3A - Timer/Counter3 Control Register A
                                 .equ	WGM30	= 0	; Waveform Generation Mode
                                 .equ	WGM31	= 1	; Waveform Generation Mode
                                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                                 .equ	COM3A0	= 6	; Compare Output Mode 3A, bit 0
                                 .equ	COM3A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR3B - Timer/Counter3 Control Register B
                                 .equ	CS30	= 0	; Prescaler source of Timer/Counter 3
                                 .equ	CS31	= 1	; Prescaler source of Timer/Counter 3
                                 .equ	CS32	= 2	; Prescaler source of Timer/Counter 3
                                 .equ	WGM32	= 3	; Waveform Generation Mode
                                 .equ	WGM33	= 4	; Waveform Generation Mode
                                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                                 .equ	ICNC3	= 7	; Input Capture 3 Noise Canceler
                                 
                                 ; TCCR3C - Timer/Counter 3 Control Register C
                                 .equ	FOC3C	= 5	; Force Output Compare 3C
                                 .equ	FOC3B	= 6	; Force Output Compare 3B
                                 .equ	FOC3A	= 7	; Force Output Compare 3A
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter1 Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output Compare A Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output Compare B Match Interrupt Enable
                                 .equ	OCIE1C	= 3	; Timer/Counter1 Output Compare C Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter1 Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	OCF1C	= 3	; Output Compare Flag 1C
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Output Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter 1 Control Register C
                                 .equ	FOC1C	= 5	; Force Output Compare 1C
                                 .equ	FOC1B	= 6	; Force Output Compare 1B
                                 .equ	FOC1A	= 7	; Force Output Compare 1A
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                                 
                                 ; EICRB - External Interrupt Control Register B
                                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 .equ	INTF3	= 3	; External Interrupt Flag 3
                                 .equ	INTF4	= 4	; External Interrupt Flag 4
                                 .equ	INTF5	= 5	; External Interrupt Flag 5
                                 .equ	INTF6	= 6	; External Interrupt Flag 6
                                 .equ	INTF7	= 7	; External Interrupt Flag 7
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 .equ	PCINT15	= 7	; Pin Change Enable Mask 15
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	PUD	= 4	; Pull-up disable
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 ; XMCRA - External Memory Control Register A
                                 .equ	SRW00	= 0	; Wait state select bit lower page
                                 .equ	SRW01	= 1	; Wait state select bit lower page
                                 .equ	SRW10	= 2	; Wait state select bit upper page
                                 .equ	SRW11	= 3	; Wait state select bit upper page
                                 .equ	SRL0	= 4	; Wait state page limit
                                 .equ	SRL1	= 5	; Wait state page limit
                                 .equ	SRL2	= 6	; Wait state page limit
                                 .equ	SRE	= 7	; External SRAM Enable
                                 
                                 ; XMCRB - External Memory Control Register B
                                 .equ	XMM0	= 0	; External Memory High Mask
                                 .equ	XMM1	= 1	; External Memory High Mask
                                 .equ	XMM2	= 2	; External Memory High Mask
                                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - 
                                 .equ	CLKPS0	= 0	; 
                                 .equ	CLKPS1	= 1	; 
                                 .equ	CLKPS2	= 2	; 
                                 .equ	CLKPS3	= 3	; 
                                 .equ	CLKPCE	= 7	; 
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select bit 2
                                 
                                 ; RAMPZ - RAM Page Z Select Register
                                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                                 .equ	RAMPZ1	= 1	; RAM Page Z Select Register Bit 1
                                 
                                 ; EIND - Extended Indirect Register
                                 .equ	EIND0	= 0	; Bit 0
                                 
                                 ; GPIOR2 - General Purpose IO Register 2
                                 .equ	GPIOR20	= 0	; General Purpose IO Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose IO Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose IO Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose IO Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose IO Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose IO Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose IO Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose IO Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose IO Register 1
                                 .equ	GPIOR10	= 0	; General Purpose IO Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose IO Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose IO Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose IO Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose IO Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose IO Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose IO Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose IO Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose IO Register 0
                                 .equ	GPIOR00	= 0	; General Purpose IO Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose IO Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose IO Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose IO Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose IO Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose IO Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose IO Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose IO Register 0 bit 7
                                 
                                 ; PRR1 - Power Reduction Register1
                                 .equ	PRUSART1	= 0	; Power Reduction USART1
                                 .equ	PRUSART2	= 1	; Power Reduction USART2
                                 .equ	PRUSART3	= 2	; Power Reduction USART3
                                 .equ	PRTIM3	= 3	; Power Reduction Timer/Counter3
                                 .equ	PRTIM4	= 4	; Power Reduction Timer/Counter4
                                 .equ	PRTIM5	= 5	; Power Reduction Timer/Counter5
                                 
                                 ; PRR0 - Power Reduction Register0
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	MUX5	= 3	; Analog Channel and Gain Selection Bits
                                 ;.equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 .equ	ADC6D	= 6	; 
                                 .equ	ADC7D	= 7	; 
                                 
                                 ; DIDR2 - Digital Input Disable Register
                                 .equ	ADC8D	= 0	; 
                                 .equ	ADC9D	= 1	; 
                                 .equ	ADC10D	= 2	; 
                                 .equ	ADC11D	= 3	; 
                                 .equ	ADC12D	= 4	; 
                                 .equ	ADC13D	= 5	; 
                                 .equ	ADC14D	= 6	; 
                                 .equ	ADC15D	= 7	; 
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	SIGRD	= 5	; Signature Row Read
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** USART2 ***********************
                                 ; UDR2 - USART I/O Data Register
                                 .equ	UDR2_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR2_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR2_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR2_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR2_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR2_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR2_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR2A - USART Control and Status Register A
                                 .equ	MPCM2	= 0	; Multi-processor Communication Mode
                                 .equ	U2X2	= 1	; Double the USART transmission speed
                                 .equ	UPE2	= 2	; Parity Error
                                 .equ	DOR2	= 3	; Data overRun
                                 .equ	FE2	= 4	; Framing Error
                                 .equ	UDRE2	= 5	; USART Data Register Empty
                                 .equ	TXC2	= 6	; USART Transmitt Complete
                                 .equ	RXC2	= 7	; USART Receive Complete
                                 
                                 ; UCSR2B - USART Control and Status Register B
                                 .equ	TXB82	= 0	; Transmit Data Bit 8
                                 .equ	RXB82	= 1	; Receive Data Bit 8
                                 .equ	UCSZ22	= 2	; Character Size
                                 .equ	TXEN2	= 3	; Transmitter Enable
                                 .equ	RXEN2	= 4	; Receiver Enable
                                 .equ	UDRIE2	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE2	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE2	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR2C - USART Control and Status Register C
                                 .equ	UCPOL2	= 0	; Clock Polarity
                                 .equ	UCSZ20	= 1	; Character Size
                                 .equ	UCSZ21	= 2	; Character Size
                                 .equ	USBS2	= 3	; Stop Bit Select
                                 .equ	UPM20	= 4	; Parity Mode Bit 0
                                 .equ	UPM21	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL20	= 6	; USART Mode Select
                                 .equ	UMSEL21	= 7	; USART Mode Select
                                 
                                 ; UBRR2H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR2L - USART Baud Rate Register Low Byte
                                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** USART3 ***********************
                                 ; UDR3 - USART I/O Data Register
                                 .equ	UDR3_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR3_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR3_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR3_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR3_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR3_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR3_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR3A - USART Control and Status Register A
                                 .equ	MPCM3	= 0	; Multi-processor Communication Mode
                                 .equ	U2X3	= 1	; Double the USART transmission speed
                                 .equ	UPE3	= 2	; Parity Error
                                 .equ	DOR3	= 3	; Data overRun
                                 .equ	FE3	= 4	; Framing Error
                                 .equ	UDRE3	= 5	; USART Data Register Empty
                                 .equ	TXC3	= 6	; USART Transmitt Complete
                                 .equ	RXC3	= 7	; USART Receive Complete
                                 
                                 ; UCSR3B - USART Control and Status Register B
                                 .equ	TXB83	= 0	; Transmit Data Bit 8
                                 .equ	RXB83	= 1	; Receive Data Bit 8
                                 .equ	UCSZ32	= 2	; Character Size
                                 .equ	TXEN3	= 3	; Transmitter Enable
                                 .equ	RXEN3	= 4	; Receiver Enable
                                 .equ	UDRIE3	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE3	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE3	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR3C - USART Control and Status Register C
                                 .equ	UCPOL3	= 0	; Clock Polarity
                                 .equ	UCSZ30	= 1	; Character Size
                                 .equ	UCSZ31	= 2	; Character Size
                                 .equ	USBS3	= 3	; Stop Bit Select
                                 .equ	UPM30	= 4	; Parity Mode Bit 0
                                 .equ	UPM31	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL30	= 6	; USART Mode Select
                                 .equ	UMSEL31	= 7	; USART Mode Select
                                 
                                 ; UBRR3H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR3L - USART Baud Rate Register Low Byte
                                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog timer always on
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1ffff	; Note: Word address
                                 .equ	IOEND	= 0x01ff
                                 .equ	SRAM_START	= 0x0200
                                 .equ	SRAM_SIZE	= 8192
                                 .equ	RAMEND	= 0x21ff
                                 .equ	XRAMEND	= 0xffff
                                 .equ	E2END	= 0x0fff
                                 .equ	EEPROMEND	= 0x0fff
                                 .equ	EEADRBITS	= 12
                                 #pragma AVRPART MEMORY PROG_FLASH 262144
                                 #pragma AVRPART MEMORY EEPROM 4096
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 8192
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x200
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1f000
                                 .equ	NRWW_STOP_ADDR	= 0x1ffff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1efff
                                 .equ	PAGESIZE	= 128
                                 .equ	FIRSTBOOTSTART	= 0x1fe00
                                 .equ	SECONDBOOTSTART	= 0x1fc00
                                 .equ	THIRDBOOTSTART	= 0x1f800
                                 .equ	FOURTHBOOTSTART	= 0x1f000
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                                 .equ	PCI0addr	= 0x0012	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0014	; Pin Change Interrupt Request 1
                                 .equ	PCI2addr	= 0x0016	; Pin Change Interrupt Request 2
                                 .equ	WDTaddr	= 0x0018	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x001a	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x001c	; Timer/Counter2 Compare Match B
                                 .equ	OVF2addr	= 0x001e	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0020	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0022	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0024	; Timer/Counter1 Compare Match B
                                 .equ	OC1Caddr	= 0x0026	; Timer/Counter1 Compare Match C
                                 .equ	OVF1addr	= 0x0028	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x002a	; Timer/Counter0 Compare Match A
                                 .equ	OC0Baddr	= 0x002c	; Timer/Counter0 Compare Match B
                                 .equ	OVF0addr	= 0x002e	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0030	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0032	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x0034	; USART0 Data register Empty
                                 .equ	UTXC0addr	= 0x0036	; USART0, Tx Complete
                                 .equ	ACIaddr	= 0x0038	; Analog Comparator
                                 .equ	ADCCaddr	= 0x003a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x003c	; EEPROM Ready
                                 .equ	ICP3addr	= 0x003e	; Timer/Counter3 Capture Event
                                 .equ	OC3Aaddr	= 0x0040	; Timer/Counter3 Compare Match A
                                 .equ	OC3Baddr	= 0x0042	; Timer/Counter3 Compare Match B
                                 .equ	OC3Caddr	= 0x0044	; Timer/Counter3 Compare Match C
                                 .equ	OVF3addr	= 0x0046	; Timer/Counter3 Overflow
                                 .equ	URXC1addr	= 0x0048	; USART1, Rx Complete
                                 .equ	UDRE1addr	= 0x004a	; USART1 Data register Empty
                                 .equ	UTXC1addr	= 0x004c	; USART1, Tx Complete
                                 .equ	TWIaddr	= 0x004e	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0050	; Store Program Memory Read
                                 .equ	ICP4addr	= 0x0052	; Timer/Counter4 Capture Event
                                 .equ	OC4Aaddr	= 0x0054	; Timer/Counter4 Compare Match A
                                 .equ	OC4Baddr	= 0x0056	; Timer/Counter4 Compare Match B
                                 .equ	OC4Caddr	= 0x0058	; Timer/Counter4 Compare Match C
                                 .equ	OVF4addr	= 0x005a	; Timer/Counter4 Overflow
                                 .equ	ICP5addr	= 0x005c	; Timer/Counter5 Capture Event
                                 .equ	OC5Aaddr	= 0x005e	; Timer/Counter5 Compare Match A
                                 .equ	OC5Baddr	= 0x0060	; Timer/Counter5 Compare Match B
                                 .equ	OC5Caddr	= 0x0062	; Timer/Counter5 Compare Match C
                                 .equ	OVF5addr	= 0x0064	; Timer/Counter5 Overflow
                                 .equ	URXC2addr	= 0x0066	; USART2, Rx Complete
                                 .equ	UDRE2addr	= 0x0068	; USART2 Data register Empty
                                 .equ	UTXC2addr	= 0x006a	; USART2, Tx Complete
                                 .equ	URXC3addr	= 0x006c	; USART3, Rx Complete
                                 .equ	UDRE3addr	= 0x006e	; USART3 Data register Empty
                                 .equ	UTXC3addr	= 0x0070	; USART3, Tx Complete
                                 
                                 .equ	INT_VECTORS_SIZE	= 114	; size in words
                                 
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ;four rows R0~R3 to PL7~PL4 of PORTL. 
                                 ;Connect LCD data pins D0-D7 to PF0-7 of PORTF. 
                                 ;Connect the four LCD control pins BE-RS to PA4-7 of PORTA
                                 
                                 .include "m2560def.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .def temp =r21
                                 .def row =r17
                                 .def col =r18
                                 .def mask =r19
                                 .def temp2 =r20
                                 .def count_letter =r22         ;multiple times 
                                 .def push_flag=r23				;whether any button has pushed
                                 .def letter_num = r24			;maximum number
                                 .def finish_input_flag =r25		;0 is pushed, input finish
                                 .def temp_count_for_question =r2
                                 .def keypad_version = r3		;char - 0 num - 1
                                 .def input10 = r4
                                 
                                 
                                 .equ PORTLDIR = 0xF0
                                 .equ INITCOLMASK = 0xEF
                                 .equ INITROWMASK = 0x01
                                 .equ ROWMASK = 0x0F
                                 .equ second_line = 0b10101000
                                 
                                 .macro do_lcd_command
                                 	ldi r16, @0
                                 	rcall lcd_command
                                 	rcall lcd_wait
                                 .endmacro
                                 .macro do_lcd_command_imme
                                 	mov r16, @0
                                 	rcall lcd_command
                                 	rcall lcd_wait
                                 .endmacro
                                 .macro do_lcd_data
                                 	ldi r16, @0
                                 	rcall lcd_data
                                 	rcall lcd_wait
                                 .endmacro
                                 .macro do_lcd_data_imme
                                 	mov r16, @0
                                 	rcall lcd_data
                                 	rcall lcd_wait
                                 .endmacro
                                 //newlol
                                 .macro stop_time_head
                                 	do_lcd_data 'T'
                                 	do_lcd_data 'i'
                                 	do_lcd_data 'm'
                                 	do_lcd_data 'e'
                                 	do_lcd_data ' '
                                 	do_lcd_data_imme @0
                                 	do_lcd_data ' '
                                 	do_lcd_data 't'
                                 	do_lcd_data 'o'
                                 	do_lcd_data ' '
                                 	do_lcd_data '1'
                                 	do_lcd_data ':'
                                 	do_lcd_command 0b11000000
                                 .endmacro
                                 .macro train_stop
                                 	do_lcd_data 'T'
                                 	do_lcd_data 'r'
                                 	do_lcd_data 'a'
                                 	do_lcd_data 'i'
                                 	do_lcd_data 'n'
                                 	do_lcd_data ' '
                                 	do_lcd_data 's'
                                 	do_lcd_data 't'
                                 	do_lcd_data 'o'
                                 	do_lcd_data 'p'
                                 	do_lcd_data ' '
                                 	do_lcd_data 'f'
                                 	do_lcd_data 'o'
                                 	do_lcd_data 'r'
                                 	do_lcd_data ':'
                                 .endmacro
                                 //
                                 .macro station_name
                                 	do_lcd_data 'T'
                                 	do_lcd_data 'y'
                                 	do_lcd_data 'p'
                                 	do_lcd_data 'e'
                                 	do_lcd_data ' '
                                 	do_lcd_data 's'
                                 	do_lcd_data 't'
                                 	do_lcd_data 'o'
                                 	do_lcd_data 'p'
                                 	do_lcd_data_imme @0
                                 	do_lcd_data ' '
                                 	do_lcd_data 'n'
                                 	do_lcd_data 'a'
                                 	do_lcd_data 'm'
                                 	do_lcd_data 'e'
                                 	do_lcd_data ':'
                                 .endmacro
                                 .macro stop_maximum
                                 	do_lcd_data 'M'
                                 	do_lcd_data 'a'
                                 	do_lcd_data 'x'
                                 	do_lcd_data ' '
                                 	do_lcd_data 's'
                                 	do_lcd_data 't'
                                 	do_lcd_data 'o'
                                 	do_lcd_data 'p'
                                 	do_lcd_data ' '
                                 	do_lcd_data 'n'
                                 	do_lcd_data 'u'
                                 	do_lcd_data 'm'
                                 	do_lcd_data ':'
                                 	do_lcd_command 0b11000000
                                 .endmacro
                                 .macro stop_time
                                 	do_lcd_data 'T'
                                 	do_lcd_data 'i'
                                 	do_lcd_data 'm'
                                 	do_lcd_data 'e'
                                 	do_lcd_data ' '
                                 	do_lcd_data_imme @0
                                 	inc @0
                                 	do_lcd_data ' '
                                 	do_lcd_data 't'
                                 	do_lcd_data 'o'
                                 	do_lcd_data ' '
                                 	do_lcd_data_imme @0
                                 	do_lcd_data ':'
                                 	do_lcd_command 0b11000000
                                 .endmacro
                                 .macro finish_info
                                 	do_lcd_data 'A'
                                 	do_lcd_data 'l'
                                 	do_lcd_data 'l'
                                 	do_lcd_data ' '
                                 	do_lcd_data 'd'
                                 	do_lcd_data 'o'
                                 	do_lcd_data 'n'
                                 	do_lcd_data 'e'
                                 	do_lcd_command 0b11000000
                                 	do_lcd_data 'W'
                                 	do_lcd_data 'a'
                                 	do_lcd_data 'i'
                                 	do_lcd_data 't'
                                 	do_lcd_data ' '
                                 	do_lcd_data 'f'
                                 	do_lcd_data 'o'
                                 	do_lcd_data 'r'
                                 	do_lcd_data ' '
                                 	do_lcd_data '5'
                                 	do_lcd_data 's'
                                 .endmacro
                                 .macro wrong
                                 	do_lcd_data 'E'
                                 	do_lcd_data 'r'
                                 	do_lcd_data 'r'
                                 	do_lcd_data '!'
                                 .endmacro
                                 .macro clear
                                 ldi YL, low(@0)
                                 ldi YH, high(@0)
                                 clr temp
                                 st Y+,temp
                                 st Y,temp
                                 .endmacro
                                 .macro clearonebyte
                                 ldi YL, low(@0)
                                 ldi YH, high(@0)
                                 clr temp
                                 st Y,temp
                                 .endmacro
                                 .macro timeten
                                 	lsl @0
                                 	mov r16, @0
                                 	lsl @0
                                 	lsl @0
                                 	add @0, r16
                                 .endmacro
                                 
                                 .dseg
                                 //variable
000200                           SecondCounter: .byte 2
000202                           TempCounter: .byte 2
000204                           Status: .byte 1
000205                           Position: .byte 1
000206                           count_question:.byte 1
000207                           Maximum: .byte 1
000208                           TempNumInfo: .byte 1
000209                           current_name_pointer: .byte 2
00020b                           station_stop_time: .byte 1
00020c                           current_time_pointer: .byte 2
00020e                           pb_flag: .byte 1
00020f                           led: .byte 1
000210                           stop_flag: .byte 1
000211                           hash_flag: .byte 1
                                 //////
                                 	;station 
                                 //////
000212                           	station1: .byte 10
00021c                           	station2: .byte 10
000226                           	station3: .byte 10
000230                           	station4: .byte 10
00023a                           	station5: .byte 10
000244                           	station6: .byte 10
00024e                           	station7: .byte 10
000258                           	station8: .byte 10
000262                           	station9: .byte 10
00026c                           	station10: .byte 10
                                 
000276                           time_data: .byte 10
                                 
                                 .cseg
                                 .org 0x0
000000 940c 0031                 jmp RESET
                                 
                                 .org INT0addr    ; INT0addr is the address of EXT_INT0  
000002 940c 0083                 jmp EXT_INT0 
                                 .org INT1addr    ; INT1addr is the address of EXT_INT1 
000004 940c 008d                 jmp EXT_INT1
000006 940c 0030                 jmp DEFAULT
                                 .org OVF0addr
00002e 940c 00bd                 jmp Timer0OVF 
                                  
000030 9518                      DEFAULT:reti
                                 
                                 RESET:
000031 ef5f                      ldi temp, low(RAMEND)
000032 bf5d                      out SPL, temp
000033 e251                      ldi temp, high(RAMEND)
000034 bf5e                      out SPH, temp
000035 ef50                      ldi temp, PORTLDIR ; columns are outputs, rows are inputs
000036 9350 010a                 STS DDRL, temp     ; cannot use out
000038 ef5f                      ser temp
000039 b957                      out DDRC, temp ; Make PORTC all outputs
00003a 2755                      clr temp
00003b b958                      out PORTC, temp
00003c ef5f                      ser temp 
00003d bb50                      out DDRF, temp
00003e b951                      out DDRA, temp
00003f 2755                      clr temp
000040 bb51                      out PORTF, temp
000041 b952                      out PORTA, temp
                                 ;clr station
000042 e1c2                      ldi yl,low(station1)
000043 e0d2                      ldi yh,high(station2)
000044 e653                      ldi temp,99
000045 2700                      clr r16
                                 clear_stations:
000046 3050                      	cpi temp,0
000047 f019                      	breq time_setup
000048 9309                      	st y+,r16
000049 955a                      	dec temp
00004a cffb                      	rjmp clear_stations
                                 ;clear time
                                 time_setup:
                                 ;timer0 setup
00004b e0c2
00004c e0d2
00004d 2755
00004e 9359
00004f 8358                      	clear TempCounter
000050 e0c0
000051 e0d2
000052 2755
000053 9359
000054 8358                      	clear SecondCounter
000055 e050                      	ldi temp,0b00000000
000056 bd54                      	out TCCR0A,temp     ;set mode 000- normal mode
000057 e052                      	ldi temp,0b00000010
000058 bd55                      	out TCCR0B,temp     ;set prescaler - 8
000059 e051                      	ldi temp, 1<<TOIE0  ;time overflow from 3 kinds of overflow cmpA,cmpB,time overflow
00005a 9350 006e                 	sts TIMSK0,temp     ;apply to mask
                                 
                                 	
                                 	 
00005c 9478                      	sei					;every timer overflow trigger an interrupt, when the times of interrupt is equal
                                 						;to 7812(that is the times should happen in a second) add 1s
                                 	//set lcd start position
00005d ea88                      	ldi r24, second_line
00005e 9380 0205                 	sts Position, r24
                                 	//set letter counter
000060 e071                      	ldi push_flag,1
000061 2788                      	clr letter_num
000062 e060                      	ldi count_letter, 0b00000000
000063 e0c6
000064 e0d2
000065 2755
000066 8358                      	clearonebyte count_question
                                 	
                                 
000067 e308
000068 d4ce
000069 d4e7                      	do_lcd_command 0b00111000 ; 2x5x7
00006a d502                      	rcall sleep_5ms
00006b e308
00006c d4ca
00006d d4e3                      	do_lcd_command 0b00111000 ; 2x5x7
00006e d4f5                      	rcall sleep_1ms
00006f e308
000070 d4c6
000071 d4df                      	do_lcd_command 0b00111000 ; 2x5x7
000072 e308
000073 d4c3
000074 d4dc                      	do_lcd_command 0b00111000 ; 2x5x7
000075 e008
000076 d4c0
000077 d4d9                      	do_lcd_command 0b00001000 ; display off?
000078 e001
000079 d4bd
00007a d4d6                      	do_lcd_command 0b00000001 ; clear display
00007b e006
00007c d4ba
00007d d4d3                      	do_lcd_command 0b00000110 ; increment, no display shift
00007e e00e
00007f d4b7
000080 d4d0                      	do_lcd_command 0b00001110 ; Cursor on, bar, no blink
                                 	;clr line
                                 	//
                                 
000081 940c 0154                 	jmp main
                                 EXT_INT0:
                                 	 
000083 935f                      	push temp 
000084 b75f                      	in temp, SREG
000085 935f                      	push temp 
                                 	;ldi temp, 0b11101101 
                                 	//
                                 	;out PORTC, temp 
000086 e051                      	ldi temp,1
000087 9350 020e                 	sts pb_flag,temp
                                 	// 
000089 915f                      	pop temp 
00008a bf5f                      	out SREG, temp 
00008b 915f                      	pop temp 
00008c 9518                      	reti
                                 	 
                                 EXT_INT1:
00008d d4ec                      	rcall sleep_350ms
00008e 935f                      	push temp 
00008f b75f                      	in temp, SREG
000090 935f                      	push temp 
                                 ;	ldi temp, 0b01010101 
                                 	//
                                 ;	out PORTC, temp 
000091 9150 0211                 	lds temp,hash_flag
000093 3051                      	cpi temp,1
000094 f011                      	breq close_motor
000095 3050                      	cpi temp,0
000096 f061                      	breq open_motor
                                 		close_motor:
000097 e051                      		ldi temp,1
000098 9350 0210                 		sts stop_flag,temp
00009a e050                      		ldi temp,0
00009b 9350 0211                 		sts hash_flag,temp
00009d 9478                      		sei
                                 		close_motor_loop:
00009e 9140 0211                 			lds temp2,hash_flag
0000a0 3041                      			cpi temp2,1
0000a1 f091                      			breq hash_end
0000a2 cffb                      			rjmp close_motor_loop
                                 		open_motor:
0000a3 e041                      			ldi temp2,1
0000a4 9340 0211                 			sts hash_flag,temp2
0000a6 e35c                      			ldi temp, 0b00111100
0000a7 b95d                      			out DDRE, temp  ; set PL3 (OC5A) as output. 
0000a8 ef5f                      			ldi temp, 0xff   ; this value and the operation mode determine the PWM duty cycle sts OCR5AL, temp 
0000a9 9350 009a                 			sts OCR3BL,temp
0000ab 2755                      			clr temp 
0000ac 9350 009b                 			sts OCR3BH, temp
0000ae e051                      			ldi temp, (1 << CS30)  ; CS31=1: no prescaling 
0000af 9350 0091                 			sts TCCR3B, temp    
0000b1 e251                      			ldi temp, (1<< WGM30)|(1<<COM3B1)   ; WGM30=1: phase correct PWM, 8 bits  
                                 											; COM5A1=1: make OC5A override the normal port functionality of the I/O pin PL3 
0000b2 9350 0090                 			sts TCCR3A, temp
                                 	hash_end:
0000b4 94f8                      	cli
0000b5 e1c0
0000b6 e0d2
0000b7 2755
0000b8 8358                      	clearonebyte stop_flag
0000b9 915f                      	pop temp 
0000ba bf5f                      	out SREG, temp 
0000bb 915f                      	pop temp 
0000bc 9518                      	reti
                                 	
                                 	
                                 
                                 Timer0OVF:
0000bd b75f                      	in temp, SREG
0000be 935f                      	push temp
0000bf 93df                      	push YH
0000c0 93cf                      	push YL
0000c1 939f                      	push r25
0000c2 938f                      	push r24
0000c3 9180 0202                 	lds r24,TempCounter
0000c5 9190 0203                 	lds r25,TempCounter+1
0000c7 9601                      	adiw r25:r24,1
0000c8 3884                      	cpi r24,low(7812)
0000c9 e15e                      	ldi temp,high(7812)
0000ca 0795                      	cpc r25,temp
0000cb f4a1                      	brne NotSecond
                                 
0000cc e0c2
0000cd e0d2
0000ce 2755
0000cf 9359
0000d0 8358                      	clear TempCounter
0000d1 9180 0200                 	lds r24,SecondCounter
0000d3 9190 0201                 	lds r25,SecondCounter+1
0000d5 9601                      	adiw r25:r24,1
0000d6 9380 0200                 	sts SecondCounter, r24
0000d8 9390 0201                 	sts SecondCounter+1,r25
0000da 9180 0204                 	lds r24, Status ;?
0000dc 3080                      	cpi r24,0
0000dd f091                      	breq input_wait
0000de d039                      	rcall partc_timer
0000df c009                      	rjmp EndIF
                                 NotSecond:
0000e0 9380 0202                 	sts TempCounter, r24
0000e2 9390 0203                 	sts TempCounter+1,r25
0000e4 9180 0204                 	lds r24, Status ;?
0000e6 3080                      	cpi r24,0
0000e7 f009                      	breq EndIF
0000e8 d02f                      	rcall partc_timer
                                 EndIF:
0000e9 918f                      	pop r24
0000ea 919f                      	pop r25
0000eb 91cf                      	pop YL
0000ec 91df                      	pop YH
0000ed 915f                      	pop temp
0000ee bf5f                      	out SREG,temp
0000ef 9518                      	reti
                                 input_wait:
0000f0 9180 0200                 	lds r24,SecondCounter
0000f2 3081                      	cpi r24, 1
0000f3 f408                      	brsh restart
                                 go_EndIF:
0000f4 cff4                      	rjmp EndIF
                                 restart:
0000f5 94f8                      	cli
0000f6 e0c2
0000f7 e0d2
0000f8 2755
0000f9 9359
0000fa 8358                      	clear TempCounter
0000fb e0c0
0000fc e0d2
0000fd 2755
0000fe 9359
0000ff 8358                      	clear SecondCounter
000100 fd70                      	sbrc push_flag,0               ;if 0, then there is a char pressed 
000101 c013                      	rjmp noAction
000102 9180 0205                 	lds r24,Position
000104 9583                      	inc r24
000105 9380 0205                 	sts Position,r24
000107 e071                      	ldi push_flag,1
000108 9583                      	inc letter_num					;should inc letter_number here									;move pointer
000109 91c0 0209                 	lds yl,current_name_pointer
00010b 91d0 020a                 	lds yh,current_name_pointer+1
00010d 9319                      	st y+,row
00010e 93c0 0209                 	sts current_name_pointer,yl
000110 93d0 020a                 	sts current_name_pointer+1,yh
000112 2f01
000113 d42e
000114 d43c                      	do_lcd_data_imme row	
                                 noAction:
000115 9478                      	sei
000116 e060                      	ldi count_letter,0b00000000
000117 cfdc                      	rjmp go_EndIF
                                 //do motor and led at here
                                 partc_timer:
                                 	
000118 935f                      	push temp
000119 934f                      	push temp2
00011a 938f                      	push r24
00011b 939f                      	push r25
                                 	//dont use r17
00011c 9150 0210                 	lds temp,stop_flag
00011e 3051                      	cpi temp,1
00011f f029                      	breq rail_stop
                                 	partc_timer_end:
000120 919f                      		pop r25
000121 918f                      		pop r24
000122 914f                      		pop temp2
000123 915f                      		pop temp
000124 9508                      		ret
                                 	rail_stop:
                                 	//test
000125 9180 0202                 		lds r24,TempCounter
000127 9190 0203                 		lds r25,TempCounter+1
000129 328c                      		cpi r24,low(2604)
00012a e05a                      		ldi temp,high(2604)
00012b 0795                      		cpc r25,temp
00012c f478                      		brsh change_led
                                 		do_motor:
00012d e35c                      			ldi temp, 0b00111100
00012e b95d                      			out DDRE, temp  ; set PL3 (OC5A) as output. 
00012f e050                      			ldi temp, 0x00   ; this value and the operation mode determine the PWM duty cycle sts OCR5AL, temp 
000130 9350 009a                 			sts OCR3BL,temp
000132 2755                      			clr temp 
000133 9350 009b                 			sts OCR3BH, temp
000135 e051                      			ldi temp, (1 << CS30)  ; CS31=1: no prescaling 
000136 9350 0091                 			sts TCCR3B, temp    
000138 e251                      			ldi temp, (1<< WGM30)|(1<<COM3B1)   ; WGM30=1: phase correct PWM, 8 bits  
                                 ; COM5A1=1: make OC5A override the normal port functionality of the I/O pin PL3 
000139 9350 0090                 			sts TCCR3A, temp
00013b cfe4                      			rjmp partc_timer_end //havenot done this part let it stop
                                 		change_led:
                                 			//do_lcd_data 'e'
00013c 9140 020f                 			lds temp2,led
00013e 3040                      			cpi temp2,0
00013f f011                      			breq light
000140 3041                      			cpi temp2,1
000141 f031                      			breq dark
                                 			light:
000142 ef4f                      				ldi temp2,0b11111111
000143 b948                      				out PORTC,temp2
000144 e041                      				ldi temp2,1
000145 9340 020f                 				sts led,temp2
000147 c006                      				rjmp change_end
                                 			dark:
000148 e040                      				ldi temp2,0b00000000
000149 b948                      				out PORTC,temp2
00014a e040                      				ldi temp2,0
00014b 9340 020f                 				sts led,temp2
00014d c000                      				rjmp change_end
                                 			change_end:
00014e e0c2
00014f e0d2
000150 2755
000151 9359
000152 8358                      				clear TempCounter
000153 cfd9                      				rjmp do_motor
                                 main:	
                                 	////
                                 		; part a
                                 		;get and store information
                                 	////
000154 e40d
000155 d3ec
000156 d3fa
000157 e601
000158 d3e9
000159 d3f7
00015a e708
00015b d3e6
00015c d3f4
00015d e200
00015e d3e3
00015f d3f1
000160 e703
000161 d3e0
000162 d3ee
000163 e704
000164 d3dd
000165 d3eb
000166 e60f
000167 d3da
000168 d3e8
000169 e700
00016a d3d7
00016b d3e5
00016c e200
00016d d3d4
00016e d3e2
00016f e60e
000170 d3d1
000171 d3df
000172 e705
000173 d3ce
000174 d3dc
000175 e60d
000176 d3cb
000177 d3d9
000178 e30a
000179 d3c8
00017a d3d6
00017b ec00
00017c d3ba
00017d d3d3                      	stop_maximum
00017e e051                      	ldi temp,1        ;1 is for num pad
00017f 2e35                      	mov keypad_version , temp
000180 d2ad                      	rcall keypad_part
000181 9150 0208                 	lds temp, TempNumInfo
000183 305b                      	cpi temp, 11
000184 f418                      	brsh wrong_info_max
000185 9350 0207                 	sts Maximum,temp
000187 c014                      	rjmp ask_stop_name
                                 wrong_info_max:
000188 e001
000189 d3ad
00018a d3c6                      	do_lcd_command 0b00000001
00018b e405
00018c d3b5
00018d d3c3
00018e e702
00018f d3b2
000190 d3c0
000191 e702
000192 d3af
000193 d3bd
000194 e201
000195 d3ac
000196 d3ba                      	wrong						;I dont know where to place it
000197 e0c8
000198 e0d2
000199 2755
00019a 8358                      	clearonebyte TempNumInfo
00019b cfb8                      	rjmp main
                                 
                                 ask_stop_name:
00019c e001
00019d d399
00019e d3b2                      	do_lcd_command 0b00000001 ; clear display
00019f 2433                      	clr keypad_version
0001a0 9150 0206                 	lds temp, count_question ;start from 0
0001a2 9100 0207                 	lds r16, Maximum
0001a4 1750                      	cp temp, r16
0001a5 f5e0                      	brsh stop_time_start
0001a6 e300                      	ldi r16, 0b00110000
0001a7 2e25                      	mov temp_count_for_question, temp	
0001a8 0f05                      	add r16, temp
0001a9 2e10                      	mov r1, r16
0001aa 9413                      	inc r1
0001ab d328                      	rcall store_name ;store name store
0001ac e504
0001ad d394
0001ae d3a2
0001af e709
0001b0 d391
0001b1 d39f
0001b2 e700
0001b3 d38e
0001b4 d39c
0001b5 e605
0001b6 d38b
0001b7 d399
0001b8 e200
0001b9 d388
0001ba d396
0001bb e703
0001bc d385
0001bd d393
0001be e704
0001bf d382
0001c0 d390
0001c1 e60f
0001c2 d37f
0001c3 d38d
0001c4 e700
0001c5 d37c
0001c6 d38a
0001c7 2d01
0001c8 d379
0001c9 d387
0001ca e200
0001cb d376
0001cc d384
0001cd e60e
0001ce d373
0001cf d381
0001d0 e601
0001d1 d370
0001d2 d37e
0001d3 e60d
0001d4 d36d
0001d5 d37b
0001d6 e605
0001d7 d36a
0001d8 d378
0001d9 e30a
0001da d367
0001db d375                      	station_name r1
0001dc d251                      	rcall keypad_part
0001dd 2c12                      	mov r1, temp_count_for_question
0001de 9413                      	inc r1
0001df 9210 0206                 	sts count_question, r1
0001e1 cfba                      	rjmp ask_stop_name
                                 
                                 stop_time_start:
0001e2 e0c6
0001e3 e0d2
0001e4 2755
0001e5 8358                      	clearonebyte count_question
0001e6 e0c8
0001e7 e0d2
0001e8 2755
0001e9 8358                      	clearonebyte tempNumInfo
                                 ask_stop_time:
                                 	;do_lcd_command 0b00000001
0001ea 9010 0206                 	lds r1, count_question
0001ec 2c21                      	mov temp_count_for_question, r1
0001ed 9100 0207                 	lds r16, Maximum
0001ef 950a                      	dec r16
0001f0 1610                      	cp r1, r16
0001f1 f578                      	brsh back_to_head                       ;change
0001f2 9413                      	inc r1
0001f3 e300                      	ldi r16, 0b00110000
0001f4 0e10                      	add r1,r16
0001f5 e504
0001f6 d34b
0001f7 d359
0001f8 e609
0001f9 d348
0001fa d356
0001fb e60d
0001fc d345
0001fd d353
0001fe e605
0001ff d342
000200 d350
000201 e200
000202 d33f
000203 d34d
000204 2d01
000205 d33c
000206 d34a
000207 9413
000208 e200
000209 d338
00020a d346
00020b e704
00020c d335
00020d d343
00020e e60f
00020f d332
000210 d340
000211 e200
000212 d32f
000213 d33d
000214 2d01
000215 d32c
000216 d33a
000217 e30a
000218 d329
000219 d337
00021a ec00
00021b d31b
00021c d334                      	stop_time r1
00021d e051                      	ldi temp,1        ;1 is for num pad
00021e 2e35                      	mov keypad_version , temp
00021f d20e                      	rcall keypad_part
000220 c0c0                      	rjmp back_to_time   ;check overflow for station time
                                 back_to_head:                                        ;new block
000221 9010 0206                 	lds r1, count_question
000223 2d01                      	mov r16, r1
000224 3001                      	cpi r16, 1
000225 f161                      	breq ask_for_waiting_time
000226 e300                      	ldi r16, 0b00110000
000227 0e10                      	add r1,r16
000228 9413                      	inc r1
000229 e504
00022a d317
00022b d325
00022c e609
00022d d314
00022e d322
00022f e60d
000230 d311
000231 d31f
000232 e605
000233 d30e
000234 d31c
000235 e200
000236 d30b
000237 d319
000238 2d01
000239 d308
00023a d316
00023b e200
00023c d305
00023d d313
00023e e704
00023f d302
000240 d310
000241 e60f
000242 d2ff
000243 d30d
000244 e200
000245 d2fc
000246 d30a
000247 e301
000248 d2f9
000249 d307
00024a e30a
00024b d2f6
00024c d304
00024d ec00
00024e d2e8
00024f d301                      	stop_time_head r1
000250 d1dd                      	rcall keypad_part
                                 	//
000251 c0a7                      	rjmp time_head
                                 	
                                 ask_for_waiting_time:								;new block
000252 e504
000253 d2ee
000254 d2fc
000255 e702
000256 d2eb
000257 d2f9
000258 e601
000259 d2e8
00025a d2f6
00025b e609
00025c d2e5
00025d d2f3
00025e e60e
00025f d2e2
000260 d2f0
000261 e200
000262 d2df
000263 d2ed
000264 e703
000265 d2dc
000266 d2ea
000267 e704
000268 d2d9
000269 d2e7
00026a e60f
00026b d2d6
00026c d2e4
00026d e700
00026e d2d3
00026f d2e1
000270 e200
000271 d2d0
000272 d2de
000273 e606
000274 d2cd
000275 d2db
000276 e60f
000277 d2ca
000278 d2d8
000279 e702
00027a d2c7
00027b d2d5
00027c e30a
00027d d2c4
00027e d2d2                      	train_stop
00027f d1ae                      	rcall keypad_part
000280 9150 0208                 	lds temp, TempNumInfo
000282 3056                      	cpi temp, 6
000283 f428                      	brsh wrong_stop
000284 3052                      	cpi temp, 2
000285 f018                      	brlo wrong_stop
000286 9350 020b                 	sts station_stop_time,temp
000288 c017                      	rjmp finish
                                 wrong_stop:
000289 e001
00028a d2ac
00028b d2c5                      	do_lcd_command 0b00000001
00028c e405
00028d d2b4
00028e d2c2
00028f e702
000290 d2b1
000291 d2bf
000292 e702
000293 d2ae
000294 d2bc
000295 e201
000296 d2ab
000297 d2b9                      	wrong						;I dont know where to place it
000298 ec00
000299 d29d
00029a d2b6                      	do_lcd_command 0b11000000
00029b e0c8
00029c e0d2
00029d 2755
00029e 8358                      	clearonebyte TempNumInfo
00029f cfb2                      	rjmp ask_for_waiting_time
                                 	//wrong handler
                                 finish:
0002a0 e001
0002a1 d295
0002a2 d2ae                      	do_lcd_command 0b00000001
0002a3 e401
0002a4 d29d
0002a5 d2ab
0002a6 e60c
0002a7 d29a
0002a8 d2a8
0002a9 e60c
0002aa d297
0002ab d2a5
0002ac e200
0002ad d294
0002ae d2a2
0002af e604
0002b0 d291
0002b1 d29f
0002b2 e60f
0002b3 d28e
0002b4 d29c
0002b5 e60e
0002b6 d28b
0002b7 d299
0002b8 e605
0002b9 d288
0002ba d296
0002bb ec00
0002bc d27a
0002bd d293
0002be e507
0002bf d282
0002c0 d290
0002c1 e601
0002c2 d27f
0002c3 d28d
0002c4 e609
0002c5 d27c
0002c6 d28a
0002c7 e704
0002c8 d279
0002c9 d287
0002ca e200
0002cb d276
0002cc d284
0002cd e606
0002ce d273
0002cf d281
0002d0 e60f
0002d1 d270
0002d2 d27e
0002d3 e702
0002d4 d26d
0002d5 d27b
0002d6 e200
0002d7 d26a
0002d8 d278
0002d9 e305
0002da d267
0002db d275
0002dc e703
0002dd d264
0002de d272                      	finish_info
0002df d29a                      	rcall sleep_350ms
0002e0 c044                      	rjmp partc
                                 back_to_time:
0002e1 9150 0208                 	lds temp, TempNumInfo
0002e3 305b                      	cpi temp, 11
0002e4 f560                      	brsh wrong_station_info
0002e5 d23b                      	rcall store_time
0002e6 9150 0208                 	lds temp,tempNumInfo
0002e8 91a0 020c                 	lds xl,current_time_pointer
0002ea 91b0 020d                 	lds xh,current_time_pointer+1
0002ec 935d                      	st x+,temp
0002ed 9423                      	inc temp_count_for_question
0002ee 2c12                      	mov r1, temp_count_for_question
0002ef 9210 0206                 	sts count_question,r1
0002f1 e0c8
0002f2 e0d2
0002f3 2755
0002f4 8358                      	clearonebyte tempNumInfo
0002f5 e001
0002f6 d240
0002f7 d259                      	do_lcd_command 0b00000001
0002f8 cef1                      	rjmp ask_stop_time
                                 time_head:
0002f9 9150 0208                 	lds temp, TempNumInfo
0002fb 305b                      	cpi temp, 11
0002fc f4a0                      	brsh wrong_station_info
0002fd d223                      	rcall store_time
0002fe 9150 0208                 	lds temp,tempNumInfo
000300 91a0 020c                 	lds xl,current_time_pointer
000302 91b0 020d                 	lds xh,current_time_pointer+1
000304 935d                      	st x+,temp
000305 9423                      	inc temp_count_for_question
000306 2c12                      	mov r1, temp_count_for_question
000307 9210 0206                 	sts count_question,r1
000309 e0c8
00030a e0d2
00030b 2755
00030c 8358                      	clearonebyte tempNumInfo
                                 	//
00030d e001
00030e d228
00030f d241                      	do_lcd_command 0b00000001 ; clear display
000310 cf41                      	rjmp ask_for_waiting_time
                                 wrong_station_info:
000311 e001
000312 d224
000313 d23d                      	do_lcd_command 0b00000001
000314 e405
000315 d22c
000316 d23a
000317 e702
000318 d229
000319 d237
00031a e702
00031b d226
00031c d234
00031d e201
00031e d223
00031f d231                      	wrong						;I dont know where to place it
                                 	
000320 e0c8
000321 e0d2
000322 2755
000323 8358                      	clearonebyte TempNumInfo
000324 cec5                      	rjmp ask_stop_time
                                 
                                 		;part c
                                 		;show stored information
                                 	////
                                 
                                 //
                                 partc:
000325 e05a                      	ldi temp, (2 << ISC10) | (2 << ISC00) ;enable external interrupt
000326 9350 0069                 	sts EICRA, temp 
000328 b35d                      	in temp, EIMSK 
000329 6053                      	ori temp, (1<<INT0) | (1<<INT1) 
00032a bb5d                      	out EIMSK, temp
00032b 9478                      	sei
00032c e35c                      	ldi temp, 0b00111100
00032d b95d                      	out DDRE, temp  ; set PL3 (OC5A) as output. 
00032e e050                      	ldi temp, 0x00   ; this value and the operation mode determine the PWM duty cycle sts OCR5AL, temp 
00032f 9350 009a                 	sts OCR3BL,temp
000331 2755                      	clr temp 
000332 9350 009b                 	sts OCR3BH, temp
000334 e051                      	ldi temp, (1 << CS30)  ; CS31=1: no prescaling 
000335 9350 0091                 	sts TCCR3B, temp    
000337 e251                      	ldi temp, (1<< WGM30)|(1<<COM3B1)   ; WGM30=1: phase correct PWM, 8 bits  
                                 ; COM5A1=1: make OC5A override the normal port functionality of the I/O pin PL3 
000338 9350 0090                 	sts TCCR3A, temp
                                 
00033a d238                      	rcall sleep_1000ms
00033b d237                      	rcall sleep_1000ms
00033c d236                      	rcall sleep_1000ms
00033d d235                      	rcall sleep_1000ms
00033e d234                      	rcall sleep_1000ms
00033f e001
000340 d1f6
000341 d20f                      	do_lcd_command 0b00000001
000342 e0c6
000343 e0d2
000344 2755
000345 8358                      	clearonebyte count_question
000346 e051                      	ldi temp, 1
000347 9350 0204                 	sts Status, temp
000349 e052                      	ldi temp,2
00034a 2e35                      	mov keypad_version, temp
00034b e051                      	ldi temp, 1
00034c 9350 0211                 	sts hash_flag, temp
00034e 2755                      	clr temp
00034f 9350 020e                 	sts pb_flag,temp
000351 e0cf
000352 e0d2
000353 2755
000354 8358                      	clearonebyte led
000355 e1c0
000356 e0d2
000357 2755
000358 8358                      	clearonebyte stop_flag
                                 	print_data:
000359 e35c                      		ldi temp, 0b00111100
00035a b95d                      		out DDRE, temp  ; set PL3 (OC5A) as output. 
00035b ef5f                      		ldi temp, 0xff   ; this value and the operation mode determine the PWM duty cycle sts OCR5AL, temp 
00035c 9350 009a                 		sts OCR3BL,temp
00035e 2755                      		clr temp 
00035f 9350 009b                 		sts OCR3BH, temp
000361 e051                      		ldi temp, (1 << CS30)  ; CS31=1: no prescaling 
000362 9350 0091                 		sts TCCR3B, temp    
000364 e251                      		ldi temp, (1<< WGM30)|(1<<COM3B1)   ; WGM30=1: phase correct PWM, 8 bits  
                                 ; COM5A1=1: make OC5A override the normal port functionality of the I/O pin PL3 
000365 9350 0090                 		sts TCCR3A, temp
000367 d1b9                      		rcall store_time
                                 		// check if overflow
000368 9120 0207                 		lds r18,Maximum
00036a 9130 0206                 		lds r19,count_question
00036c 1b23                      		sub r18,r19
00036d 3020                      		cpi r18,0
00036e f009                      		breq time_back_to_1
00036f c006                      		rjmp print_go_on
                                 
                                 		time_back_to_1:
000370 e7c6                      			ldi yl,low(time_data)
000371 e0d2                      			ldi yh,high(time_data)
000372 93c0 020c                 			sts current_time_pointer,yl
000374 93d0 020d                 			sts current_time_pointer+1,yh
                                 		print_go_on:
000376 91c0 020c                 			lds yl,current_time_pointer
000378 91d0 020d                 			lds yh,current_time_pointer+1
00037a 8128                      			ld r18,y
                                 		//	
00037b e001
00037c d1ba
00037d d1d3                      		do_lcd_command 0b00000001
00037e e60e
00037f d1c2
000380 d1d0                      		do_lcd_data 'n'
000381 e605
000382 d1bf
000383 d1cd                      		do_lcd_data 'e'
000384 e708
000385 d1bc
000386 d1ca                      		do_lcd_data 'x'
000387 e704
000388 d1b9
000389 d1c7                      		do_lcd_data 't'
00038a e30a
00038b d1b6
00038c d1c4                      		do_lcd_data ':'
00038d ec00
00038e d1a8
00038f d1c1                      		do_lcd_command 0b11000000
000390 d1dc                      		rcall sleep_5ms
000391 d054                      		rcall print_all
                                 		//do_lcd_command 0b1100000
                                 		on_way_loop:			
000392 3020                      			cpi r18,0
000393 f031                      			breq check_stop
000394 e301
000395 d1ac
000396 d1ba                      			do_lcd_data '1'
000397 d1db                      			rcall sleep_1000ms
000398 952a                      			dec r18	
000399 cff8                      			rjmp on_way_loop
                                 		check_stop:
                                 			
00039a 9150 020e                 			lds temp,pb_flag
00039c 3051                      			cpi temp,1	
00039d f009                      			breq Station_stop
00039e c03c                      			rjmp print_data_end
                                 		Station_stop:
00039f e011                      			ldi r17,1
0003a0 9310 0210                 			sts stop_flag,r17
0003a2 e0c2
0003a3 e0d2
0003a4 2755
0003a5 9359
0003a6 8358                      			clear TempCounter
0003a7 e001
0003a8 d18e
0003a9 d1a7                      			do_lcd_command 0b00000001
0003aa e707
0003ab d196
0003ac d1a4                      			do_lcd_data 'w'
0003ad e601
0003ae d193
0003af d1a1                      			do_lcd_data 'a'
0003b0 e609
0003b1 d190
0003b2 d19e                      			do_lcd_data 'i'
0003b3 e704
0003b4 d18d
0003b5 d19b                      			do_lcd_data 't'
0003b6 e200
0003b7 d18a
0003b8 d198                      			do_lcd_data ' '
0003b9 e606
0003ba d187
0003bb d195                      			do_lcd_data 'f'
0003bc e60f
0003bd d184
0003be d192                      			do_lcd_data 'o'
0003bf e702
0003c0 d181
0003c1 d18f                      			do_lcd_data 'r'
0003c2 e30a
0003c3 d17e
0003c4 d18c                      			do_lcd_data ':'
0003c5 ec00
0003c6 d170
0003c7 d189                      			do_lcd_command 0b11000000
0003c8 9110 0206                 			lds r17,count_question
0003ca 951a                      			dec r17
0003cb 9310 0206                 			sts count_question,r17
0003cd d018                      			rcall print_all
0003ce 9513                      			inc r17
0003cf 9310 0206                 			sts count_question,r17
0003d1 9110 020b                 			lds r17,station_stop_time
                                 			;out PORTC,r17
                                 			Station_stop_loop:
0003d3 e304
0003d4 d16d
0003d5 d17b                      				do_lcd_data '4'
0003d6 d19c                      				rcall sleep_1000ms
0003d7 3010                      				cpi r17,0
0003d8 f011                      				breq print_data_end
0003d9 951a                      				dec r17
0003da cff8                      				rjmp Station_stop_loop
                                 		print_data_end:
0003db e1c0
0003dc e0d2
0003dd 2755
0003de 8358                      			clearonebyte stop_flag
0003df e0ce
0003e0 e0d2
0003e1 2755
0003e2 8358                      			clearonebyte pb_flag
0003e3 e040                      			ldi temp2,0b00000000
0003e4 b948                      			out PORTC,temp2
0003e5 cf73                      			rjmp print_data
                                 
                                 
                                 print_all:
                                 	//cli
0003e6 935f                      	push temp
0003e7 934f                      	push temp2
0003e8 930f                      	push r16
0003e9 93cf                      	push yl
0003ea 93df                      	push yh
0003eb e1c2                      	ldi yl,low(station1)
0003ec e0d2                      	ldi yh,high(station1)
0003ed 93c0 0209                 	sts current_name_pointer, yl
0003ef 93d0 020a                 	sts current_name_pointer+1,yh
                                 	show_station:
0003f1 9140 0207                 		lds temp2,Maximum
0003f3 9150 0206                 		lds temp,count_question
                                 		//test 
                                 		;out PORTC,temp
0003f5 1b45                      		sub temp2,temp
0003f6 3040                      		cpi temp2,0
0003f7 f069                      		breq back_to_one
                                 		//get next station
0003f8 9100 0206                 		lds r16,count_question
0003fa 9150 0206                 		lds temp,count_question
0003fc 9140 0207                 		lds temp2,Maximum
0003fe 9553                      		inc temp
0003ff 1b45                      		sub temp2,temp
000400 3040                      		cpi temp2,0
000401 f049                      		breq next_first
000402 9350 0206                 		sts count_question,temp
000404 c009                      		rjmp print_first
                                 		//
                                 		back_to_one:
000405 2755                      			clr temp
000406 9350 0206                 			sts count_question,temp
000408 e1c2                      			ldi yl,low(station1)
000409 e0d2                      			ldi yh,high(station1)
00040a cfe6                      			rjmp show_station
                                 		next_first:
00040b 2755                      			clr temp
00040c 9350 0206                 			sts count_question,temp
                                 		//
                                 		print_first:
00040e d0c5                      			rcall store_name
00040f 9300 0206                 			sts count_question,r16
000411 91c0 0209                 			lds yl,current_name_pointer
000413 91d0 020a                 			lds yh,current_name_pointer+1
                                 		
000415 e049                      			ldi temp2,9
                                 		//print next name
                                 		print_name:	
000416 9159                      			ld temp,y+
000417 3050                      			cpi temp,0
000418 f039                      			breq show_station_end
000419 3040                      			cpi temp2,0
00041a f029                      			breq show_station_end
00041b 2f05
00041c d125
00041d d133                      			do_lcd_data_imme temp
00041e 954a                      			dec temp2
00041f cff6                      			rjmp print_name
                                 		show_station_end:
000420 9150 0206                 			lds temp,count_question
000422 9553                      			inc temp
000423 9350 0206                 			sts count_question,temp
000425 e040                      			ldi temp2,0b00000000
000426 b948                      			out PORTC,temp2
000427 91df                      			pop yh
000428 91cf                      			pop yl
000429 910f                      			pop r16
00042a 914f                      			pop temp2
00042b 915f                      			pop temp
                                 			//sei
00042c 9508                      			ret 
                                 
                                 
                                 
                                 loop:
00042d cfff                      	rjmp loop
                                 
                                 	////
                                 		; keypad input
                                 	////
                                 
                                 keypad_part:
00042e ee3f                      	ldi mask, INITCOLMASK ; initial column mask
00042f 2722                      	clr col ; initial column
                                 colloop:
000430 9330 010b                 	STS PORTL, mask ; set column to mask value
                                 ; (sets column 0 off)
000432 ef5f                      	ldi temp, 0xFF ; implement a delay so the
                                 ; hardware can stabilize
                                 delay:
000433 955a                      	dec temp
000434 f7f1                      	brne delay
000435 9150 0109                 	LDS temp, PINL ; read PORTL. Cannot use in 
000437 705f                      	andi temp, ROWMASK ; read only the row bits
000438 305f                      	cpi temp, 0xF ; check if any rows are grounded
000439 f099                      	breq nextcol ; if not go to the next column
00043a e031                      	ldi mask, INITROWMASK ; initialise row check
00043b 2711                      	clr row ; initial row
                                 rowloop:      
00043c 2f45                      	mov temp2, temp
00043d 2343                      	and temp2, mask ; check masked bit
00043e f451                      	brne skipconv 
00043f 2d53                      	mov temp, keypad_version
000440 3051                      	cpi temp, 1
000441 f091                      	breq call_num
000442 3052                      	cpi temp, 2
000443 f091                      	breq call_working
000444 d01b                      	rcall convert_char ; if bit is clear, convert the bitcode
                                 back:
000445 3091                      	cpi finish_input_flag, 1
000446 f081                      	breq question
000447 940c 042e                 	jmp keypad_part ; and start again
                                 skipconv:
000449 9513                      	inc row ; else move to the next row
00044a 0f33                      	lsl mask ; shift the mask to the next bit
00044b 940c 043c                 	jmp rowloop          
                                 nextcol:     
00044d 3023                      	cpi col, 3 ; check if we^re on the last column
00044e f2f9                      	breq keypad_part ; if so, no buttons were pushed,
                                 ; so start again.
                                 
00044f 9408                      	sec ; else shift the column mask:
                                 ; We must set the carry bit
000450 1f33                      	rol mask ; and then rotate left by a bit,
000451 9523                      	inc col ; increment column value
000452 940c 0430                 	jmp colloop ; and check the next column
                                 call_num:
000454 d04a                      	rcall convert_num
000455 cfef                      	rjmp back
                                 call_working:
000456 cfd7                      	rjmp keypad_part
                                 question:
000457 ea08                      	ldi r16, second_line			;restart all things for keypad
000458 9300 0205                 	sts Position, r16
00045a e071                      	ldi push_flag,1
00045b 2788                      	clr letter_num
00045c 2799                      	clr finish_input_flag
00045d 2766                      	clr count_letter
00045e 9478                      	sei
00045f 9508                      	ret
                                 
                                 convert_char:
000460 d119                      	rcall sleep_350ms                                             ;add a debouncing here, at first it's not stable,when we detect a key pushed
                                 																	;wait until disturbing signal disappear then convert
                                 	
                                 	
000461 3023                      	cpi col, 3 ; if column is 3 we have a letter										
000462 f061                      	breq letters
000463 2f51                      	mov temp, row ; otherwise we have a number (1-9)
000464 0f55                      	lsl temp ; temp = row * 2
000465 0f51                      	add temp, row ; temp = row * 3
000466 0f52                      	add temp, col ; add the column address
                                 					; to get the offset from 1
000467 2f05                      	mov r16, temp
000468 0f55                      	lsl temp
000469 0f50                      	add temp, r16
00046a e400                      	ldi r16,0b01000000
00046b 0f50                      	add temp,r16
00046c 9553                      	inc temp
00046d 940c 0477                 	jmp convert_end
                                 letters:
00046f 3010                      	cpi row, 0
000470 f139                      	breq delete
000471 3012                      	cpi row, 2
000472 f011                      	breq c_for_finish
000473 940c 0494                 	jmp ending
                                 
                                 c_for_finish:
000475 e091                      	ldi finish_input_flag,1
000476 c01d                      	rjmp ending
                                 convert_end:
                                 	;out PORTC, temp ; write value to PORTC										;count when it shold be a new line
000477 0f56                      	add temp, count_letter
000478 9563                      	inc count_letter
000479 3063                      	cpi count_letter,0b00000011
00047a f0d9                      	breq remain
                                 final:
00047b 308b                      	cpi letter_num, 11
00047c f508                      	brsh no_num
00047d 2777                      	clr push_flag
00047e 355b                      	cpi temp,0b01011011 ;?
00047f f4a9                      	brne go_on
000480 ea50                      	ldi temp, 0b10100000
                                 normal:
000481 2f15                      	mov row,temp             ;row is useless now ,so treat it as another temp
000482 9100 0205                 	lds r16, Position
000484 2f00
000485 d0b1
000486 d0ca                      	do_lcd_command_imme r16
000487 2f01
000488 d0b9
000489 d0c7                      	do_lcd_data_imme row
00048a e0c2
00048b e0d2
00048c 2755
00048d 9359
00048e 8358                      	clear TempCounter
00048f e0c0
000490 e0d2
000491 2755
000492 9359
000493 8358                      	clear SecondCounter
                                 ending:
000494 9508                      	ret ; return to caller
                                 go_on:
000495 cfeb                      	rjmp normal
                                 remain:
000496 e060                      	ldi count_letter,0b00000000
000497 cfe3                      	rjmp final
                                 delete:
000498 9100 0205                 	lds r16, Position
00049a 950a                      	dec r16
00049b 9300 0205                 	sts Position,r16
00049d cff6                      	rjmp ending
                                 no_num:
                                 	//
00049e cff5                      	rjmp ending ;normal
                                 
                                 
                                 
                                 convert_num:
00049f 94f8                      	cli
0004a0 d0d9                      	rcall sleep_350ms 
                                                                             ;add a debouncing here, at first it's not stable,when we detect a key pushed
0004a1 3023                      	cpi col, 3 ; if column is 3 we have a letter					;wait until disturbing signal disappear then convert					
0004a2 f089                      	breq num_letter
0004a3 2f51                      	mov temp, row ; otherwise we have a number (1-9)
0004a4 0f55                      	lsl temp ; temp = row * 2
0004a5 0f51                      	add temp, row ; temp = row * 3
0004a6 0f52                      	add temp, col ; add the column address
                                 					; to get the offset from 1
0004a7 9553                      	inc temp ; add 1. Value of switch is
                                 					; row*3 + col + 1.
0004a8 3070                      	cpi push_flag,0
0004a9 f101                      	breq time10
                                 update_tempnum:
0004aa 9140 0208                 	lds temp2,TempNumInfo
0004ac 0f45                      	add temp2, temp                                    ;push = 0, has pressed
0004ad 9340 0208                 	sts TempNumInfo, temp2
0004af e300                      	ldi r16,48
0004b0 0f50                      	add temp,r16
0004b1 2777                      	clr push_flag
0004b2 940c 04c6                 	jmp convert_num_end
                                 num_letter:
0004b4 3011                      	cpi row, 1
0004b5 f031                      	breq zero_num
0004b6 3012                      	cpi row, 2
0004b7 f011                      	breq c_for_finish_num
0004b8 940c 0494                 	jmp ending
                                 c_for_finish_num:
0004ba e091                      	ldi finish_input_flag,1
0004bb c00d                      	rjmp num_end
                                 zero_num:
0004bc e350                      	ldi temp, 0b00110000
0004bd 9140 0208                 	lds temp2,TempNumInfo
0004bf 0f44
0004c0 2f04
0004c1 0f44
0004c2 0f44
0004c3 0f40                      	timeten temp2
0004c4 9340 0208                 	sts TempNumInfo, temp2
                                 convert_num_end:
                                 	;out PORTC, temp ; write value to PORTC
0004c6 2f05
0004c7 d07a
0004c8 d088                      	do_lcd_data_imme temp
                                 num_end:
0004c9 9508                      	ret ; return to caller
                                 time10:
0004ca 9140 0208                 	lds temp2,TempNumInfo
0004cc 0f44
0004cd 2f04
0004ce 0f44
0004cf 0f44
0004d0 0f40                      	timeten temp2
0004d1 9340 0208                 	sts TempNumInfo, temp2
0004d3 cfd6                      	rjmp update_tempnum
                                 
                                 ///
                                 	;store operation
                                 ///
                                 
                                 store_name:
0004d4 94f8                      	cli
0004d5 935f                      	push temp
0004d6 934f                      	push temp2
0004d7 9150 0206                 	lds temp,count_question
0004d9 e04a                      	ldi temp2,10
                                 	//move y to current station
                                 	point_station:
                                 		load1:
                                 			;out PORTC,temp
0004da 3050                      			cpi temp,0
0004db f419                      			brne load2
0004dc e1c2                      			ldi yl,low(station1)
0004dd e0d2                      			ldi yh,high(station1)
0004de c02b                      			rjmp clear_10
                                 		load2:
                                 			;out PORTC,temp
0004df 3051                      			cpi temp,1
0004e0 f419                      			brne load3
0004e1 e1cc                      			ldi yl,low(station2)
0004e2 e0d2                      			ldi yh,high(station2)
0004e3 c026                      			rjmp clear_10
                                 		load3:
                                 			;out PORTC,temp
0004e4 3052                      			cpi temp,2
0004e5 f419                      			brne load4
0004e6 e2c6                      			ldi yl,low(station3)
0004e7 e0d2                      			ldi yh,high(station3)
0004e8 c021                      			rjmp clear_10
                                 		load4:
0004e9 3053                      			cpi temp,3
0004ea f419                      			brne load5
0004eb e3c0                      			ldi yl,low(station4)
0004ec e0d2                      			ldi yh,high(station4)
0004ed c01c                      			rjmp clear_10
                                 		load5:
0004ee 3054                      			cpi temp,4
0004ef f419                      			brne load6
0004f0 e3ca                      			ldi yl,low(station5)
0004f1 e0d2                      			ldi yh,high(station5)
0004f2 c017                      			rjmp clear_10
                                 		load6:
0004f3 3055                      			cpi temp,5
0004f4 f419                      			brne load7
0004f5 e4c4                      			ldi yl,low(station6)
0004f6 e0d2                      			ldi yh,high(station6)
0004f7 c012                      			rjmp clear_10
                                 		load7:
0004f8 3056                      			cpi temp,6
0004f9 f419                      			brne load8
0004fa e4ce                      			ldi yl,low(station7)
0004fb e0d2                      			ldi yh,high(station7)
0004fc c00d                      			rjmp clear_10
                                 		load8:
0004fd 3057                      			cpi temp,7
0004fe f419                      			brne load9
0004ff e5c8                      			ldi yl,low(station8)
000500 e0d2                      			ldi yh,high(station8)
000501 c008                      			rjmp clear_10
                                 		load9:
000502 3058                      			cpi temp,8
000503 f419                      			brne load10
000504 e6c2                      			ldi yl,low(station9)
000505 e0d2                      			ldi yh,high(station9)
000506 c003                      			rjmp clear_10
                                 		load10:
000507 e6cc                      			ldi yl,low(station10)
000508 e0d2                      			ldi yh,high(station10)
000509 c000                      			rjmp clear_10
                                 		
                                 	//clear 10 byte
                                 	clear_10:
00050a 93c0 0209                 		sts current_name_pointer, yl
00050c 93d0 020a                 		sts current_name_pointer+1,yh
00050e 2466                      		clr r6
                                 		clear_10_loop:
00050f 304a                      			cpi temp2,10
000510 f061                      			breq store_name_end
000511 9269                      				st y+,r6
000512 9269                      				st y+,r6
000513 9269                      				st y+,r6
000514 9269                      				st y+,r6
000515 9269                      				st y+,r6
000516 9269                      				st y+,r6
000517 9269                      				st y+,r6
000518 9269                      				st y+,r6
000519 9269                      				st y+,r6
00051a 9269                      				st y+,r6
00051b 954a                      				dec temp2
00051c cff2                      				rjmp clear_10_loop
                                 	store_name_end:	
00051d 914f                      		pop temp2
00051e 915f                      		pop temp
00051f 9478                      		sei
000520 9508                      		ret
                                 //storetime
                                 store_time:
000521 94f8                      	cli
000522 935f                      	push temp
000523 93cf                      	push yl
000524 93df                      	push yh
000525 9150 0206                 	lds temp,count_question
000527 e7c6                      	ldi yl,low(time_data)
000528 e0d2                      	ldi yh,high(time_data)
                                 	store_time_loop:		
000529 3050                      		cpi temp,0
00052a f019                      		breq store_time_end
00052b 9079                      		ld r7,y+
00052c 955a                      		dec temp	
00052d cffb                      		rjmp store_time_loop
                                 	store_time_end:
00052e 93c0 020c                 		sts current_time_pointer,yl
000530 93d0 020d                 		sts current_time_pointer+1,yh
000532 91df                      		pop yh
000533 91cf                      		pop yl
000534 915f                      		pop temp
000535 9478                      		sei
000536 9508                      		ret
                                 
                                 ////
                                 	;lcd operation
                                 ////
                                 .equ LCD_RS = 7
                                 .equ LCD_E = 6
                                 .equ LCD_RW = 5
                                 .equ LCD_BE = 4
                                 
                                 .macro lcd_set
                                 	sbi PORTA, @0
                                 .endmacro
                                 .macro lcd_clr
                                 	cbi PORTA, @0
                                 .endmacro
                                 
                                 ;
                                 ; Send a command to the LCD (r16)
                                 ;
                                 
                                 lcd_command:
000537 bb01                      	out PORTF, r16
000538 0000                      	nop
000539 9a16                      	lcd_set LCD_E
00053a 0000                      	nop
00053b 0000                      	nop
00053c 0000                      	nop
00053d 9816                      	lcd_clr LCD_E
00053e 0000                      	nop
00053f 0000                      	nop
000540 0000                      	nop
000541 9508                      	ret
                                 
                                 lcd_data:
000542 bb01                      	out PORTF, r16
000543 9a17                      	lcd_set LCD_RS
000544 0000                      	nop
000545 0000                      	nop
000546 0000                      	nop
000547 9a16                      	lcd_set LCD_E
000548 0000                      	nop
000549 0000                      	nop
00054a 0000                      	nop
00054b 9816                      	lcd_clr LCD_E
00054c 0000                      	nop
00054d 0000                      	nop
00054e 0000                      	nop
00054f 9817                      	lcd_clr LCD_RS
000550 9508                      	ret
                                 
                                 lcd_wait:
000551 930f                      	push r16
000552 2700                      	clr r16
000553 bb00                      	out DDRF, r16
000554 bb01                      	out PORTF, r16
000555 9a15                      	lcd_set LCD_RW
                                 lcd_wait_loop:
000556 0000                      	nop
000557 9a16                      	lcd_set LCD_E
000558 0000                      	nop
000559 0000                      	nop
00055a 0000                          nop
00055b b10f                      	in r16, PINF
00055c 9816                      	lcd_clr LCD_E
00055d fd07                      	sbrc r16, 7
00055e cff7                      	rjmp lcd_wait_loop
00055f 9815                      	lcd_clr LCD_RW
000560 ef0f                      	ser r16
000561 bb00                      	out DDRF, r16
000562 910f                      	pop r16
000563 9508                      	ret
                                 
                                 .equ F_CPU = 16000000
                                 .equ DELAY_1MS = F_CPU / 4 / 1000 - 4
                                 ; 4 cycles per iteration - setup/call-return overhead
                                 
                                 sleep_1ms:
000564 938f                      	push r24
000565 939f                      	push r25
000566 e09f                      	ldi r25, high(DELAY_1MS)
000567 e98c                      	ldi r24, low(DELAY_1MS)
                                 delayloop_1ms:
000568 9701                      	sbiw r25:r24, 1
000569 f7f1                      	brne delayloop_1ms
00056a 919f                      	pop r25
00056b 918f                      	pop r24
00056c 9508                      	ret
                                 
                                 sleep_5ms:
00056d dff6                      	rcall sleep_1ms
00056e dff5                      	rcall sleep_1ms
00056f dff4                      	rcall sleep_1ms
000570 dff3                      	rcall sleep_1ms
000571 dff2                      	rcall sleep_1ms
000572 9508                      	ret
                                 sleep_1000ms:
000573 2700                      	clr r16
                                 	d_loop:
000574 3c08                      	cpi r16, 200
000575 f409                      	brne increase
000576 9508                      	ret
                                 increase:
000577 9503                      	inc r16
000578 dff4                      	rcall sleep_5ms
000579 cffa                      	rjmp d_loop
                                 
                                 sleep_350ms:
00057a 2700                      	clr r16
                                 	d_loop1:
00057b 3406                      	cpi r16, 70
00057c f409                      	brne increase1
00057d 9508                      	ret
                                 increase1:
00057e 9503                      	inc r16
00057f dfed                      	rcall sleep_5ms
000580 cffa                      	rjmp d_loop1


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega2560" register use summary:
x  :   2 y  :  47 z  :   0 r0 :   0 r1 :  23 r2 :   7 r3 :   5 r4 :   0 
r5 :   0 r6 :  11 r7 :   1 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 199 r17:  24 r18:  13 r19:   8 r20:  56 
r21: 257 r22:   7 r23:   7 r24:  32 r25:  21 r26:   2 r27:   2 r28:  52 
r29:  52 r30:   0 r31:   0 
Registers used: 21 out of 35 (60.0%)

"ATmega2560" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :  14 adiw  :   2 and   :   1 
andi  :   1 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  33 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 brlt  :   0 brmi  :   0 
brne  :  16 brpl  :   0 brsh  :   9 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :   5 cbr   :   0 
clc   :   0 clh   :   0 cli   :   5 cln   :   0 clr   :  46 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   2 cpc   :   2 
cpi   :  54 cpse  :   0 dec   :  10 eicall:   0 eijmp :   0 elpm  :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   5 inc   :  19 jmp   :  13 ld    :   3 ldd   :   0 ldi   : 278 
lds   :  54 lpm   :   0 lsl   :  10 lsr   :   0 mov   :  27 movw  :   0 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :  20 or    :   0 
ori   :   1 out   :  27 pop   :  26 push  :  26 rcall : 327 ret   :  14 
reti  :   4 rjmp  :  54 rol   :   1 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :   5 sbic  :   0 sbis  :   0 sbiw  :   1 sbr   :   0 sbrc  :   2 
sbrs  :   0 sec   :   1 seh   :   0 sei   :   7 sen   :   0 ser   :   3 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  46 std   :   0 sts   :  63 sub   :   3 subi  :   0 swap  :   0 
tst   :   0 wdr   :   0 
Instructions used: 42 out of 116 (36.2%)

"ATmega2560" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000b02   2742      0   2742  262144   1.0%
[.dseg] 0x000200 0x000280      0    128    128    8192   1.6%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 0 warnings
