[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/EnumConstElab/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/EnumConstElab/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<318> s<317> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<prim_subreg> u<3> t<StringConst> p<4> l<1:8> el<1:19>
n<> u<4> t<Module_ansi_header> p<57> c<2> s<32> l<1:1> el<1:20>
n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<2:14> el<2:19>
n<4> u<6> t<IntConst> p<7> l<2:21> el<2:22>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:21> el<2:22>
n<> u<8> t<Constant_primary> p<9> c<7> l<2:21> el<2:22>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<2:21> el<2:22>
n<0> u<10> t<IntConst> p<11> l<2:23> el<2:24>
n<> u<11> t<Primary_literal> p<12> c<10> l<2:23> el<2:24>
n<> u<12> t<Constant_primary> p<13> c<11> l<2:23> el<2:24>
n<> u<13> t<Constant_expression> p<14> c<12> l<2:23> el<2:24>
n<> u<14> t<Constant_range> p<15> c<9> l<2:21> el<2:24>
n<> u<15> t<Packed_dimension> p<16> c<14> l<2:20> el<2:25>
n<> u<16> t<Data_type> p<17> c<5> l<2:14> el<2:25>
n<> u<17> t<Data_type_or_implicit> p<27> c<16> s<26> l<2:14> el<2:25>
n<RESVAL> u<18> t<StringConst> p<25> s<24> l<2:26> el<2:32>
n<> u<19> t<Number_Tick0> p<20> l<2:35> el<2:37>
n<> u<20> t<Primary_literal> p<21> c<19> l<2:35> el<2:37>
n<> u<21> t<Constant_primary> p<22> c<20> l<2:35> el<2:37>
n<> u<22> t<Constant_expression> p<23> c<21> l<2:35> el<2:37>
n<> u<23> t<Constant_mintypmax_expression> p<24> c<22> l<2:35> el<2:37>
n<> u<24> t<Constant_param_expression> p<25> c<23> l<2:35> el<2:37>
n<> u<25> t<Param_assignment> p<26> c<18> l<2:26> el<2:37>
n<> u<26> t<List_of_param_assignments> p<27> c<25> l<2:26> el<2:37>
n<> u<27> t<Parameter_declaration> p<28> c<17> l<2:4> el<2:37>
n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<2:4> el<2:38>
n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<2:4> el<2:38>
n<> u<30> t<Module_common_item> p<31> c<29> l<2:4> el<2:38>
n<> u<31> t<Module_or_generate_item> p<32> c<30> l<2:4> el<2:38>
n<> u<32> t<Non_port_module_item> p<57> c<31> s<55> l<2:4> el<2:38>
n<> u<33> t<IntegerAtomType_Int> p<34> l<3:4> el<3:7>
n<> u<34> t<Data_type> p<49> c<33> s<48> l<3:4> el<3:7>
n<a> u<35> t<StringConst> p<47> s<46> l<3:8> el<3:9>
n<> u<36> t<IntegerAtomType_Int> p<37> l<3:12> el<3:15>
n<> u<37> t<Integer_type> p<38> c<36> l<3:12> el<3:15>
n<> u<38> t<Simple_type> p<39> c<37> l<3:12> el<3:15>
n<> u<39> t<Casting_type> p<44> c<38> s<43> l<3:12> el<3:15>
n<RESVAL> u<40> t<StringConst> p<41> l<3:17> el<3:23>
n<> u<41> t<Primary_literal> p<42> c<40> l<3:17> el<3:23>
n<> u<42> t<Primary> p<43> c<41> l<3:17> el<3:23>
n<> u<43> t<Expression> p<44> c<42> l<3:17> el<3:23>
n<> u<44> t<Cast> p<45> c<39> l<3:12> el<3:24>
n<> u<45> t<Primary> p<46> c<44> l<3:12> el<3:24>
n<> u<46> t<Expression> p<47> c<45> l<3:12> el<3:24>
n<> u<47> t<Variable_decl_assignment> p<48> c<35> l<3:8> el<3:24>
n<> u<48> t<List_of_variable_decl_assignments> p<49> c<47> l<3:8> el<3:24>
n<> u<49> t<Variable_declaration> p<50> c<34> l<3:4> el<3:25>
n<> u<50> t<Data_declaration> p<51> c<49> l<3:4> el<3:25>
n<> u<51> t<Package_or_generate_item_declaration> p<52> c<50> l<3:4> el<3:25>
n<> u<52> t<Module_or_generate_item_declaration> p<53> c<51> l<3:4> el<3:25>
n<> u<53> t<Module_common_item> p<54> c<52> l<3:4> el<3:25>
n<> u<54> t<Module_or_generate_item> p<55> c<53> l<3:4> el<3:25>
n<> u<55> t<Non_port_module_item> p<57> c<54> s<56> l<3:4> el<3:25>
n<> u<56> t<Endmodule> p<57> l<4:1> el<4:10>
n<> u<57> t<Module_declaration> p<58> c<4> l<1:1> el<4:10>
n<> u<58> t<Description> p<317> c<57> s<187> l<1:1> el<4:10>
n<module> u<59> t<Module_keyword> p<61> s<60> l<6:1> el<6:7>
n<prim_subreg_shadow> u<60> t<StringConst> p<61> l<6:8> el<6:26>
n<> u<61> t<Module_ansi_header> p<186> c<59> s<107> l<6:1> el<6:27>
n<> u<62> t<Struct_keyword> p<63> l<7:12> el<7:18>
n<> u<63> t<Struct_union> p<99> c<62> s<64> l<7:12> el<7:18>
n<> u<64> t<Packed_keyword> p<99> s<81> l<7:19> el<7:25>
n<> u<65> t<IntVec_TypeLogic> p<76> s<75> l<8:7> el<8:12>
n<2> u<66> t<IntConst> p<67> l<8:14> el<8:15>
n<> u<67> t<Primary_literal> p<68> c<66> l<8:14> el<8:15>
n<> u<68> t<Constant_primary> p<69> c<67> l<8:14> el<8:15>
n<> u<69> t<Constant_expression> p<74> c<68> s<73> l<8:14> el<8:15>
n<0> u<70> t<IntConst> p<71> l<8:16> el<8:17>
n<> u<71> t<Primary_literal> p<72> c<70> l<8:16> el<8:17>
n<> u<72> t<Constant_primary> p<73> c<71> l<8:16> el<8:17>
n<> u<73> t<Constant_expression> p<74> c<72> l<8:16> el<8:17>
n<> u<74> t<Constant_range> p<75> c<69> l<8:14> el<8:17>
n<> u<75> t<Packed_dimension> p<76> c<74> l<8:13> el<8:18>
n<> u<76> t<Data_type> p<77> c<65> l<8:7> el<8:18>
n<> u<77> t<Data_type_or_void> p<81> c<76> s<80> l<8:7> el<8:18>
n<a> u<78> t<StringConst> p<79> l<8:19> el<8:20>
n<> u<79> t<Variable_decl_assignment> p<80> c<78> l<8:19> el<8:20>
n<> u<80> t<List_of_variable_decl_assignments> p<81> c<79> l<8:19> el<8:20>
n<> u<81> t<Struct_union_member> p<99> c<77> s<98> l<8:7> el<8:21>
n<> u<82> t<IntVec_TypeLogic> p<93> s<92> l<9:7> el<9:12>
n<1> u<83> t<IntConst> p<84> l<9:14> el<9:15>
n<> u<84> t<Primary_literal> p<85> c<83> l<9:14> el<9:15>
n<> u<85> t<Constant_primary> p<86> c<84> l<9:14> el<9:15>
n<> u<86> t<Constant_expression> p<91> c<85> s<90> l<9:14> el<9:15>
n<0> u<87> t<IntConst> p<88> l<9:16> el<9:17>
n<> u<88> t<Primary_literal> p<89> c<87> l<9:16> el<9:17>
n<> u<89> t<Constant_primary> p<90> c<88> l<9:16> el<9:17>
n<> u<90> t<Constant_expression> p<91> c<89> l<9:16> el<9:17>
n<> u<91> t<Constant_range> p<92> c<86> l<9:14> el<9:17>
n<> u<92> t<Packed_dimension> p<93> c<91> l<9:13> el<9:18>
n<> u<93> t<Data_type> p<94> c<82> l<9:7> el<9:18>
n<> u<94> t<Data_type_or_void> p<98> c<93> s<97> l<9:7> el<9:18>
n<b> u<95> t<StringConst> p<96> l<9:19> el<9:20>
n<> u<96> t<Variable_decl_assignment> p<97> c<95> l<9:19> el<9:20>
n<> u<97> t<List_of_variable_decl_assignments> p<98> c<96> l<9:19> el<9:20>
n<> u<98> t<Struct_union_member> p<99> c<94> l<9:7> el<9:21>
n<> u<99> t<Data_type> p<101> c<63> s<100> l<7:12> el<10:5>
n<struct_t> u<100> t<StringConst> p<101> l<10:6> el<10:14>
n<> u<101> t<Type_declaration> p<102> c<99> l<7:4> el<10:15>
n<> u<102> t<Data_declaration> p<103> c<101> l<7:4> el<10:15>
n<> u<103> t<Package_or_generate_item_declaration> p<104> c<102> l<7:4> el<10:15>
n<> u<104> t<Module_or_generate_item_declaration> p<105> c<103> l<7:4> el<10:15>
n<> u<105> t<Module_common_item> p<106> c<104> l<7:4> el<10:15>
n<> u<106> t<Module_or_generate_item> p<107> c<105> l<7:4> el<10:15>
n<> u<107> t<Non_port_module_item> p<186> c<106> s<134> l<7:4> el<10:15>
n<> u<108> t<IntVec_TypeLogic> p<119> s<118> l<12:17> el<12:22>
n<2> u<109> t<IntConst> p<110> l<12:24> el<12:25>
n<> u<110> t<Primary_literal> p<111> c<109> l<12:24> el<12:25>
n<> u<111> t<Constant_primary> p<112> c<110> l<12:24> el<12:25>
n<> u<112> t<Constant_expression> p<117> c<111> s<116> l<12:24> el<12:25>
n<0> u<113> t<IntConst> p<114> l<12:26> el<12:27>
n<> u<114> t<Primary_literal> p<115> c<113> l<12:26> el<12:27>
n<> u<115> t<Constant_primary> p<116> c<114> l<12:26> el<12:27>
n<> u<116> t<Constant_expression> p<117> c<115> l<12:26> el<12:27>
n<> u<117> t<Constant_range> p<118> c<112> l<12:24> el<12:27>
n<> u<118> t<Packed_dimension> p<119> c<117> l<12:23> el<12:28>
n<> u<119> t<Enum_base_type> p<126> c<108> s<125> l<12:17> el<12:28>
n<ENUM_ITEM> u<120> t<StringConst> p<125> s<124> l<13:7> el<13:16>
n<3'b000> u<121> t<IntConst> p<122> l<13:19> el<13:25>
n<> u<122> t<Primary_literal> p<123> c<121> l<13:19> el<13:25>
n<> u<123> t<Constant_primary> p<124> c<122> l<13:19> el<13:25>
n<> u<124> t<Constant_expression> p<125> c<123> l<13:19> el<13:25>
n<> u<125> t<Enum_name_declaration> p<126> c<120> l<13:7> el<13:25>
n<> u<126> t<Data_type> p<128> c<119> s<127> l<12:12> el<14:5>
n<enum_t> u<127> t<StringConst> p<128> l<14:6> el<14:12>
n<> u<128> t<Type_declaration> p<129> c<126> l<12:4> el<14:13>
n<> u<129> t<Data_declaration> p<130> c<128> l<12:4> el<14:13>
n<> u<130> t<Package_or_generate_item_declaration> p<131> c<129> l<12:4> el<14:13>
n<> u<131> t<Module_or_generate_item_declaration> p<132> c<130> l<12:4> el<14:13>
n<> u<132> t<Module_common_item> p<133> c<131> l<12:4> el<14:13>
n<> u<133> t<Module_or_generate_item> p<134> c<132> l<12:4> el<14:13>
n<> u<134> t<Non_port_module_item> p<186> c<133> s<165> l<12:4> el<14:13>
n<struct_t> u<135> t<StringConst> p<136> l<16:14> el<16:22>
n<> u<136> t<Data_type> p<137> c<135> l<16:14> el<16:22>
n<> u<137> t<Data_type_or_implicit> p<160> c<136> s<159> l<16:14> el<16:22>
n<RESVAL> u<138> t<StringConst> p<158> s<157> l<16:23> el<16:29>
n<a> u<139> t<StringConst> p<140> l<17:7> el<17:8>
n<> u<140> t<Structure_pattern_key> p<151> c<139> s<144> l<17:7> el<17:8>
n<ENUM_ITEM> u<141> t<StringConst> p<142> l<17:10> el<17:19>
n<> u<142> t<Primary_literal> p<143> c<141> l<17:10> el<17:19>
n<> u<143> t<Primary> p<144> c<142> l<17:10> el<17:19>
n<> u<144> t<Expression> p<151> c<143> s<146> l<17:10> el<17:19>
n<b> u<145> t<StringConst> p<146> l<18:7> el<18:8>
n<> u<146> t<Structure_pattern_key> p<151> c<145> s<150> l<18:7> el<18:8>
n<> u<147> t<Number_Tick1> p<148> l<18:10> el<18:12>
n<> u<148> t<Primary_literal> p<149> c<147> l<18:10> el<18:12>
n<> u<149> t<Primary> p<150> c<148> l<18:10> el<18:12>
n<> u<150> t<Expression> p<151> c<149> l<18:10> el<18:12>
n<> u<151> t<Assignment_pattern> p<152> c<140> l<16:32> el<19:5>
n<> u<152> t<Assignment_pattern_expression> p<153> c<151> l<16:32> el<19:5>
n<> u<153> t<Constant_assignment_pattern_expression> p<154> c<152> l<16:32> el<19:5>
n<> u<154> t<Constant_primary> p<155> c<153> l<16:32> el<19:5>
n<> u<155> t<Constant_expression> p<156> c<154> l<16:32> el<19:5>
n<> u<156> t<Constant_mintypmax_expression> p<157> c<155> l<16:32> el<19:5>
n<> u<157> t<Constant_param_expression> p<158> c<156> l<16:32> el<19:5>
n<> u<158> t<Param_assignment> p<159> c<138> l<16:23> el<19:5>
n<> u<159> t<List_of_param_assignments> p<160> c<158> l<16:23> el<19:5>
n<> u<160> t<Parameter_declaration> p<161> c<137> l<16:4> el<19:5>
n<> u<161> t<Package_or_generate_item_declaration> p<162> c<160> l<16:4> el<19:6>
n<> u<162> t<Module_or_generate_item_declaration> p<163> c<161> l<16:4> el<19:6>
n<> u<163> t<Module_common_item> p<164> c<162> l<16:4> el<19:6>
n<> u<164> t<Module_or_generate_item> p<165> c<163> l<16:4> el<19:6>
n<> u<165> t<Non_port_module_item> p<186> c<164> s<184> l<16:4> el<19:6>
n<prim_subreg> u<166> t<StringConst> p<182> s<176> l<21:4> el<21:15>
n<RESVAL> u<167> t<StringConst> p<174> s<173> l<22:8> el<22:14>
n<RESVAL> u<168> t<StringConst> p<169> l<22:15> el<22:21>
n<> u<169> t<Primary_literal> p<170> c<168> l<22:15> el<22:21>
n<> u<170> t<Primary> p<171> c<169> l<22:15> el<22:21>
n<> u<171> t<Expression> p<172> c<170> l<22:15> el<22:21>
n<> u<172> t<Mintypmax_expression> p<173> c<171> l<22:15> el<22:21>
n<> u<173> t<Param_expression> p<174> c<172> l<22:15> el<22:21>
n<> u<174> t<Named_parameter_assignment> p<175> c<167> l<22:7> el<22:22>
n<> u<175> t<List_of_parameter_assignments> p<176> c<174> l<22:7> el<22:22>
n<> u<176> t<Parameter_value_assignment> p<182> c<175> s<181> l<21:16> el<23:5>
n<staged_reg> u<177> t<StringConst> p<178> l<23:6> el<23:16>
n<> u<178> t<Name_of_instance> p<181> c<177> s<180> l<23:6> el<23:16>
n<> u<179> t<Ordered_port_connection> p<180> l<23:18> el<23:18>
n<> u<180> t<List_of_port_connections> p<181> c<179> l<23:18> el<23:18>
n<> u<181> t<Hierarchical_instance> p<182> c<178> l<23:6> el<23:19>
n<> u<182> t<Module_instantiation> p<183> c<166> l<21:4> el<23:20>
n<> u<183> t<Module_or_generate_item> p<184> c<182> l<21:4> el<23:20>
n<> u<184> t<Non_port_module_item> p<186> c<183> s<185> l<21:4> el<23:20>
n<> u<185> t<Endmodule> p<186> l<24:1> el<24:10>
n<> u<186> t<Module_declaration> p<187> c<61> l<6:1> el<24:10>
n<> u<187> t<Description> p<317> c<186> s<316> l<6:1> el<24:10>
n<module> u<188> t<Module_keyword> p<190> s<189> l<26:1> el<26:7>
n<top> u<189> t<StringConst> p<190> l<26:8> el<26:11>
n<> u<190> t<Module_ansi_header> p<315> c<188> s<236> l<26:1> el<26:12>
n<> u<191> t<Struct_keyword> p<192> l<27:12> el<27:18>
n<> u<192> t<Struct_union> p<228> c<191> s<193> l<27:12> el<27:18>
n<> u<193> t<Packed_keyword> p<228> s<210> l<27:19> el<27:25>
n<> u<194> t<IntVec_TypeLogic> p<205> s<204> l<28:7> el<28:12>
n<1> u<195> t<IntConst> p<196> l<28:14> el<28:15>
n<> u<196> t<Primary_literal> p<197> c<195> l<28:14> el<28:15>
n<> u<197> t<Constant_primary> p<198> c<196> l<28:14> el<28:15>
n<> u<198> t<Constant_expression> p<203> c<197> s<202> l<28:14> el<28:15>
n<0> u<199> t<IntConst> p<200> l<28:16> el<28:17>
n<> u<200> t<Primary_literal> p<201> c<199> l<28:16> el<28:17>
n<> u<201> t<Constant_primary> p<202> c<200> l<28:16> el<28:17>
n<> u<202> t<Constant_expression> p<203> c<201> l<28:16> el<28:17>
n<> u<203> t<Constant_range> p<204> c<198> l<28:14> el<28:17>
n<> u<204> t<Packed_dimension> p<205> c<203> l<28:13> el<28:18>
n<> u<205> t<Data_type> p<206> c<194> l<28:7> el<28:18>
n<> u<206> t<Data_type_or_void> p<210> c<205> s<209> l<28:7> el<28:18>
n<a> u<207> t<StringConst> p<208> l<28:19> el<28:20>
n<> u<208> t<Variable_decl_assignment> p<209> c<207> l<28:19> el<28:20>
n<> u<209> t<List_of_variable_decl_assignments> p<210> c<208> l<28:19> el<28:20>
n<> u<210> t<Struct_union_member> p<228> c<206> s<227> l<28:7> el<28:21>
n<> u<211> t<IntVec_TypeLogic> p<222> s<221> l<29:7> el<29:12>
n<2> u<212> t<IntConst> p<213> l<29:14> el<29:15>
n<> u<213> t<Primary_literal> p<214> c<212> l<29:14> el<29:15>
n<> u<214> t<Constant_primary> p<215> c<213> l<29:14> el<29:15>
n<> u<215> t<Constant_expression> p<220> c<214> s<219> l<29:14> el<29:15>
n<0> u<216> t<IntConst> p<217> l<29:16> el<29:17>
n<> u<217> t<Primary_literal> p<218> c<216> l<29:16> el<29:17>
n<> u<218> t<Constant_primary> p<219> c<217> l<29:16> el<29:17>
n<> u<219> t<Constant_expression> p<220> c<218> l<29:16> el<29:17>
n<> u<220> t<Constant_range> p<221> c<215> l<29:14> el<29:17>
n<> u<221> t<Packed_dimension> p<222> c<220> l<29:13> el<29:18>
n<> u<222> t<Data_type> p<223> c<211> l<29:7> el<29:18>
n<> u<223> t<Data_type_or_void> p<227> c<222> s<226> l<29:7> el<29:18>
n<b> u<224> t<StringConst> p<225> l<29:19> el<29:20>
n<> u<225> t<Variable_decl_assignment> p<226> c<224> l<29:19> el<29:20>
n<> u<226> t<List_of_variable_decl_assignments> p<227> c<225> l<29:19> el<29:20>
n<> u<227> t<Struct_union_member> p<228> c<223> l<29:7> el<29:21>
n<> u<228> t<Data_type> p<230> c<192> s<229> l<27:12> el<30:5>
n<struct_t> u<229> t<StringConst> p<230> l<30:6> el<30:14>
n<> u<230> t<Type_declaration> p<231> c<228> l<27:4> el<30:15>
n<> u<231> t<Data_declaration> p<232> c<230> l<27:4> el<30:15>
n<> u<232> t<Package_or_generate_item_declaration> p<233> c<231> l<27:4> el<30:15>
n<> u<233> t<Module_or_generate_item_declaration> p<234> c<232> l<27:4> el<30:15>
n<> u<234> t<Module_common_item> p<235> c<233> l<27:4> el<30:15>
n<> u<235> t<Module_or_generate_item> p<236> c<234> l<27:4> el<30:15>
n<> u<236> t<Non_port_module_item> p<315> c<235> s<263> l<27:4> el<30:15>
n<> u<237> t<IntVec_TypeLogic> p<248> s<247> l<32:17> el<32:22>
n<1> u<238> t<IntConst> p<239> l<32:24> el<32:25>
n<> u<239> t<Primary_literal> p<240> c<238> l<32:24> el<32:25>
n<> u<240> t<Constant_primary> p<241> c<239> l<32:24> el<32:25>
n<> u<241> t<Constant_expression> p<246> c<240> s<245> l<32:24> el<32:25>
n<0> u<242> t<IntConst> p<243> l<32:26> el<32:27>
n<> u<243> t<Primary_literal> p<244> c<242> l<32:26> el<32:27>
n<> u<244> t<Constant_primary> p<245> c<243> l<32:26> el<32:27>
n<> u<245> t<Constant_expression> p<246> c<244> l<32:26> el<32:27>
n<> u<246> t<Constant_range> p<247> c<241> l<32:24> el<32:27>
n<> u<247> t<Packed_dimension> p<248> c<246> l<32:23> el<32:28>
n<> u<248> t<Enum_base_type> p<255> c<237> s<254> l<32:17> el<32:28>
n<ENUM_ITEM> u<249> t<StringConst> p<254> s<253> l<33:7> el<33:16>
n<2'b11> u<250> t<IntConst> p<251> l<33:19> el<33:24>
n<> u<251> t<Primary_literal> p<252> c<250> l<33:19> el<33:24>
n<> u<252> t<Constant_primary> p<253> c<251> l<33:19> el<33:24>
n<> u<253> t<Constant_expression> p<254> c<252> l<33:19> el<33:24>
n<> u<254> t<Enum_name_declaration> p<255> c<249> l<33:7> el<33:24>
n<> u<255> t<Data_type> p<257> c<248> s<256> l<32:12> el<34:5>
n<enum_t> u<256> t<StringConst> p<257> l<34:6> el<34:12>
n<> u<257> t<Type_declaration> p<258> c<255> l<32:4> el<34:13>
n<> u<258> t<Data_declaration> p<259> c<257> l<32:4> el<34:13>
n<> u<259> t<Package_or_generate_item_declaration> p<260> c<258> l<32:4> el<34:13>
n<> u<260> t<Module_or_generate_item_declaration> p<261> c<259> l<32:4> el<34:13>
n<> u<261> t<Module_common_item> p<262> c<260> l<32:4> el<34:13>
n<> u<262> t<Module_or_generate_item> p<263> c<261> l<32:4> el<34:13>
n<> u<263> t<Non_port_module_item> p<315> c<262> s<294> l<32:4> el<34:13>
n<struct_t> u<264> t<StringConst> p<265> l<36:14> el<36:22>
n<> u<265> t<Data_type> p<266> c<264> l<36:14> el<36:22>
n<> u<266> t<Data_type_or_implicit> p<289> c<265> s<288> l<36:14> el<36:22>
n<CTRL_RESET> u<267> t<StringConst> p<287> s<286> l<36:23> el<36:33>
n<a> u<268> t<StringConst> p<269> l<37:7> el<37:8>
n<> u<269> t<Structure_pattern_key> p<280> c<268> s<273> l<37:7> el<37:8>
n<ENUM_ITEM> u<270> t<StringConst> p<271> l<37:10> el<37:19>
n<> u<271> t<Primary_literal> p<272> c<270> l<37:10> el<37:19>
n<> u<272> t<Primary> p<273> c<271> l<37:10> el<37:19>
n<> u<273> t<Expression> p<280> c<272> s<275> l<37:10> el<37:19>
n<b> u<274> t<StringConst> p<275> l<38:7> el<38:8>
n<> u<275> t<Structure_pattern_key> p<280> c<274> s<279> l<38:7> el<38:8>
n<> u<276> t<Number_Tick0> p<277> l<38:10> el<38:12>
n<> u<277> t<Primary_literal> p<278> c<276> l<38:10> el<38:12>
n<> u<278> t<Primary> p<279> c<277> l<38:10> el<38:12>
n<> u<279> t<Expression> p<280> c<278> l<38:10> el<38:12>
n<> u<280> t<Assignment_pattern> p<281> c<269> l<36:36> el<39:5>
n<> u<281> t<Assignment_pattern_expression> p<282> c<280> l<36:36> el<39:5>
n<> u<282> t<Constant_assignment_pattern_expression> p<283> c<281> l<36:36> el<39:5>
n<> u<283> t<Constant_primary> p<284> c<282> l<36:36> el<39:5>
n<> u<284> t<Constant_expression> p<285> c<283> l<36:36> el<39:5>
n<> u<285> t<Constant_mintypmax_expression> p<286> c<284> l<36:36> el<39:5>
n<> u<286> t<Constant_param_expression> p<287> c<285> l<36:36> el<39:5>
n<> u<287> t<Param_assignment> p<288> c<267> l<36:23> el<39:5>
n<> u<288> t<List_of_param_assignments> p<289> c<287> l<36:23> el<39:5>
n<> u<289> t<Parameter_declaration> p<290> c<266> l<36:4> el<39:5>
n<> u<290> t<Package_or_generate_item_declaration> p<291> c<289> l<36:4> el<39:6>
n<> u<291> t<Module_or_generate_item_declaration> p<292> c<290> l<36:4> el<39:6>
n<> u<292> t<Module_common_item> p<293> c<291> l<36:4> el<39:6>
n<> u<293> t<Module_or_generate_item> p<294> c<292> l<36:4> el<39:6>
n<> u<294> t<Non_port_module_item> p<315> c<293> s<313> l<36:4> el<39:6>
n<prim_subreg_shadow> u<295> t<StringConst> p<311> s<305> l<41:4> el<41:22>
n<RESVAL> u<296> t<StringConst> p<303> s<302> l<42:8> el<42:14>
n<CTRL_RESET> u<297> t<StringConst> p<298> l<42:15> el<42:25>
n<> u<298> t<Primary_literal> p<299> c<297> l<42:15> el<42:25>
n<> u<299> t<Primary> p<300> c<298> l<42:15> el<42:25>
n<> u<300> t<Expression> p<301> c<299> l<42:15> el<42:25>
n<> u<301> t<Mintypmax_expression> p<302> c<300> l<42:15> el<42:25>
n<> u<302> t<Param_expression> p<303> c<301> l<42:15> el<42:25>
n<> u<303> t<Named_parameter_assignment> p<304> c<296> l<42:7> el<42:26>
n<> u<304> t<List_of_parameter_assignments> p<305> c<303> l<42:7> el<42:26>
n<> u<305> t<Parameter_value_assignment> p<311> c<304> s<310> l<41:23> el<43:5>
n<u_ctrl_reg_shadowed> u<306> t<StringConst> p<307> l<43:6> el<43:25>
n<> u<307> t<Name_of_instance> p<310> c<306> s<309> l<43:6> el<43:25>
n<> u<308> t<Ordered_port_connection> p<309> l<43:27> el<43:27>
n<> u<309> t<List_of_port_connections> p<310> c<308> l<43:27> el<43:27>
n<> u<310> t<Hierarchical_instance> p<311> c<307> l<43:6> el<43:28>
n<> u<311> t<Module_instantiation> p<312> c<295> l<41:4> el<43:29>
n<> u<312> t<Module_or_generate_item> p<313> c<311> l<41:4> el<43:29>
n<> u<313> t<Non_port_module_item> p<315> c<312> s<314> l<41:4> el<43:29>
n<> u<314> t<Endmodule> p<315> l<44:1> el<44:10>
n<> u<315> t<Module_declaration> p<316> c<190> l<26:1> el<44:10>
n<> u<316> t<Description> p<317> c<315> l<26:1> el<44:10>
n<> u<317> t<Source_text> p<318> c<58> l<1:1> el<44:10>
n<> u<318> t<Top_level_rule> c<1> l<1:1> el<45:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/EnumConstElab/dut.sv:1:1: No timescale set for "prim_subreg".

[WRN:PA0205] ${SURELOG_DIR}/tests/EnumConstElab/dut.sv:6:1: No timescale set for "prim_subreg_shadow".

[WRN:PA0205] ${SURELOG_DIR}/tests/EnumConstElab/dut.sv:26:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/EnumConstElab/dut.sv:1:1: Compile module "work@prim_subreg".

[INF:CP0303] ${SURELOG_DIR}/tests/EnumConstElab/dut.sv:6:1: Compile module "work@prim_subreg_shadow".

[INF:CP0303] ${SURELOG_DIR}/tests/EnumConstElab/dut.sv:26:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/EnumConstElab/dut.sv:26:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              54
design                                                 1
enum_const                                             2
enum_typespec                                          2
int_typespec                                           3
int_var                                                1
logic_net                                              1
logic_typespec                                         7
module_inst                                           13
operation                                             17
param_assign                                           6
parameter                                              9
range                                                  7
ref_module                                             2
ref_obj                                                2
ref_typespec                                          50
string_typespec                                        6
struct_typespec                                        2
tagged_pattern                                        18
typespec_member                                        4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              54
design                                                 1
enum_const                                             2
enum_typespec                                          2
int_typespec                                           3
int_var                                                1
logic_net                                              1
logic_typespec                                         7
module_inst                                           13
operation                                             17
param_assign                                           6
parameter                                              9
range                                                  7
ref_module                                             2
ref_obj                                                2
ref_typespec                                          50
string_typespec                                        6
struct_typespec                                        2
tagged_pattern                                        18
typespec_member                                        4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/EnumConstElab/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/EnumConstElab/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/EnumConstElab/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@prim_subreg
  |vpiParameter:
  \_parameter: (work@prim_subreg.RESVAL), line:2:26, endln:2:32
    |vpiParent:
    \_module_inst: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:1:1, endln:4:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@prim_subreg.RESVAL)
      |vpiParent:
      \_parameter: (work@prim_subreg.RESVAL), line:2:26, endln:2:32
      |vpiFullName:work@prim_subreg.RESVAL
      |vpiActual:
      \_logic_typespec: , line:2:14, endln:2:25
    |vpiName:RESVAL
    |vpiFullName:work@prim_subreg.RESVAL
  |vpiParamAssign:
  \_param_assign: , line:2:26, endln:2:37
    |vpiParent:
    \_module_inst: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_constant: , line:2:35, endln:2:37
      |vpiParent:
      \_param_assign: , line:2:26, endln:2:37
      |vpiDecompile:'0
      |vpiSize:5
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@prim_subreg)
        |vpiParent:
        \_constant: , line:2:35, endln:2:37
        |vpiFullName:work@prim_subreg
        |vpiActual:
        \_logic_typespec: , line:2:14, endln:2:25
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@prim_subreg.RESVAL), line:2:26, endln:2:32
  |vpiDefName:work@prim_subreg
  |vpiNet:
  \_logic_net: (work@prim_subreg.a), line:3:8, endln:3:9
    |vpiParent:
    \_module_inst: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_ref_typespec: (work@prim_subreg.a)
      |vpiParent:
      \_logic_net: (work@prim_subreg.a), line:3:8, endln:3:9
      |vpiFullName:work@prim_subreg.a
      |vpiActual:
      \_int_typespec: , line:3:4, endln:3:24
    |vpiName:a
    |vpiFullName:work@prim_subreg.a
|uhdmallModules:
\_module_inst: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:6:1, endln:24:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@prim_subreg_shadow
  |vpiParameter:
  \_parameter: (work@prim_subreg_shadow.RESVAL), line:16:23, endln:16:29
    |vpiParent:
    \_module_inst: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:6:1, endln:24:10
    |vpiTypespec:
    \_ref_typespec: (work@prim_subreg_shadow.RESVAL)
      |vpiParent:
      \_parameter: (work@prim_subreg_shadow.RESVAL), line:16:23, endln:16:29
      |vpiFullName:work@prim_subreg_shadow.RESVAL
      |vpiActual:
      \_struct_typespec: (struct_t), line:7:12, endln:10:5
    |vpiName:RESVAL
    |vpiFullName:work@prim_subreg_shadow.RESVAL
  |vpiParamAssign:
  \_param_assign: , line:16:23, endln:19:5
    |vpiParent:
    \_module_inst: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:6:1, endln:24:10
    |vpiRhs:
    \_operation: , line:16:32, endln:19:5
      |vpiParent:
      \_param_assign: , line:16:23, endln:19:5
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:17:10, endln:17:19
        |vpiParent:
        \_operation: , line:16:32, endln:19:5
        |vpiPattern:
        \_constant: , line:17:10, endln:17:19
          |vpiDecompile:3'b000
          |vpiSize:3
          |BIN:000
          |vpiConstType:3
        |vpiTypespec:
        \_ref_typespec: (work@prim_subreg_shadow)
          |vpiParent:
          \_tagged_pattern: , line:17:10, endln:17:19
          |vpiFullName:work@prim_subreg_shadow
          |vpiActual:
          \_string_typespec: (a), line:17:7, endln:17:8
      |vpiOperand:
      \_tagged_pattern: , line:18:10, endln:18:12
        |vpiParent:
        \_operation: , line:16:32, endln:19:5
        |vpiPattern:
        \_constant: , line:18:10, endln:18:12
          |vpiDecompile:'1
          |vpiSize:-1
          |BIN:1
          |vpiConstType:3
        |vpiTypespec:
        \_ref_typespec: (work@prim_subreg_shadow)
          |vpiParent:
          \_tagged_pattern: , line:18:10, endln:18:12
          |vpiFullName:work@prim_subreg_shadow
          |vpiActual:
          \_string_typespec: (b), line:18:7, endln:18:8
    |vpiLhs:
    \_parameter: (work@prim_subreg_shadow.RESVAL), line:16:23, endln:16:29
  |vpiTypedef:
  \_enum_typespec: (enum_t), line:12:4, endln:14:13
    |vpiParent:
    \_module_inst: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:6:1, endln:24:10
    |vpiName:enum_t
    |vpiInstance:
    \_module_inst: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:6:1, endln:24:10
    |vpiBaseTypespec:
    \_ref_typespec: (work@prim_subreg_shadow.enum_t)
      |vpiParent:
      \_enum_typespec: (enum_t), line:12:4, endln:14:13
      |vpiFullName:work@prim_subreg_shadow.enum_t
      |vpiActual:
      \_logic_typespec: , line:12:17, endln:12:28
    |vpiEnumConst:
    \_enum_const: (ENUM_ITEM), line:13:7, endln:13:25
      |vpiParent:
      \_enum_typespec: (enum_t), line:12:4, endln:14:13
      |vpiName:ENUM_ITEM
      |BIN:000
      |vpiDecompile:3'b000
      |vpiSize:3
  |vpiTypedef:
  \_struct_typespec: (struct_t), line:7:12, endln:10:5
    |vpiParent:
    \_module_inst: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:6:1, endln:24:10
    |vpiName:struct_t
    |vpiInstance:
    \_module_inst: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:6:1, endln:24:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (a), line:8:19, endln:8:20
      |vpiParent:
      \_struct_typespec: (struct_t), line:7:12, endln:10:5
      |vpiName:a
      |vpiTypespec:
      \_ref_typespec: (work@prim_subreg_shadow.struct_t.a)
        |vpiParent:
        \_typespec_member: (a), line:8:19, endln:8:20
        |vpiFullName:work@prim_subreg_shadow.struct_t.a
        |vpiActual:
        \_logic_typespec: , line:8:7, endln:8:18
      |vpiRefFile:${SURELOG_DIR}/tests/EnumConstElab/dut.sv
      |vpiRefLineNo:8
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:8
      |vpiRefEndColumnNo:18
    |vpiTypespecMember:
    \_typespec_member: (b), line:9:19, endln:9:20
      |vpiParent:
      \_struct_typespec: (struct_t), line:7:12, endln:10:5
      |vpiName:b
      |vpiTypespec:
      \_ref_typespec: (work@prim_subreg_shadow.struct_t.b)
        |vpiParent:
        \_typespec_member: (b), line:9:19, endln:9:20
        |vpiFullName:work@prim_subreg_shadow.struct_t.b
        |vpiActual:
        \_logic_typespec: , line:9:7, endln:9:18
      |vpiRefFile:${SURELOG_DIR}/tests/EnumConstElab/dut.sv
      |vpiRefLineNo:9
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:9
      |vpiRefEndColumnNo:18
  |vpiDefName:work@prim_subreg_shadow
  |vpiRefModule:
  \_ref_module: work@prim_subreg (staged_reg), line:23:6, endln:23:16
    |vpiParent:
    \_module_inst: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:6:1, endln:24:10
    |vpiName:staged_reg
    |vpiDefName:work@prim_subreg
    |vpiActual:
    \_module_inst: work@prim_subreg (work@prim_subreg), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:1:1, endln:4:10
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:26:1, endln:44:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.CTRL_RESET), line:36:23, endln:36:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:26:1, endln:44:10
    |vpiTypespec:
    \_ref_typespec: (work@top.CTRL_RESET)
      |vpiParent:
      \_parameter: (work@top.CTRL_RESET), line:36:23, endln:36:33
      |vpiFullName:work@top.CTRL_RESET
      |vpiActual:
      \_struct_typespec: (struct_t), line:27:12, endln:30:5
    |vpiName:CTRL_RESET
    |vpiFullName:work@top.CTRL_RESET
  |vpiParamAssign:
  \_param_assign: , line:36:23, endln:39:5
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:26:1, endln:44:10
    |vpiRhs:
    \_operation: , line:36:36, endln:39:5
      |vpiParent:
      \_param_assign: , line:36:23, endln:39:5
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:37:10, endln:37:19
        |vpiParent:
        \_operation: , line:36:36, endln:39:5
        |vpiPattern:
        \_constant: , line:37:10, endln:37:19
          |vpiDecompile:2'b11
          |vpiSize:2
          |BIN:11
          |vpiConstType:3
        |vpiTypespec:
        \_ref_typespec: (work@top)
          |vpiParent:
          \_tagged_pattern: , line:37:10, endln:37:19
          |vpiFullName:work@top
          |vpiActual:
          \_string_typespec: (a), line:37:7, endln:37:8
      |vpiOperand:
      \_tagged_pattern: , line:38:10, endln:38:12
        |vpiParent:
        \_operation: , line:36:36, endln:39:5
        |vpiPattern:
        \_constant: , line:38:10, endln:38:12
          |vpiDecompile:'0
          |vpiSize:-1
          |BIN:0
          |vpiConstType:3
        |vpiTypespec:
        \_ref_typespec: (work@top)
          |vpiParent:
          \_tagged_pattern: , line:38:10, endln:38:12
          |vpiFullName:work@top
          |vpiActual:
          \_string_typespec: (b), line:38:7, endln:38:8
    |vpiLhs:
    \_parameter: (work@top.CTRL_RESET), line:36:23, endln:36:33
  |vpiTypedef:
  \_enum_typespec: (enum_t), line:32:4, endln:34:13
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:26:1, endln:44:10
    |vpiName:enum_t
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:26:1, endln:44:10
    |vpiBaseTypespec:
    \_ref_typespec: (work@top.enum_t)
      |vpiParent:
      \_enum_typespec: (enum_t), line:32:4, endln:34:13
      |vpiFullName:work@top.enum_t
      |vpiActual:
      \_logic_typespec: , line:32:17, endln:32:28
    |vpiEnumConst:
    \_enum_const: (ENUM_ITEM), line:33:7, endln:33:24
      |vpiParent:
      \_enum_typespec: (enum_t), line:32:4, endln:34:13
      |vpiName:ENUM_ITEM
      |BIN:11
      |vpiDecompile:2'b11
      |vpiSize:2
  |vpiTypedef:
  \_struct_typespec: (struct_t), line:27:12, endln:30:5
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:26:1, endln:44:10
    |vpiName:struct_t
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:26:1, endln:44:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (a), line:28:19, endln:28:20
      |vpiParent:
      \_struct_typespec: (struct_t), line:27:12, endln:30:5
      |vpiName:a
      |vpiTypespec:
      \_ref_typespec: (work@top.struct_t.a)
        |vpiParent:
        \_typespec_member: (a), line:28:19, endln:28:20
        |vpiFullName:work@top.struct_t.a
        |vpiActual:
        \_logic_typespec: , line:28:7, endln:28:18
      |vpiRefFile:${SURELOG_DIR}/tests/EnumConstElab/dut.sv
      |vpiRefLineNo:28
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:28
      |vpiRefEndColumnNo:18
    |vpiTypespecMember:
    \_typespec_member: (b), line:29:19, endln:29:20
      |vpiParent:
      \_struct_typespec: (struct_t), line:27:12, endln:30:5
      |vpiName:b
      |vpiTypespec:
      \_ref_typespec: (work@top.struct_t.b)
        |vpiParent:
        \_typespec_member: (b), line:29:19, endln:29:20
        |vpiFullName:work@top.struct_t.b
        |vpiActual:
        \_logic_typespec: , line:29:7, endln:29:18
      |vpiRefFile:${SURELOG_DIR}/tests/EnumConstElab/dut.sv
      |vpiRefLineNo:29
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:29
      |vpiRefEndColumnNo:18
  |vpiDefName:work@top
  |vpiRefModule:
  \_ref_module: work@prim_subreg_shadow (u_ctrl_reg_shadowed), line:43:6, endln:43:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:26:1, endln:44:10
    |vpiName:u_ctrl_reg_shadowed
    |vpiDefName:work@prim_subreg_shadow
    |vpiActual:
    \_module_inst: work@prim_subreg_shadow (work@prim_subreg_shadow), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:6:1, endln:24:10
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:26:1, endln:44:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.CTRL_RESET), line:36:23, endln:36:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:26:1, endln:44:10
    |vpiTypespec:
    \_ref_typespec: (work@top.CTRL_RESET)
      |vpiParent:
      \_parameter: (work@top.CTRL_RESET), line:36:23, endln:36:33
      |vpiFullName:work@top.CTRL_RESET
      |vpiActual:
      \_struct_typespec: (struct_t), line:27:12, endln:30:5
    |vpiName:CTRL_RESET
    |vpiFullName:work@top.CTRL_RESET
  |vpiParamAssign:
  \_param_assign: , line:36:23, endln:39:5
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:26:1, endln:44:10
    |vpiRhs:
    \_operation: , line:36:36, endln:39:5
      |vpiParent:
      \_param_assign: , line:36:23, endln:39:5
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_operation: , line:36:36, endln:39:5
        |vpiFullName:work@top
        |vpiActual:
        \_struct_typespec: (struct_t), line:27:12, endln:30:5
      |vpiOpType:75
      |vpiOperand:
      \_constant: , line:37:10, endln:37:19
        |vpiParent:
        \_operation: , line:36:36, endln:39:5
        |vpiDecompile:2'b11
        |vpiSize:2
        |BIN:11
        |vpiConstType:3
      |vpiOperand:
      \_constant: , line:38:10, endln:38:12
        |vpiParent:
        \_operation: , line:36:36, endln:39:5
        |vpiDecompile:0
        |vpiSize:3
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.CTRL_RESET), line:36:23, endln:36:33
  |vpiTypedef:
  \_enum_typespec: (enum_t), line:32:4, endln:34:13
  |vpiTypedef:
  \_struct_typespec: (struct_t), line:27:12, endln:30:5
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@prim_subreg_shadow (work@top.u_ctrl_reg_shadowed), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:41:4, endln:43:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:26:1, endln:44:10
    |vpiName:u_ctrl_reg_shadowed
    |vpiFullName:work@top.u_ctrl_reg_shadowed
    |vpiParameter:
    \_parameter: (work@top.u_ctrl_reg_shadowed.RESVAL), line:16:23, endln:16:29
      |vpiParent:
      \_module_inst: work@prim_subreg_shadow (work@top.u_ctrl_reg_shadowed), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:41:4, endln:43:29
      |vpiTypespec:
      \_ref_typespec: (work@top.u_ctrl_reg_shadowed.RESVAL)
        |vpiParent:
        \_parameter: (work@top.u_ctrl_reg_shadowed.RESVAL), line:16:23, endln:16:29
        |vpiFullName:work@top.u_ctrl_reg_shadowed.RESVAL
        |vpiActual:
        \_struct_typespec: (struct_t), line:7:12, endln:10:5
      |vpiName:RESVAL
      |vpiFullName:work@top.u_ctrl_reg_shadowed.RESVAL
    |vpiParamAssign:
    \_param_assign: , line:16:23, endln:19:5
      |vpiParent:
      \_module_inst: work@prim_subreg_shadow (work@top.u_ctrl_reg_shadowed), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:41:4, endln:43:29
      |vpiOverriden:1
      |vpiRhs:
      \_operation: , line:42:15, endln:42:25
        |vpiParent:
        \_param_assign: , line:16:23, endln:19:5
        |vpiTypespec:
        \_ref_typespec: (work@top.u_ctrl_reg_shadowed)
          |vpiParent:
          \_operation: , line:42:15, endln:42:25
          |vpiFullName:work@top.u_ctrl_reg_shadowed
          |vpiActual:
          \_struct_typespec: (struct_t), line:27:12, endln:30:5
        |vpiOpType:75
        |vpiOperand:
        \_constant: , line:37:10, endln:37:19
          |vpiParent:
          \_operation: , line:42:15, endln:42:25
          |vpiDecompile:2'b11
          |vpiSize:2
          |BIN:11
          |vpiConstType:3
        |vpiOperand:
        \_constant: , line:38:10, endln:38:12
          |vpiParent:
          \_operation: , line:42:15, endln:42:25
          |vpiDecompile:0
          |vpiSize:3
          |UINT:0
          |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.u_ctrl_reg_shadowed.RESVAL), line:16:23, endln:16:29
    |vpiTypedef:
    \_enum_typespec: (enum_t), line:12:4, endln:14:13
    |vpiTypedef:
    \_struct_typespec: (struct_t), line:7:12, endln:10:5
    |vpiDefName:work@prim_subreg_shadow
    |vpiDefFile:${SURELOG_DIR}/tests/EnumConstElab/dut.sv
    |vpiDefLineNo:6
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:26:1, endln:44:10
    |vpiModule:
    \_module_inst: work@prim_subreg (work@top.u_ctrl_reg_shadowed.staged_reg), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:21:4, endln:23:20
      |vpiParent:
      \_module_inst: work@prim_subreg_shadow (work@top.u_ctrl_reg_shadowed), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:41:4, endln:43:29
      |vpiName:staged_reg
      |vpiFullName:work@top.u_ctrl_reg_shadowed.staged_reg
      |vpiVariables:
      \_int_var: (work@top.u_ctrl_reg_shadowed.staged_reg.a), line:3:8, endln:3:24
        |vpiParent:
        \_module_inst: work@prim_subreg (work@top.u_ctrl_reg_shadowed.staged_reg), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:21:4, endln:23:20
        |vpiTypespec:
        \_ref_typespec: (work@top.u_ctrl_reg_shadowed.staged_reg.a)
          |vpiParent:
          \_int_var: (work@top.u_ctrl_reg_shadowed.staged_reg.a), line:3:8, endln:3:24
          |vpiFullName:work@top.u_ctrl_reg_shadowed.staged_reg.a
          |vpiActual:
          \_int_typespec: , line:3:4, endln:3:7
        |vpiName:a
        |vpiFullName:work@top.u_ctrl_reg_shadowed.staged_reg.a
        |vpiVisibility:1
        |vpiExpr:
        \_operation: , line:3:12, endln:3:24
          |vpiParent:
          \_int_var: (work@top.u_ctrl_reg_shadowed.staged_reg.a), line:3:8, endln:3:24
          |vpiTypespec:
          \_ref_typespec: (work@top.u_ctrl_reg_shadowed.staged_reg.a)
            |vpiParent:
            \_operation: , line:3:12, endln:3:24
            |vpiFullName:work@top.u_ctrl_reg_shadowed.staged_reg.a
            |vpiActual:
            \_int_typespec: , line:3:12, endln:3:15
          |vpiOpType:67
          |vpiOperand:
          \_constant: , line:3:17, endln:3:23
            |vpiParent:
            \_operation: , line:3:12, endln:3:24
            |vpiDecompile:5'd24
            |vpiSize:32
            |UINT:24
            |vpiTypespec:
            \_ref_typespec: (work@top.u_ctrl_reg_shadowed.staged_reg.a)
              |vpiParent:
              \_constant: , line:3:17, endln:3:23
              |vpiFullName:work@top.u_ctrl_reg_shadowed.staged_reg.a
              |vpiActual:
              \_logic_typespec: , line:2:14, endln:2:25
      |vpiParameter:
      \_parameter: (work@top.u_ctrl_reg_shadowed.staged_reg.RESVAL), line:2:26, endln:2:32
        |vpiParent:
        \_module_inst: work@prim_subreg (work@top.u_ctrl_reg_shadowed.staged_reg), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:21:4, endln:23:20
        |BIN:0
        |vpiTypespec:
        \_ref_typespec: (work@top.u_ctrl_reg_shadowed.staged_reg.RESVAL)
          |vpiParent:
          \_parameter: (work@top.u_ctrl_reg_shadowed.staged_reg.RESVAL), line:2:26, endln:2:32
          |vpiFullName:work@top.u_ctrl_reg_shadowed.staged_reg.RESVAL
          |vpiActual:
          \_logic_typespec: , line:2:14, endln:2:25
        |vpiName:RESVAL
        |vpiFullName:work@top.u_ctrl_reg_shadowed.staged_reg.RESVAL
      |vpiParamAssign:
      \_param_assign: , line:2:26, endln:2:37
        |vpiParent:
        \_module_inst: work@prim_subreg (work@top.u_ctrl_reg_shadowed.staged_reg), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:21:4, endln:23:20
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:22:15, endln:22:21
          |vpiDecompile:5'd24
          |vpiSize:5
          |UINT:24
        |vpiLhs:
        \_parameter: (work@top.u_ctrl_reg_shadowed.staged_reg.RESVAL), line:2:26, endln:2:32
      |vpiDefName:work@prim_subreg
      |vpiDefFile:${SURELOG_DIR}/tests/EnumConstElab/dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module_inst: work@prim_subreg_shadow (work@top.u_ctrl_reg_shadowed), file:${SURELOG_DIR}/tests/EnumConstElab/dut.sv, line:41:4, endln:43:29
\_weaklyReferenced:
\_logic_typespec: , line:2:14, endln:2:25
  |vpiParent:
  \_parameter: (work@prim_subreg.RESVAL), line:2:26, endln:2:32
  |vpiRange:
  \_range: , line:2:20, endln:2:25
    |vpiParent:
    \_logic_typespec: , line:2:14, endln:2:25
    |vpiLeftRange:
    \_constant: , line:2:21, endln:2:22
      |vpiParent:
      \_range: , line:2:20, endln:2:25
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:23, endln:2:24
      |vpiParent:
      \_range: , line:2:20, endln:2:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:7, endln:8:18
  |vpiParent:
  \_typespec_member: (a), line:8:19, endln:8:20
  |vpiRange:
  \_range: , line:8:13, endln:8:18
    |vpiParent:
    \_logic_typespec: , line:8:7, endln:8:18
    |vpiLeftRange:
    \_constant: , line:8:14, endln:8:15
      |vpiParent:
      \_range: , line:8:13, endln:8:18
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:16, endln:8:17
      |vpiParent:
      \_range: , line:8:13, endln:8:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:9:7, endln:9:18
  |vpiParent:
  \_typespec_member: (b), line:9:19, endln:9:20
  |vpiRange:
  \_range: , line:9:13, endln:9:18
    |vpiParent:
    \_logic_typespec: , line:9:7, endln:9:18
    |vpiLeftRange:
    \_constant: , line:9:14, endln:9:15
      |vpiParent:
      \_range: , line:9:13, endln:9:18
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:16, endln:9:17
      |vpiParent:
      \_range: , line:9:13, endln:9:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:12:17, endln:12:28
  |vpiRange:
  \_range: , line:12:23, endln:12:28
    |vpiParent:
    \_logic_typespec: , line:12:17, endln:12:28
    |vpiLeftRange:
    \_constant: , line:12:24, endln:12:25
      |vpiParent:
      \_range: , line:12:23, endln:12:28
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:26, endln:12:27
      |vpiParent:
      \_range: , line:12:23, endln:12:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_string_typespec: (a), line:17:7, endln:17:8
  |vpiParent:
  \_tagged_pattern: , line:17:10, endln:17:19
  |vpiName:a
\_string_typespec: (b), line:18:7, endln:18:8
  |vpiParent:
  \_tagged_pattern: , line:18:10, endln:18:12
  |vpiName:b
\_logic_typespec: , line:28:7, endln:28:18
  |vpiParent:
  \_typespec_member: (a), line:28:19, endln:28:20
  |vpiRange:
  \_range: , line:28:13, endln:28:18
    |vpiParent:
    \_logic_typespec: , line:28:7, endln:28:18
    |vpiLeftRange:
    \_constant: , line:28:14, endln:28:15
      |vpiParent:
      \_range: , line:28:13, endln:28:18
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:28:16, endln:28:17
      |vpiParent:
      \_range: , line:28:13, endln:28:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:29:7, endln:29:18
  |vpiParent:
  \_typespec_member: (b), line:29:19, endln:29:20
  |vpiRange:
  \_range: , line:29:13, endln:29:18
    |vpiParent:
    \_logic_typespec: , line:29:7, endln:29:18
    |vpiLeftRange:
    \_constant: , line:29:14, endln:29:15
      |vpiParent:
      \_range: , line:29:13, endln:29:18
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:29:16, endln:29:17
      |vpiParent:
      \_range: , line:29:13, endln:29:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:32:17, endln:32:28
  |vpiRange:
  \_range: , line:32:23, endln:32:28
    |vpiParent:
    \_logic_typespec: , line:32:17, endln:32:28
    |vpiLeftRange:
    \_constant: , line:32:24, endln:32:25
      |vpiParent:
      \_range: , line:32:23, endln:32:28
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:32:26, endln:32:27
      |vpiParent:
      \_range: , line:32:23, endln:32:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_string_typespec: (a), line:37:7, endln:37:8
  |vpiParent:
  \_tagged_pattern: , line:37:10, endln:37:19
  |vpiName:a
\_string_typespec: (b), line:38:7, endln:38:8
  |vpiParent:
  \_tagged_pattern: , line:38:10, endln:38:12
  |vpiName:b
\_operation: , line:36:36, endln:39:5
  |vpiParent:
  \_param_assign: , line:36:23, endln:39:5
  |vpiTypespec:
  \_ref_typespec: (work@top)
    |vpiParent:
    \_operation: , line:36:36, endln:39:5
    |vpiFullName:work@top
    |vpiActual:
    \_struct_typespec: (struct_t), line:27:12, endln:30:5
  |vpiOpType:75
  |vpiOperand:
  \_constant: , line:37:10, endln:37:19
  |vpiOperand:
  \_constant: , line:38:10, endln:38:12
\_operation: , line:42:15, endln:42:25
  |vpiParent:
  \_param_assign: , line:16:23, endln:19:5
  |vpiTypespec:
  \_ref_typespec: (work@top.u_ctrl_reg_shadowed)
    |vpiParent:
    \_operation: , line:42:15, endln:42:25
    |vpiFullName:work@top.u_ctrl_reg_shadowed
    |vpiActual:
    \_struct_typespec: (struct_t), line:27:12, endln:30:5
  |vpiOpType:75
  |vpiOperand:
  \_constant: , line:37:10, endln:37:19
  |vpiOperand:
  \_constant: , line:38:10, endln:38:12
\_int_typespec: , line:3:4, endln:3:7
  |vpiParent:
  \_int_var: (work@top.u_ctrl_reg_shadowed.staged_reg.a), line:3:8, endln:3:24
  |vpiSigned:1
\_int_typespec: , line:3:12, endln:3:15
  |vpiSigned:1
\_int_typespec: , line:3:4, endln:3:24
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/EnumConstElab/dut.sv | ${SURELOG_DIR}/build/regression/EnumConstElab/roundtrip/dut_000.sv | 9 | 44 |