{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715848154331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715848154335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 20:29:13 2024 " "Processing started: Thu May 16 20:29:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715848154335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848154335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off recop -c recop " "Command: quartus_map --read_settings_files=on --write_settings_files=off recop -c recop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848154335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715848155092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715848155092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioral " "Found design unit 1: control_unit-behavioral" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163466 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "various_constants.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "registers.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registers.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163478 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-SYN " "Found design unit 1: registerfile-SYN" {  } { { "registerfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registerfile.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163486 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registerfile.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-beh " "Found design unit 1: regfile-beh" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163492 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "recop_types.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_pll-SYN " "Found design unit 1: recop_pll-SYN" {  } { { "recop_pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163506 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop_pll " "Found entity 1: recop_pll" {  } { { "recop_pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-SYN " "Found design unit 1: prog_mem-SYN" {  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163513 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163520 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "opcodes.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163526 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \"(\", or an identifier (\"begin\" is a reserved keyword), or  unary operator memory_model.vhd(121) " "VHDL syntax error at memory_model.vhd(121) near text \"begin\";  expecting \"(\", or an identifier (\"begin\" is a reserved keyword), or  unary operator" {  } { { "memory_model.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_model.vhd" 121 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_model.vhd 0 0 " "Found 0 design units, including 0 entities, in source file memory_model.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_arbiter-behaviour " "Found design unit 1: memory_arbiter-behaviour" {  } { { "memory_arbiter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_arbiter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163541 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Found entity 1: memory_arbiter" {  } { { "memory_arbiter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_arbiter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163547 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-combined " "Found design unit 1: alu-combined" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163554 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-pc " "Found design unit 1: program_counter-pc" {  } { { "program_counter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/program_counter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163561 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/program_counter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_reg-behaviour " "Found design unit 1: instruction_reg-behaviour" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163567 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/topLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progcountertest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file progcountertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 progCounterTest " "Found entity 1: progCounterTest" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataaddrmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataaddrmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataAddrMux-behaviour " "Found design unit 1: dataAddrMux-behaviour" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163594 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataAddrMux " "Found entity 1: dataAddrMux" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715848163594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163594 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715848163701 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 16 20:29:23 2024 " "Processing ended: Thu May 16 20:29:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715848163701 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715848163701 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715848163701 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715848163701 ""}
