<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.04.07.21:18:18"
 outputDirectory="/home/jdtech/FlightGPA2/fpga/Computer_System/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEMA5F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AUDIO_PLL_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AUDIO_PLL_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AUDIO_PLL_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYSTEM_PLL_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYSTEM_PLL_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYSTEM_PLL_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_VIDEO_PLL_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_VIDEO_PLL_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_VIDEO_PLL_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="adc" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="adc_sclk" direction="output" role="sclk" width="1" />
   <port name="adc_cs_n" direction="output" role="cs_n" width="1" />
   <port name="adc_dout" direction="input" role="dout" width="1" />
   <port name="adc_din" direction="output" role="din" width="1" />
  </interface>
  <interface name="audio" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="audio_ADCDAT" direction="input" role="ADCDAT" width="1" />
   <port name="audio_ADCLRCK" direction="input" role="ADCLRCK" width="1" />
   <port name="audio_BCLK" direction="input" role="BCLK" width="1" />
   <port name="audio_DACDAT" direction="output" role="DACDAT" width="1" />
   <port name="audio_DACLRCK" direction="input" role="DACLRCK" width="1" />
  </interface>
  <interface name="audio_pll_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="12288135" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="audio_pll_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="audio_pll_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="audio_pll_ref_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="audio_pll_ref_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="audio_pll_ref_reset_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
  <interface name="av_config" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="av_config_SDAT" direction="bidir" role="SDAT" width="1" />
   <port name="av_config_SCLK" direction="output" role="SCLK" width="1" />
  </interface>
  <interface name="expansion_jp1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="expansion_jp1_export"
       direction="bidir"
       role="export"
       width="32" />
  </interface>
  <interface name="expansion_jp2" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="expansion_jp2_export"
       direction="bidir"
       role="export"
       width="32" />
  </interface>
  <interface name="hex3_hex0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hex3_hex0_export" direction="output" role="export" width="32" />
  </interface>
  <interface name="hex5_hex4" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hex5_hex4_export" direction="output" role="export" width="16" />
  </interface>
  <interface name="irda" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="irda_TXD" direction="output" role="TXD" width="1" />
   <port name="irda_RXD" direction="input" role="RXD" width="1" />
  </interface>
  <interface name="leds" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="leds_export" direction="output" role="export" width="10" />
  </interface>
  <interface name="ps2_port" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="ps2_port_CLK" direction="bidir" role="CLK" width="1" />
   <port name="ps2_port_DAT" direction="bidir" role="DAT" width="1" />
  </interface>
  <interface name="ps2_port_dual" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="ps2_port_dual_CLK" direction="bidir" role="CLK" width="1" />
   <port name="ps2_port_dual_DAT" direction="bidir" role="DAT" width="1" />
  </interface>
  <interface name="pushbuttons" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pushbuttons_export" direction="input" role="export" width="4" />
  </interface>
  <interface name="sdram" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdram_addr" direction="output" role="addr" width="13" />
   <port name="sdram_ba" direction="output" role="ba" width="2" />
   <port name="sdram_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdram_cke" direction="output" role="cke" width="1" />
   <port name="sdram_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_dq" direction="bidir" role="dq" width="16" />
   <port name="sdram_dqm" direction="output" role="dqm" width="2" />
   <port name="sdram_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdram_we_n" direction="output" role="we_n" width="1" />
  </interface>
  <interface name="sdram_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="100000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sdram_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="slider_switches" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="slider_switches_export"
       direction="input"
       role="export"
       width="10" />
  </interface>
  <interface name="system_pll_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="system_pll_ref_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="system_pll_ref_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="system_pll_ref_reset_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
  <interface name="vga" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="vga_CLK" direction="output" role="CLK" width="1" />
   <port name="vga_HS" direction="output" role="HS" width="1" />
   <port name="vga_VS" direction="output" role="VS" width="1" />
   <port name="vga_BLANK" direction="output" role="BLANK" width="1" />
   <port name="vga_SYNC" direction="output" role="SYNC" width="1" />
   <port name="vga_R" direction="output" role="R" width="8" />
   <port name="vga_G" direction="output" role="G" width="8" />
   <port name="vga_B" direction="output" role="B" width="8" />
  </interface>
  <interface name="video_in" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="video_in_TD_CLK27" direction="input" role="TD_CLK27" width="1" />
   <port name="video_in_TD_DATA" direction="input" role="TD_DATA" width="8" />
   <port name="video_in_TD_HS" direction="input" role="TD_HS" width="1" />
   <port name="video_in_TD_VS" direction="input" role="TD_VS" width="1" />
   <port
       name="video_in_clk27_reset"
       direction="input"
       role="clk27_reset"
       width="1" />
   <port name="video_in_TD_RESET" direction="output" role="TD_RESET" width="1" />
   <port
       name="video_in_overflow_flag"
       direction="output"
       role="overflow_flag"
       width="1" />
  </interface>
  <interface name="video_pll_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="video_pll_ref_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="video_pll_ref_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="video_pll_ref_reset_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="Computer_System:1.0:AUTO_AUDIO_PLL_REF_CLK_CLOCK_DOMAIN=-1,AUTO_AUDIO_PLL_REF_CLK_CLOCK_RATE=-1,AUTO_AUDIO_PLL_REF_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1712539055,AUTO_SYSTEM_PLL_REF_CLK_CLOCK_DOMAIN=-1,AUTO_SYSTEM_PLL_REF_CLK_CLOCK_RATE=-1,AUTO_SYSTEM_PLL_REF_CLK_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=,AUTO_VIDEO_PLL_REF_CLK_CLOCK_DOMAIN=-1,AUTO_VIDEO_PLL_REF_CLK_CLOCK_RATE=-1,AUTO_VIDEO_PLL_REF_CLK_RESET_DOMAIN=-1(altera_up_avalon_adc:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,board=DE1-SoC,board_rev=Autodetect,max10plldivby=1,max10pllmultby=1,numch=7,numch_=8,sclk_freq=12.5,tsclk=8)(altera_up_avalon_audio_and_video_config:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,audio_in=Microphone to ADC,bit_length=32,board=DE1-SoC,bosr=250fs/256fs,d5m_resolution=2592 x 1944,dac_enable=true,data_format=Left Justified,device=On-Board Peripherals,eai=true,exposure=false,line_in_bypass=true,mic_attenuation=-6dB,mic_bypass=false,sampling_rate=8 kHz,sr_register=3,video_format=NTSC)(Audio_Subsystem:1.0:AUTO_AUDIO_PLL_REF_CLK_CLOCK_DOMAIN=2,AUTO_AUDIO_PLL_REF_CLK_CLOCK_RATE=0,AUTO_AUDIO_PLL_REF_CLK_RESET_DOMAIN=2,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1712539055,AUTO_SYS_CLK_CLOCK_DOMAIN=11,AUTO_SYS_CLK_CLOCK_RATE=100000000,AUTO_SYS_CLK_RESET_DOMAIN=11,AUTO_UNIQUE_ID=Computer_System_Audio_Subsystem(altera_up_avalon_audio:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,audio_in=true,audio_out=true,avalon_bus_type=Memory Mapped,dw=32)(altera_up_avalon_audio_pll:18.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_SPEEDGRADE=6,audio_clk_freq=12.288,device_family=Cyclone V,gui_refclk=50.0,refclk=50.0(altera_pll:18.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=true,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=30,c_cnt_hi_div1=1,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=29,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=false,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSEMA5F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=118,gui_actual_divide_factor1=1,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=29,gui_actual_multiply_factor1=1,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=1,gui_operation_mode=direct,gui_output_clock_frequency0=12.288,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=15,14,1,1,false,false,true,false,30,29,1,0,ph_mux_clk,false,true,1,20,4000,725.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=15,m_cnt_lo_div=14,m_cnt_odd_div_duty_en=true,mimic_fbclk_type=none,n_cnt_bypass_en=false,n_cnt_hi_div=1,n_cnt_lo_div=1,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=1,operation_mode=direct,output_clock_frequency0=12.288135 MHz,output_clock_frequency1=0 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=4000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=725.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=1,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz)(altera_up_avalon_reset_from_locked_signal:18.0:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=100000000,resetSynchronousEdges=NONE)(clock:18.1:)(reset:18.1:))(altera_up_avalon_video_dma_ctrl_addr_trans:18.0:ADDRESS_TRANSLATION_MASK=3221225472)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=100000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=FALLING,derived_has_in=false,derived_has_irq=true,derived_has_out=false,derived_has_tri=true,derived_irq_type=EDGE,direction=Bidir,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=32)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=100000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=FALLING,derived_has_in=false,derived_has_irq=true,derived_has_out=false,derived_has_tri=true,derived_irq_type=EDGE,direction=Bidir,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=32)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=16)(altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=12499999,mult=0.001,period=125.0,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=100000000,ticksPerSec=8.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2)(altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=12499999,mult=0.001,period=125.0,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=100000000,ticksPerSec=8.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2)(altera_up_avalon_irda:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,avalon_bus_type=Memory Mapped,baud=115200,data_bits=8,parity=None,ref_clk_freq=1.0E8,stop_bits=1)(altera_avalon_jtag_uart:18.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=100000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_jtag_uart:18.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=100000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=10)(altera_nios2_gen2:18.1:AUTO_CLK_CLOCK_DOMAIN=11,AUTO_CLK_RESET_DOMAIN=11,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=167772192,breakOffset=32,breakSlave=None,breakSlave_derived=Nios2.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios2_floating_point&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=32,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8040000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.s1&apos; start=&apos;0x9000000&apos; end=&apos;0x9002000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Nios2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;LEDs.s1&apos; start=&apos;0xFF200000&apos; end=&apos;0xFF200010&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;HEX3_HEX0.s1&apos; start=&apos;0xFF200020&apos; end=&apos;0xFF200030&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;HEX5_HEX4.s1&apos; start=&apos;0xFF200030&apos; end=&apos;0xFF200040&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Slider_Switches.s1&apos; start=&apos;0xFF200040&apos; end=&apos;0xFF200050&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Pushbuttons.s1&apos; start=&apos;0xFF200050&apos; end=&apos;0xFF200060&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Expansion_JP1.s1&apos; start=&apos;0xFF200060&apos; end=&apos;0xFF200070&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Expansion_JP2.s1&apos; start=&apos;0xFF200070&apos; end=&apos;0xFF200080&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;PS2_Port.avalon_ps2_slave&apos; start=&apos;0xFF200100&apos; end=&apos;0xFF200108&apos; type=&apos;altera_up_avalon_ps2.avalon_ps2_slave&apos; /&gt;&lt;slave name=&apos;PS2_Port_Dual.avalon_ps2_slave&apos; start=&apos;0xFF200108&apos; end=&apos;0xFF200110&apos; type=&apos;altera_up_avalon_ps2.avalon_ps2_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART.avalon_jtag_slave&apos; start=&apos;0xFF201000&apos; end=&apos;0xFF201008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART_2.avalon_jtag_slave&apos; start=&apos;0xFF201010&apos; end=&apos;0xFF201018&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;IrDA.avalon_irda_slave&apos; start=&apos;0xFF201020&apos; end=&apos;0xFF201028&apos; type=&apos;altera_up_avalon_irda.avalon_irda_slave&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0xFF202000&apos; end=&apos;0xFF202020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Interval_Timer_2.s1&apos; start=&apos;0xFF202020&apos; end=&apos;0xFF202040&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;SysID.control_slave&apos; start=&apos;0xFF202040&apos; end=&apos;0xFF202048&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;AV_Config.avalon_av_config_slave&apos; start=&apos;0xFF203000&apos; end=&apos;0xFF203010&apos; type=&apos;altera_up_avalon_audio_and_video_config.avalon_av_config_slave&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_VGA_Pixel_RGB_Resampler.avalon_rgb_slave&apos; start=&apos;0xFF203010&apos; end=&apos;0xFF203014&apos; type=&apos;altera_up_avalon_video_rgb_resampler.avalon_rgb_slave&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_VGA_Pixel_DMA.avalon_dma_control_slave&apos; start=&apos;0xFF203020&apos; end=&apos;0xFF203030&apos; type=&apos;altera_up_avalon_video_dma_controller.avalon_dma_control_slave&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.avalon_dma_control_slave&apos; start=&apos;0xFF203030&apos; end=&apos;0xFF203040&apos; type=&apos;altera_up_avalon_video_dma_controller.avalon_dma_control_slave&apos; /&gt;&lt;slave name=&apos;Audio_Subsystem_Audio.avalon_audio_slave&apos; start=&apos;0xFF203040&apos; end=&apos;0xFF203050&apos; type=&apos;altera_up_avalon_audio.avalon_audio_slave&apos; /&gt;&lt;slave name=&apos;Video_In_Subsystem_Video_In_DMA.avalon_dma_control_slave&apos; start=&apos;0xFF203060&apos; end=&apos;0xFF203070&apos; type=&apos;altera_up_avalon_video_dma_controller.avalon_dma_control_slave&apos; /&gt;&lt;slave name=&apos;Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.s1&apos; start=&apos;0xFF203070&apos; end=&apos;0xFF203080&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ADC.adc_slave&apos; start=&apos;0xFF204000&apos; end=&apos;0xFF204020&apos; type=&apos;altera_up_avalon_adc.adc_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=2,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=2,debug_insttrace=true,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=true,debug_traceStorage=onchip_trace,debug_traceType=instruction_trace,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=srt2,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=SDRAM.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s2&apos; start=&apos;0x8000000&apos; end=&apos;0x8040000&apos; type=&apos;altera_avalon_onchip_memory2.s2&apos; /&gt;&lt;slave name=&apos;Nios2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=8657863,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=1,mul_shift_choice=1,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=SDRAM.s1,resetrequest_enabled=false,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=false,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=167772192,breakOffset=32,breakSlave=None,breakSlave_derived=Nios2.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios2_floating_point&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,dataAddrWidth=32,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8040000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.s1&apos; start=&apos;0x9000000&apos; end=&apos;0x9002000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Nios2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;LEDs.s1&apos; start=&apos;0xFF200000&apos; end=&apos;0xFF200010&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;HEX3_HEX0.s1&apos; start=&apos;0xFF200020&apos; end=&apos;0xFF200030&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;HEX5_HEX4.s1&apos; start=&apos;0xFF200030&apos; end=&apos;0xFF200040&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Slider_Switches.s1&apos; start=&apos;0xFF200040&apos; end=&apos;0xFF200050&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Pushbuttons.s1&apos; start=&apos;0xFF200050&apos; end=&apos;0xFF200060&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Expansion_JP1.s1&apos; start=&apos;0xFF200060&apos; end=&apos;0xFF200070&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Expansion_JP2.s1&apos; start=&apos;0xFF200070&apos; end=&apos;0xFF200080&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;PS2_Port.avalon_ps2_slave&apos; start=&apos;0xFF200100&apos; end=&apos;0xFF200108&apos; type=&apos;altera_up_avalon_ps2.avalon_ps2_slave&apos; /&gt;&lt;slave name=&apos;PS2_Port_Dual.avalon_ps2_slave&apos; start=&apos;0xFF200108&apos; end=&apos;0xFF200110&apos; type=&apos;altera_up_avalon_ps2.avalon_ps2_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART.avalon_jtag_slave&apos; start=&apos;0xFF201000&apos; end=&apos;0xFF201008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART_2.avalon_jtag_slave&apos; start=&apos;0xFF201010&apos; end=&apos;0xFF201018&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;IrDA.avalon_irda_slave&apos; start=&apos;0xFF201020&apos; end=&apos;0xFF201028&apos; type=&apos;altera_up_avalon_irda.avalon_irda_slave&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0xFF202000&apos; end=&apos;0xFF202020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Interval_Timer_2.s1&apos; start=&apos;0xFF202020&apos; end=&apos;0xFF202040&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;SysID.control_slave&apos; start=&apos;0xFF202040&apos; end=&apos;0xFF202048&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;AV_Config.avalon_av_config_slave&apos; start=&apos;0xFF203000&apos; end=&apos;0xFF203010&apos; type=&apos;altera_up_avalon_audio_and_video_config.avalon_av_config_slave&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_VGA_Pixel_RGB_Resampler.avalon_rgb_slave&apos; start=&apos;0xFF203010&apos; end=&apos;0xFF203014&apos; type=&apos;altera_up_avalon_video_rgb_resampler.avalon_rgb_slave&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_VGA_Pixel_DMA.avalon_dma_control_slave&apos; start=&apos;0xFF203020&apos; end=&apos;0xFF203030&apos; type=&apos;altera_up_avalon_video_dma_controller.avalon_dma_control_slave&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.avalon_dma_control_slave&apos; start=&apos;0xFF203030&apos; end=&apos;0xFF203040&apos; type=&apos;altera_up_avalon_video_dma_controller.avalon_dma_control_slave&apos; /&gt;&lt;slave name=&apos;Audio_Subsystem_Audio.avalon_audio_slave&apos; start=&apos;0xFF203040&apos; end=&apos;0xFF203050&apos; type=&apos;altera_up_avalon_audio.avalon_audio_slave&apos; /&gt;&lt;slave name=&apos;Video_In_Subsystem_Video_In_DMA.avalon_dma_control_slave&apos; start=&apos;0xFF203060&apos; end=&apos;0xFF203070&apos; type=&apos;altera_up_avalon_video_dma_controller.avalon_dma_control_slave&apos; /&gt;&lt;slave name=&apos;Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.s1&apos; start=&apos;0xFF203070&apos; end=&apos;0xFF203080&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ADC.adc_slave&apos; start=&apos;0xFF204000&apos; end=&apos;0xFF204020&apos; type=&apos;altera_up_avalon_adc.adc_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=2,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=2,debug_insttrace=true,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=true,debug_traceStorage=onchip_trace,debug_traceType=instruction_trace,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=srt2,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=SDRAM.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s2&apos; start=&apos;0x8000000&apos; end=&apos;0x8040000&apos; type=&apos;altera_avalon_onchip_memory2.s2&apos; /&gt;&lt;slave name=&apos;Nios2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=8657863,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=SDRAM.s1,resetrequest_enabled=false,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=false,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:18.1:)(clock:18.1:)(reset:18.1:))(altera_nios_custom_instr_floating_point:18.1:useDivider=1)(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Computer_System_Onchip_SRAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Computer_System_Onchip_SRAM.hex,derived_is_hardcopy=false,derived_set_addr_width=16,derived_set_addr_width2=16,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=true,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=262144,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_up_avalon_ps2:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,avalon_bus_type=Memory Mapped,ref_clk_freq=1.0E8)(altera_up_avalon_ps2:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,avalon_bus_type=Memory Mapped,ref_clk_freq=1.0E8)(altera_up_avalon_video_dma_ctrl_addr_trans:18.0:ADDRESS_TRANSLATION_MASK=3221225472)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=100000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=4)(altera_avalon_new_sdram_controller:18.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=100000000,columnWidth=10,componentName=Computer_System_SDRAM,dataWidth=16,generateSimulationModel=true,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=67108864)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=true,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=10)(altera_avalon_sysid_qsys:18.1:id=0,timestamp=1712539055)(altera_up_avalon_sys_sdram_pll:18.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_SPEEDGRADE=6,CIII_boards=DE0,CIV_boards=DE2-115,CV_boards=DE1-SoC,MAX10_boards=DE10-Lite,board=DE1-SoC,device_family=Cyclone V,gui_outclk=100.0,gui_refclk=50.0,other_boards=None,outclk=100.0,refclk=50.0(altera_pll:18.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=false,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=3,c_cnt_hi_div1=3,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=2,c_cnt_lo_div1=2,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=true,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=4,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=4,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSEMA5F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=5,gui_actual_divide_factor1=5,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=10,gui_actual_multiply_factor1=10,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=2,gui_operation_mode=direct,gui_output_clock_frequency0=100.0,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=5,5,256,256,false,true,false,false,3,2,1,0,ph_mux_clk,false,true,3,2,4,4,ph_mux_clk,false,true,2,20,4000,500.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=-3000,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=5,m_cnt_lo_div=5,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=2,operation_mode=direct,output_clock_frequency0=100.000000 MHz,output_clock_frequency1=100.000000 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=-3000 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=4000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=500.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz)(altera_up_avalon_reset_from_locked_signal:18.0:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(VGA_Subsystem:1.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1712539055,AUTO_PIXEL_DMA_MASTER_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s2&apos; start=&apos;0x8000000&apos; end=&apos;0x8040000&apos; /&gt;&lt;/address-map&gt;,AUTO_PIXEL_DMA_MASTER_ADDRESS_WIDTH=AddressWidth = 28,AUTO_SYS_CLK_CLOCK_DOMAIN=11,AUTO_SYS_CLK_CLOCK_RATE=100000000,AUTO_SYS_CLK_RESET_DOMAIN=11,AUTO_UNIQUE_ID=Computer_System_VGA_Subsystem,AUTO_VGA_CLK_CLOCK_DOMAIN=13,AUTO_VGA_CLK_CLOCK_RATE=25000000,AUTO_VGA_CLK_RESET_DOMAIN=13(Char_Buf_Subsystem:1.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1712539055,AUTO_SYS_CLK_CLOCK_DOMAIN=1,AUTO_SYS_CLK_CLOCK_RATE=100000000,AUTO_SYS_CLK_RESET_DOMAIN=1,AUTO_UNIQUE_ID=Computer_System_VGA_Subsystem_Char_Buf_Subsystem(altera_up_avalon_video_ascii_to_image:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,colour_format=1-bit Black/White)(altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,addr_mode=X-Y,back_start_address=150994944,color_bits=8,color_planes=1,dma_enabled=true,height=60,mode=From Memory to Stream,start_address=150994944,width=80)(altera_up_avalon_video_rgb_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,alpha=1023,input_bits=1,input_planes=1,input_type=1-bit Black/White,output_bits=10,output_planes=4,output_type=40-bit RGBA)(altera_up_avalon_video_scaler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,channel_size=6,color_bits=8,color_planes=1,height_in=60,height_out=480,height_scaling=8,include_channel=true,width_in=80,width_out=640,width_scaling=8)(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=true,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_up_avalon_video_change_alpha:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,alpha=0,color=0,color_bits=10,color_planes=4)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=100000000,resetSynchronousEdges=NONE)(avalon:18.1:arbitrationPriority=1,baseAddress=0x09000000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:))(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=100000000,resetSynchronousEdges=NONE)(altera_up_avalon_video_alpha_blender:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,mode=Simple)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=25000000,resetSynchronousEdges=NONE)(altera_up_avalon_video_vga_controller:18.0:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone V,board=DE1-SoC,device=VGA Connector,resolution=VGA 640x480,underflow_flag=false)(altera_up_avalon_video_dual_clock_buffer:18.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=100000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone V,color_bits=10,color_planes=3)(altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,addr_mode=X-Y,back_start_address=134217728,color_bits=16,color_planes=1,dma_enabled=true,height=240,mode=From Memory to Stream,start_address=134217728,width=320)(altera_up_avalon_video_dual_clock_buffer:18.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=100000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,color_bits=16,color_planes=1)(altera_up_avalon_video_rgb_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,alpha=1023,input_bits=16,input_planes=1,input_type=16-bit RGB,output_bits=10,output_planes=3,output_type=30-bit RGB)(altera_up_avalon_video_scaler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,channel_size=2,color_bits=10,color_planes=3,height_in=240,height_out=480,height_scaling=2,include_channel=false,width_in=320,width_out=640,width_scaling=2)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:))(altera_up_avalon_video_dma_ctrl_addr_trans:18.0:ADDRESS_TRANSLATION_MASK=3221225472)(Video_In_Subsystem:1.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1712539055,AUTO_SYS_CLK_CLOCK_DOMAIN=11,AUTO_SYS_CLK_CLOCK_RATE=100000000,AUTO_SYS_CLK_RESET_DOMAIN=11,AUTO_UNIQUE_ID=Computer_System_Video_In_Subsystem,AUTO_VIDEO_IN_DMA_MASTER_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8040000&apos; /&gt;&lt;/address-map&gt;,AUTO_VIDEO_IN_DMA_MASTER_ADDRESS_WIDTH=AddressWidth = 28(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=100000000,resetSynchronousEdges=NONE)(altera_up_avalon_video_decoder:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,video_source=On-board Video In (NTSC or PAL))(altera_up_avalon_video_csc:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,csc_type=444 YCrCb to 24-bit RGB,input_bits=8,input_planes=3,input_type=444 YCrCb,output_bits=8,output_planes=3,output_type=24-bit RGB)(altera_up_avalon_video_chroma_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,input_bits=8,input_planes=2,input_type=YCrCb 422,output_bits=8,output_planes=3,output_type=YCrCb 444)(altera_up_avalon_video_clipper:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,add_bottom=0,add_left=0,add_right=0,add_top=0,add_value_plane_1=0,add_value_plane_2=0,add_value_plane_3=0,add_value_plane_4=0,color_bits=16,color_planes=1,drop_bottom=2,drop_left=40,drop_right=40,drop_top=2,height_in=244,width_in=720)(altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,addr_mode=X-Y,back_start_address=134217728,color_bits=16,color_planes=1,dma_enabled=false,height=240,mode=From Stream to Memory,start_address=134217728,width=320)(Video_In_Edge_Detection_Subsystem:1.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1712539055,AUTO_SYS_CLK_CLOCK_DOMAIN=1,AUTO_SYS_CLK_CLOCK_RATE=100000000,AUTO_SYS_CLK_RESET_DOMAIN=1,AUTO_UNIQUE_ID=Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem(altera_up_avalon_video_chroma_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,input_bits=8,input_planes=3,input_type=YCrCb 444,output_bits=8,output_planes=1,output_type=Y only)(altera_up_avalon_video_chroma_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,input_bits=8,input_planes=1,input_type=Y only,output_bits=8,output_planes=3,output_type=YCrCb 444)(altera_up_avalon_video_edge_detection:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,intensity=1,width=720)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=100000000,resetSynchronousEdges=NONE)(altera_up_avalon_video_stream_router:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,color_bits=8,color_planes=3,router_type=Merge,sync=true)(altera_up_avalon_video_stream_router:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,color_bits=8,color_planes=3,router_type=Split,sync=true)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:))(altera_up_avalon_video_rgb_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,alpha=1023,input_bits=8,input_planes=3,input_type=24-bit RGB,output_bits=16,output_planes=1,output_type=16-bit RGB)(altera_up_avalon_video_scaler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,channel_size=0,color_bits=16,color_planes=1,height_in=240,height_out=240,height_scaling=1,include_channel=false,width_in=640,width_out=320,width_scaling=0.5)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:))(altera_up_avalon_video_pll:18.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_SPEEDGRADE=6,camera=5MP Digital Camera (THDB_D5M),device_family=Cyclone V,gui_refclk=50.0,gui_resolution=VGA 640x480,lcd=7&quot; LCD on VEEK-MT and MTL/MTL2 Modules,lcd_clk_en=false,refclk=50.0,resolution=VGA 640x480,vga_clk_en=true,video_in_clk_en=false(altera_pll:18.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=false,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=false,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=17,c_cnt_hi_div1=17,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=13,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=16,c_cnt_lo_div1=16,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=12,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=true,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=true,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSEMA5F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=66,gui_actual_divide_factor1=66,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=50,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=33,gui_actual_multiply_factor1=33,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=33,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=3,gui_operation_mode=direct,gui_output_clock_frequency0=25.0,gui_output_clock_frequency1=25.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=33.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,C-Counter-2 Hi Divide,C-Counter-2 Low Divide,C-Counter-2 Coarse Phase Shift,C-Counter-2 VCO Phase Tap,C-Counter-2 Input Source,C-Counter-2 Bypass Enable,C-Counter-2 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=17,16,1,1,false,false,true,false,17,16,1,0,ph_mux_clk,false,true,17,16,1,0,ph_mux_clk,false,true,13,12,1,0,ph_mux_clk,false,true,1,20,6000,825.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=17,m_cnt_lo_div=16,m_cnt_odd_div_duty_en=true,mimic_fbclk_type=none,n_cnt_bypass_en=false,n_cnt_hi_div=1,n_cnt_lo_div=1,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=3,operation_mode=direct,output_clock_frequency0=25.000000 MHz,output_clock_frequency1=25.000000 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=33.000000 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=6000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=825.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=1,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz)(altera_up_avalon_reset_from_locked_signal:18.0:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(avalon:18.1:arbitrationPriority=1,baseAddress=0xff204000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff203040,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff203000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff201020,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff201000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff201010,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff200100,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff200108,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff203030,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x09000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff202040,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0a000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff203020,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff203010,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff200000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff200020,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff200030,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff200040,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff200050,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff200060,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff200070,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff202000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff202020,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff203060,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0xff203070,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0a000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(interrupt:18.1:irqNumber=6)(interrupt:18.1:irqNumber=7)(interrupt:18.1:irqNumber=23)(interrupt:18.1:irqNumber=9)(interrupt:18.1:irqNumber=1)(interrupt:18.1:irqNumber=11)(interrupt:18.1:irqNumber=12)(interrupt:18.1:irqNumber=8)(interrupt:18.1:irqNumber=0)(interrupt:18.1:irqNumber=2)(interrupt:18.1:irqNumber=18)(nios_custom_instruction:18.1:CIName=nios2_floating_point,CINameUpgrade=,arbitrationPriority=1,baseAddress=252,opcodeExtensionUpgrade=-1)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="Computer_System"
   kind="Computer_System"
   version="1.0"
   name="Computer_System">
  <parameter name="AUTO_VIDEO_PLL_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_SYSTEM_PLL_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1712539055" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_AUDIO_PLL_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="AUTO_AUDIO_PLL_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_AUDIO_PLL_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_VIDEO_PLL_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_SYSTEM_PLL_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_SYSTEM_PLL_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_VIDEO_PLL_REF_CLK_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/Computer_System.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_ADC.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_AV_Config.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_clock_edge.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_sync_fifo.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.qip"
       type="OTHER"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_HEX5_HEX4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_irda_counters.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_irda_out_serializer.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_sync_fifo.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_IrDA.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_LEDs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/fpoint_wrapper.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/fpoint_qsys.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/fpoint_hw_qsys.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_ps2.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_ps2_command_out.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_ps2_data_in.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_SDRAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_SysID.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_System_PLL.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.qip"
       type="OTHER"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.txt"
       type="OTHER" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_camera_decoder.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_PLL.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.qip"
       type="OTHER"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_customins_master_translator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_custom_instruction_master_multi_xconnect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_customins_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_015.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_018.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_019.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_021.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_032.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_034.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_014.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="/home/jdtech/FlightGPA2/fpga/Computer_System.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/altera_up_avalon_adc_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_serial_bus_controller.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_slow_clock_generator.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_dc2.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_d5m.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_lcm.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ltm.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de1_soc.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_115.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2i_150.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de10_standard.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_audio.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7180.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7181.v" />
   <file path="/home/jdtech/FlightGPA2/fpga/Audio_Subsystem.qsys" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/altera_up_avalon_audio_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_bit_counter.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_in_deserializer.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_out_serializer.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_clock_edge.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_sync_fifo.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/clocks/altera_up_avalon_audio_pll/altera_up_avalon_audio_pll_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_ctrl_addr_trans/altera_up_avalon_video_dma_ctrl_addr_trans_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/communication/altera_up_avalon_irda/altera_up_avalon_irda_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/communication/altera_up_avalon_irda/hdl/altera_up_irda_counters.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/communication/altera_up_avalon_irda/hdl/altera_up_irda_in_deserializer.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/communication/altera_up_avalon_irda/hdl/altera_up_irda_out_serializer.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/communication/altera_up_avalon_irda/hdl/altera_up_sync_fifo.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_ps2/altera_up_avalon_ps2_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_ps2/hdl/altera_up_ps2.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_ps2/hdl/altera_up_ps2_command_out.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_ps2/hdl/altera_up_ps2_data_in.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/clocks/altera_up_avalon_sys_sdram_pll/altera_up_avalon_sys_sdram_pll_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
   <file path="/home/jdtech/FlightGPA2/fpga/VGA_Subsystem.qsys" />
   <file path="/home/jdtech/FlightGPA2/fpga/Char_Buf_Subsystem.qsys" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/altera_up_avalon_video_ascii_to_image_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/hdl/altera_up_video_ascii_rom_128.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/hdl/altera_up_video_ascii_rom_128.txt" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_change_alpha/altera_up_avalon_video_change_alpha_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_alpha_blender/altera_up_avalon_video_alpha_blender_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_alpha_blender/hdl/altera_up_video_alpha_blender_normal.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_alpha_blender/hdl/altera_up_video_alpha_blender_simple.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file path="/home/jdtech/FlightGPA2/fpga/Video_In_Subsystem.qsys" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/altera_up_avalon_video_decoder_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_itu_656_decoder.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_decoder_add_endofpacket.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_camera_decoder.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_dual_clock_fifo.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_csc/altera_up_avalon_video_csc_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_csc/hdl/altera_up_YCrCb_to_RGB_converter.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_csc/hdl/altera_up_RGB_to_YCrCb_converter.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_chroma_resampler/altera_up_avalon_video_chroma_resampler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/altera_up_avalon_video_clipper_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_add.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_drop.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_counters.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Video_In_Edge_Detection_Subsystem.qsys" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_chroma_resampler/altera_up_avalon_video_chroma_resampler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_chroma_resampler/altera_up_avalon_video_chroma_resampler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/altera_up_avalon_video_edge_detection_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_gaussian_smoothing_filter.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_sobel_operator.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_nonmaximum_suppression.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_hysteresis.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_pixel_info_shift_register.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_data_shift_register.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_stream_router/altera_up_avalon_video_stream_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_stream_router/altera_up_avalon_video_stream_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/clocks/altera_up_avalon_video_pll/altera_up_avalon_video_pll_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_customins_master_translator/altera_customins_master_translator_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_customins_xconnect/altera_customins_xconnect_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_customins_slave_translator/altera_customins_slave_translator_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 0 starting:Computer_System "Computer_System"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>32</b> modules, <b>107</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>27</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>62</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Nios2.data_master and Nios2_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Video_In_DMA_Addr_Translation.master and Video_In_DMA_Addr_Translation_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Video_In_Subsystem.video_in_dma_master and Video_In_Subsystem_video_in_dma_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Nios2.instruction_master and Nios2_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces VGA_Subsystem.pixel_dma_master and VGA_Subsystem_pixel_dma_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Pixel_DMA_Addr_Translation.master and Pixel_DMA_Addr_Translation_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Char_DMA_Addr_Translation.master and Char_DMA_Addr_Translation_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ADC_adc_slave_translator.avalon_anti_slave_0 and ADC.adc_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Audio_Subsystem_audio_slave_translator.avalon_anti_slave_0 and Audio_Subsystem.audio_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces AV_Config_avalon_av_config_slave_translator.avalon_anti_slave_0 and AV_Config.avalon_av_config_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces IrDA_avalon_irda_slave_translator.avalon_anti_slave_0 and IrDA.avalon_irda_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces JTAG_UART_avalon_jtag_slave_translator.avalon_anti_slave_0 and JTAG_UART.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces JTAG_UART_2_avalon_jtag_slave_translator.avalon_anti_slave_0 and JTAG_UART_2.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces PS2_Port_avalon_ps2_slave_translator.avalon_anti_slave_0 and PS2_Port.avalon_ps2_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces PS2_Port_Dual_avalon_ps2_slave_translator.avalon_anti_slave_0 and PS2_Port_Dual.avalon_ps2_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces VGA_Subsystem_char_buffer_control_slave_translator.avalon_anti_slave_0 and VGA_Subsystem.char_buffer_control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces VGA_Subsystem_char_buffer_slave_translator.avalon_anti_slave_0 and VGA_Subsystem.char_buffer_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces SysID_control_slave_translator.avalon_anti_slave_0 and SysID.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Nios2_debug_mem_slave_translator.avalon_anti_slave_0 and Nios2.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces VGA_Subsystem_pixel_dma_control_slave_translator.avalon_anti_slave_0 and VGA_Subsystem.pixel_dma_control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces VGA_Subsystem_rgb_slave_translator.avalon_anti_slave_0 and VGA_Subsystem.rgb_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces SDRAM_s1_translator.avalon_anti_slave_0 and SDRAM.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Onchip_SRAM_s1_translator.avalon_anti_slave_0 and Onchip_SRAM.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces LEDs_s1_translator.avalon_anti_slave_0 and LEDs.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces HEX3_HEX0_s1_translator.avalon_anti_slave_0 and HEX3_HEX0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces HEX5_HEX4_s1_translator.avalon_anti_slave_0 and HEX5_HEX4.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Slider_Switches_s1_translator.avalon_anti_slave_0 and Slider_Switches.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Pushbuttons_s1_translator.avalon_anti_slave_0 and Pushbuttons.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Expansion_JP1_s1_translator.avalon_anti_slave_0 and Expansion_JP1.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Expansion_JP2_s1_translator.avalon_anti_slave_0 and Expansion_JP2.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Interval_Timer_s1_translator.avalon_anti_slave_0 and Interval_Timer.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Interval_Timer_2_s1_translator.avalon_anti_slave_0 and Interval_Timer_2.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Video_In_Subsystem_video_in_dma_control_slave_translator.avalon_anti_slave_0 and Video_In_Subsystem.video_in_dma_control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Video_In_Subsystem_video_in_edge_detection_control_slave_translator.avalon_anti_slave_0 and Video_In_Subsystem.video_in_edge_detection_control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Onchip_SRAM_s2_translator.avalon_anti_slave_0 and Onchip_SRAM.s2</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>127</b> modules, <b>556</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>162</b> modules, <b>664</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>164</b> modules, <b>673</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>165</b> modules, <b>676</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>234</b> modules, <b>823</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>242</b> modules, <b>849</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>242</b> modules, <b>851</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>246</b> modules, <b>1096</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>110</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>33</b> modules, <b>110</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>34</b> modules, <b>114</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>37</b> modules, <b>140</b> connections]]></message>
   <message level="Warning" culprit="Computer_System">"No matching role found for Nios2_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"</message>
   <message level="Warning" culprit="Computer_System">"No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"</message>
   <message level="Warning" culprit="Computer_System">"No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"</message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_up_avalon_adc</b> "<b>submodules/Computer_System_ADC</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_up_avalon_audio_and_video_config</b> "<b>submodules/Computer_System_AV_Config</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>Audio_Subsystem</b> "<b>submodules/Computer_System_Audio_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_up_avalon_video_dma_ctrl_addr_trans</b> "<b>submodules/altera_up_avalon_video_dma_ctrl_addr_trans</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Computer_System_Expansion_JP1</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Computer_System_Expansion_JP1</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Computer_System_HEX3_HEX0</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Computer_System_HEX5_HEX4</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/Computer_System_Interval_Timer</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/Computer_System_Interval_Timer</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_up_avalon_irda</b> "<b>submodules/Computer_System_IrDA</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/Computer_System_JTAG_UART</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/Computer_System_JTAG_UART</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Computer_System_LEDs</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/Computer_System_Nios2</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_nios_custom_instr_floating_point</b> "<b>submodules/fpoint_wrapper</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/Computer_System_Onchip_SRAM</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_up_avalon_ps2</b> "<b>submodules/Computer_System_PS2_Port</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_up_avalon_ps2</b> "<b>submodules/Computer_System_PS2_Port</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_up_avalon_video_dma_ctrl_addr_trans</b> "<b>submodules/altera_up_avalon_video_dma_ctrl_addr_trans</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Computer_System_Pushbuttons</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/Computer_System_SDRAM</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Computer_System_Slider_Switches</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/Computer_System_SysID</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_up_avalon_sys_sdram_pll</b> "<b>submodules/Computer_System_System_PLL</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>VGA_Subsystem</b> "<b>submodules/Computer_System_VGA_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_up_avalon_video_dma_ctrl_addr_trans</b> "<b>submodules/altera_up_avalon_video_dma_ctrl_addr_trans</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>Video_In_Subsystem</b> "<b>submodules/Computer_System_Video_In_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_up_avalon_video_pll</b> "<b>submodules/Computer_System_Video_PLL</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_customins_master_translator</b> "<b>submodules/altera_customins_master_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_customins_xconnect</b> "<b>submodules/Computer_System_Nios2_custom_instruction_master_multi_xconnect</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_customins_slave_translator</b> "<b>submodules/altera_customins_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/Computer_System_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/Computer_System_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="Computer_System"><![CDATA["<b>Computer_System</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 35 starting:altera_up_avalon_adc "submodules/Computer_System_ADC"</message>
   <message level="Info" culprit="ADC">Starting Generation of ADC Controller for DE-series Board</message>
   <message level="Info" culprit="ADC">/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v /tmp/alt9821_1119138284030845454.dir/0002_sopcgen/Computer_System_ADC.v</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/tmp/alt9821_1119138284030845454.dir/0002_sopcgen/Computer_System_ADC.v --source=/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v --source=/tmp/alt9821_1119138284030845454.dir/0002_sopcgen/Computer_System_ADC.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt9821_1119138284030845454.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.477s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/tmp/alt9821_1119138284030845454.dir/0002_sopcgen/Computer_System_ADC.v --source=/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v --source=/tmp/alt9821_1119138284030845454.dir/0002_sopcgen/Computer_System_ADC.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt9821_1119138284030845454.dir/0004_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=Computer_System_ADC --set=HDL_INTERFACE_INSTANCE_PARAMETERS=board=S"DE1-SoC";board_rev=S"Autodetect";tsclk=D"8";numch=D"7";max10pllmultby=D"1";max10plldivby=D"1"; --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.247s</message>
   <message level="Info" culprit="ADC"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_adc</b> "<b>ADC</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 34 starting:altera_up_avalon_audio_and_video_config "submodules/Computer_System_AV_Config"</message>
   <message level="Info" culprit="AV_Config">Starting Generation of Audio and Video Config</message>
   <message level="Info" culprit="AV_Config"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_audio_and_video_config</b> "<b>AV_Config</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 33 starting:Audio_Subsystem "submodules/Computer_System_Audio_Subsystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>4</b> modules, <b>4</b> connections]]></message>
   <message level="Debug" culprit="Audio_Subsystem"><![CDATA["<b>Audio_Subsystem</b>" reuses <b>altera_up_avalon_audio</b> "<b>submodules/Computer_System_Audio_Subsystem_Audio</b>"]]></message>
   <message level="Debug" culprit="Audio_Subsystem"><![CDATA["<b>Audio_Subsystem</b>" reuses <b>altera_up_avalon_audio_pll</b> "<b>submodules/Computer_System_Audio_Subsystem_Audio_PLL</b>"]]></message>
   <message level="Debug" culprit="Audio_Subsystem"><![CDATA["<b>Audio_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="Audio_Subsystem"><![CDATA["<b>Computer_System</b>" instantiated <b>Audio_Subsystem</b> "<b>Audio_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 270 starting:altera_up_avalon_audio "submodules/Computer_System_Audio_Subsystem_Audio"</message>
   <message level="Info" culprit="Audio">Starting Generation of Audio Controller</message>
   <message level="Info" culprit="Audio"><![CDATA["<b>Audio_Subsystem</b>" instantiated <b>altera_up_avalon_audio</b> "<b>Audio</b>"]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_sync_fifo.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 269 starting:altera_up_avalon_audio_pll "submodules/Computer_System_Audio_Subsystem_Audio_PLL"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="Audio_PLL"><![CDATA["<b>Audio_PLL</b>" reuses <b>altera_pll</b> "<b>submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll</b>"]]></message>
   <message level="Debug" culprit="Audio_PLL"><![CDATA["<b>Audio_PLL</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="Audio_PLL"><![CDATA["<b>Audio_Subsystem</b>" instantiated <b>altera_up_avalon_audio_pll</b> "<b>Audio_PLL</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 19 starting:altera_pll "submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll"</message>
   <message level="Info" culprit="audio_pll"><![CDATA["<b>Audio_PLL</b>" instantiated <b>altera_pll</b> "<b>audio_pll</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 267 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 272 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 35 starting:altera_up_avalon_video_dma_ctrl_addr_trans "submodules/altera_up_avalon_video_dma_ctrl_addr_trans"</message>
   <message level="Info" culprit="Char_DMA_Addr_Translation"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_video_dma_ctrl_addr_trans</b> "<b>Char_DMA_Addr_Translation</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 34 starting:altera_avalon_pio "submodules/Computer_System_Expansion_JP1"</message>
   <message level="Info" culprit="Expansion_JP1">Starting RTL generation for module 'Computer_System_Expansion_JP1'</message>
   <message level="Info" culprit="Expansion_JP1">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Expansion_JP1 --dir=/tmp/alt9821_1119138284030845454.dir/0007_Expansion_JP1_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0007_Expansion_JP1_gen//Computer_System_Expansion_JP1_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Expansion_JP1">Done RTL generation for module 'Computer_System_Expansion_JP1'</message>
   <message level="Info" culprit="Expansion_JP1"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>Expansion_JP1</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 32 starting:altera_avalon_pio "submodules/Computer_System_HEX3_HEX0"</message>
   <message level="Info" culprit="HEX3_HEX0">Starting RTL generation for module 'Computer_System_HEX3_HEX0'</message>
   <message level="Info" culprit="HEX3_HEX0">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=/tmp/alt9821_1119138284030845454.dir/0008_HEX3_HEX0_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0008_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="HEX3_HEX0">Done RTL generation for module 'Computer_System_HEX3_HEX0'</message>
   <message level="Info" culprit="HEX3_HEX0"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>HEX3_HEX0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 31 starting:altera_avalon_pio "submodules/Computer_System_HEX5_HEX4"</message>
   <message level="Info" culprit="HEX5_HEX4">Starting RTL generation for module 'Computer_System_HEX5_HEX4'</message>
   <message level="Info" culprit="HEX5_HEX4">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=/tmp/alt9821_1119138284030845454.dir/0009_HEX5_HEX4_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0009_HEX5_HEX4_gen//Computer_System_HEX5_HEX4_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="HEX5_HEX4">Done RTL generation for module 'Computer_System_HEX5_HEX4'</message>
   <message level="Info" culprit="HEX5_HEX4"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>HEX5_HEX4</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 30 starting:altera_avalon_timer "submodules/Computer_System_Interval_Timer"</message>
   <message level="Info" culprit="Interval_Timer">Starting RTL generation for module 'Computer_System_Interval_Timer'</message>
   <message level="Info" culprit="Interval_Timer">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Computer_System_Interval_Timer --dir=/tmp/alt9821_1119138284030845454.dir/0010_Interval_Timer_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0010_Interval_Timer_gen//Computer_System_Interval_Timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Interval_Timer">Done RTL generation for module 'Computer_System_Interval_Timer'</message>
   <message level="Info" culprit="Interval_Timer"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_timer</b> "<b>Interval_Timer</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 28 starting:altera_up_avalon_irda "submodules/Computer_System_IrDA"</message>
   <message level="Info" culprit="IrDA">Starting Generation of RS232 UART</message>
   <message level="Info" culprit="IrDA"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_irda</b> "<b>IrDA</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 27 starting:altera_avalon_jtag_uart "submodules/Computer_System_JTAG_UART"</message>
   <message level="Info" culprit="JTAG_UART">Starting RTL generation for module 'Computer_System_JTAG_UART'</message>
   <message level="Info" culprit="JTAG_UART">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Computer_System_JTAG_UART --dir=/tmp/alt9821_1119138284030845454.dir/0012_JTAG_UART_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0012_JTAG_UART_gen//Computer_System_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="JTAG_UART">Done RTL generation for module 'Computer_System_JTAG_UART'</message>
   <message level="Info" culprit="JTAG_UART"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>JTAG_UART</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 25 starting:altera_avalon_pio "submodules/Computer_System_LEDs"</message>
   <message level="Info" culprit="LEDs">Starting RTL generation for module 'Computer_System_LEDs'</message>
   <message level="Info" culprit="LEDs">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=/tmp/alt9821_1119138284030845454.dir/0013_LEDs_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0013_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="LEDs">Done RTL generation for module 'Computer_System_LEDs'</message>
   <message level="Info" culprit="LEDs"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>LEDs</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 24 starting:altera_nios2_gen2 "submodules/Computer_System_Nios2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="Nios2"><![CDATA["<b>Nios2</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/Computer_System_Nios2_cpu</b>"]]></message>
   <message level="Info" culprit="Nios2"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_nios2_gen2</b> "<b>Nios2</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 269 starting:altera_nios2_gen2_unit "submodules/Computer_System_Nios2_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'Computer_System_Nios2_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Computer_System_Nios2_cpu --dir=/tmp/alt9821_1119138284030845454.dir/0026_cpu_gen/ --quartus_bindir=/home/jdtech/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9821_1119138284030845454.dir/0026_cpu_gen//Computer_System_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:07 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:07 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:07 (*)   Couldn't query license setup in Quartus directory /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:07 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:07 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:07 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)   Couldn't query license setup in Quartus directory /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:09 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:09 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:09 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:09 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:12 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:14 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:15 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'Computer_System_Nios2_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>Nios2</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 24 starting:altera_nios_custom_instr_floating_point "submodules/fpoint_wrapper"</message>
   <message level="Info" culprit="Nios2_Floating_Point"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_nios_custom_instr_floating_point</b> "<b>Nios2_Floating_Point</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 23 starting:altera_avalon_onchip_memory2 "submodules/Computer_System_Onchip_SRAM"</message>
   <message level="Info" culprit="Onchip_SRAM">Starting RTL generation for module 'Computer_System_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=/tmp/alt9821_1119138284030845454.dir/0014_Onchip_SRAM_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0014_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Onchip_SRAM">Done RTL generation for module 'Computer_System_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Onchip_SRAM</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 22 starting:altera_up_avalon_ps2 "submodules/Computer_System_PS2_Port"</message>
   <message level="Info" culprit="PS2_Port">Starting Generation of PS2 Controller</message>
   <message level="Info" culprit="PS2_Port"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_ps2</b> "<b>PS2_Port</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 19 starting:altera_avalon_pio "submodules/Computer_System_Pushbuttons"</message>
   <message level="Info" culprit="Pushbuttons">Starting RTL generation for module 'Computer_System_Pushbuttons'</message>
   <message level="Info" culprit="Pushbuttons">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=/tmp/alt9821_1119138284030845454.dir/0016_Pushbuttons_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0016_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Pushbuttons">Done RTL generation for module 'Computer_System_Pushbuttons'</message>
   <message level="Info" culprit="Pushbuttons"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>Pushbuttons</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 18 starting:altera_avalon_new_sdram_controller "submodules/Computer_System_SDRAM"</message>
   <message level="Info" culprit="SDRAM">Starting RTL generation for module 'Computer_System_SDRAM'</message>
   <message level="Info" culprit="SDRAM">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=/tmp/alt9821_1119138284030845454.dir/0017_SDRAM_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0017_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="SDRAM">Done RTL generation for module 'Computer_System_SDRAM'</message>
   <message level="Info" culprit="SDRAM"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>SDRAM</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 17 starting:altera_avalon_pio "submodules/Computer_System_Slider_Switches"</message>
   <message level="Info" culprit="Slider_Switches">Starting RTL generation for module 'Computer_System_Slider_Switches'</message>
   <message level="Info" culprit="Slider_Switches">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=/tmp/alt9821_1119138284030845454.dir/0018_Slider_Switches_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0018_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Slider_Switches">Done RTL generation for module 'Computer_System_Slider_Switches'</message>
   <message level="Info" culprit="Slider_Switches"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>Slider_Switches</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:altera_avalon_sysid_qsys "submodules/Computer_System_SysID"</message>
   <message level="Info" culprit="SysID"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>SysID</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 15 starting:altera_up_avalon_sys_sdram_pll "submodules/Computer_System_System_PLL"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="System_PLL"><![CDATA["<b>System_PLL</b>" reuses <b>altera_pll</b> "<b>submodules/Computer_System_System_PLL_sys_pll</b>"]]></message>
   <message level="Debug" culprit="System_PLL"><![CDATA["<b>System_PLL</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="System_PLL"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_sys_sdram_pll</b> "<b>System_PLL</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 268 starting:altera_pll "submodules/Computer_System_System_PLL_sys_pll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_pll</b> "<b>sys_pll</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 267 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:VGA_Subsystem "submodules/Computer_System_VGA_Subsystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>27</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting channel_adapter: channel_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.channel_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.036s/0.041s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>11</b> modules, <b>30</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>13</b> modules, <b>34</b> connections]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>Char_Buf_Subsystem</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_alpha_blender</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_vga_controller</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Controller</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_dma_controller</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_rgb_resampler</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_scaler</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_VGA_Subsystem_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="VGA_Subsystem"><![CDATA["<b>Computer_System</b>" instantiated <b>VGA_Subsystem</b> "<b>VGA_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 266 starting:Char_Buf_Subsystem "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has address signal 32 bit wide, but the slave is 11 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has lock signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has readdata signal 8 bit wide, but the slave is 32 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Char_Buf_DMA.avalon_dma_master and Char_Buf_DMA_avalon_dma_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Onchip_SRAM_s2_translator.avalon_anti_slave_0 and Onchip_SRAM.s2</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>9</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>11</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>14</b> modules, <b>41</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>16</b> modules, <b>47</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>18</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>8</b> modules, <b>20</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>8</b> modules, <b>20</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>29</b> connections]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_ascii_to_image</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_dma_controller</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_rgb_resampler</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_scaler</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_change_alpha</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="Char_Buf_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>Char_Buf_Subsystem</b> "<b>Char_Buf_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 17 starting:altera_up_avalon_video_ascii_to_image "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image"</message>
   <message level="Info" culprit="ASCII_to_Image">Starting Generation of ASCII to Image Stream Converter</message>
   <message level="Info" culprit="ASCII_to_Image"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_ascii_to_image</b> "<b>ASCII_to_Image</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:altera_up_avalon_video_dma_controller "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA"</message>
   <message level="Info" culprit="Char_Buf_DMA">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="Char_Buf_DMA"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>Char_Buf_DMA</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 15 starting:altera_up_avalon_video_rgb_resampler "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler"</message>
   <message level="Info" culprit="Char_Buf_RGB_Resampler">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="Char_Buf_RGB_Resampler"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>Char_Buf_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 14 starting:altera_up_avalon_video_scaler "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler"</message>
   <message level="Info" culprit="Char_Buf_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="Char_Buf_Scaler"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>Char_Buf_Scaler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 13 starting:altera_avalon_onchip_memory2 "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM"</message>
   <message level="Info" culprit="Onchip_SRAM">Starting RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM --dir=/tmp/alt9821_1119138284030845454.dir/0086_Onchip_SRAM_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0086_Onchip_SRAM_gen//Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Onchip_SRAM">Done RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Onchip_SRAM</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 12 starting:altera_up_avalon_video_change_alpha "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent"</message>
   <message level="Info" culprit="Set_Black_Transparent">Starting Generation of Video Change Alpha Value IP Core</message>
   <message level="Info" culprit="Set_Black_Transparent"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_change_alpha</b> "<b>Set_Black_Transparent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 11 starting:altera_mm_interconnect "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.014s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.028s/0.031s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>16</b> modules, <b>45</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 260 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="Nios2_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>Nios2_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 253 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ADC_adc_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ADC_adc_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 225 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="Nios2_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>Nios2_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 218 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ADC_adc_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ADC_adc_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 217 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ADC_adc_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ADC_adc_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 8 starting:altera_merlin_router "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 7 starting:altera_merlin_router "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 6 starting:altera_merlin_demultiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 5 starting:altera_merlin_multiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 3 starting:altera_merlin_multiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 53 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="Nios2_data_master_to_SDRAM_s1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>Nios2_data_master_to_SDRAM_s1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 45 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 15 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 272 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 273 starting:altera_up_avalon_video_alpha_blender "submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender"</message>
   <message level="Info" culprit="VGA_Alpha_Blender">Starting Generation of the Alpha Blender</message>
   <message level="Info" culprit="VGA_Alpha_Blender"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_alpha_blender</b> "<b>VGA_Alpha_Blender</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 272 starting:altera_up_avalon_video_vga_controller "submodules/Computer_System_VGA_Subsystem_VGA_Controller"</message>
   <message level="Info" culprit="VGA_Controller">Starting Generation of VGA Controller</message>
   <message level="Info" culprit="VGA_Controller"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_vga_controller</b> "<b>VGA_Controller</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 271 starting:altera_up_avalon_video_dual_clock_buffer "submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO"</message>
   <message level="Info" culprit="VGA_Dual_Clock_FIFO">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="VGA_Dual_Clock_FIFO"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>VGA_Dual_Clock_FIFO</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 270 starting:altera_up_avalon_video_dma_controller "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA"</message>
   <message level="Info" culprit="VGA_Pixel_DMA">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="VGA_Pixel_DMA"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>VGA_Pixel_DMA</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 269 starting:altera_up_avalon_video_dual_clock_buffer "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO"</message>
   <message level="Info" culprit="VGA_Pixel_FIFO">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="VGA_Pixel_FIFO"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>VGA_Pixel_FIFO</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 268 starting:altera_up_avalon_video_rgb_resampler "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler"</message>
   <message level="Info" culprit="VGA_Pixel_RGB_Resampler">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="VGA_Pixel_RGB_Resampler"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>VGA_Pixel_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 267 starting:altera_up_avalon_video_scaler "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler"</message>
   <message level="Info" culprit="VGA_Pixel_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="VGA_Pixel_Scaler"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>VGA_Pixel_Scaler</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 266 starting:altera_avalon_st_adapter "submodules/Computer_System_VGA_Subsystem_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>channel_adapter</b> "<b>submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 23 starting:channel_adapter "submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 272 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 25 starting:Video_In_Subsystem "submodules/Computer_System_Video_In_Subsystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>23</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>25</b> connections]]></message>
   <message level="Debug" culprit="Video_In_Subsystem"><![CDATA["<b>Video_In_Subsystem</b>" reuses <b>altera_up_avalon_video_decoder</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In</b>"]]></message>
   <message level="Debug" culprit="Video_In_Subsystem"><![CDATA["<b>Video_In_Subsystem</b>" reuses <b>altera_up_avalon_video_csc</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_CSC</b>"]]></message>
   <message level="Debug" culprit="Video_In_Subsystem"><![CDATA["<b>Video_In_Subsystem</b>" reuses <b>altera_up_avalon_video_chroma_resampler</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler</b>"]]></message>
   <message level="Debug" culprit="Video_In_Subsystem"><![CDATA["<b>Video_In_Subsystem</b>" reuses <b>altera_up_avalon_video_clipper</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper</b>"]]></message>
   <message level="Debug" culprit="Video_In_Subsystem"><![CDATA["<b>Video_In_Subsystem</b>" reuses <b>altera_up_avalon_video_dma_controller</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_DMA</b>"]]></message>
   <message level="Debug" culprit="Video_In_Subsystem"><![CDATA["<b>Video_In_Subsystem</b>" reuses <b>Video_In_Edge_Detection_Subsystem</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Video_In_Subsystem"><![CDATA["<b>Video_In_Subsystem</b>" reuses <b>altera_up_avalon_video_rgb_resampler</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="Video_In_Subsystem"><![CDATA["<b>Video_In_Subsystem</b>" reuses <b>altera_up_avalon_video_scaler</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler</b>"]]></message>
   <message level="Debug" culprit="Video_In_Subsystem"><![CDATA["<b>Video_In_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="Video_In_Subsystem"><![CDATA["<b>Computer_System</b>" instantiated <b>Video_In_Subsystem</b> "<b>Video_In_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 264 starting:altera_up_avalon_video_decoder "submodules/Computer_System_Video_In_Subsystem_Video_In"</message>
   <message level="Info" culprit="Video_In">Starting Generation of Video In Decoder</message>
   <message level="Info" culprit="Video_In"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>altera_up_avalon_video_decoder</b> "<b>Video_In</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 263 starting:altera_up_avalon_video_csc "submodules/Computer_System_Video_In_Subsystem_Video_In_CSC"</message>
   <message level="Info" culprit="Video_In_CSC">Starting Generation of Colour Space Converter</message>
   <message level="Info" culprit="Video_In_CSC"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>altera_up_avalon_video_csc</b> "<b>Video_In_CSC</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 262 starting:altera_up_avalon_video_chroma_resampler "submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler"</message>
   <message level="Info" culprit="Video_In_Chroma_Resampler">Starting Generation of Chroma Resampler</message>
   <message level="Info" culprit="Video_In_Chroma_Resampler"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>altera_up_avalon_video_chroma_resampler</b> "<b>Video_In_Chroma_Resampler</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 261 starting:altera_up_avalon_video_clipper "submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper"</message>
   <message level="Info" culprit="Video_In_Clipper">Starting generation of the video clipper</message>
   <message level="Info" culprit="Video_In_Clipper"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>altera_up_avalon_video_clipper</b> "<b>Video_In_Clipper</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 260 starting:altera_up_avalon_video_dma_controller "submodules/Computer_System_Video_In_Subsystem_Video_In_DMA"</message>
   <message level="Info" culprit="Video_In_DMA">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="Video_In_DMA"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>Video_In_DMA</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 259 starting:Video_In_Edge_Detection_Subsystem "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>7</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>8</b> modules, <b>21</b> connections]]></message>
   <message level="Debug" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" reuses <b>altera_up_avalon_video_chroma_resampler</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter</b>"]]></message>
   <message level="Debug" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" reuses <b>altera_up_avalon_video_chroma_resampler</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler</b>"]]></message>
   <message level="Debug" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" reuses <b>altera_up_avalon_video_edge_detection</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection</b>"]]></message>
   <message level="Debug" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller</b>"]]></message>
   <message level="Debug" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" reuses <b>altera_up_avalon_video_stream_router</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger</b>"]]></message>
   <message level="Debug" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" reuses <b>altera_up_avalon_video_stream_router</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter</b>"]]></message>
   <message level="Debug" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>Video_In_Edge_Detection_Subsystem</b> "<b>Video_In_Edge_Detection_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 22 starting:altera_up_avalon_video_chroma_resampler "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter"</message>
   <message level="Info" culprit="Chroma_Filter">Starting Generation of Chroma Resampler</message>
   <message level="Info" culprit="Chroma_Filter"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_up_avalon_video_chroma_resampler</b> "<b>Chroma_Filter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 21 starting:altera_up_avalon_video_chroma_resampler "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler"</message>
   <message level="Info" culprit="Chroma_Upsampler">Starting Generation of Chroma Resampler</message>
   <message level="Info" culprit="Chroma_Upsampler"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_up_avalon_video_chroma_resampler</b> "<b>Chroma_Upsampler</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 20 starting:altera_up_avalon_video_edge_detection "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection"</message>
   <message level="Info" culprit="Edge_Detection">Starting Generation of Video In Edge Detection</message>
   <message level="Info" culprit="Edge_Detection"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_up_avalon_video_edge_detection</b> "<b>Edge_Detection</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 19 starting:altera_avalon_pio "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller"</message>
   <message level="Info" culprit="Edge_Detection_Router_Controller">Starting RTL generation for module 'Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'</message>
   <message level="Info" culprit="Edge_Detection_Router_Controller">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=/tmp/alt9821_1119138284030845454.dir/0092_Edge_Detection_Router_Controller_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0092_Edge_Detection_Router_Controller_gen//Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Edge_Detection_Router_Controller">Done RTL generation for module 'Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'</message>
   <message level="Info" culprit="Edge_Detection_Router_Controller"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_avalon_pio</b> "<b>Edge_Detection_Router_Controller</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 18 starting:altera_up_avalon_video_stream_router "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger"</message>
   <message level="Info" culprit="Video_Stream_Merger">Starting Generation of Video In Stream Router</message>
   <message level="Info" culprit="Video_Stream_Merger"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_up_avalon_video_stream_router</b> "<b>Video_Stream_Merger</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 17 starting:altera_up_avalon_video_stream_router "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter"</message>
   <message level="Info" culprit="Video_Stream_Splitter">Starting Generation of Video In Stream Router</message>
   <message level="Info" culprit="Video_Stream_Splitter"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_up_avalon_video_stream_router</b> "<b>Video_Stream_Splitter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 272 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 265 starting:altera_up_avalon_video_rgb_resampler "submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler"</message>
   <message level="Info" culprit="Video_In_RGB_Resampler">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="Video_In_RGB_Resampler"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>Video_In_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 264 starting:altera_up_avalon_video_scaler "submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler"</message>
   <message level="Info" culprit="Video_In_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="Video_In_Scaler"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>Video_In_Scaler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 272 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 33 starting:altera_up_avalon_video_pll "submodules/Computer_System_Video_PLL"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="Video_PLL"><![CDATA["<b>Video_PLL</b>" reuses <b>altera_pll</b> "<b>submodules/Computer_System_Video_PLL_video_pll</b>"]]></message>
   <message level="Debug" culprit="Video_PLL"><![CDATA["<b>Video_PLL</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="Video_PLL"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_video_pll</b> "<b>Video_PLL</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 262 starting:altera_pll "submodules/Computer_System_Video_PLL_video_pll"</message>
   <message level="Info" culprit="video_pll"><![CDATA["<b>Video_PLL</b>" instantiated <b>altera_pll</b> "<b>video_pll</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 267 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 34 starting:altera_customins_master_translator "submodules/altera_customins_master_translator"</message>
   <message level="Info" culprit="Nios2_custom_instruction_master_translator"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_customins_master_translator</b> "<b>Nios2_custom_instruction_master_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 33 starting:altera_customins_xconnect "submodules/Computer_System_Nios2_custom_instruction_master_multi_xconnect"</message>
   <message level="Info" culprit="Nios2_custom_instruction_master_multi_xconnect"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_customins_xconnect</b> "<b>Nios2_custom_instruction_master_multi_xconnect</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 32 starting:altera_customins_slave_translator "submodules/altera_customins_slave_translator"</message>
   <message
       level="Info"
       culprit="Nios2_custom_instruction_master_multi_slave_translator0"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_customins_slave_translator</b> "<b>Nios2_custom_instruction_master_multi_slave_translator0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 31 starting:altera_mm_interconnect "submodules/Computer_System_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.022s/0.033s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.016s/0.021s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.015s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.059s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.034s/0.073s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.017s/0.018s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.022s/0.028s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.018s/0.021s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.028s/0.036s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.026s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.026s/0.037s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.020s/0.025s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.004s/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.017s/0.018s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.020s/0.021s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_014">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_014.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.error_adapter_0">Timing: ELA:1/0.022s</message>
   <message level="Debug" culprit="avalon_st_adapter_014">Timing: COM:3/0.024s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_015">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_015.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_015">Timing: COM:3/0.013s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_016">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_016.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_016">Timing: COM:3/0.020s/0.035s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_017">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_017.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_017">Timing: COM:3/0.018s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_018">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_018.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_018">Timing: COM:3/0.016s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_019">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_019.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_019.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_019.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_019">Timing: COM:3/0.024s/0.038s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_020">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_020.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_020.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_020.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_020">Timing: COM:3/0.016s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_021">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_021.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_021.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_021.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_021">Timing: COM:3/0.026s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_022">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_022.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_022.rst_bridge_0">Timing: ELA:2/0.003s/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_022.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_022">Timing: COM:3/0.024s/0.030s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_023">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_023.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_023.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_023.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_023">Timing: COM:3/0.016s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_024">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_024.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_024.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_024.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_024">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_025">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_025.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_025.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_025.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_025">Timing: COM:3/0.033s/0.054s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_026">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_026.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_026.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_026.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_026">Timing: COM:3/0.020s/0.027s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_027">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_027.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_027.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_027.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_027">Timing: COM:3/0.017s/0.019s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>247</b> modules, <b>831</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_015</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_018</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_019</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_021</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_022</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_032</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_034</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_demux_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 260 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="Nios2_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>Nios2_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 253 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ADC_adc_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ADC_adc_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 225 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="Nios2_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>Nios2_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 218 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ADC_adc_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ADC_adc_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 217 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ADC_adc_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ADC_adc_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 161 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 160 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 159 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 158 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 157 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 156 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 155 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 154 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 146 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_015"</message>
   <message level="Info" culprit="router_015"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_015</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 143 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_018"</message>
   <message level="Info" culprit="router_018"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_018</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 142 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_019"</message>
   <message level="Info" culprit="router_019"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_019</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 140 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_021"</message>
   <message level="Info" culprit="router_021"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_021</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 139 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_022"</message>
   <message level="Info" culprit="router_022"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_022</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 129 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_032"</message>
   <message level="Info" culprit="router_032"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_032</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 127 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_034"</message>
   <message level="Info" culprit="router_034"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_034</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 126 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="Nios2_instruction_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>Nios2_instruction_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 124 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="SDRAM_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>SDRAM_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 123 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 122 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 121 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 120 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 119 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux_004"</message>
   <message level="Info" culprit="cmd_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 116 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 108 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_cmd_mux_008"</message>
   <message level="Info" culprit="cmd_mux_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_008</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 102 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_cmd_mux_014"</message>
   <message level="Info" culprit="cmd_mux_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_014</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 80 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_rsp_demux_008"</message>
   <message level="Info" culprit="rsp_demux_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 74 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_rsp_demux_014"</message>
   <message level="Info" culprit="rsp_demux_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_014</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 60 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 59 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 58 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 57 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_rsp_mux_003"</message>
   <message level="Info" culprit="rsp_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 53 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="Nios2_data_master_to_SDRAM_s1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>Nios2_data_master_to_SDRAM_s1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 45 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 15 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 32 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_014"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_014"><![CDATA["<b>avalon_st_adapter_014</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_014</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 14 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_014</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 273 starting:altera_irq_mapper "submodules/Computer_System_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 272 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_adc:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,board=DE1-SoC,board_rev=Autodetect,max10plldivby=1,max10pllmultby=1,numch=7,numch_=8,sclk_freq=12.5,tsclk=8"
   instancePathKey="Computer_System:.:ADC"
   kind="altera_up_avalon_adc"
   version="18.0"
   name="Computer_System_ADC">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="max10plldivby" value="1" />
  <parameter name="tsclk" value="8" />
  <parameter name="sclk_freq" value="12.5" />
  <parameter name="numch_" value="8" />
  <parameter name="board_rev" value="Autodetect" />
  <parameter name="max10pllmultby" value="1" />
  <parameter name="board" value="DE1-SoC" />
  <parameter name="numch" value="7" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_ADC.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/altera_up_avalon_adc_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="ADC" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 35 starting:altera_up_avalon_adc "submodules/Computer_System_ADC"</message>
   <message level="Info" culprit="ADC">Starting Generation of ADC Controller for DE-series Board</message>
   <message level="Info" culprit="ADC">/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v /tmp/alt9821_1119138284030845454.dir/0002_sopcgen/Computer_System_ADC.v</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/tmp/alt9821_1119138284030845454.dir/0002_sopcgen/Computer_System_ADC.v --source=/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v --source=/tmp/alt9821_1119138284030845454.dir/0002_sopcgen/Computer_System_ADC.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt9821_1119138284030845454.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.477s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/tmp/alt9821_1119138284030845454.dir/0002_sopcgen/Computer_System_ADC.v --source=/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v --source=/tmp/alt9821_1119138284030845454.dir/0002_sopcgen/Computer_System_ADC.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt9821_1119138284030845454.dir/0004_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=Computer_System_ADC --set=HDL_INTERFACE_INSTANCE_PARAMETERS=board=S"DE1-SoC";board_rev=S"Autodetect";tsclk=D"8";numch=D"7";max10pllmultby=D"1";max10plldivby=D"1"; --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.247s</message>
   <message level="Info" culprit="ADC"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_adc</b> "<b>ADC</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_audio_and_video_config:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,audio_in=Microphone to ADC,bit_length=32,board=DE1-SoC,bosr=250fs/256fs,d5m_resolution=2592 x 1944,dac_enable=true,data_format=Left Justified,device=On-Board Peripherals,eai=true,exposure=false,line_in_bypass=true,mic_attenuation=-6dB,mic_bypass=false,sampling_rate=8 kHz,sr_register=3,video_format=NTSC"
   instancePathKey="Computer_System:.:AV_Config"
   kind="altera_up_avalon_audio_and_video_config"
   version="18.0"
   name="Computer_System_AV_Config">
  <parameter name="data_format" value="Left Justified" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="bosr" value="250fs/256fs" />
  <parameter name="audio_in" value="Microphone to ADC" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="d5m_resolution" value="2592 x 1944" />
  <parameter name="video_format" value="NTSC" />
  <parameter name="dac_enable" value="true" />
  <parameter name="eai" value="true" />
  <parameter name="line_in_bypass" value="true" />
  <parameter name="bit_length" value="32" />
  <parameter name="sampling_rate" value="8 kHz" />
  <parameter name="sr_register" value="3" />
  <parameter name="mic_bypass" value="false" />
  <parameter name="exposure" value="false" />
  <parameter name="mic_attenuation" value="-6dB" />
  <parameter name="device" value="On-Board Peripherals" />
  <parameter name="board" value="DE1-SoC" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_AV_Config.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_serial_bus_controller.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_slow_clock_generator.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_dc2.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_d5m.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_lcm.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ltm.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de1_soc.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_115.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2i_150.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de10_standard.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_audio.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7180.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7181.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="AV_Config" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 34 starting:altera_up_avalon_audio_and_video_config "submodules/Computer_System_AV_Config"</message>
   <message level="Info" culprit="AV_Config">Starting Generation of Audio and Video Config</message>
   <message level="Info" culprit="AV_Config"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_audio_and_video_config</b> "<b>AV_Config</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Audio_Subsystem:1.0:AUTO_AUDIO_PLL_REF_CLK_CLOCK_DOMAIN=2,AUTO_AUDIO_PLL_REF_CLK_CLOCK_RATE=0,AUTO_AUDIO_PLL_REF_CLK_RESET_DOMAIN=2,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1712539055,AUTO_SYS_CLK_CLOCK_DOMAIN=11,AUTO_SYS_CLK_CLOCK_RATE=100000000,AUTO_SYS_CLK_RESET_DOMAIN=11,AUTO_UNIQUE_ID=Computer_System_Audio_Subsystem(altera_up_avalon_audio:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,audio_in=true,audio_out=true,avalon_bus_type=Memory Mapped,dw=32)(altera_up_avalon_audio_pll:18.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_SPEEDGRADE=6,audio_clk_freq=12.288,device_family=Cyclone V,gui_refclk=50.0,refclk=50.0(altera_pll:18.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=true,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=30,c_cnt_hi_div1=1,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=29,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=false,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSEMA5F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=118,gui_actual_divide_factor1=1,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=29,gui_actual_multiply_factor1=1,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=1,gui_operation_mode=direct,gui_output_clock_frequency0=12.288,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=15,14,1,1,false,false,true,false,30,29,1,0,ph_mux_clk,false,true,1,20,4000,725.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=15,m_cnt_lo_div=14,m_cnt_odd_div_duty_en=true,mimic_fbclk_type=none,n_cnt_bypass_en=false,n_cnt_hi_div=1,n_cnt_lo_div=1,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=1,operation_mode=direct,output_clock_frequency0=12.288135 MHz,output_clock_frequency1=0 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=4000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=725.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=1,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz)(altera_up_avalon_reset_from_locked_signal:18.0:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=100000000,resetSynchronousEdges=NONE)(clock:18.1:)(reset:18.1:)"
   instancePathKey="Computer_System:.:Audio_Subsystem"
   kind="Audio_Subsystem"
   version="1.0"
   name="Computer_System_Audio_Subsystem">
  <parameter name="AUTO_SYS_CLK_RESET_DOMAIN" value="11" />
  <parameter name="AUTO_AUDIO_PLL_REF_CLK_RESET_DOMAIN" value="2" />
  <parameter name="AUTO_GENERATION_ID" value="1712539055" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_AUDIO_PLL_REF_CLK_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_AUDIO_PLL_REF_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_UNIQUE_ID" value="Computer_System_Audio_Subsystem" />
  <parameter name="AUTO_SYS_CLK_CLOCK_DOMAIN" value="11" />
  <parameter name="AUTO_SYS_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_clock_edge.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_sync_fifo.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.qip"
       type="OTHER"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="/home/jdtech/FlightGPA2/fpga/Audio_Subsystem.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/altera_up_avalon_audio_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_bit_counter.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_in_deserializer.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_out_serializer.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_clock_edge.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_sync_fifo.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/clocks/altera_up_avalon_audio_pll/altera_up_avalon_audio_pll_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Computer_System" as="Audio_Subsystem" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 33 starting:Audio_Subsystem "submodules/Computer_System_Audio_Subsystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>4</b> modules, <b>4</b> connections]]></message>
   <message level="Debug" culprit="Audio_Subsystem"><![CDATA["<b>Audio_Subsystem</b>" reuses <b>altera_up_avalon_audio</b> "<b>submodules/Computer_System_Audio_Subsystem_Audio</b>"]]></message>
   <message level="Debug" culprit="Audio_Subsystem"><![CDATA["<b>Audio_Subsystem</b>" reuses <b>altera_up_avalon_audio_pll</b> "<b>submodules/Computer_System_Audio_Subsystem_Audio_PLL</b>"]]></message>
   <message level="Debug" culprit="Audio_Subsystem"><![CDATA["<b>Audio_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="Audio_Subsystem"><![CDATA["<b>Computer_System</b>" instantiated <b>Audio_Subsystem</b> "<b>Audio_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 270 starting:altera_up_avalon_audio "submodules/Computer_System_Audio_Subsystem_Audio"</message>
   <message level="Info" culprit="Audio">Starting Generation of Audio Controller</message>
   <message level="Info" culprit="Audio"><![CDATA["<b>Audio_Subsystem</b>" instantiated <b>altera_up_avalon_audio</b> "<b>Audio</b>"]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_sync_fifo.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 269 starting:altera_up_avalon_audio_pll "submodules/Computer_System_Audio_Subsystem_Audio_PLL"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="Audio_PLL"><![CDATA["<b>Audio_PLL</b>" reuses <b>altera_pll</b> "<b>submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll</b>"]]></message>
   <message level="Debug" culprit="Audio_PLL"><![CDATA["<b>Audio_PLL</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="Audio_PLL"><![CDATA["<b>Audio_Subsystem</b>" instantiated <b>altera_up_avalon_audio_pll</b> "<b>Audio_PLL</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 19 starting:altera_pll "submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll"</message>
   <message level="Info" culprit="audio_pll"><![CDATA["<b>Audio_PLL</b>" instantiated <b>altera_pll</b> "<b>audio_pll</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 267 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 272 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dma_ctrl_addr_trans:18.0:ADDRESS_TRANSLATION_MASK=3221225472"
   instancePathKey="Computer_System:.:Char_DMA_Addr_Translation"
   kind="altera_up_avalon_video_dma_ctrl_addr_trans"
   version="18.0"
   name="altera_up_avalon_video_dma_ctrl_addr_trans">
  <parameter name="ADDRESS_TRANSLATION_MASK" value="3221225472" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_ctrl_addr_trans/altera_up_avalon_video_dma_ctrl_addr_trans_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System"
     as="Char_DMA_Addr_Translation,Pixel_DMA_Addr_Translation,Video_In_DMA_Addr_Translation" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 35 starting:altera_up_avalon_video_dma_ctrl_addr_trans "submodules/altera_up_avalon_video_dma_ctrl_addr_trans"</message>
   <message level="Info" culprit="Char_DMA_Addr_Translation"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_video_dma_ctrl_addr_trans</b> "<b>Char_DMA_Addr_Translation</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=100000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=FALLING,derived_has_in=false,derived_has_irq=true,derived_has_out=false,derived_has_tri=true,derived_irq_type=EDGE,direction=Bidir,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=32"
   instancePathKey="Computer_System:.:Expansion_JP1"
   kind="altera_avalon_pio"
   version="18.1"
   name="Computer_System_Expansion_JP1">
  <parameter name="derived_do_test_bench_wiring" value="true" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="true" />
  <parameter name="derived_capture" value="true" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="FALLING" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="width" value="32" />
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="direction" value="Bidir" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="Expansion_JP1,Expansion_JP2" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 34 starting:altera_avalon_pio "submodules/Computer_System_Expansion_JP1"</message>
   <message level="Info" culprit="Expansion_JP1">Starting RTL generation for module 'Computer_System_Expansion_JP1'</message>
   <message level="Info" culprit="Expansion_JP1">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Expansion_JP1 --dir=/tmp/alt9821_1119138284030845454.dir/0007_Expansion_JP1_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0007_Expansion_JP1_gen//Computer_System_Expansion_JP1_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Expansion_JP1">Done RTL generation for module 'Computer_System_Expansion_JP1'</message>
   <message level="Info" culprit="Expansion_JP1"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>Expansion_JP1</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32"
   instancePathKey="Computer_System:.:HEX3_HEX0"
   kind="altera_avalon_pio"
   version="18.1"
   name="Computer_System_HEX3_HEX0">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="32" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="HEX3_HEX0" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 32 starting:altera_avalon_pio "submodules/Computer_System_HEX3_HEX0"</message>
   <message level="Info" culprit="HEX3_HEX0">Starting RTL generation for module 'Computer_System_HEX3_HEX0'</message>
   <message level="Info" culprit="HEX3_HEX0">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=/tmp/alt9821_1119138284030845454.dir/0008_HEX3_HEX0_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0008_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="HEX3_HEX0">Done RTL generation for module 'Computer_System_HEX3_HEX0'</message>
   <message level="Info" culprit="HEX3_HEX0"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>HEX3_HEX0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=16"
   instancePathKey="Computer_System:.:HEX5_HEX4"
   kind="altera_avalon_pio"
   version="18.1"
   name="Computer_System_HEX5_HEX4">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="16" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_HEX5_HEX4.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="HEX5_HEX4" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 31 starting:altera_avalon_pio "submodules/Computer_System_HEX5_HEX4"</message>
   <message level="Info" culprit="HEX5_HEX4">Starting RTL generation for module 'Computer_System_HEX5_HEX4'</message>
   <message level="Info" culprit="HEX5_HEX4">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=/tmp/alt9821_1119138284030845454.dir/0009_HEX5_HEX4_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0009_HEX5_HEX4_gen//Computer_System_HEX5_HEX4_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="HEX5_HEX4">Done RTL generation for module 'Computer_System_HEX5_HEX4'</message>
   <message level="Info" culprit="HEX5_HEX4"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>HEX5_HEX4</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=12499999,mult=0.001,period=125.0,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=100000000,ticksPerSec=8.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2"
   instancePathKey="Computer_System:.:Interval_Timer"
   kind="altera_avalon_timer"
   version="18.1"
   name="Computer_System_Interval_Timer">
  <parameter name="loadValue" value="12499999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="125.0" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="mult" value="0.001" />
  <parameter name="ticksPerSec" value="8.0" />
  <parameter name="systemFrequency" value="100000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="0.001" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="Interval_Timer,Interval_Timer_2" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 30 starting:altera_avalon_timer "submodules/Computer_System_Interval_Timer"</message>
   <message level="Info" culprit="Interval_Timer">Starting RTL generation for module 'Computer_System_Interval_Timer'</message>
   <message level="Info" culprit="Interval_Timer">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Computer_System_Interval_Timer --dir=/tmp/alt9821_1119138284030845454.dir/0010_Interval_Timer_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0010_Interval_Timer_gen//Computer_System_Interval_Timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Interval_Timer">Done RTL generation for module 'Computer_System_Interval_Timer'</message>
   <message level="Info" culprit="Interval_Timer"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_timer</b> "<b>Interval_Timer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_irda:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,avalon_bus_type=Memory Mapped,baud=115200,data_bits=8,parity=None,ref_clk_freq=1.0E8,stop_bits=1"
   instancePathKey="Computer_System:.:IrDA"
   kind="altera_up_avalon_irda"
   version="18.0"
   name="Computer_System_IrDA">
  <parameter name="baud" value="115200" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="stop_bits" value="1" />
  <parameter name="ref_clk_freq" value="1.0E8" />
  <parameter name="avalon_bus_type" value="Memory Mapped" />
  <parameter name="data_bits" value="8" />
  <parameter name="parity" value="None" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_irda_counters.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_irda_out_serializer.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_sync_fifo.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_IrDA.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/communication/altera_up_avalon_irda/altera_up_avalon_irda_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/communication/altera_up_avalon_irda/hdl/altera_up_irda_counters.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/communication/altera_up_avalon_irda/hdl/altera_up_irda_in_deserializer.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/communication/altera_up_avalon_irda/hdl/altera_up_irda_out_serializer.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/communication/altera_up_avalon_irda/hdl/altera_up_sync_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="IrDA" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 28 starting:altera_up_avalon_irda "submodules/Computer_System_IrDA"</message>
   <message level="Info" culprit="IrDA">Starting Generation of RS232 UART</message>
   <message level="Info" culprit="IrDA"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_irda</b> "<b>IrDA</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:18.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=100000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="Computer_System:.:JTAG_UART"
   kind="altera_avalon_jtag_uart"
   version="18.1"
   name="Computer_System_JTAG_UART">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="100000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="JTAG_UART,JTAG_UART_2" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 27 starting:altera_avalon_jtag_uart "submodules/Computer_System_JTAG_UART"</message>
   <message level="Info" culprit="JTAG_UART">Starting RTL generation for module 'Computer_System_JTAG_UART'</message>
   <message level="Info" culprit="JTAG_UART">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Computer_System_JTAG_UART --dir=/tmp/alt9821_1119138284030845454.dir/0012_JTAG_UART_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0012_JTAG_UART_gen//Computer_System_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="JTAG_UART">Done RTL generation for module 'Computer_System_JTAG_UART'</message>
   <message level="Info" culprit="JTAG_UART"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>JTAG_UART</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=10"
   instancePathKey="Computer_System:.:LEDs"
   kind="altera_avalon_pio"
   version="18.1"
   name="Computer_System_LEDs">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="10" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_LEDs.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="LEDs" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 25 starting:altera_avalon_pio "submodules/Computer_System_LEDs"</message>
   <message level="Info" culprit="LEDs">Starting RTL generation for module 'Computer_System_LEDs'</message>
   <message level="Info" culprit="LEDs">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=/tmp/alt9821_1119138284030845454.dir/0013_LEDs_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0013_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="LEDs">Done RTL generation for module 'Computer_System_LEDs'</message>
   <message level="Info" culprit="LEDs"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>LEDs</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:18.1:AUTO_CLK_CLOCK_DOMAIN=11,AUTO_CLK_RESET_DOMAIN=11,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=167772192,breakOffset=32,breakSlave=None,breakSlave_derived=Nios2.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios2_floating_point&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=32,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8040000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.s1&apos; start=&apos;0x9000000&apos; end=&apos;0x9002000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Nios2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;LEDs.s1&apos; start=&apos;0xFF200000&apos; end=&apos;0xFF200010&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;HEX3_HEX0.s1&apos; start=&apos;0xFF200020&apos; end=&apos;0xFF200030&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;HEX5_HEX4.s1&apos; start=&apos;0xFF200030&apos; end=&apos;0xFF200040&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Slider_Switches.s1&apos; start=&apos;0xFF200040&apos; end=&apos;0xFF200050&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Pushbuttons.s1&apos; start=&apos;0xFF200050&apos; end=&apos;0xFF200060&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Expansion_JP1.s1&apos; start=&apos;0xFF200060&apos; end=&apos;0xFF200070&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Expansion_JP2.s1&apos; start=&apos;0xFF200070&apos; end=&apos;0xFF200080&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;PS2_Port.avalon_ps2_slave&apos; start=&apos;0xFF200100&apos; end=&apos;0xFF200108&apos; type=&apos;altera_up_avalon_ps2.avalon_ps2_slave&apos; /&gt;&lt;slave name=&apos;PS2_Port_Dual.avalon_ps2_slave&apos; start=&apos;0xFF200108&apos; end=&apos;0xFF200110&apos; type=&apos;altera_up_avalon_ps2.avalon_ps2_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART.avalon_jtag_slave&apos; start=&apos;0xFF201000&apos; end=&apos;0xFF201008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART_2.avalon_jtag_slave&apos; start=&apos;0xFF201010&apos; end=&apos;0xFF201018&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;IrDA.avalon_irda_slave&apos; start=&apos;0xFF201020&apos; end=&apos;0xFF201028&apos; type=&apos;altera_up_avalon_irda.avalon_irda_slave&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0xFF202000&apos; end=&apos;0xFF202020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Interval_Timer_2.s1&apos; start=&apos;0xFF202020&apos; end=&apos;0xFF202040&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;SysID.control_slave&apos; start=&apos;0xFF202040&apos; end=&apos;0xFF202048&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;AV_Config.avalon_av_config_slave&apos; start=&apos;0xFF203000&apos; end=&apos;0xFF203010&apos; type=&apos;altera_up_avalon_audio_and_video_config.avalon_av_config_slave&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_VGA_Pixel_RGB_Resampler.avalon_rgb_slave&apos; start=&apos;0xFF203010&apos; end=&apos;0xFF203014&apos; type=&apos;altera_up_avalon_video_rgb_resampler.avalon_rgb_slave&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_VGA_Pixel_DMA.avalon_dma_control_slave&apos; start=&apos;0xFF203020&apos; end=&apos;0xFF203030&apos; type=&apos;altera_up_avalon_video_dma_controller.avalon_dma_control_slave&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.avalon_dma_control_slave&apos; start=&apos;0xFF203030&apos; end=&apos;0xFF203040&apos; type=&apos;altera_up_avalon_video_dma_controller.avalon_dma_control_slave&apos; /&gt;&lt;slave name=&apos;Audio_Subsystem_Audio.avalon_audio_slave&apos; start=&apos;0xFF203040&apos; end=&apos;0xFF203050&apos; type=&apos;altera_up_avalon_audio.avalon_audio_slave&apos; /&gt;&lt;slave name=&apos;Video_In_Subsystem_Video_In_DMA.avalon_dma_control_slave&apos; start=&apos;0xFF203060&apos; end=&apos;0xFF203070&apos; type=&apos;altera_up_avalon_video_dma_controller.avalon_dma_control_slave&apos; /&gt;&lt;slave name=&apos;Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.s1&apos; start=&apos;0xFF203070&apos; end=&apos;0xFF203080&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ADC.adc_slave&apos; start=&apos;0xFF204000&apos; end=&apos;0xFF204020&apos; type=&apos;altera_up_avalon_adc.adc_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=2,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=2,debug_insttrace=true,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=true,debug_traceStorage=onchip_trace,debug_traceType=instruction_trace,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=srt2,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=SDRAM.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s2&apos; start=&apos;0x8000000&apos; end=&apos;0x8040000&apos; type=&apos;altera_avalon_onchip_memory2.s2&apos; /&gt;&lt;slave name=&apos;Nios2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=8657863,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=1,mul_shift_choice=1,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=SDRAM.s1,resetrequest_enabled=false,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=false,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=167772192,breakOffset=32,breakSlave=None,breakSlave_derived=Nios2.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios2_floating_point&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,dataAddrWidth=32,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8040000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.s1&apos; start=&apos;0x9000000&apos; end=&apos;0x9002000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Nios2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;LEDs.s1&apos; start=&apos;0xFF200000&apos; end=&apos;0xFF200010&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;HEX3_HEX0.s1&apos; start=&apos;0xFF200020&apos; end=&apos;0xFF200030&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;HEX5_HEX4.s1&apos; start=&apos;0xFF200030&apos; end=&apos;0xFF200040&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Slider_Switches.s1&apos; start=&apos;0xFF200040&apos; end=&apos;0xFF200050&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Pushbuttons.s1&apos; start=&apos;0xFF200050&apos; end=&apos;0xFF200060&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Expansion_JP1.s1&apos; start=&apos;0xFF200060&apos; end=&apos;0xFF200070&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Expansion_JP2.s1&apos; start=&apos;0xFF200070&apos; end=&apos;0xFF200080&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;PS2_Port.avalon_ps2_slave&apos; start=&apos;0xFF200100&apos; end=&apos;0xFF200108&apos; type=&apos;altera_up_avalon_ps2.avalon_ps2_slave&apos; /&gt;&lt;slave name=&apos;PS2_Port_Dual.avalon_ps2_slave&apos; start=&apos;0xFF200108&apos; end=&apos;0xFF200110&apos; type=&apos;altera_up_avalon_ps2.avalon_ps2_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART.avalon_jtag_slave&apos; start=&apos;0xFF201000&apos; end=&apos;0xFF201008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART_2.avalon_jtag_slave&apos; start=&apos;0xFF201010&apos; end=&apos;0xFF201018&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;IrDA.avalon_irda_slave&apos; start=&apos;0xFF201020&apos; end=&apos;0xFF201028&apos; type=&apos;altera_up_avalon_irda.avalon_irda_slave&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0xFF202000&apos; end=&apos;0xFF202020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Interval_Timer_2.s1&apos; start=&apos;0xFF202020&apos; end=&apos;0xFF202040&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;SysID.control_slave&apos; start=&apos;0xFF202040&apos; end=&apos;0xFF202048&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;AV_Config.avalon_av_config_slave&apos; start=&apos;0xFF203000&apos; end=&apos;0xFF203010&apos; type=&apos;altera_up_avalon_audio_and_video_config.avalon_av_config_slave&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_VGA_Pixel_RGB_Resampler.avalon_rgb_slave&apos; start=&apos;0xFF203010&apos; end=&apos;0xFF203014&apos; type=&apos;altera_up_avalon_video_rgb_resampler.avalon_rgb_slave&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_VGA_Pixel_DMA.avalon_dma_control_slave&apos; start=&apos;0xFF203020&apos; end=&apos;0xFF203030&apos; type=&apos;altera_up_avalon_video_dma_controller.avalon_dma_control_slave&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.avalon_dma_control_slave&apos; start=&apos;0xFF203030&apos; end=&apos;0xFF203040&apos; type=&apos;altera_up_avalon_video_dma_controller.avalon_dma_control_slave&apos; /&gt;&lt;slave name=&apos;Audio_Subsystem_Audio.avalon_audio_slave&apos; start=&apos;0xFF203040&apos; end=&apos;0xFF203050&apos; type=&apos;altera_up_avalon_audio.avalon_audio_slave&apos; /&gt;&lt;slave name=&apos;Video_In_Subsystem_Video_In_DMA.avalon_dma_control_slave&apos; start=&apos;0xFF203060&apos; end=&apos;0xFF203070&apos; type=&apos;altera_up_avalon_video_dma_controller.avalon_dma_control_slave&apos; /&gt;&lt;slave name=&apos;Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.s1&apos; start=&apos;0xFF203070&apos; end=&apos;0xFF203080&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ADC.adc_slave&apos; start=&apos;0xFF204000&apos; end=&apos;0xFF204020&apos; type=&apos;altera_up_avalon_adc.adc_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=2,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=2,debug_insttrace=true,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=true,debug_traceStorage=onchip_trace,debug_traceType=instruction_trace,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=srt2,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=SDRAM.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s2&apos; start=&apos;0x8000000&apos; end=&apos;0x8040000&apos; type=&apos;altera_avalon_onchip_memory2.s2&apos; /&gt;&lt;slave name=&apos;Nios2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=8657863,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=SDRAM.s1,resetrequest_enabled=false,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=false,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="Computer_System:.:Nios2"
   kind="altera_nios2_gen2"
   version="18.1"
   name="Computer_System_Nios2">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="0" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="true" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="8657863" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="32" />
  <parameter name="icache_size" value="4096" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8040000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.s1&apos; start=&apos;0x9000000&apos; end=&apos;0x9002000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Nios2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;LEDs.s1&apos; start=&apos;0xFF200000&apos; end=&apos;0xFF200010&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;HEX3_HEX0.s1&apos; start=&apos;0xFF200020&apos; end=&apos;0xFF200030&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;HEX5_HEX4.s1&apos; start=&apos;0xFF200030&apos; end=&apos;0xFF200040&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Slider_Switches.s1&apos; start=&apos;0xFF200040&apos; end=&apos;0xFF200050&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Pushbuttons.s1&apos; start=&apos;0xFF200050&apos; end=&apos;0xFF200060&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Expansion_JP1.s1&apos; start=&apos;0xFF200060&apos; end=&apos;0xFF200070&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Expansion_JP2.s1&apos; start=&apos;0xFF200070&apos; end=&apos;0xFF200080&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;PS2_Port.avalon_ps2_slave&apos; start=&apos;0xFF200100&apos; end=&apos;0xFF200108&apos; type=&apos;altera_up_avalon_ps2.avalon_ps2_slave&apos; /&gt;&lt;slave name=&apos;PS2_Port_Dual.avalon_ps2_slave&apos; start=&apos;0xFF200108&apos; end=&apos;0xFF200110&apos; type=&apos;altera_up_avalon_ps2.avalon_ps2_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART.avalon_jtag_slave&apos; start=&apos;0xFF201000&apos; end=&apos;0xFF201008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART_2.avalon_jtag_slave&apos; start=&apos;0xFF201010&apos; end=&apos;0xFF201018&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;IrDA.avalon_irda_slave&apos; start=&apos;0xFF201020&apos; end=&apos;0xFF201028&apos; type=&apos;altera_up_avalon_irda.avalon_irda_slave&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0xFF202000&apos; end=&apos;0xFF202020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Interval_Timer_2.s1&apos; start=&apos;0xFF202020&apos; end=&apos;0xFF202040&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;SysID.control_slave&apos; start=&apos;0xFF202040&apos; end=&apos;0xFF202048&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;AV_Config.avalon_av_config_slave&apos; start=&apos;0xFF203000&apos; end=&apos;0xFF203010&apos; type=&apos;altera_up_avalon_audio_and_video_config.avalon_av_config_slave&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_VGA_Pixel_RGB_Resampler.avalon_rgb_slave&apos; start=&apos;0xFF203010&apos; end=&apos;0xFF203014&apos; type=&apos;altera_up_avalon_video_rgb_resampler.avalon_rgb_slave&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_VGA_Pixel_DMA.avalon_dma_control_slave&apos; start=&apos;0xFF203020&apos; end=&apos;0xFF203030&apos; type=&apos;altera_up_avalon_video_dma_controller.avalon_dma_control_slave&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.avalon_dma_control_slave&apos; start=&apos;0xFF203030&apos; end=&apos;0xFF203040&apos; type=&apos;altera_up_avalon_video_dma_controller.avalon_dma_control_slave&apos; /&gt;&lt;slave name=&apos;Audio_Subsystem_Audio.avalon_audio_slave&apos; start=&apos;0xFF203040&apos; end=&apos;0xFF203050&apos; type=&apos;altera_up_avalon_audio.avalon_audio_slave&apos; /&gt;&lt;slave name=&apos;Video_In_Subsystem_Video_In_DMA.avalon_dma_control_slave&apos; start=&apos;0xFF203060&apos; end=&apos;0xFF203070&apos; type=&apos;altera_up_avalon_video_dma_controller.avalon_dma_control_slave&apos; /&gt;&lt;slave name=&apos;Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.s1&apos; start=&apos;0xFF203070&apos; end=&apos;0xFF203080&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ADC.adc_slave&apos; start=&apos;0xFF204000&apos; end=&apos;0xFF204020&apos; type=&apos;altera_up_avalon_adc.adc_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="false" />
  <parameter name="exceptionSlave" value="SDRAM.s1" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="32" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="28" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="1" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="SDRAM.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast64" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="2" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="srt2" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="Nios2.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter
     name="customInstSlavesSystemInfo"
     value="&lt;info&gt;&lt;slave name=&quot;nios2_floating_point&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="0" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="167772192" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="true" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="11" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="11" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="2" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="instruction_trace" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="false" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s2&apos; start=&apos;0x8000000&apos; end=&apos;0x8040000&apos; type=&apos;altera_avalon_onchip_memory2.s2&apos; /&gt;&lt;slave name=&apos;Nios2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Computer_System" as="Nios2" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 24 starting:altera_nios2_gen2 "submodules/Computer_System_Nios2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="Nios2"><![CDATA["<b>Nios2</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/Computer_System_Nios2_cpu</b>"]]></message>
   <message level="Info" culprit="Nios2"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_nios2_gen2</b> "<b>Nios2</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 269 starting:altera_nios2_gen2_unit "submodules/Computer_System_Nios2_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'Computer_System_Nios2_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Computer_System_Nios2_cpu --dir=/tmp/alt9821_1119138284030845454.dir/0026_cpu_gen/ --quartus_bindir=/home/jdtech/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9821_1119138284030845454.dir/0026_cpu_gen//Computer_System_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:07 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:07 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:07 (*)   Couldn't query license setup in Quartus directory /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:07 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:07 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:07 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)   Couldn't query license setup in Quartus directory /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:09 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:09 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:09 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:09 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:12 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:14 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:15 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'Computer_System_Nios2_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>Nios2</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios_custom_instr_floating_point:18.1:useDivider=1"
   instancePathKey="Computer_System:.:Nios2_Floating_Point"
   kind="altera_nios_custom_instr_floating_point"
   version="18.1"
   name="fpoint_wrapper">
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/fpoint_wrapper.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/fpoint_qsys.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/fpoint_hw_qsys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="Nios2_Floating_Point" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 24 starting:altera_nios_custom_instr_floating_point "submodules/fpoint_wrapper"</message>
   <message level="Info" culprit="Nios2_Floating_Point"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_nios_custom_instr_floating_point</b> "<b>Nios2_Floating_Point</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Computer_System_Onchip_SRAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Computer_System_Onchip_SRAM.hex,derived_is_hardcopy=false,derived_set_addr_width=16,derived_set_addr_width2=16,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=true,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=262144,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="Computer_System:.:Onchip_SRAM"
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   name="Computer_System_Onchip_SRAM">
  <parameter name="derived_singleClockOperation" value="true" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="Computer_System_Onchip_SRAM" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="derived_set_addr_width2" value="16" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="16" />
  <parameter name="derived_init_file_name" value="Computer_System_Onchip_SRAM.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="true" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="262144" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="Onchip_SRAM" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 23 starting:altera_avalon_onchip_memory2 "submodules/Computer_System_Onchip_SRAM"</message>
   <message level="Info" culprit="Onchip_SRAM">Starting RTL generation for module 'Computer_System_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=/tmp/alt9821_1119138284030845454.dir/0014_Onchip_SRAM_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0014_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Onchip_SRAM">Done RTL generation for module 'Computer_System_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Onchip_SRAM</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_ps2:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,avalon_bus_type=Memory Mapped,ref_clk_freq=1.0E8"
   instancePathKey="Computer_System:.:PS2_Port"
   kind="altera_up_avalon_ps2"
   version="18.0"
   name="Computer_System_PS2_Port">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="ref_clk_freq" value="1.0E8" />
  <parameter name="avalon_bus_type" value="Memory Mapped" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_ps2.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_ps2_command_out.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_ps2_data_in.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_ps2/altera_up_avalon_ps2_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_ps2/hdl/altera_up_ps2.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_ps2/hdl/altera_up_ps2_command_out.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_ps2/hdl/altera_up_ps2_data_in.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="PS2_Port,PS2_Port_Dual" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 22 starting:altera_up_avalon_ps2 "submodules/Computer_System_PS2_Port"</message>
   <message level="Info" culprit="PS2_Port">Starting Generation of PS2 Controller</message>
   <message level="Info" culprit="PS2_Port"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_ps2</b> "<b>PS2_Port</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=100000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=4"
   instancePathKey="Computer_System:.:Pushbuttons"
   kind="altera_avalon_pio"
   version="18.1"
   name="Computer_System_Pushbuttons">
  <parameter name="derived_do_test_bench_wiring" value="true" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="true" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="FALLING" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="width" value="4" />
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="Pushbuttons" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 19 starting:altera_avalon_pio "submodules/Computer_System_Pushbuttons"</message>
   <message level="Info" culprit="Pushbuttons">Starting RTL generation for module 'Computer_System_Pushbuttons'</message>
   <message level="Info" culprit="Pushbuttons">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=/tmp/alt9821_1119138284030845454.dir/0016_Pushbuttons_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0016_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Pushbuttons">Done RTL generation for module 'Computer_System_Pushbuttons'</message>
   <message level="Info" culprit="Pushbuttons"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>Pushbuttons</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:18.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=100000000,columnWidth=10,componentName=Computer_System_SDRAM,dataWidth=16,generateSimulationModel=true,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=67108864"
   instancePathKey="Computer_System:.:SDRAM"
   kind="altera_avalon_new_sdram_controller"
   version="18.1"
   name="Computer_System_SDRAM">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="TRP" value="20.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="10" />
  <parameter name="componentName" value="Computer_System_SDRAM" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="generateSimulationModel" value="true" />
  <parameter name="dataWidth" value="16" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="size" value="67108864" />
  <parameter name="TAC" value="5.5" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="25" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_SDRAM.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="SDRAM" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 18 starting:altera_avalon_new_sdram_controller "submodules/Computer_System_SDRAM"</message>
   <message level="Info" culprit="SDRAM">Starting RTL generation for module 'Computer_System_SDRAM'</message>
   <message level="Info" culprit="SDRAM">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=/tmp/alt9821_1119138284030845454.dir/0017_SDRAM_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0017_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="SDRAM">Done RTL generation for module 'Computer_System_SDRAM'</message>
   <message level="Info" culprit="SDRAM"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>SDRAM</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=true,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=10"
   instancePathKey="Computer_System:.:Slider_Switches"
   kind="altera_avalon_pio"
   version="18.1"
   name="Computer_System_Slider_Switches">
  <parameter name="derived_do_test_bench_wiring" value="true" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="10" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="Slider_Switches" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 17 starting:altera_avalon_pio "submodules/Computer_System_Slider_Switches"</message>
   <message level="Info" culprit="Slider_Switches">Starting RTL generation for module 'Computer_System_Slider_Switches'</message>
   <message level="Info" culprit="Slider_Switches">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=/tmp/alt9821_1119138284030845454.dir/0018_Slider_Switches_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0018_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Slider_Switches">Done RTL generation for module 'Computer_System_Slider_Switches'</message>
   <message level="Info" culprit="Slider_Switches"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_pio</b> "<b>Slider_Switches</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:18.1:id=0,timestamp=1712539055"
   instancePathKey="Computer_System:.:SysID"
   kind="altera_avalon_sysid_qsys"
   version="18.1"
   name="Computer_System_SysID">
  <parameter name="id" value="0" />
  <parameter name="timestamp" value="1712539055" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_SysID.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="SysID" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:altera_avalon_sysid_qsys "submodules/Computer_System_SysID"</message>
   <message level="Info" culprit="SysID"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>SysID</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_sys_sdram_pll:18.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_SPEEDGRADE=6,CIII_boards=DE0,CIV_boards=DE2-115,CV_boards=DE1-SoC,MAX10_boards=DE10-Lite,board=DE1-SoC,device_family=Cyclone V,gui_outclk=100.0,gui_refclk=50.0,other_boards=None,outclk=100.0,refclk=50.0(altera_pll:18.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=false,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=3,c_cnt_hi_div1=3,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=2,c_cnt_lo_div1=2,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=true,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=4,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=4,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSEMA5F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=5,gui_actual_divide_factor1=5,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=10,gui_actual_multiply_factor1=10,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=2,gui_operation_mode=direct,gui_output_clock_frequency0=100.0,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=5,5,256,256,false,true,false,false,3,2,1,0,ph_mux_clk,false,true,3,2,4,4,ph_mux_clk,false,true,2,20,4000,500.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=-3000,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=5,m_cnt_lo_div=5,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=2,operation_mode=direct,output_clock_frequency0=100.000000 MHz,output_clock_frequency1=100.000000 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=-3000 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=4000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=500.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz)(altera_up_avalon_reset_from_locked_signal:18.0:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="Computer_System:.:System_PLL"
   kind="altera_up_avalon_sys_sdram_pll"
   version="18.0"
   name="Computer_System_System_PLL">
  <parameter name="outclk" value="100.0" />
  <parameter name="other_boards" value="None" />
  <parameter name="refclk" value="50.0" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="CIV_boards" value="DE2-115" />
  <parameter name="MAX10_boards" value="DE10-Lite" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="gui_refclk" value="50.0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="gui_outclk" value="100.0" />
  <parameter name="CV_boards" value="DE1-SoC" />
  <parameter name="CIII_boards" value="DE0" />
  <parameter name="board" value="DE1-SoC" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_System_PLL.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.qip"
       type="OTHER"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/clocks/altera_up_avalon_sys_sdram_pll/altera_up_avalon_sys_sdram_pll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Computer_System" as="System_PLL" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 15 starting:altera_up_avalon_sys_sdram_pll "submodules/Computer_System_System_PLL"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="System_PLL"><![CDATA["<b>System_PLL</b>" reuses <b>altera_pll</b> "<b>submodules/Computer_System_System_PLL_sys_pll</b>"]]></message>
   <message level="Debug" culprit="System_PLL"><![CDATA["<b>System_PLL</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="System_PLL"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_sys_sdram_pll</b> "<b>System_PLL</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 268 starting:altera_pll "submodules/Computer_System_System_PLL_sys_pll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_pll</b> "<b>sys_pll</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 267 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="VGA_Subsystem:1.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1712539055,AUTO_PIXEL_DMA_MASTER_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s2&apos; start=&apos;0x8000000&apos; end=&apos;0x8040000&apos; /&gt;&lt;/address-map&gt;,AUTO_PIXEL_DMA_MASTER_ADDRESS_WIDTH=AddressWidth = 28,AUTO_SYS_CLK_CLOCK_DOMAIN=11,AUTO_SYS_CLK_CLOCK_RATE=100000000,AUTO_SYS_CLK_RESET_DOMAIN=11,AUTO_UNIQUE_ID=Computer_System_VGA_Subsystem,AUTO_VGA_CLK_CLOCK_DOMAIN=13,AUTO_VGA_CLK_CLOCK_RATE=25000000,AUTO_VGA_CLK_RESET_DOMAIN=13(Char_Buf_Subsystem:1.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1712539055,AUTO_SYS_CLK_CLOCK_DOMAIN=1,AUTO_SYS_CLK_CLOCK_RATE=100000000,AUTO_SYS_CLK_RESET_DOMAIN=1,AUTO_UNIQUE_ID=Computer_System_VGA_Subsystem_Char_Buf_Subsystem(altera_up_avalon_video_ascii_to_image:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,colour_format=1-bit Black/White)(altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,addr_mode=X-Y,back_start_address=150994944,color_bits=8,color_planes=1,dma_enabled=true,height=60,mode=From Memory to Stream,start_address=150994944,width=80)(altera_up_avalon_video_rgb_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,alpha=1023,input_bits=1,input_planes=1,input_type=1-bit Black/White,output_bits=10,output_planes=4,output_type=40-bit RGBA)(altera_up_avalon_video_scaler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,channel_size=6,color_bits=8,color_planes=1,height_in=60,height_out=480,height_scaling=8,include_channel=true,width_in=80,width_out=640,width_scaling=8)(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=true,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_up_avalon_video_change_alpha:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,alpha=0,color=0,color_bits=10,color_planes=4)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=100000000,resetSynchronousEdges=NONE)(avalon:18.1:arbitrationPriority=1,baseAddress=0x09000000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:))(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=100000000,resetSynchronousEdges=NONE)(altera_up_avalon_video_alpha_blender:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,mode=Simple)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=25000000,resetSynchronousEdges=NONE)(altera_up_avalon_video_vga_controller:18.0:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone V,board=DE1-SoC,device=VGA Connector,resolution=VGA 640x480,underflow_flag=false)(altera_up_avalon_video_dual_clock_buffer:18.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=100000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone V,color_bits=10,color_planes=3)(altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,addr_mode=X-Y,back_start_address=134217728,color_bits=16,color_planes=1,dma_enabled=true,height=240,mode=From Memory to Stream,start_address=134217728,width=320)(altera_up_avalon_video_dual_clock_buffer:18.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=100000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,color_bits=16,color_planes=1)(altera_up_avalon_video_rgb_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,alpha=1023,input_bits=16,input_planes=1,input_type=16-bit RGB,output_bits=10,output_planes=3,output_type=30-bit RGB)(altera_up_avalon_video_scaler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,channel_size=2,color_bits=10,color_planes=3,height_in=240,height_out=480,height_scaling=2,include_channel=false,width_in=320,width_out=640,width_scaling=2)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="Computer_System:.:VGA_Subsystem"
   kind="VGA_Subsystem"
   version="1.0"
   name="Computer_System_VGA_Subsystem">
  <parameter
     name="AUTO_PIXEL_DMA_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s2&apos; start=&apos;0x8000000&apos; end=&apos;0x8040000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_PIXEL_DMA_MASTER_ADDRESS_WIDTH" value="AddressWidth = 28" />
  <parameter name="AUTO_VGA_CLK_CLOCK_RATE" value="25000000" />
  <parameter name="AUTO_SYS_CLK_RESET_DOMAIN" value="11" />
  <parameter name="AUTO_GENERATION_ID" value="1712539055" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_VGA_CLK_CLOCK_DOMAIN" value="13" />
  <parameter name="AUTO_VGA_CLK_RESET_DOMAIN" value="13" />
  <parameter name="AUTO_UNIQUE_ID" value="Computer_System_VGA_Subsystem" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_SYS_CLK_CLOCK_DOMAIN" value="11" />
  <parameter name="AUTO_SYS_CLK_CLOCK_RATE" value="100000000" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.txt"
       type="OTHER" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="/home/jdtech/FlightGPA2/fpga/VGA_Subsystem.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file path="/home/jdtech/FlightGPA2/fpga/Char_Buf_Subsystem.qsys" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/altera_up_avalon_video_ascii_to_image_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/hdl/altera_up_video_ascii_rom_128.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/hdl/altera_up_video_ascii_rom_128.txt" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_change_alpha/altera_up_avalon_video_change_alpha_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_alpha_blender/altera_up_avalon_video_alpha_blender_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_alpha_blender/hdl/altera_up_video_alpha_blender_normal.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_alpha_blender/hdl/altera_up_video_alpha_blender_simple.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Computer_System" as="VGA_Subsystem" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:VGA_Subsystem "submodules/Computer_System_VGA_Subsystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>27</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting channel_adapter: channel_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.channel_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.036s/0.041s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>11</b> modules, <b>30</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>13</b> modules, <b>34</b> connections]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>Char_Buf_Subsystem</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_alpha_blender</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_vga_controller</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Controller</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_dma_controller</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_rgb_resampler</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_up_avalon_video_scaler</b> "<b>submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_VGA_Subsystem_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="VGA_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="VGA_Subsystem"><![CDATA["<b>Computer_System</b>" instantiated <b>VGA_Subsystem</b> "<b>VGA_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 266 starting:Char_Buf_Subsystem "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has address signal 32 bit wide, but the slave is 11 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has lock signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has readdata signal 8 bit wide, but the slave is 32 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Char_Buf_DMA.avalon_dma_master and Char_Buf_DMA_avalon_dma_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Onchip_SRAM_s2_translator.avalon_anti_slave_0 and Onchip_SRAM.s2</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>9</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>11</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>14</b> modules, <b>41</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>16</b> modules, <b>47</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>18</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>8</b> modules, <b>20</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>8</b> modules, <b>20</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>29</b> connections]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_ascii_to_image</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_dma_controller</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_rgb_resampler</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_scaler</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_change_alpha</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="Char_Buf_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>Char_Buf_Subsystem</b> "<b>Char_Buf_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 17 starting:altera_up_avalon_video_ascii_to_image "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image"</message>
   <message level="Info" culprit="ASCII_to_Image">Starting Generation of ASCII to Image Stream Converter</message>
   <message level="Info" culprit="ASCII_to_Image"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_ascii_to_image</b> "<b>ASCII_to_Image</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:altera_up_avalon_video_dma_controller "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA"</message>
   <message level="Info" culprit="Char_Buf_DMA">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="Char_Buf_DMA"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>Char_Buf_DMA</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 15 starting:altera_up_avalon_video_rgb_resampler "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler"</message>
   <message level="Info" culprit="Char_Buf_RGB_Resampler">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="Char_Buf_RGB_Resampler"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>Char_Buf_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 14 starting:altera_up_avalon_video_scaler "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler"</message>
   <message level="Info" culprit="Char_Buf_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="Char_Buf_Scaler"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>Char_Buf_Scaler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 13 starting:altera_avalon_onchip_memory2 "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM"</message>
   <message level="Info" culprit="Onchip_SRAM">Starting RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM --dir=/tmp/alt9821_1119138284030845454.dir/0086_Onchip_SRAM_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0086_Onchip_SRAM_gen//Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Onchip_SRAM">Done RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Onchip_SRAM</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 12 starting:altera_up_avalon_video_change_alpha "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent"</message>
   <message level="Info" culprit="Set_Black_Transparent">Starting Generation of Video Change Alpha Value IP Core</message>
   <message level="Info" culprit="Set_Black_Transparent"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_change_alpha</b> "<b>Set_Black_Transparent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 11 starting:altera_mm_interconnect "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.014s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.028s/0.031s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>16</b> modules, <b>45</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 260 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="Nios2_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>Nios2_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 253 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ADC_adc_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ADC_adc_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 225 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="Nios2_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>Nios2_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 218 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ADC_adc_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ADC_adc_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 217 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ADC_adc_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ADC_adc_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 8 starting:altera_merlin_router "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 7 starting:altera_merlin_router "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 6 starting:altera_merlin_demultiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 5 starting:altera_merlin_multiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 3 starting:altera_merlin_multiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 53 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="Nios2_data_master_to_SDRAM_s1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>Nios2_data_master_to_SDRAM_s1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 45 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 15 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 272 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 273 starting:altera_up_avalon_video_alpha_blender "submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender"</message>
   <message level="Info" culprit="VGA_Alpha_Blender">Starting Generation of the Alpha Blender</message>
   <message level="Info" culprit="VGA_Alpha_Blender"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_alpha_blender</b> "<b>VGA_Alpha_Blender</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 272 starting:altera_up_avalon_video_vga_controller "submodules/Computer_System_VGA_Subsystem_VGA_Controller"</message>
   <message level="Info" culprit="VGA_Controller">Starting Generation of VGA Controller</message>
   <message level="Info" culprit="VGA_Controller"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_vga_controller</b> "<b>VGA_Controller</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 271 starting:altera_up_avalon_video_dual_clock_buffer "submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO"</message>
   <message level="Info" culprit="VGA_Dual_Clock_FIFO">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="VGA_Dual_Clock_FIFO"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>VGA_Dual_Clock_FIFO</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 270 starting:altera_up_avalon_video_dma_controller "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA"</message>
   <message level="Info" culprit="VGA_Pixel_DMA">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="VGA_Pixel_DMA"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>VGA_Pixel_DMA</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 269 starting:altera_up_avalon_video_dual_clock_buffer "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO"</message>
   <message level="Info" culprit="VGA_Pixel_FIFO">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="VGA_Pixel_FIFO"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>VGA_Pixel_FIFO</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 268 starting:altera_up_avalon_video_rgb_resampler "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler"</message>
   <message level="Info" culprit="VGA_Pixel_RGB_Resampler">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="VGA_Pixel_RGB_Resampler"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>VGA_Pixel_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 267 starting:altera_up_avalon_video_scaler "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler"</message>
   <message level="Info" culprit="VGA_Pixel_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="VGA_Pixel_Scaler"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>VGA_Pixel_Scaler</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 266 starting:altera_avalon_st_adapter "submodules/Computer_System_VGA_Subsystem_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>channel_adapter</b> "<b>submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 23 starting:channel_adapter "submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 272 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Video_In_Subsystem:1.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1712539055,AUTO_SYS_CLK_CLOCK_DOMAIN=11,AUTO_SYS_CLK_CLOCK_RATE=100000000,AUTO_SYS_CLK_RESET_DOMAIN=11,AUTO_UNIQUE_ID=Computer_System_Video_In_Subsystem,AUTO_VIDEO_IN_DMA_MASTER_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8040000&apos; /&gt;&lt;/address-map&gt;,AUTO_VIDEO_IN_DMA_MASTER_ADDRESS_WIDTH=AddressWidth = 28(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=100000000,resetSynchronousEdges=NONE)(altera_up_avalon_video_decoder:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,video_source=On-board Video In (NTSC or PAL))(altera_up_avalon_video_csc:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,csc_type=444 YCrCb to 24-bit RGB,input_bits=8,input_planes=3,input_type=444 YCrCb,output_bits=8,output_planes=3,output_type=24-bit RGB)(altera_up_avalon_video_chroma_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,input_bits=8,input_planes=2,input_type=YCrCb 422,output_bits=8,output_planes=3,output_type=YCrCb 444)(altera_up_avalon_video_clipper:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,add_bottom=0,add_left=0,add_right=0,add_top=0,add_value_plane_1=0,add_value_plane_2=0,add_value_plane_3=0,add_value_plane_4=0,color_bits=16,color_planes=1,drop_bottom=2,drop_left=40,drop_right=40,drop_top=2,height_in=244,width_in=720)(altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,addr_mode=X-Y,back_start_address=134217728,color_bits=16,color_planes=1,dma_enabled=false,height=240,mode=From Stream to Memory,start_address=134217728,width=320)(Video_In_Edge_Detection_Subsystem:1.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1712539055,AUTO_SYS_CLK_CLOCK_DOMAIN=1,AUTO_SYS_CLK_CLOCK_RATE=100000000,AUTO_SYS_CLK_RESET_DOMAIN=1,AUTO_UNIQUE_ID=Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem(altera_up_avalon_video_chroma_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,input_bits=8,input_planes=3,input_type=YCrCb 444,output_bits=8,output_planes=1,output_type=Y only)(altera_up_avalon_video_chroma_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,input_bits=8,input_planes=1,input_type=Y only,output_bits=8,output_planes=3,output_type=YCrCb 444)(altera_up_avalon_video_edge_detection:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,intensity=1,width=720)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=100000000,resetSynchronousEdges=NONE)(altera_up_avalon_video_stream_router:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,color_bits=8,color_planes=3,router_type=Merge,sync=true)(altera_up_avalon_video_stream_router:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,color_bits=8,color_planes=3,router_type=Split,sync=true)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:))(altera_up_avalon_video_rgb_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,alpha=1023,input_bits=8,input_planes=3,input_type=24-bit RGB,output_bits=16,output_planes=1,output_type=16-bit RGB)(altera_up_avalon_video_scaler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,channel_size=0,color_bits=16,color_planes=1,height_in=240,height_out=240,height_scaling=1,include_channel=false,width_in=640,width_out=320,width_scaling=0.5)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="Computer_System:.:Video_In_Subsystem"
   kind="Video_In_Subsystem"
   version="1.0"
   name="Computer_System_Video_In_Subsystem">
  <parameter name="AUTO_SYS_CLK_RESET_DOMAIN" value="11" />
  <parameter name="AUTO_GENERATION_ID" value="1712539055" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter
     name="AUTO_VIDEO_IN_DMA_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = 28" />
  <parameter name="AUTO_UNIQUE_ID" value="Computer_System_Video_In_Subsystem" />
  <parameter name="AUTO_SYS_CLK_CLOCK_DOMAIN" value="11" />
  <parameter name="AUTO_SYS_CLK_CLOCK_RATE" value="100000000" />
  <parameter
     name="AUTO_VIDEO_IN_DMA_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8040000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_camera_decoder.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v"
       type="VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="/home/jdtech/FlightGPA2/fpga/Video_In_Subsystem.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/altera_up_avalon_video_decoder_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_itu_656_decoder.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_decoder_add_endofpacket.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_camera_decoder.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_dual_clock_fifo.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_csc/altera_up_avalon_video_csc_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_csc/hdl/altera_up_YCrCb_to_RGB_converter.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_csc/hdl/altera_up_RGB_to_YCrCb_converter.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_chroma_resampler/altera_up_avalon_video_chroma_resampler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/altera_up_avalon_video_clipper_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_add.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_drop.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_counters.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Video_In_Edge_Detection_Subsystem.qsys" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_chroma_resampler/altera_up_avalon_video_chroma_resampler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_chroma_resampler/altera_up_avalon_video_chroma_resampler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/altera_up_avalon_video_edge_detection_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_gaussian_smoothing_filter.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_sobel_operator.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_nonmaximum_suppression.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_hysteresis.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_pixel_info_shift_register.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_data_shift_register.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_stream_router/altera_up_avalon_video_stream_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_stream_router/altera_up_avalon_video_stream_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Computer_System" as="Video_In_Subsystem" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 25 starting:Video_In_Subsystem "submodules/Computer_System_Video_In_Subsystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>23</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>25</b> connections]]></message>
   <message level="Debug" culprit="Video_In_Subsystem"><![CDATA["<b>Video_In_Subsystem</b>" reuses <b>altera_up_avalon_video_decoder</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In</b>"]]></message>
   <message level="Debug" culprit="Video_In_Subsystem"><![CDATA["<b>Video_In_Subsystem</b>" reuses <b>altera_up_avalon_video_csc</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_CSC</b>"]]></message>
   <message level="Debug" culprit="Video_In_Subsystem"><![CDATA["<b>Video_In_Subsystem</b>" reuses <b>altera_up_avalon_video_chroma_resampler</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler</b>"]]></message>
   <message level="Debug" culprit="Video_In_Subsystem"><![CDATA["<b>Video_In_Subsystem</b>" reuses <b>altera_up_avalon_video_clipper</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper</b>"]]></message>
   <message level="Debug" culprit="Video_In_Subsystem"><![CDATA["<b>Video_In_Subsystem</b>" reuses <b>altera_up_avalon_video_dma_controller</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_DMA</b>"]]></message>
   <message level="Debug" culprit="Video_In_Subsystem"><![CDATA["<b>Video_In_Subsystem</b>" reuses <b>Video_In_Edge_Detection_Subsystem</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Video_In_Subsystem"><![CDATA["<b>Video_In_Subsystem</b>" reuses <b>altera_up_avalon_video_rgb_resampler</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="Video_In_Subsystem"><![CDATA["<b>Video_In_Subsystem</b>" reuses <b>altera_up_avalon_video_scaler</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler</b>"]]></message>
   <message level="Debug" culprit="Video_In_Subsystem"><![CDATA["<b>Video_In_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="Video_In_Subsystem"><![CDATA["<b>Computer_System</b>" instantiated <b>Video_In_Subsystem</b> "<b>Video_In_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 264 starting:altera_up_avalon_video_decoder "submodules/Computer_System_Video_In_Subsystem_Video_In"</message>
   <message level="Info" culprit="Video_In">Starting Generation of Video In Decoder</message>
   <message level="Info" culprit="Video_In"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>altera_up_avalon_video_decoder</b> "<b>Video_In</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 263 starting:altera_up_avalon_video_csc "submodules/Computer_System_Video_In_Subsystem_Video_In_CSC"</message>
   <message level="Info" culprit="Video_In_CSC">Starting Generation of Colour Space Converter</message>
   <message level="Info" culprit="Video_In_CSC"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>altera_up_avalon_video_csc</b> "<b>Video_In_CSC</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 262 starting:altera_up_avalon_video_chroma_resampler "submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler"</message>
   <message level="Info" culprit="Video_In_Chroma_Resampler">Starting Generation of Chroma Resampler</message>
   <message level="Info" culprit="Video_In_Chroma_Resampler"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>altera_up_avalon_video_chroma_resampler</b> "<b>Video_In_Chroma_Resampler</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 261 starting:altera_up_avalon_video_clipper "submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper"</message>
   <message level="Info" culprit="Video_In_Clipper">Starting generation of the video clipper</message>
   <message level="Info" culprit="Video_In_Clipper"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>altera_up_avalon_video_clipper</b> "<b>Video_In_Clipper</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 260 starting:altera_up_avalon_video_dma_controller "submodules/Computer_System_Video_In_Subsystem_Video_In_DMA"</message>
   <message level="Info" culprit="Video_In_DMA">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="Video_In_DMA"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>Video_In_DMA</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 259 starting:Video_In_Edge_Detection_Subsystem "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>7</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>8</b> modules, <b>21</b> connections]]></message>
   <message level="Debug" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" reuses <b>altera_up_avalon_video_chroma_resampler</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter</b>"]]></message>
   <message level="Debug" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" reuses <b>altera_up_avalon_video_chroma_resampler</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler</b>"]]></message>
   <message level="Debug" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" reuses <b>altera_up_avalon_video_edge_detection</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection</b>"]]></message>
   <message level="Debug" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller</b>"]]></message>
   <message level="Debug" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" reuses <b>altera_up_avalon_video_stream_router</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger</b>"]]></message>
   <message level="Debug" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" reuses <b>altera_up_avalon_video_stream_router</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter</b>"]]></message>
   <message level="Debug" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>Video_In_Edge_Detection_Subsystem</b> "<b>Video_In_Edge_Detection_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 22 starting:altera_up_avalon_video_chroma_resampler "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter"</message>
   <message level="Info" culprit="Chroma_Filter">Starting Generation of Chroma Resampler</message>
   <message level="Info" culprit="Chroma_Filter"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_up_avalon_video_chroma_resampler</b> "<b>Chroma_Filter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 21 starting:altera_up_avalon_video_chroma_resampler "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler"</message>
   <message level="Info" culprit="Chroma_Upsampler">Starting Generation of Chroma Resampler</message>
   <message level="Info" culprit="Chroma_Upsampler"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_up_avalon_video_chroma_resampler</b> "<b>Chroma_Upsampler</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 20 starting:altera_up_avalon_video_edge_detection "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection"</message>
   <message level="Info" culprit="Edge_Detection">Starting Generation of Video In Edge Detection</message>
   <message level="Info" culprit="Edge_Detection"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_up_avalon_video_edge_detection</b> "<b>Edge_Detection</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 19 starting:altera_avalon_pio "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller"</message>
   <message level="Info" culprit="Edge_Detection_Router_Controller">Starting RTL generation for module 'Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'</message>
   <message level="Info" culprit="Edge_Detection_Router_Controller">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=/tmp/alt9821_1119138284030845454.dir/0092_Edge_Detection_Router_Controller_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0092_Edge_Detection_Router_Controller_gen//Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Edge_Detection_Router_Controller">Done RTL generation for module 'Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'</message>
   <message level="Info" culprit="Edge_Detection_Router_Controller"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_avalon_pio</b> "<b>Edge_Detection_Router_Controller</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 18 starting:altera_up_avalon_video_stream_router "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger"</message>
   <message level="Info" culprit="Video_Stream_Merger">Starting Generation of Video In Stream Router</message>
   <message level="Info" culprit="Video_Stream_Merger"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_up_avalon_video_stream_router</b> "<b>Video_Stream_Merger</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 17 starting:altera_up_avalon_video_stream_router "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter"</message>
   <message level="Info" culprit="Video_Stream_Splitter">Starting Generation of Video In Stream Router</message>
   <message level="Info" culprit="Video_Stream_Splitter"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_up_avalon_video_stream_router</b> "<b>Video_Stream_Splitter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 272 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 265 starting:altera_up_avalon_video_rgb_resampler "submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler"</message>
   <message level="Info" culprit="Video_In_RGB_Resampler">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="Video_In_RGB_Resampler"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>Video_In_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 264 starting:altera_up_avalon_video_scaler "submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler"</message>
   <message level="Info" culprit="Video_In_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="Video_In_Scaler"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>Video_In_Scaler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 272 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_pll:18.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_SPEEDGRADE=6,camera=5MP Digital Camera (THDB_D5M),device_family=Cyclone V,gui_refclk=50.0,gui_resolution=VGA 640x480,lcd=7&quot; LCD on VEEK-MT and MTL/MTL2 Modules,lcd_clk_en=false,refclk=50.0,resolution=VGA 640x480,vga_clk_en=true,video_in_clk_en=false(altera_pll:18.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=false,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=false,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=17,c_cnt_hi_div1=17,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=13,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=16,c_cnt_lo_div1=16,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=12,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=true,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=true,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSEMA5F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=66,gui_actual_divide_factor1=66,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=50,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=33,gui_actual_multiply_factor1=33,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=33,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=3,gui_operation_mode=direct,gui_output_clock_frequency0=25.0,gui_output_clock_frequency1=25.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=33.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,C-Counter-2 Hi Divide,C-Counter-2 Low Divide,C-Counter-2 Coarse Phase Shift,C-Counter-2 VCO Phase Tap,C-Counter-2 Input Source,C-Counter-2 Bypass Enable,C-Counter-2 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=17,16,1,1,false,false,true,false,17,16,1,0,ph_mux_clk,false,true,17,16,1,0,ph_mux_clk,false,true,13,12,1,0,ph_mux_clk,false,true,1,20,6000,825.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=17,m_cnt_lo_div=16,m_cnt_odd_div_duty_en=true,mimic_fbclk_type=none,n_cnt_bypass_en=false,n_cnt_hi_div=1,n_cnt_lo_div=1,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=3,operation_mode=direct,output_clock_frequency0=25.000000 MHz,output_clock_frequency1=25.000000 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=33.000000 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=6000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=825.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=1,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz)(altera_up_avalon_reset_from_locked_signal:18.0:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="Computer_System:.:Video_PLL"
   kind="altera_up_avalon_video_pll"
   version="18.0"
   name="Computer_System_Video_PLL">
  <parameter name="lcd_clk_en" value="false" />
  <parameter name="gui_refclk" value="50.0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="refclk" value="50.0" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="gui_resolution" value="VGA 640x480" />
  <parameter name="video_in_clk_en" value="false" />
  <parameter name="camera" value="5MP Digital Camera (THDB_D5M)" />
  <parameter name="lcd" value="7&quot; LCD on VEEK-MT and MTL/MTL2 Modules" />
  <parameter name="vga_clk_en" value="true" />
  <parameter name="resolution" value="VGA 640x480" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_PLL.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.qip"
       type="OTHER"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/clocks/altera_up_avalon_video_pll/altera_up_avalon_video_pll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Computer_System" as="Video_PLL" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 33 starting:altera_up_avalon_video_pll "submodules/Computer_System_Video_PLL"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="Video_PLL"><![CDATA["<b>Video_PLL</b>" reuses <b>altera_pll</b> "<b>submodules/Computer_System_Video_PLL_video_pll</b>"]]></message>
   <message level="Debug" culprit="Video_PLL"><![CDATA["<b>Video_PLL</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="Video_PLL"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_up_avalon_video_pll</b> "<b>Video_PLL</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 262 starting:altera_pll "submodules/Computer_System_Video_PLL_video_pll"</message>
   <message level="Info" culprit="video_pll"><![CDATA["<b>Video_PLL</b>" instantiated <b>altera_pll</b> "<b>video_pll</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 267 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_customins_master_translator:18.1:ENABLE_MULTICYCLE=1,SHARED_COMB_AND_MULTI=0,USE_DATAA=0,USE_DATAB=0,USE_DONE=1,USE_ESTATUS=0,USE_IPENDING=0,USE_MULTI_DATAA=1,USE_MULTI_DATAB=1,USE_MULTI_N=1,USE_MULTI_READRA=1,USE_MULTI_READRB=1,USE_MULTI_RESULT=1,USE_MULTI_WRITERC=1,USE_N=0,USE_READRA=0,USE_READRB=0,USE_START=1,USE_WRITERC=0"
   instancePathKey="Computer_System:.:Nios2_custom_instruction_master_translator"
   kind="altera_customins_master_translator"
   version="18.1"
   name="altera_customins_master_translator">
  <parameter name="USE_WRITERC" value="0" />
  <parameter name="USE_DATAB" value="0" />
  <parameter name="USE_N" value="0" />
  <parameter name="USE_IPENDING" value="0" />
  <parameter name="USE_MULTI_WRITERC" value="1" />
  <parameter name="USE_MULTI_RESULT" value="1" />
  <parameter name="ENABLE_MULTICYCLE" value="1" />
  <parameter name="USE_ESTATUS" value="0" />
  <parameter name="USE_MULTI_N" value="1" />
  <parameter name="USE_MULTI_READRB" value="1" />
  <parameter name="USE_MULTI_READRA" value="1" />
  <parameter name="USE_READRB" value="0" />
  <parameter name="USE_READRA" value="0" />
  <parameter name="USE_START" value="1" />
  <parameter name="USE_DONE" value="1" />
  <parameter name="USE_MULTI_DATAA" value="1" />
  <parameter name="USE_MULTI_DATAB" value="1" />
  <parameter name="USE_DATAA" value="0" />
  <parameter name="SHARED_COMB_AND_MULTI" value="0" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_customins_master_translator.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_customins_master_translator/altera_customins_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System"
     as="Nios2_custom_instruction_master_translator" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 34 starting:altera_customins_master_translator "submodules/altera_customins_master_translator"</message>
   <message level="Info" culprit="Nios2_custom_instruction_master_translator"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_customins_master_translator</b> "<b>Nios2_custom_instruction_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_customins_xconnect:18.1:ENABLE_MULTICYCLE=1,MASTER_INDEX=0,OPCODE_H=256,OPCODE_L=252"
   instancePathKey="Computer_System:.:Nios2_custom_instruction_master_multi_xconnect"
   kind="altera_customins_xconnect"
   version="18.1"
   name="Computer_System_Nios2_custom_instruction_master_multi_xconnect">
  <parameter name="OPCODE_L" value="252" />
  <parameter name="OPCODE_H" value="256" />
  <parameter name="MASTER_INDEX" value="0" />
  <parameter name="ENABLE_MULTICYCLE" value="1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_custom_instruction_master_multi_xconnect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_customins_xconnect/altera_customins_xconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System"
     as="Nios2_custom_instruction_master_multi_xconnect" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 33 starting:altera_customins_xconnect "submodules/Computer_System_Nios2_custom_instruction_master_multi_xconnect"</message>
   <message level="Info" culprit="Nios2_custom_instruction_master_multi_xconnect"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_customins_xconnect</b> "<b>Nios2_custom_instruction_master_multi_xconnect</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_customins_slave_translator:18.1:ENABLE_MULTICYCLE=1,NUM_FIXED_CYCLES=1,N_WIDTH=2,USE_DATAA=1,USE_DATAB=1,USE_DONE=1,USE_ESTATUS=0,USE_IPENDING=0,USE_N=1,USE_READRA=0,USE_READRB=0,USE_RESET_REQUEST=0,USE_START=1,USE_WRITERC=0"
   instancePathKey="Computer_System:.:Nios2_custom_instruction_master_multi_slave_translator0"
   kind="altera_customins_slave_translator"
   version="18.1"
   name="altera_customins_slave_translator">
  <parameter name="USE_WRITERC" value="0" />
  <parameter name="USE_DATAB" value="1" />
  <parameter name="USE_N" value="1" />
  <parameter name="USE_IPENDING" value="0" />
  <parameter name="NUM_FIXED_CYCLES" value="1" />
  <parameter name="USE_RESET_REQUEST" value="0" />
  <parameter name="ENABLE_MULTICYCLE" value="1" />
  <parameter name="USE_ESTATUS" value="0" />
  <parameter name="USE_READRB" value="0" />
  <parameter name="USE_READRA" value="0" />
  <parameter name="USE_START" value="1" />
  <parameter name="USE_DONE" value="1" />
  <parameter name="N_WIDTH" value="2" />
  <parameter name="USE_DATAA" value="1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_customins_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_customins_slave_translator/altera_customins_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System"
     as="Nios2_custom_instruction_master_multi_slave_translator0" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 32 starting:altera_customins_slave_translator "submodules/altera_customins_slave_translator"</message>
   <message
       level="Info"
       culprit="Nios2_custom_instruction_master_multi_slave_translator0"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_customins_slave_translator</b> "<b>Nios2_custom_instruction_master_multi_slave_translator0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {Nios2_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Nios2_data_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {Nios2_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {Nios2_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Nios2_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Nios2_data_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Nios2_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Nios2_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Nios2_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Nios2_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Nios2_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Nios2_data_master_translator} {USE_READ} {1};set_instance_parameter_value {Nios2_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {Nios2_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Nios2_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Nios2_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Nios2_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Nios2_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Nios2_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Nios2_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {Nios2_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Nios2_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Nios2_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Nios2_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {Nios2_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Nios2_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Nios2_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {Nios2_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Nios2_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Nios2_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {Nios2_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Nios2_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Nios2_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Nios2_data_master_translator} {SYNC_RESET} {0};add_instance {Video_In_DMA_Addr_Translation_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_READ} {1};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_WRITE} {1};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_LOCK} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {SYNC_RESET} {0};add_instance {Video_In_Subsystem_video_in_dma_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_DATA_W} {16};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_READDATA} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_READ} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_WRITE} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_LOCK} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {SYNC_RESET} {0};add_instance {Nios2_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Nios2_instruction_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Nios2_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {SYNC_RESET} {0};add_instance {VGA_Subsystem_pixel_dma_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_DATA_W} {16};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_READDATA} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_READ} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_WRITE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_LOCK} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {SYNC_RESET} {0};add_instance {Pixel_DMA_Addr_Translation_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_READ} {1};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_WRITE} {1};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_LOCK} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {SYNC_RESET} {0};add_instance {Char_DMA_Addr_Translation_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_READ} {1};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_WRITE} {1};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_LOCK} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {SYNC_RESET} {0};add_instance {ADC_adc_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ADC_adc_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {ADC_adc_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ADC_adc_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ADC_adc_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ADC_adc_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ADC_adc_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_READ} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ADC_adc_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ADC_adc_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ADC_adc_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ADC_adc_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Audio_Subsystem_audio_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_READ} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {AV_Config_avalon_av_config_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_READ} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {IrDA_avalon_irda_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_READ} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {JTAG_UART_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {JTAG_UART_2_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {PS2_Port_avalon_ps2_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_READ} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {PS2_Port_Dual_avalon_ps2_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_READ} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {VGA_Subsystem_char_buffer_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_READ} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {VGA_Subsystem_char_buffer_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_READ} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {SysID_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {SysID_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {SysID_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {SysID_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {SysID_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {SysID_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {SysID_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {SysID_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {SysID_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {SysID_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {SysID_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SysID_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {SysID_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {SysID_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {SysID_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Nios2_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {VGA_Subsystem_pixel_dma_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_READ} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {VGA_Subsystem_rgb_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_READ} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {SDRAM_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {SDRAM_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {SDRAM_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {SDRAM_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {SDRAM_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {SDRAM_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {SDRAM_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {SDRAM_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {SDRAM_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_READ} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SDRAM_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {SDRAM_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {SDRAM_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {SDRAM_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {SDRAM_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Onchip_SRAM_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_READ} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {LEDs_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LEDs_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {LEDs_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {LEDs_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {LEDs_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LEDs_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {LEDs_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {LEDs_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {LEDs_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LEDs_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LEDs_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_READ} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LEDs_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LEDs_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LEDs_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LEDs_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LEDs_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LEDs_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {HEX3_HEX0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_READ} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {HEX5_HEX4_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_READ} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Slider_Switches_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_READ} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Pushbuttons_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_READ} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Expansion_JP1_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Expansion_JP1_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Expansion_JP1_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Expansion_JP1_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Expansion_JP1_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_READ} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Expansion_JP2_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Expansion_JP2_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Expansion_JP2_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Expansion_JP2_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Expansion_JP2_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_READ} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Interval_Timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Interval_Timer_2_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_READ} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Video_In_Subsystem_video_in_dma_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_READ} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Onchip_SRAM_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READ} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Nios2_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Nios2_data_master_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Nios2_data_master_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Nios2_data_master_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Nios2_data_master_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Nios2_data_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {Nios2_data_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {Nios2_data_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {Nios2_data_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {Nios2_data_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {Nios2_data_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Nios2_data_master_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {Nios2_data_master_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {Nios2_data_master_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {Nios2_data_master_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Nios2_data_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Nios2_data_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Nios2_data_master_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Nios2_data_master_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Nios2_data_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Nios2_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Nios2_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Nios2_data_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Nios2_data_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Nios2_data_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Nios2_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Nios2_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Nios2_data_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Nios2_data_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Nios2_data_master_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Nios2_data_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Nios2_data_master_agent} {ST_DATA_W} {112};set_instance_parameter_value {Nios2_data_master_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Nios2_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {Nios2_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Nios2_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {Nios2_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Nios2_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ADC_adc_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204000&quot;
   end=&quot;0x000000000ff204020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203040&quot;
   end=&quot;0x000000000ff203050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203000&quot;
   end=&quot;0x000000000ff203010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;IrDA_avalon_irda_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff201020&quot;
   end=&quot;0x000000000ff201028&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff201000&quot;
   end=&quot;0x000000000ff201008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;JTAG_UART_2_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff201010&quot;
   end=&quot;0x000000000ff201018&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;PS2_Port_avalon_ps2_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200100&quot;
   end=&quot;0x000000000ff200108&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;PS2_Port_Dual_avalon_ps2_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200108&quot;
   end=&quot;0x000000000ff200110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203030&quot;
   end=&quot;0x000000000ff203040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;23&quot;
   name=&quot;VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009000000&quot;
   end=&quot;0x00000000009002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;21&quot;
   name=&quot;SysID_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202040&quot;
   end=&quot;0x000000000ff202048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;Nios2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000a000000&quot;
   end=&quot;0x0000000000a000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;24&quot;
   name=&quot;VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203020&quot;
   end=&quot;0x000000000ff203030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;25&quot;
   name=&quot;VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203010&quot;
   end=&quot;0x000000000ff203014&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;Onchip_SRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;LEDs_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200000&quot;
   end=&quot;0x000000000ff200010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;HEX3_HEX0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200020&quot;
   end=&quot;0x000000000ff200030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;HEX5_HEX4_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200030&quot;
   end=&quot;0x000000000ff200040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;Slider_Switches_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200040&quot;
   end=&quot;0x000000000ff200050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;Pushbuttons_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200050&quot;
   end=&quot;0x000000000ff200060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Expansion_JP1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200060&quot;
   end=&quot;0x000000000ff200070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;Expansion_JP2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200070&quot;
   end=&quot;0x000000000ff200080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;Interval_Timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202000&quot;
   end=&quot;0x000000000ff202020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;Interval_Timer_2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202020&quot;
   end=&quot;0x000000000ff202040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;26&quot;
   name=&quot;Video_In_Subsystem_video_in_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203060&quot;
   end=&quot;0x000000000ff203070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;27&quot;
   name=&quot;Video_In_Subsystem_video_in_edge_detection_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203070&quot;
   end=&quot;0x000000000ff203080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Nios2_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {Nios2_data_master_agent} {ID} {1};set_instance_parameter_value {Nios2_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {Nios2_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Nios2_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Nios2_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Nios2_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {Video_In_DMA_Addr_Translation_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {ST_DATA_W} {112};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;26&quot;
   name=&quot;Video_In_Subsystem_video_in_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {ID} {5};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {USE_WRITERESPONSE} {0};add_instance {Video_In_Subsystem_video_in_dma_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_QOS_H} {70};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_QOS_L} {70};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_DATA_SIDEBAND_H} {68};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_DATA_SIDEBAND_L} {68};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_ADDR_SIDEBAND_H} {67};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_ADDR_SIDEBAND_L} {67};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BURST_TYPE_H} {66};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BURST_TYPE_L} {65};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_CACHE_H} {88};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_CACHE_L} {85};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_DATA_H} {15};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {ST_DATA_W} {94};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;Onchip_SRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {ID} {6};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {USE_WRITERESPONSE} {0};add_instance {Nios2_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Nios2_instruction_master_agent} {ST_DATA_W} {112};set_instance_parameter_value {Nios2_instruction_master_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Nios2_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {Nios2_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {Nios2_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Nios2_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Nios2_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;Onchip_SRAM_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;Nios2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000a000000&quot;
   end=&quot;0x0000000000a000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Nios2_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {Nios2_instruction_master_agent} {ID} {2};set_instance_parameter_value {Nios2_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {Nios2_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Nios2_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Nios2_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Nios2_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {VGA_Subsystem_pixel_dma_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_QOS_H} {70};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_QOS_L} {70};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DATA_SIDEBAND_H} {68};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DATA_SIDEBAND_L} {68};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ADDR_SIDEBAND_H} {67};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ADDR_SIDEBAND_L} {67};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURST_TYPE_H} {66};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURST_TYPE_L} {65};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_CACHE_H} {88};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_CACHE_L} {85};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DATA_H} {15};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {ST_DATA_W} {94};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;Onchip_SRAM_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {ID} {4};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {USE_WRITERESPONSE} {0};add_instance {Pixel_DMA_Addr_Translation_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {ST_DATA_W} {112};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;24&quot;
   name=&quot;VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {ID} {3};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {USE_WRITERESPONSE} {0};add_instance {Char_DMA_Addr_Translation_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {ST_DATA_W} {112};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {ID} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {USE_WRITERESPONSE} {0};add_instance {ADC_adc_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ADC_adc_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {ADC_adc_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {ADC_adc_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ADC_adc_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ADC_adc_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ADC_adc_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ADC_adc_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ADC_adc_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ADC_adc_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ADC_adc_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {ADC_adc_slave_agent} {ID} {0};set_instance_parameter_value {ADC_adc_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ADC_adc_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ADC_adc_slave_agent} {ECC_ENABLE} {0};add_instance {ADC_adc_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Audio_Subsystem_audio_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {ID} {2};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {ECC_ENABLE} {0};add_instance {Audio_Subsystem_audio_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {AV_Config_avalon_av_config_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {ID} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {ECC_ENABLE} {0};add_instance {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {IrDA_avalon_irda_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {ID} {9};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {ECC_ENABLE} {0};add_instance {IrDA_avalon_irda_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {JTAG_UART_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ID} {11};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {JTAG_UART_2_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {ID} {10};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {PS2_Port_avalon_ps2_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {ID} {17};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {ECC_ENABLE} {0};add_instance {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {PS2_Port_Dual_avalon_ps2_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {ID} {16};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {ECC_ENABLE} {0};add_instance {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {VGA_Subsystem_char_buffer_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {ID} {22};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {ECC_ENABLE} {0};add_instance {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {VGA_Subsystem_char_buffer_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {ID} {23};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {ECC_ENABLE} {0};add_instance {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SysID_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {SysID_control_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {SysID_control_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {SysID_control_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {SysID_control_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {SysID_control_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {SysID_control_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {SysID_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {SysID_control_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {SysID_control_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {SysID_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SysID_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {SysID_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SysID_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SysID_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {SysID_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {SysID_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {SysID_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {SysID_control_slave_agent} {ID} {21};set_instance_parameter_value {SysID_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {SysID_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SysID_control_slave_agent} {ECC_ENABLE} {0};add_instance {SysID_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Nios2_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {ID} {13};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {Nios2_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {VGA_Subsystem_pixel_dma_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {ID} {24};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {ECC_ENABLE} {0};add_instance {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {VGA_Subsystem_rgb_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {ID} {25};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {ECC_ENABLE} {0};add_instance {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SDRAM_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {SDRAM_s1_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {SDRAM_s1_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {SDRAM_s1_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {SDRAM_s1_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {SDRAM_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {SDRAM_s1_agent} {ST_DATA_W} {94};set_instance_parameter_value {SDRAM_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {SDRAM_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SDRAM_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {SDRAM_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {SDRAM_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {SDRAM_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {SDRAM_s1_agent} {ID} {19};set_instance_parameter_value {SDRAM_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {SDRAM_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SDRAM_s1_agent} {ECC_ENABLE} {0};add_instance {SDRAM_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SDRAM_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Onchip_SRAM_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Onchip_SRAM_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Onchip_SRAM_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {Onchip_SRAM_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Onchip_SRAM_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Onchip_SRAM_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Onchip_SRAM_s1_agent} {ID} {14};set_instance_parameter_value {Onchip_SRAM_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {ECC_ENABLE} {0};add_instance {Onchip_SRAM_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LEDs_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LEDs_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {LEDs_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {LEDs_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {LEDs_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {LEDs_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {LEDs_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {LEDs_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {LEDs_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {LEDs_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {LEDs_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {LEDs_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {LEDs_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {LEDs_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {LEDs_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {LEDs_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {LEDs_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LEDs_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {LEDs_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {LEDs_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {LEDs_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {LEDs_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LEDs_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LEDs_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LEDs_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LEDs_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {LEDs_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {LEDs_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {LEDs_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {LEDs_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LEDs_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {LEDs_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {LEDs_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LEDs_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {LEDs_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LEDs_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LEDs_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {LEDs_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LEDs_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {LEDs_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {LEDs_s1_agent} {ID} {12};set_instance_parameter_value {LEDs_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LEDs_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LEDs_s1_agent} {ECC_ENABLE} {0};add_instance {LEDs_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {HEX3_HEX0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {HEX3_HEX0_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {HEX3_HEX0_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {HEX3_HEX0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {HEX3_HEX0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {HEX3_HEX0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {HEX3_HEX0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {HEX3_HEX0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {HEX3_HEX0_s1_agent} {ID} {5};set_instance_parameter_value {HEX3_HEX0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {ECC_ENABLE} {0};add_instance {HEX3_HEX0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {HEX5_HEX4_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {HEX5_HEX4_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {HEX5_HEX4_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {HEX5_HEX4_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {HEX5_HEX4_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {HEX5_HEX4_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {HEX5_HEX4_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {HEX5_HEX4_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {HEX5_HEX4_s1_agent} {ID} {6};set_instance_parameter_value {HEX5_HEX4_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {ECC_ENABLE} {0};add_instance {HEX5_HEX4_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Slider_Switches_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Slider_Switches_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Slider_Switches_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {Slider_Switches_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Slider_Switches_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Slider_Switches_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Slider_Switches_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Slider_Switches_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Slider_Switches_s1_agent} {ID} {20};set_instance_parameter_value {Slider_Switches_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {ECC_ENABLE} {0};add_instance {Slider_Switches_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Pushbuttons_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Pushbuttons_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Pushbuttons_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {Pushbuttons_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Pushbuttons_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Pushbuttons_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Pushbuttons_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Pushbuttons_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Pushbuttons_s1_agent} {ID} {18};set_instance_parameter_value {Pushbuttons_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {ECC_ENABLE} {0};add_instance {Pushbuttons_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Expansion_JP1_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Expansion_JP1_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Expansion_JP1_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {Expansion_JP1_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP1_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Expansion_JP1_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Expansion_JP1_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Expansion_JP1_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Expansion_JP1_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Expansion_JP1_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Expansion_JP1_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Expansion_JP1_s1_agent} {ID} {3};set_instance_parameter_value {Expansion_JP1_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Expansion_JP1_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Expansion_JP1_s1_agent} {ECC_ENABLE} {0};add_instance {Expansion_JP1_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Expansion_JP2_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Expansion_JP2_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Expansion_JP2_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {Expansion_JP2_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP2_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Expansion_JP2_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Expansion_JP2_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Expansion_JP2_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Expansion_JP2_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Expansion_JP2_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Expansion_JP2_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Expansion_JP2_s1_agent} {ID} {4};set_instance_parameter_value {Expansion_JP2_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Expansion_JP2_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Expansion_JP2_s1_agent} {ECC_ENABLE} {0};add_instance {Expansion_JP2_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Interval_Timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Interval_Timer_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Interval_Timer_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {Interval_Timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Interval_Timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Interval_Timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Interval_Timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Interval_Timer_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Interval_Timer_s1_agent} {ID} {8};set_instance_parameter_value {Interval_Timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {ECC_ENABLE} {0};add_instance {Interval_Timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Interval_Timer_2_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Interval_Timer_2_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Interval_Timer_2_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {Interval_Timer_2_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Interval_Timer_2_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Interval_Timer_2_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Interval_Timer_2_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Interval_Timer_2_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Interval_Timer_2_s1_agent} {ID} {7};set_instance_parameter_value {Interval_Timer_2_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {ECC_ENABLE} {0};add_instance {Interval_Timer_2_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Video_In_Subsystem_video_in_dma_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {ID} {26};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {ECC_ENABLE} {0};add_instance {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {ID} {27};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {ECC_ENABLE} {0};add_instance {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Onchip_SRAM_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ST_DATA_W} {112};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ID} {15};set_instance_parameter_value {Onchip_SRAM_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ECC_ENABLE} {0};add_instance {Onchip_SRAM_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {19 14 23 13 12 5 6 20 18 3 4 17 16 11 10 9 8 7 21 1 25 24 22 2 26 27 0 };set_instance_parameter_value {router} {CHANNEL_ID} {000000000000100000000000000 000000000001000000000000000 000000000000000001000000000 000000000000000100000000000 000000000010000000000000000 000000000100000000000000000 000000001000000000000000000 000000010000000000000000000 000000100000000000000000000 000001000000000000000000000 000010000000000000000000000 000000000000000000001000000 000000000000000000010000000 000000000000000000000010000 000000000000000000000100000 000000000000000000000001000 000100000000000000000000000 001000000000000000000000000 000000000000000010000000000 000000000000000000000000100 000000000000010000000000000 000000000000001000000000000 000000000000000000100000000 000000000000000000000000010 010000000000000000000000000 100000000000000000000000000 000000000000000000000000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both read both both both both both both both both both both read both read both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x8000000 0x9000000 0xa000000 0xff200000 0xff200020 0xff200030 0xff200040 0xff200050 0xff200060 0xff200070 0xff200100 0xff200108 0xff201000 0xff201010 0xff201020 0xff202000 0xff202020 0xff202040 0xff203000 0xff203010 0xff203020 0xff203030 0xff203040 0xff203060 0xff203070 0xff204000 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000000 0x8040000 0x9002000 0xa000800 0xff200010 0xff200030 0xff200040 0xff200050 0xff200060 0xff200070 0xff200080 0xff200108 0xff200110 0xff201008 0xff201018 0xff201028 0xff202020 0xff202040 0xff202048 0xff203010 0xff203014 0xff203030 0xff203040 0xff203050 0xff203070 0xff203080 0xff204020 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {112};set_instance_parameter_value {router} {ST_CHANNEL_W} {28};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {14};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {19};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {26 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x10 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {112};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {26};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {19 14 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x8000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x4000000 0x8040000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {49};set_instance_parameter_value {router_002} {PKT_ADDR_L} {18};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_002} {ST_DATA_W} {94};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {19};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {19 15 13 };set_instance_parameter_value {router_003} {CHANNEL_ID} {010 100 001 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x8000000 0xa000000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x4000000 0x8040000 0xa000800 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {112};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {19};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {19 15 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x8000000 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x4000000 0x8040000 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {49};set_instance_parameter_value {router_004} {PKT_ADDR_L} {18};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_004} {ST_DATA_W} {94};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {19};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {24 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x10 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {112};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_005} {DECODER_TYPE} {0};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {24};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {22 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x10 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {112};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_006} {DECODER_TYPE} {0};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {22};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {1 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {112};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {1 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {112};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {1 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {67};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_009} {ST_DATA_W} {112};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {1 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {67};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_010} {ST_DATA_W} {112};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {1 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {67};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_011} {ST_DATA_W} {112};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {1 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {67};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_012} {ST_DATA_W} {112};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {1 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {67};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_013} {ST_DATA_W} {112};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {1 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {67};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_014} {ST_DATA_W} {112};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_015} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {67};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_015} {ST_DATA_W} {112};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {1 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {67};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_016} {ST_DATA_W} {112};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {1 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {67};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_017} {ST_DATA_W} {112};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {1 2 };set_instance_parameter_value {router_018} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {67};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_018} {ST_DATA_W} {112};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {router_019} {altera_merlin_router};set_instance_parameter_value {router_019} {DESTINATION_ID} {1 3 };set_instance_parameter_value {router_019} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_019} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_019} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_019} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_019} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_019} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_019} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_019} {SPAN_OFFSET} {};set_instance_parameter_value {router_019} {PKT_ADDR_H} {67};set_instance_parameter_value {router_019} {PKT_ADDR_L} {36};set_instance_parameter_value {router_019} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_019} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_019} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_019} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_019} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_019} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_019} {ST_DATA_W} {112};set_instance_parameter_value {router_019} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_019} {DECODER_TYPE} {1};set_instance_parameter_value {router_019} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_019} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_019} {MEMORY_ALIASING_DECODE} {0};add_instance {router_020} {altera_merlin_router};set_instance_parameter_value {router_020} {DESTINATION_ID} {1 };set_instance_parameter_value {router_020} {CHANNEL_ID} {1 };set_instance_parameter_value {router_020} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_020} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_020} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_020} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_020} {SPAN_OFFSET} {};set_instance_parameter_value {router_020} {PKT_ADDR_H} {67};set_instance_parameter_value {router_020} {PKT_ADDR_L} {36};set_instance_parameter_value {router_020} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_020} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_020} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_020} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_020} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_020} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_020} {ST_DATA_W} {112};set_instance_parameter_value {router_020} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_020} {DECODER_TYPE} {1};set_instance_parameter_value {router_020} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_020} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_020} {MEMORY_ALIASING_DECODE} {0};add_instance {router_021} {altera_merlin_router};set_instance_parameter_value {router_021} {DESTINATION_ID} {1 6 2 4 };set_instance_parameter_value {router_021} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_021} {TYPE_OF_TRANSACTION} {both write read read };set_instance_parameter_value {router_021} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_021} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_021} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_021} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_021} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_021} {SPAN_OFFSET} {};set_instance_parameter_value {router_021} {PKT_ADDR_H} {49};set_instance_parameter_value {router_021} {PKT_ADDR_L} {18};set_instance_parameter_value {router_021} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_021} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_021} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_021} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_021} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_021} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_021} {ST_DATA_W} {94};set_instance_parameter_value {router_021} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_021} {DECODER_TYPE} {1};set_instance_parameter_value {router_021} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_021} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_021} {MEMORY_ALIASING_DECODE} {0};add_instance {router_022} {altera_merlin_router};set_instance_parameter_value {router_022} {DESTINATION_ID} {1 6 };set_instance_parameter_value {router_022} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_022} {TYPE_OF_TRANSACTION} {both write };set_instance_parameter_value {router_022} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_022} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_022} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_022} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_022} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_022} {SPAN_OFFSET} {};set_instance_parameter_value {router_022} {PKT_ADDR_H} {67};set_instance_parameter_value {router_022} {PKT_ADDR_L} {36};set_instance_parameter_value {router_022} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_022} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_022} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_022} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_022} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_022} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_022} {ST_DATA_W} {112};set_instance_parameter_value {router_022} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_022} {DECODER_TYPE} {1};set_instance_parameter_value {router_022} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_022} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_022} {MEMORY_ALIASING_DECODE} {0};add_instance {router_023} {altera_merlin_router};set_instance_parameter_value {router_023} {DESTINATION_ID} {1 };set_instance_parameter_value {router_023} {CHANNEL_ID} {1 };set_instance_parameter_value {router_023} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_023} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_023} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_023} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_023} {SPAN_OFFSET} {};set_instance_parameter_value {router_023} {PKT_ADDR_H} {67};set_instance_parameter_value {router_023} {PKT_ADDR_L} {36};set_instance_parameter_value {router_023} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_023} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_023} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_023} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_023} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_023} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_023} {ST_DATA_W} {112};set_instance_parameter_value {router_023} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_023} {DECODER_TYPE} {1};set_instance_parameter_value {router_023} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_023} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_023} {MEMORY_ALIASING_DECODE} {0};add_instance {router_024} {altera_merlin_router};set_instance_parameter_value {router_024} {DESTINATION_ID} {1 };set_instance_parameter_value {router_024} {CHANNEL_ID} {1 };set_instance_parameter_value {router_024} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_024} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_024} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_024} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_024} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_024} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_024} {SPAN_OFFSET} {};set_instance_parameter_value {router_024} {PKT_ADDR_H} {67};set_instance_parameter_value {router_024} {PKT_ADDR_L} {36};set_instance_parameter_value {router_024} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_024} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_024} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_024} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_024} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_024} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_024} {ST_DATA_W} {112};set_instance_parameter_value {router_024} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_024} {DECODER_TYPE} {1};set_instance_parameter_value {router_024} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_024} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_024} {MEMORY_ALIASING_DECODE} {0};add_instance {router_025} {altera_merlin_router};set_instance_parameter_value {router_025} {DESTINATION_ID} {1 };set_instance_parameter_value {router_025} {CHANNEL_ID} {1 };set_instance_parameter_value {router_025} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_025} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_025} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_025} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_025} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_025} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_025} {SPAN_OFFSET} {};set_instance_parameter_value {router_025} {PKT_ADDR_H} {67};set_instance_parameter_value {router_025} {PKT_ADDR_L} {36};set_instance_parameter_value {router_025} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_025} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_025} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_025} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_025} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_025} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_025} {ST_DATA_W} {112};set_instance_parameter_value {router_025} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_025} {DECODER_TYPE} {1};set_instance_parameter_value {router_025} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_025} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_025} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_025} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_025} {MEMORY_ALIASING_DECODE} {0};add_instance {router_026} {altera_merlin_router};set_instance_parameter_value {router_026} {DESTINATION_ID} {1 };set_instance_parameter_value {router_026} {CHANNEL_ID} {1 };set_instance_parameter_value {router_026} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_026} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_026} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_026} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_026} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_026} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_026} {SPAN_OFFSET} {};set_instance_parameter_value {router_026} {PKT_ADDR_H} {67};set_instance_parameter_value {router_026} {PKT_ADDR_L} {36};set_instance_parameter_value {router_026} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_026} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_026} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_026} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_026} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_026} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_026} {ST_DATA_W} {112};set_instance_parameter_value {router_026} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_026} {DECODER_TYPE} {1};set_instance_parameter_value {router_026} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_026} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_026} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_026} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_026} {MEMORY_ALIASING_DECODE} {0};add_instance {router_027} {altera_merlin_router};set_instance_parameter_value {router_027} {DESTINATION_ID} {1 };set_instance_parameter_value {router_027} {CHANNEL_ID} {1 };set_instance_parameter_value {router_027} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_027} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_027} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_027} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_027} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_027} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_027} {SPAN_OFFSET} {};set_instance_parameter_value {router_027} {PKT_ADDR_H} {67};set_instance_parameter_value {router_027} {PKT_ADDR_L} {36};set_instance_parameter_value {router_027} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_027} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_027} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_027} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_027} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_027} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_027} {ST_DATA_W} {112};set_instance_parameter_value {router_027} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_027} {DECODER_TYPE} {1};set_instance_parameter_value {router_027} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_027} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_027} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_027} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_027} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_027} {MEMORY_ALIASING_DECODE} {0};add_instance {router_028} {altera_merlin_router};set_instance_parameter_value {router_028} {DESTINATION_ID} {1 };set_instance_parameter_value {router_028} {CHANNEL_ID} {1 };set_instance_parameter_value {router_028} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_028} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_028} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_028} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_028} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_028} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_028} {SPAN_OFFSET} {};set_instance_parameter_value {router_028} {PKT_ADDR_H} {67};set_instance_parameter_value {router_028} {PKT_ADDR_L} {36};set_instance_parameter_value {router_028} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_028} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_028} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_028} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_028} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_028} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_028} {ST_DATA_W} {112};set_instance_parameter_value {router_028} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_028} {DECODER_TYPE} {1};set_instance_parameter_value {router_028} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_028} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_028} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_028} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_028} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_028} {MEMORY_ALIASING_DECODE} {0};add_instance {router_029} {altera_merlin_router};set_instance_parameter_value {router_029} {DESTINATION_ID} {1 };set_instance_parameter_value {router_029} {CHANNEL_ID} {1 };set_instance_parameter_value {router_029} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_029} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_029} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_029} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_029} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_029} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_029} {SPAN_OFFSET} {};set_instance_parameter_value {router_029} {PKT_ADDR_H} {67};set_instance_parameter_value {router_029} {PKT_ADDR_L} {36};set_instance_parameter_value {router_029} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_029} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_029} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_029} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_029} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_029} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_029} {ST_DATA_W} {112};set_instance_parameter_value {router_029} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_029} {DECODER_TYPE} {1};set_instance_parameter_value {router_029} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_029} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_029} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_029} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_029} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_029} {MEMORY_ALIASING_DECODE} {0};add_instance {router_030} {altera_merlin_router};set_instance_parameter_value {router_030} {DESTINATION_ID} {1 };set_instance_parameter_value {router_030} {CHANNEL_ID} {1 };set_instance_parameter_value {router_030} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_030} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_030} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_030} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_030} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_030} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_030} {SPAN_OFFSET} {};set_instance_parameter_value {router_030} {PKT_ADDR_H} {67};set_instance_parameter_value {router_030} {PKT_ADDR_L} {36};set_instance_parameter_value {router_030} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_030} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_030} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_030} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_030} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_030} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_030} {ST_DATA_W} {112};set_instance_parameter_value {router_030} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_030} {DECODER_TYPE} {1};set_instance_parameter_value {router_030} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_030} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_030} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_030} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_030} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_030} {MEMORY_ALIASING_DECODE} {0};add_instance {router_031} {altera_merlin_router};set_instance_parameter_value {router_031} {DESTINATION_ID} {1 };set_instance_parameter_value {router_031} {CHANNEL_ID} {1 };set_instance_parameter_value {router_031} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_031} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_031} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_031} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_031} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_031} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_031} {SPAN_OFFSET} {};set_instance_parameter_value {router_031} {PKT_ADDR_H} {67};set_instance_parameter_value {router_031} {PKT_ADDR_L} {36};set_instance_parameter_value {router_031} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_031} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_031} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_031} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_031} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_031} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_031} {ST_DATA_W} {112};set_instance_parameter_value {router_031} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_031} {DECODER_TYPE} {1};set_instance_parameter_value {router_031} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_031} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_031} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_031} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_031} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_031} {MEMORY_ALIASING_DECODE} {0};add_instance {router_032} {altera_merlin_router};set_instance_parameter_value {router_032} {DESTINATION_ID} {1 5 };set_instance_parameter_value {router_032} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_032} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_032} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_032} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_032} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_032} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_032} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_032} {SPAN_OFFSET} {};set_instance_parameter_value {router_032} {PKT_ADDR_H} {67};set_instance_parameter_value {router_032} {PKT_ADDR_L} {36};set_instance_parameter_value {router_032} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_032} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_032} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_032} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_032} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_032} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_032} {ST_DATA_W} {112};set_instance_parameter_value {router_032} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_032} {DECODER_TYPE} {1};set_instance_parameter_value {router_032} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_032} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_032} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_032} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_032} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_032} {MEMORY_ALIASING_DECODE} {0};add_instance {router_033} {altera_merlin_router};set_instance_parameter_value {router_033} {DESTINATION_ID} {1 };set_instance_parameter_value {router_033} {CHANNEL_ID} {1 };set_instance_parameter_value {router_033} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_033} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_033} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_033} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_033} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_033} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_033} {SPAN_OFFSET} {};set_instance_parameter_value {router_033} {PKT_ADDR_H} {67};set_instance_parameter_value {router_033} {PKT_ADDR_L} {36};set_instance_parameter_value {router_033} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_033} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_033} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_033} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_033} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_033} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_033} {ST_DATA_W} {112};set_instance_parameter_value {router_033} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_033} {DECODER_TYPE} {1};set_instance_parameter_value {router_033} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_033} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_033} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_033} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_033} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_033} {MEMORY_ALIASING_DECODE} {0};add_instance {router_034} {altera_merlin_router};set_instance_parameter_value {router_034} {DESTINATION_ID} {2 4 };set_instance_parameter_value {router_034} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_034} {TYPE_OF_TRANSACTION} {read read };set_instance_parameter_value {router_034} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_034} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_034} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_034} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_034} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_034} {SPAN_OFFSET} {};set_instance_parameter_value {router_034} {PKT_ADDR_H} {67};set_instance_parameter_value {router_034} {PKT_ADDR_L} {36};set_instance_parameter_value {router_034} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_034} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_034} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_034} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_034} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_034} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_034} {ST_DATA_W} {112};set_instance_parameter_value {router_034} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_034} {DECODER_TYPE} {1};set_instance_parameter_value {router_034} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_034} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_034} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_034} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_034} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_034} {MEMORY_ALIASING_DECODE} {0};add_instance {Nios2_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {Nios2_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {Nios2_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {9};set_instance_parameter_value {Nios2_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {Nios2_instruction_master_limiter} {ST_DATA_W} {112};set_instance_parameter_value {Nios2_instruction_master_limiter} {ST_CHANNEL_W} {28};set_instance_parameter_value {Nios2_instruction_master_limiter} {VALID_WIDTH} {28};set_instance_parameter_value {Nios2_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {Nios2_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {Nios2_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {Nios2_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {Nios2_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Nios2_instruction_master_limiter} {REORDER} {0};add_instance {VGA_Subsystem_pixel_dma_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_DEST_ID_H} {80};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_DEST_ID_L} {76};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_SRC_ID_H} {75};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_SRC_ID_L} {71};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {MAX_OUTSTANDING_RESPONSES} {9};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PIPELINED} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {ST_DATA_W} {94};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {ST_CHANNEL_W} {28};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {VALID_WIDTH} {28};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {REORDER} {0};add_instance {SDRAM_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_TYPE_H} {66};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_TYPE_L} {65};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {ST_DATA_W} {94};set_instance_parameter_value {SDRAM_s1_burst_adapter} {ST_CHANNEL_W} {28};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_BURSTWRAP_H} {61};set_instance_parameter_value {SDRAM_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {SDRAM_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {SDRAM_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {27};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {94};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {28};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {94};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {28};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {cmd_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_005} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux_005} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_006} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux_006} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_017} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_017} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_017} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_017} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_017} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_017} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_017} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_018} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_018} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_018} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_018} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_018} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_018} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_018} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_019} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_019} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_019} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_019} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_019} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_019} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_019} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_019} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_019} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_020} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_020} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_020} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_020} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_020} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_020} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_020} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_020} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_020} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_021} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_021} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_021} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_021} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_021} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_021} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_021} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_021} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_021} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_022} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_022} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_022} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_022} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_022} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_022} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_022} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_022} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_022} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_023} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_023} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_023} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_023} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_023} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_023} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_023} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_023} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_023} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_024} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_024} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_024} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_024} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_024} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_024} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_024} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_024} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_024} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_025} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_025} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_025} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_025} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_025} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_025} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_025} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_025} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_025} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_026} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_026} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_026} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_026} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_026} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_026} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_026} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_026} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_026} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_027} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_027} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_027} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_027} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_027} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_027} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_027} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_027} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_027} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_027} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_017} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_017} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_017} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_017} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_017} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_018} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_018} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_018} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_018} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_018} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_019} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_019} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_019} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_019} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_019} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_020} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_020} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_020} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_020} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_020} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_021} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_021} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_021} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_021} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_021} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_022} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_022} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_022} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_022} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_022} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_023} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_023} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_023} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_023} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_023} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_024} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_024} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_024} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_024} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_024} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_025} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_025} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_025} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_025} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_025} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_026} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_026} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_026} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_026} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_026} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_027} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_027} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_027} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_027} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_027} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_027} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {27};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {94};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {94};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_005} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux_005} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_006} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux_006} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_006} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_ST_DATA_W} {112};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_ST_DATA_W} {94};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {ST_CHANNEL_W} {28};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_ST_DATA_W} {94};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_ST_DATA_W} {112};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {ST_CHANNEL_W} {28};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_ST_DATA_W} {112};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_ST_DATA_W} {94};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {ST_CHANNEL_W} {28};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_ST_DATA_W} {94};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_ST_DATA_W} {112};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {ST_CHANNEL_W} {28};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_ST_DATA_W} {94};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_ST_DATA_W} {112};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {ST_CHANNEL_W} {28};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_ST_DATA_W} {94};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_ST_DATA_W} {112};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {ST_CHANNEL_W} {28};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_ST_DATA_W} {112};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_ST_DATA_W} {94};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {ST_CHANNEL_W} {28};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_ST_DATA_W} {112};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_ST_DATA_W} {94};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {ST_CHANNEL_W} {28};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Nios2_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Nios2_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Nios2_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Nios2_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Nios2_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {Video_In_DMA_Addr_Translation_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Video_In_DMA_Addr_Translation_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Video_In_DMA_Addr_Translation_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Video_In_DMA_Addr_Translation_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {Video_In_Subsystem_sys_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Video_In_Subsystem_sys_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Video_In_Subsystem_sys_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Video_In_Subsystem_sys_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Video_In_Subsystem_sys_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {System_PLL_sys_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {System_PLL_sys_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {System_PLL_sys_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {Nios2_data_master_translator.avalon_universal_master_0} {Nios2_data_master_agent.av} {avalon};set_connection_parameter_value {Nios2_data_master_translator.avalon_universal_master_0/Nios2_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Nios2_data_master_translator.avalon_universal_master_0/Nios2_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Nios2_data_master_translator.avalon_universal_master_0/Nios2_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {Nios2_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/Nios2_data_master_agent.rp} {qsys_mm.response};add_connection {Video_In_DMA_Addr_Translation_master_translator.avalon_universal_master_0} {Video_In_DMA_Addr_Translation_master_agent.av} {avalon};set_connection_parameter_value {Video_In_DMA_Addr_Translation_master_translator.avalon_universal_master_0/Video_In_DMA_Addr_Translation_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Video_In_DMA_Addr_Translation_master_translator.avalon_universal_master_0/Video_In_DMA_Addr_Translation_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Video_In_DMA_Addr_Translation_master_translator.avalon_universal_master_0/Video_In_DMA_Addr_Translation_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {Video_In_DMA_Addr_Translation_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/Video_In_DMA_Addr_Translation_master_agent.rp} {qsys_mm.response};add_connection {Video_In_Subsystem_video_in_dma_master_translator.avalon_universal_master_0} {Video_In_Subsystem_video_in_dma_master_agent.av} {avalon};set_connection_parameter_value {Video_In_Subsystem_video_in_dma_master_translator.avalon_universal_master_0/Video_In_Subsystem_video_in_dma_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Video_In_Subsystem_video_in_dma_master_translator.avalon_universal_master_0/Video_In_Subsystem_video_in_dma_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Video_In_Subsystem_video_in_dma_master_translator.avalon_universal_master_0/Video_In_Subsystem_video_in_dma_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {Video_In_Subsystem_video_in_dma_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/Video_In_Subsystem_video_in_dma_master_agent.rp} {qsys_mm.response};add_connection {Nios2_instruction_master_translator.avalon_universal_master_0} {Nios2_instruction_master_agent.av} {avalon};set_connection_parameter_value {Nios2_instruction_master_translator.avalon_universal_master_0/Nios2_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Nios2_instruction_master_translator.avalon_universal_master_0/Nios2_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Nios2_instruction_master_translator.avalon_universal_master_0/Nios2_instruction_master_agent.av} {defaultConnection} {false};add_connection {VGA_Subsystem_pixel_dma_master_translator.avalon_universal_master_0} {VGA_Subsystem_pixel_dma_master_agent.av} {avalon};set_connection_parameter_value {VGA_Subsystem_pixel_dma_master_translator.avalon_universal_master_0/VGA_Subsystem_pixel_dma_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {VGA_Subsystem_pixel_dma_master_translator.avalon_universal_master_0/VGA_Subsystem_pixel_dma_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {VGA_Subsystem_pixel_dma_master_translator.avalon_universal_master_0/VGA_Subsystem_pixel_dma_master_agent.av} {defaultConnection} {false};add_connection {Pixel_DMA_Addr_Translation_master_translator.avalon_universal_master_0} {Pixel_DMA_Addr_Translation_master_agent.av} {avalon};set_connection_parameter_value {Pixel_DMA_Addr_Translation_master_translator.avalon_universal_master_0/Pixel_DMA_Addr_Translation_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Pixel_DMA_Addr_Translation_master_translator.avalon_universal_master_0/Pixel_DMA_Addr_Translation_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Pixel_DMA_Addr_Translation_master_translator.avalon_universal_master_0/Pixel_DMA_Addr_Translation_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_005.src} {Pixel_DMA_Addr_Translation_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_005.src/Pixel_DMA_Addr_Translation_master_agent.rp} {qsys_mm.response};add_connection {Char_DMA_Addr_Translation_master_translator.avalon_universal_master_0} {Char_DMA_Addr_Translation_master_agent.av} {avalon};set_connection_parameter_value {Char_DMA_Addr_Translation_master_translator.avalon_universal_master_0/Char_DMA_Addr_Translation_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Char_DMA_Addr_Translation_master_translator.avalon_universal_master_0/Char_DMA_Addr_Translation_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Char_DMA_Addr_Translation_master_translator.avalon_universal_master_0/Char_DMA_Addr_Translation_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_006.src} {Char_DMA_Addr_Translation_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_006.src/Char_DMA_Addr_Translation_master_agent.rp} {qsys_mm.response};add_connection {ADC_adc_slave_agent.m0} {ADC_adc_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ADC_adc_slave_agent.m0/ADC_adc_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ADC_adc_slave_agent.m0/ADC_adc_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ADC_adc_slave_agent.m0/ADC_adc_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ADC_adc_slave_agent.rf_source} {ADC_adc_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {ADC_adc_slave_agent_rsp_fifo.out} {ADC_adc_slave_agent.rf_sink} {avalon_streaming};add_connection {ADC_adc_slave_agent.rdata_fifo_src} {ADC_adc_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {ADC_adc_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/ADC_adc_slave_agent.cp} {qsys_mm.command};add_connection {Audio_Subsystem_audio_slave_agent.m0} {Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Audio_Subsystem_audio_slave_agent.m0/Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Audio_Subsystem_audio_slave_agent.m0/Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Audio_Subsystem_audio_slave_agent.m0/Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Audio_Subsystem_audio_slave_agent.rf_source} {Audio_Subsystem_audio_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Audio_Subsystem_audio_slave_agent_rsp_fifo.out} {Audio_Subsystem_audio_slave_agent.rf_sink} {avalon_streaming};add_connection {Audio_Subsystem_audio_slave_agent.rdata_fifo_src} {Audio_Subsystem_audio_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {Audio_Subsystem_audio_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/Audio_Subsystem_audio_slave_agent.cp} {qsys_mm.command};add_connection {AV_Config_avalon_av_config_slave_agent.m0} {AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {AV_Config_avalon_av_config_slave_agent.m0/AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {AV_Config_avalon_av_config_slave_agent.m0/AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {AV_Config_avalon_av_config_slave_agent.m0/AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {AV_Config_avalon_av_config_slave_agent.rf_source} {AV_Config_avalon_av_config_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {AV_Config_avalon_av_config_slave_agent_rsp_fifo.out} {AV_Config_avalon_av_config_slave_agent.rf_sink} {avalon_streaming};add_connection {AV_Config_avalon_av_config_slave_agent.rdata_fifo_src} {AV_Config_avalon_av_config_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {AV_Config_avalon_av_config_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/AV_Config_avalon_av_config_slave_agent.cp} {qsys_mm.command};add_connection {IrDA_avalon_irda_slave_agent.m0} {IrDA_avalon_irda_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {IrDA_avalon_irda_slave_agent.m0/IrDA_avalon_irda_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {IrDA_avalon_irda_slave_agent.m0/IrDA_avalon_irda_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {IrDA_avalon_irda_slave_agent.m0/IrDA_avalon_irda_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {IrDA_avalon_irda_slave_agent.rf_source} {IrDA_avalon_irda_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {IrDA_avalon_irda_slave_agent_rsp_fifo.out} {IrDA_avalon_irda_slave_agent.rf_sink} {avalon_streaming};add_connection {IrDA_avalon_irda_slave_agent.rdata_fifo_src} {IrDA_avalon_irda_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {IrDA_avalon_irda_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/IrDA_avalon_irda_slave_agent.cp} {qsys_mm.command};add_connection {JTAG_UART_avalon_jtag_slave_agent.m0} {JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {JTAG_UART_avalon_jtag_slave_agent.rf_source} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.out} {JTAG_UART_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {JTAG_UART_avalon_jtag_slave_agent.rdata_fifo_src} {JTAG_UART_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {JTAG_UART_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/JTAG_UART_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {JTAG_UART_2_avalon_jtag_slave_agent.m0} {JTAG_UART_2_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent.m0/JTAG_UART_2_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent.m0/JTAG_UART_2_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent.m0/JTAG_UART_2_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {JTAG_UART_2_avalon_jtag_slave_agent.rf_source} {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo.out} {JTAG_UART_2_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {JTAG_UART_2_avalon_jtag_slave_agent.rdata_fifo_src} {JTAG_UART_2_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {JTAG_UART_2_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/JTAG_UART_2_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {PS2_Port_avalon_ps2_slave_agent.m0} {PS2_Port_avalon_ps2_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {PS2_Port_avalon_ps2_slave_agent.m0/PS2_Port_avalon_ps2_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {PS2_Port_avalon_ps2_slave_agent.m0/PS2_Port_avalon_ps2_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {PS2_Port_avalon_ps2_slave_agent.m0/PS2_Port_avalon_ps2_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {PS2_Port_avalon_ps2_slave_agent.rf_source} {PS2_Port_avalon_ps2_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {PS2_Port_avalon_ps2_slave_agent_rsp_fifo.out} {PS2_Port_avalon_ps2_slave_agent.rf_sink} {avalon_streaming};add_connection {PS2_Port_avalon_ps2_slave_agent.rdata_fifo_src} {PS2_Port_avalon_ps2_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {PS2_Port_avalon_ps2_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/PS2_Port_avalon_ps2_slave_agent.cp} {qsys_mm.command};add_connection {PS2_Port_Dual_avalon_ps2_slave_agent.m0} {PS2_Port_Dual_avalon_ps2_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent.m0/PS2_Port_Dual_avalon_ps2_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent.m0/PS2_Port_Dual_avalon_ps2_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent.m0/PS2_Port_Dual_avalon_ps2_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {PS2_Port_Dual_avalon_ps2_slave_agent.rf_source} {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo.out} {PS2_Port_Dual_avalon_ps2_slave_agent.rf_sink} {avalon_streaming};add_connection {PS2_Port_Dual_avalon_ps2_slave_agent.rdata_fifo_src} {PS2_Port_Dual_avalon_ps2_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {PS2_Port_Dual_avalon_ps2_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/PS2_Port_Dual_avalon_ps2_slave_agent.cp} {qsys_mm.command};add_connection {VGA_Subsystem_char_buffer_control_slave_agent.m0} {VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent.m0/VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent.m0/VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent.m0/VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {VGA_Subsystem_char_buffer_control_slave_agent.rf_source} {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo.out} {VGA_Subsystem_char_buffer_control_slave_agent.rf_sink} {avalon_streaming};add_connection {VGA_Subsystem_char_buffer_control_slave_agent.rdata_fifo_src} {VGA_Subsystem_char_buffer_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {VGA_Subsystem_char_buffer_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/VGA_Subsystem_char_buffer_control_slave_agent.cp} {qsys_mm.command};add_connection {VGA_Subsystem_char_buffer_slave_agent.m0} {VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {VGA_Subsystem_char_buffer_slave_agent.m0/VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {VGA_Subsystem_char_buffer_slave_agent.m0/VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {VGA_Subsystem_char_buffer_slave_agent.m0/VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {VGA_Subsystem_char_buffer_slave_agent.rf_source} {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo.out} {VGA_Subsystem_char_buffer_slave_agent.rf_sink} {avalon_streaming};add_connection {VGA_Subsystem_char_buffer_slave_agent.rdata_fifo_src} {VGA_Subsystem_char_buffer_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {VGA_Subsystem_char_buffer_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/VGA_Subsystem_char_buffer_slave_agent.cp} {qsys_mm.command};add_connection {SysID_control_slave_agent.m0} {SysID_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {SysID_control_slave_agent.m0/SysID_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {SysID_control_slave_agent.m0/SysID_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {SysID_control_slave_agent.m0/SysID_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {SysID_control_slave_agent.rf_source} {SysID_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {SysID_control_slave_agent_rsp_fifo.out} {SysID_control_slave_agent.rf_sink} {avalon_streaming};add_connection {SysID_control_slave_agent.rdata_fifo_src} {SysID_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {SysID_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/SysID_control_slave_agent.cp} {qsys_mm.command};add_connection {Nios2_debug_mem_slave_agent.m0} {Nios2_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Nios2_debug_mem_slave_agent.m0/Nios2_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Nios2_debug_mem_slave_agent.m0/Nios2_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Nios2_debug_mem_slave_agent.m0/Nios2_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Nios2_debug_mem_slave_agent.rf_source} {Nios2_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Nios2_debug_mem_slave_agent_rsp_fifo.out} {Nios2_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {Nios2_debug_mem_slave_agent.rdata_fifo_src} {Nios2_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {Nios2_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/Nios2_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {VGA_Subsystem_pixel_dma_control_slave_agent.m0} {VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent.m0/VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent.m0/VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent.m0/VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {VGA_Subsystem_pixel_dma_control_slave_agent.rf_source} {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo.out} {VGA_Subsystem_pixel_dma_control_slave_agent.rf_sink} {avalon_streaming};add_connection {VGA_Subsystem_pixel_dma_control_slave_agent.rdata_fifo_src} {VGA_Subsystem_pixel_dma_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_012.src} {VGA_Subsystem_pixel_dma_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/VGA_Subsystem_pixel_dma_control_slave_agent.cp} {qsys_mm.command};add_connection {VGA_Subsystem_rgb_slave_agent.m0} {VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {VGA_Subsystem_rgb_slave_agent.m0/VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {VGA_Subsystem_rgb_slave_agent.m0/VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {VGA_Subsystem_rgb_slave_agent.m0/VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {VGA_Subsystem_rgb_slave_agent.rf_source} {VGA_Subsystem_rgb_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {VGA_Subsystem_rgb_slave_agent_rsp_fifo.out} {VGA_Subsystem_rgb_slave_agent.rf_sink} {avalon_streaming};add_connection {VGA_Subsystem_rgb_slave_agent.rdata_fifo_src} {VGA_Subsystem_rgb_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_013.src} {VGA_Subsystem_rgb_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/VGA_Subsystem_rgb_slave_agent.cp} {qsys_mm.command};add_connection {SDRAM_s1_agent.m0} {SDRAM_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {SDRAM_s1_agent.rf_source} {SDRAM_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {SDRAM_s1_agent_rsp_fifo.out} {SDRAM_s1_agent.rf_sink} {avalon_streaming};add_connection {SDRAM_s1_agent.rdata_fifo_src} {SDRAM_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {SDRAM_s1_agent_rdata_fifo.out} {SDRAM_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Onchip_SRAM_s1_agent.m0} {Onchip_SRAM_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Onchip_SRAM_s1_agent.m0/Onchip_SRAM_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Onchip_SRAM_s1_agent.m0/Onchip_SRAM_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Onchip_SRAM_s1_agent.m0/Onchip_SRAM_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Onchip_SRAM_s1_agent.rf_source} {Onchip_SRAM_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Onchip_SRAM_s1_agent_rsp_fifo.out} {Onchip_SRAM_s1_agent.rf_sink} {avalon_streaming};add_connection {Onchip_SRAM_s1_agent.rdata_fifo_src} {Onchip_SRAM_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_015.src} {Onchip_SRAM_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/Onchip_SRAM_s1_agent.cp} {qsys_mm.command};add_connection {LEDs_s1_agent.m0} {LEDs_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LEDs_s1_agent.m0/LEDs_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LEDs_s1_agent.m0/LEDs_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LEDs_s1_agent.m0/LEDs_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LEDs_s1_agent.rf_source} {LEDs_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {LEDs_s1_agent_rsp_fifo.out} {LEDs_s1_agent.rf_sink} {avalon_streaming};add_connection {LEDs_s1_agent.rdata_fifo_src} {LEDs_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_016.src} {LEDs_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/LEDs_s1_agent.cp} {qsys_mm.command};add_connection {HEX3_HEX0_s1_agent.m0} {HEX3_HEX0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {HEX3_HEX0_s1_agent.m0/HEX3_HEX0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {HEX3_HEX0_s1_agent.m0/HEX3_HEX0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {HEX3_HEX0_s1_agent.m0/HEX3_HEX0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {HEX3_HEX0_s1_agent.rf_source} {HEX3_HEX0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {HEX3_HEX0_s1_agent_rsp_fifo.out} {HEX3_HEX0_s1_agent.rf_sink} {avalon_streaming};add_connection {HEX3_HEX0_s1_agent.rdata_fifo_src} {HEX3_HEX0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_017.src} {HEX3_HEX0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_017.src/HEX3_HEX0_s1_agent.cp} {qsys_mm.command};add_connection {HEX5_HEX4_s1_agent.m0} {HEX5_HEX4_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {HEX5_HEX4_s1_agent.m0/HEX5_HEX4_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {HEX5_HEX4_s1_agent.m0/HEX5_HEX4_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {HEX5_HEX4_s1_agent.m0/HEX5_HEX4_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {HEX5_HEX4_s1_agent.rf_source} {HEX5_HEX4_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {HEX5_HEX4_s1_agent_rsp_fifo.out} {HEX5_HEX4_s1_agent.rf_sink} {avalon_streaming};add_connection {HEX5_HEX4_s1_agent.rdata_fifo_src} {HEX5_HEX4_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_018.src} {HEX5_HEX4_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_018.src/HEX5_HEX4_s1_agent.cp} {qsys_mm.command};add_connection {Slider_Switches_s1_agent.m0} {Slider_Switches_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Slider_Switches_s1_agent.m0/Slider_Switches_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Slider_Switches_s1_agent.m0/Slider_Switches_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Slider_Switches_s1_agent.m0/Slider_Switches_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Slider_Switches_s1_agent.rf_source} {Slider_Switches_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Slider_Switches_s1_agent_rsp_fifo.out} {Slider_Switches_s1_agent.rf_sink} {avalon_streaming};add_connection {Slider_Switches_s1_agent.rdata_fifo_src} {Slider_Switches_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_019.src} {Slider_Switches_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_019.src/Slider_Switches_s1_agent.cp} {qsys_mm.command};add_connection {Pushbuttons_s1_agent.m0} {Pushbuttons_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Pushbuttons_s1_agent.m0/Pushbuttons_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Pushbuttons_s1_agent.m0/Pushbuttons_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Pushbuttons_s1_agent.m0/Pushbuttons_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Pushbuttons_s1_agent.rf_source} {Pushbuttons_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Pushbuttons_s1_agent_rsp_fifo.out} {Pushbuttons_s1_agent.rf_sink} {avalon_streaming};add_connection {Pushbuttons_s1_agent.rdata_fifo_src} {Pushbuttons_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_020.src} {Pushbuttons_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_020.src/Pushbuttons_s1_agent.cp} {qsys_mm.command};add_connection {Expansion_JP1_s1_agent.m0} {Expansion_JP1_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Expansion_JP1_s1_agent.m0/Expansion_JP1_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Expansion_JP1_s1_agent.m0/Expansion_JP1_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Expansion_JP1_s1_agent.m0/Expansion_JP1_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Expansion_JP1_s1_agent.rf_source} {Expansion_JP1_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Expansion_JP1_s1_agent_rsp_fifo.out} {Expansion_JP1_s1_agent.rf_sink} {avalon_streaming};add_connection {Expansion_JP1_s1_agent.rdata_fifo_src} {Expansion_JP1_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_021.src} {Expansion_JP1_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_021.src/Expansion_JP1_s1_agent.cp} {qsys_mm.command};add_connection {Expansion_JP2_s1_agent.m0} {Expansion_JP2_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Expansion_JP2_s1_agent.m0/Expansion_JP2_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Expansion_JP2_s1_agent.m0/Expansion_JP2_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Expansion_JP2_s1_agent.m0/Expansion_JP2_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Expansion_JP2_s1_agent.rf_source} {Expansion_JP2_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Expansion_JP2_s1_agent_rsp_fifo.out} {Expansion_JP2_s1_agent.rf_sink} {avalon_streaming};add_connection {Expansion_JP2_s1_agent.rdata_fifo_src} {Expansion_JP2_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_022.src} {Expansion_JP2_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_022.src/Expansion_JP2_s1_agent.cp} {qsys_mm.command};add_connection {Interval_Timer_s1_agent.m0} {Interval_Timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Interval_Timer_s1_agent.m0/Interval_Timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Interval_Timer_s1_agent.m0/Interval_Timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Interval_Timer_s1_agent.m0/Interval_Timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Interval_Timer_s1_agent.rf_source} {Interval_Timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Interval_Timer_s1_agent_rsp_fifo.out} {Interval_Timer_s1_agent.rf_sink} {avalon_streaming};add_connection {Interval_Timer_s1_agent.rdata_fifo_src} {Interval_Timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_023.src} {Interval_Timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_023.src/Interval_Timer_s1_agent.cp} {qsys_mm.command};add_connection {Interval_Timer_2_s1_agent.m0} {Interval_Timer_2_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Interval_Timer_2_s1_agent.m0/Interval_Timer_2_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Interval_Timer_2_s1_agent.m0/Interval_Timer_2_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Interval_Timer_2_s1_agent.m0/Interval_Timer_2_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Interval_Timer_2_s1_agent.rf_source} {Interval_Timer_2_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Interval_Timer_2_s1_agent_rsp_fifo.out} {Interval_Timer_2_s1_agent.rf_sink} {avalon_streaming};add_connection {Interval_Timer_2_s1_agent.rdata_fifo_src} {Interval_Timer_2_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_024.src} {Interval_Timer_2_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_024.src/Interval_Timer_2_s1_agent.cp} {qsys_mm.command};add_connection {Video_In_Subsystem_video_in_dma_control_slave_agent.m0} {Video_In_Subsystem_video_in_dma_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent.m0/Video_In_Subsystem_video_in_dma_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent.m0/Video_In_Subsystem_video_in_dma_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent.m0/Video_In_Subsystem_video_in_dma_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Video_In_Subsystem_video_in_dma_control_slave_agent.rf_source} {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo.out} {Video_In_Subsystem_video_in_dma_control_slave_agent.rf_sink} {avalon_streaming};add_connection {Video_In_Subsystem_video_in_dma_control_slave_agent.rdata_fifo_src} {Video_In_Subsystem_video_in_dma_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_025.src} {Video_In_Subsystem_video_in_dma_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_025.src/Video_In_Subsystem_video_in_dma_control_slave_agent.cp} {qsys_mm.command};add_connection {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.m0} {Video_In_Subsystem_video_in_edge_detection_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.m0/Video_In_Subsystem_video_in_edge_detection_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.m0/Video_In_Subsystem_video_in_edge_detection_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.m0/Video_In_Subsystem_video_in_edge_detection_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.rf_source} {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo.out} {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.rf_sink} {avalon_streaming};add_connection {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.rdata_fifo_src} {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_026.src} {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_026.src/Video_In_Subsystem_video_in_edge_detection_control_slave_agent.cp} {qsys_mm.command};add_connection {Onchip_SRAM_s2_agent.m0} {Onchip_SRAM_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Onchip_SRAM_s2_agent.rf_source} {Onchip_SRAM_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {Onchip_SRAM_s2_agent_rsp_fifo.out} {Onchip_SRAM_s2_agent.rf_sink} {avalon_streaming};add_connection {Onchip_SRAM_s2_agent.rdata_fifo_src} {Onchip_SRAM_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_027.src} {Onchip_SRAM_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_027.src/Onchip_SRAM_s2_agent.cp} {qsys_mm.command};add_connection {Nios2_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {Nios2_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {Video_In_DMA_Addr_Translation_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {Video_In_DMA_Addr_Translation_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {Video_In_Subsystem_video_in_dma_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {Video_In_Subsystem_video_in_dma_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {Nios2_instruction_master_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {Nios2_instruction_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {VGA_Subsystem_pixel_dma_master_agent.cp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_master_agent.cp/router_004.sink} {qsys_mm.command};add_connection {Pixel_DMA_Addr_Translation_master_agent.cp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {Pixel_DMA_Addr_Translation_master_agent.cp/router_005.sink} {qsys_mm.command};add_connection {router_005.src} {cmd_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/cmd_demux_005.sink} {qsys_mm.command};add_connection {Char_DMA_Addr_Translation_master_agent.cp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {Char_DMA_Addr_Translation_master_agent.cp/router_006.sink} {qsys_mm.command};add_connection {router_006.src} {cmd_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/cmd_demux_006.sink} {qsys_mm.command};add_connection {ADC_adc_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {ADC_adc_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux.sink} {qsys_mm.response};add_connection {Audio_Subsystem_audio_slave_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {Audio_Subsystem_audio_slave_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {AV_Config_avalon_av_config_slave_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {AV_Config_avalon_av_config_slave_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {IrDA_avalon_irda_slave_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {IrDA_avalon_irda_slave_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {JTAG_UART_avalon_jtag_slave_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {JTAG_UART_avalon_jtag_slave_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {JTAG_UART_2_avalon_jtag_slave_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {JTAG_UART_2_avalon_jtag_slave_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {PS2_Port_avalon_ps2_slave_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {PS2_Port_avalon_ps2_slave_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {PS2_Port_Dual_avalon_ps2_slave_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {PS2_Port_Dual_avalon_ps2_slave_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {VGA_Subsystem_char_buffer_control_slave_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_char_buffer_control_slave_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {VGA_Subsystem_char_buffer_slave_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_char_buffer_slave_agent.rp/router_016.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {SysID_control_slave_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {SysID_control_slave_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {Nios2_debug_mem_slave_agent.rp} {router_018.sink} {avalon_streaming};preview_set_connection_tag {Nios2_debug_mem_slave_agent.rp/router_018.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {VGA_Subsystem_pixel_dma_control_slave_agent.rp} {router_019.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_control_slave_agent.rp/router_019.sink} {qsys_mm.response};add_connection {router_019.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_019.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {VGA_Subsystem_rgb_slave_agent.rp} {router_020.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_rgb_slave_agent.rp/router_020.sink} {qsys_mm.response};add_connection {router_020.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_020.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {SDRAM_s1_agent.rp} {router_021.sink} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_agent.rp/router_021.sink} {qsys_mm.response};add_connection {router_021.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {router_021.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {Onchip_SRAM_s1_agent.rp} {router_022.sink} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s1_agent.rp/router_022.sink} {qsys_mm.response};add_connection {router_022.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_022.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {LEDs_s1_agent.rp} {router_023.sink} {avalon_streaming};preview_set_connection_tag {LEDs_s1_agent.rp/router_023.sink} {qsys_mm.response};add_connection {router_023.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {router_023.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {HEX3_HEX0_s1_agent.rp} {router_024.sink} {avalon_streaming};preview_set_connection_tag {HEX3_HEX0_s1_agent.rp/router_024.sink} {qsys_mm.response};add_connection {router_024.src} {rsp_demux_017.sink} {avalon_streaming};preview_set_connection_tag {router_024.src/rsp_demux_017.sink} {qsys_mm.response};add_connection {HEX5_HEX4_s1_agent.rp} {router_025.sink} {avalon_streaming};preview_set_connection_tag {HEX5_HEX4_s1_agent.rp/router_025.sink} {qsys_mm.response};add_connection {router_025.src} {rsp_demux_018.sink} {avalon_streaming};preview_set_connection_tag {router_025.src/rsp_demux_018.sink} {qsys_mm.response};add_connection {Slider_Switches_s1_agent.rp} {router_026.sink} {avalon_streaming};preview_set_connection_tag {Slider_Switches_s1_agent.rp/router_026.sink} {qsys_mm.response};add_connection {router_026.src} {rsp_demux_019.sink} {avalon_streaming};preview_set_connection_tag {router_026.src/rsp_demux_019.sink} {qsys_mm.response};add_connection {Pushbuttons_s1_agent.rp} {router_027.sink} {avalon_streaming};preview_set_connection_tag {Pushbuttons_s1_agent.rp/router_027.sink} {qsys_mm.response};add_connection {router_027.src} {rsp_demux_020.sink} {avalon_streaming};preview_set_connection_tag {router_027.src/rsp_demux_020.sink} {qsys_mm.response};add_connection {Expansion_JP1_s1_agent.rp} {router_028.sink} {avalon_streaming};preview_set_connection_tag {Expansion_JP1_s1_agent.rp/router_028.sink} {qsys_mm.response};add_connection {router_028.src} {rsp_demux_021.sink} {avalon_streaming};preview_set_connection_tag {router_028.src/rsp_demux_021.sink} {qsys_mm.response};add_connection {Expansion_JP2_s1_agent.rp} {router_029.sink} {avalon_streaming};preview_set_connection_tag {Expansion_JP2_s1_agent.rp/router_029.sink} {qsys_mm.response};add_connection {router_029.src} {rsp_demux_022.sink} {avalon_streaming};preview_set_connection_tag {router_029.src/rsp_demux_022.sink} {qsys_mm.response};add_connection {Interval_Timer_s1_agent.rp} {router_030.sink} {avalon_streaming};preview_set_connection_tag {Interval_Timer_s1_agent.rp/router_030.sink} {qsys_mm.response};add_connection {router_030.src} {rsp_demux_023.sink} {avalon_streaming};preview_set_connection_tag {router_030.src/rsp_demux_023.sink} {qsys_mm.response};add_connection {Interval_Timer_2_s1_agent.rp} {router_031.sink} {avalon_streaming};preview_set_connection_tag {Interval_Timer_2_s1_agent.rp/router_031.sink} {qsys_mm.response};add_connection {router_031.src} {rsp_demux_024.sink} {avalon_streaming};preview_set_connection_tag {router_031.src/rsp_demux_024.sink} {qsys_mm.response};add_connection {Video_In_Subsystem_video_in_dma_control_slave_agent.rp} {router_032.sink} {avalon_streaming};preview_set_connection_tag {Video_In_Subsystem_video_in_dma_control_slave_agent.rp/router_032.sink} {qsys_mm.response};add_connection {router_032.src} {rsp_demux_025.sink} {avalon_streaming};preview_set_connection_tag {router_032.src/rsp_demux_025.sink} {qsys_mm.response};add_connection {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.rp} {router_033.sink} {avalon_streaming};preview_set_connection_tag {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.rp/router_033.sink} {qsys_mm.response};add_connection {router_033.src} {rsp_demux_026.sink} {avalon_streaming};preview_set_connection_tag {router_033.src/rsp_demux_026.sink} {qsys_mm.response};add_connection {Onchip_SRAM_s2_agent.rp} {router_034.sink} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_agent.rp/router_034.sink} {qsys_mm.response};add_connection {router_034.src} {rsp_demux_027.sink} {avalon_streaming};preview_set_connection_tag {router_034.src/rsp_demux_027.sink} {qsys_mm.response};add_connection {router_003.src} {Nios2_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_003.src/Nios2_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {Nios2_instruction_master_limiter.cmd_src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {Nios2_instruction_master_limiter.cmd_src/cmd_demux_003.sink} {qsys_mm.command};add_connection {rsp_mux_003.src} {Nios2_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/Nios2_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {Nios2_instruction_master_limiter.rsp_src} {Nios2_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {Nios2_instruction_master_limiter.rsp_src/Nios2_instruction_master_agent.rp} {qsys_mm.response};add_connection {router_004.src} {VGA_Subsystem_pixel_dma_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_004.src/VGA_Subsystem_pixel_dma_master_limiter.cmd_sink} {qsys_mm.command};add_connection {VGA_Subsystem_pixel_dma_master_limiter.cmd_src} {cmd_demux_004.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_master_limiter.cmd_src/cmd_demux_004.sink} {qsys_mm.command};add_connection {rsp_mux_004.src} {VGA_Subsystem_pixel_dma_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_004.src/VGA_Subsystem_pixel_dma_master_limiter.rsp_sink} {qsys_mm.response};add_connection {VGA_Subsystem_pixel_dma_master_limiter.rsp_src} {VGA_Subsystem_pixel_dma_master_agent.rp} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_master_limiter.rsp_src/VGA_Subsystem_pixel_dma_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux_014.src} {SDRAM_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/SDRAM_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {SDRAM_s1_burst_adapter.source0} {SDRAM_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_burst_adapter.source0/SDRAM_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux.src11} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux.src12} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src12/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux.src13} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src13/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux.src15} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src15/cmd_mux_015.sink0} {qsys_mm.command};add_connection {cmd_demux.src16} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src16/cmd_mux_016.sink0} {qsys_mm.command};add_connection {cmd_demux.src17} {cmd_mux_017.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src17/cmd_mux_017.sink0} {qsys_mm.command};add_connection {cmd_demux.src18} {cmd_mux_018.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src18/cmd_mux_018.sink0} {qsys_mm.command};add_connection {cmd_demux.src19} {cmd_mux_019.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src19/cmd_mux_019.sink0} {qsys_mm.command};add_connection {cmd_demux.src20} {cmd_mux_020.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src20/cmd_mux_020.sink0} {qsys_mm.command};add_connection {cmd_demux.src21} {cmd_mux_021.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src21/cmd_mux_021.sink0} {qsys_mm.command};add_connection {cmd_demux.src22} {cmd_mux_022.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src22/cmd_mux_022.sink0} {qsys_mm.command};add_connection {cmd_demux.src23} {cmd_mux_023.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src23/cmd_mux_023.sink0} {qsys_mm.command};add_connection {cmd_demux.src24} {cmd_mux_024.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src24/cmd_mux_024.sink0} {qsys_mm.command};add_connection {cmd_demux.src25} {cmd_mux_025.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src25/cmd_mux_025.sink0} {qsys_mm.command};add_connection {cmd_demux.src26} {cmd_mux_026.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src26/cmd_mux_026.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_025.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_025.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_014.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_014.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_011.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_011.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src2} {cmd_mux_027.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src2/cmd_mux_027.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src0} {cmd_mux_014.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src0/cmd_mux_014.sink3} {qsys_mm.command};add_connection {cmd_demux_005.src0} {cmd_mux_012.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src0/cmd_mux_012.sink1} {qsys_mm.command};add_connection {cmd_demux_006.src0} {cmd_mux_008.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_006.src0/cmd_mux_008.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_008.src1} {rsp_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src1/rsp_mux_006.sink0} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_011.src0} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/rsp_mux.sink11} {qsys_mm.response};add_connection {rsp_demux_011.src1} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src1/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_012.src0} {rsp_mux.sink12} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/rsp_mux.sink12} {qsys_mm.response};add_connection {rsp_demux_012.src1} {rsp_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src1/rsp_mux_005.sink0} {qsys_mm.response};add_connection {rsp_demux_013.src0} {rsp_mux.sink13} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/rsp_mux.sink13} {qsys_mm.response};add_connection {rsp_demux_014.src1} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src1/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_014.src3} {rsp_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src3/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_015.src0} {rsp_mux.sink15} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/rsp_mux.sink15} {qsys_mm.response};add_connection {rsp_demux_016.src0} {rsp_mux.sink16} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/rsp_mux.sink16} {qsys_mm.response};add_connection {rsp_demux_017.src0} {rsp_mux.sink17} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src0/rsp_mux.sink17} {qsys_mm.response};add_connection {rsp_demux_018.src0} {rsp_mux.sink18} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src0/rsp_mux.sink18} {qsys_mm.response};add_connection {rsp_demux_019.src0} {rsp_mux.sink19} {avalon_streaming};preview_set_connection_tag {rsp_demux_019.src0/rsp_mux.sink19} {qsys_mm.response};add_connection {rsp_demux_020.src0} {rsp_mux.sink20} {avalon_streaming};preview_set_connection_tag {rsp_demux_020.src0/rsp_mux.sink20} {qsys_mm.response};add_connection {rsp_demux_021.src0} {rsp_mux.sink21} {avalon_streaming};preview_set_connection_tag {rsp_demux_021.src0/rsp_mux.sink21} {qsys_mm.response};add_connection {rsp_demux_022.src0} {rsp_mux.sink22} {avalon_streaming};preview_set_connection_tag {rsp_demux_022.src0/rsp_mux.sink22} {qsys_mm.response};add_connection {rsp_demux_023.src0} {rsp_mux.sink23} {avalon_streaming};preview_set_connection_tag {rsp_demux_023.src0/rsp_mux.sink23} {qsys_mm.response};add_connection {rsp_demux_024.src0} {rsp_mux.sink24} {avalon_streaming};preview_set_connection_tag {rsp_demux_024.src0/rsp_mux.sink24} {qsys_mm.response};add_connection {rsp_demux_025.src0} {rsp_mux.sink25} {avalon_streaming};preview_set_connection_tag {rsp_demux_025.src0/rsp_mux.sink25} {qsys_mm.response};add_connection {rsp_demux_025.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_025.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_026.src0} {rsp_mux.sink26} {avalon_streaming};preview_set_connection_tag {rsp_demux_026.src0/rsp_mux.sink26} {qsys_mm.response};add_connection {rsp_demux_027.src0} {rsp_mux_003.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_027.src0/rsp_mux_003.sink2} {qsys_mm.response};add_connection {cmd_demux.src14} {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src14/Nios2_data_master_to_SDRAM_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter.src} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter.src/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src1} {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter.src} {cmd_mux_015.sink1} {avalon_streaming};preview_set_connection_tag {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter.src/cmd_mux_015.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src1} {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src1/Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter.src} {cmd_mux_014.sink2} {avalon_streaming};preview_set_connection_tag {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter.src/cmd_mux_014.sink2} {qsys_mm.command};add_connection {cmd_demux_004.src1} {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src1/VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.sink} {qsys_mm.command};add_connection {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.src} {cmd_mux_027.sink1} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.src/cmd_mux_027.sink1} {qsys_mm.command};add_connection {rsp_demux_014.src0} {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/SDRAM_s1_to_Nios2_data_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter.src} {rsp_mux.sink14} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter.src/rsp_mux.sink14} {qsys_mm.response};add_connection {rsp_demux_014.src2} {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src2/SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter.src} {rsp_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter.src/rsp_mux_003.sink1} {qsys_mm.response};add_connection {rsp_demux_015.src1} {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src1/Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter.src} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter.src/rsp_mux_002.sink1} {qsys_mm.response};add_connection {rsp_demux_027.src1} {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_027.src1/Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.src} {rsp_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.src/rsp_mux_004.sink1} {qsys_mm.response};add_connection {Nios2_instruction_master_limiter.cmd_valid} {cmd_demux_003.sink_valid} {avalon_streaming};add_connection {VGA_Subsystem_pixel_dma_master_limiter.cmd_valid} {cmd_demux_004.sink_valid} {avalon_streaming};add_connection {Nios2_reset_reset_bridge.out_reset} {Nios2_data_master_translator.reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {Nios2_instruction_master_translator.reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {Nios2_debug_mem_slave_translator.reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {Nios2_data_master_agent.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {Nios2_instruction_master_agent.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {Nios2_debug_mem_slave_agent.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {Nios2_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {Nios2_instruction_master_limiter.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_DMA_Addr_Translation_master_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_Subsystem_video_in_dma_master_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_master_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Pixel_DMA_Addr_Translation_master_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Char_DMA_Addr_Translation_master_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {ADC_adc_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Audio_Subsystem_audio_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {AV_Config_avalon_av_config_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {IrDA_avalon_irda_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {JTAG_UART_2_avalon_jtag_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {PS2_Port_avalon_ps2_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {PS2_Port_Dual_avalon_ps2_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_control_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {SysID_control_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_control_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_rgb_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {SDRAM_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Onchip_SRAM_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {LEDs_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {HEX3_HEX0_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {HEX5_HEX4_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Slider_Switches_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Pushbuttons_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Expansion_JP1_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Expansion_JP2_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Interval_Timer_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Interval_Timer_2_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_Subsystem_video_in_dma_control_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_Subsystem_video_in_edge_detection_control_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_DMA_Addr_Translation_master_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_Subsystem_video_in_dma_master_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_master_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Pixel_DMA_Addr_Translation_master_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Char_DMA_Addr_Translation_master_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {ADC_adc_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {ADC_adc_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Audio_Subsystem_audio_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Audio_Subsystem_audio_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {AV_Config_avalon_av_config_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {AV_Config_avalon_av_config_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {IrDA_avalon_irda_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {IrDA_avalon_irda_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {JTAG_UART_2_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {PS2_Port_avalon_ps2_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {PS2_Port_avalon_ps2_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {PS2_Port_Dual_avalon_ps2_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_control_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {SysID_control_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {SysID_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_control_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_rgb_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_rgb_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {SDRAM_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {SDRAM_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {SDRAM_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Onchip_SRAM_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Onchip_SRAM_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {LEDs_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {LEDs_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {HEX3_HEX0_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {HEX3_HEX0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {HEX5_HEX4_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {HEX5_HEX4_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Slider_Switches_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Slider_Switches_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Pushbuttons_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Pushbuttons_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Expansion_JP1_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Expansion_JP1_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Expansion_JP2_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Expansion_JP2_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Interval_Timer_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Interval_Timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Interval_Timer_2_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Interval_Timer_2_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_Subsystem_video_in_dma_control_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_019.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_020.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_021.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_022.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_023.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_024.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_025.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_026.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_027.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_028.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_029.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_030.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_031.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_032.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_033.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_034.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_master_limiter.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {SDRAM_s1_burst_adapter.cr0_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_demux_005.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_demux_006.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_017.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_018.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_019.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_020.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_021.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_022.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_023.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_024.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_025.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_026.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_027.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_017.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_018.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_019.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_020.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_021.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_022.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_023.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_024.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_025.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_026.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_027.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_mux_005.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_mux_006.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.clk_reset} {reset};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_data_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_DMA_Addr_Translation_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_Subsystem_video_in_dma_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_instruction_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pixel_DMA_Addr_Translation_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Char_DMA_Addr_Translation_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {ADC_adc_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Audio_Subsystem_audio_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {AV_Config_avalon_av_config_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {IrDA_avalon_irda_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_2_avalon_jtag_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {PS2_Port_avalon_ps2_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {PS2_Port_Dual_avalon_ps2_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_control_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SysID_control_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_debug_mem_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_control_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_rgb_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {LEDs_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX3_HEX0_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX5_HEX4_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Slider_Switches_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pushbuttons_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP2_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_2_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_Subsystem_video_in_dma_control_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_Subsystem_video_in_edge_detection_control_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_data_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_DMA_Addr_Translation_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_Subsystem_video_in_dma_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_instruction_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pixel_DMA_Addr_Translation_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Char_DMA_Addr_Translation_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {ADC_adc_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {ADC_adc_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Audio_Subsystem_audio_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Audio_Subsystem_audio_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {AV_Config_avalon_av_config_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {AV_Config_avalon_av_config_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {IrDA_avalon_irda_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {IrDA_avalon_irda_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_2_avalon_jtag_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {PS2_Port_avalon_ps2_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {PS2_Port_avalon_ps2_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {PS2_Port_Dual_avalon_ps2_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_control_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SysID_control_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SysID_control_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_debug_mem_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_control_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_rgb_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_rgb_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_agent_rdata_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {LEDs_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {LEDs_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX3_HEX0_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX3_HEX0_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX5_HEX4_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX5_HEX4_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Slider_Switches_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Slider_Switches_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pushbuttons_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pushbuttons_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP2_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP2_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_2_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_2_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_Subsystem_video_in_dma_control_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_019.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_020.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_021.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_022.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_023.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_024.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_025.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_026.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_027.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_028.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_029.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_030.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_031.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_032.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_033.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_034.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_instruction_master_limiter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_master_limiter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_017.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_017.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_018.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_018.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_019.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_019.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_020.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_020.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_021.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_021.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_022.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_022.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_023.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_023.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_024.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_024.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_025.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_025.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_026.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_026.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_027.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_027.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_reset_reset_bridge.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_DMA_Addr_Translation_reset_reset_bridge.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_Subsystem_sys_reset_reset_bridge.clk} {clock};add_interface {System_PLL_sys_clk} {clock} {slave};set_interface_property {System_PLL_sys_clk} {EXPORT_OF} {System_PLL_sys_clk_clock_bridge.in_clk};add_interface {Nios2_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {Nios2_reset_reset_bridge_in_reset} {EXPORT_OF} {Nios2_reset_reset_bridge.in_reset};add_interface {Video_In_DMA_Addr_Translation_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {Video_In_DMA_Addr_Translation_reset_reset_bridge_in_reset} {EXPORT_OF} {Video_In_DMA_Addr_Translation_reset_reset_bridge.in_reset};add_interface {Video_In_Subsystem_sys_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {Video_In_Subsystem_sys_reset_reset_bridge_in_reset} {EXPORT_OF} {Video_In_Subsystem_sys_reset_reset_bridge.in_reset};add_interface {Char_DMA_Addr_Translation_master} {avalon} {slave};set_interface_property {Char_DMA_Addr_Translation_master} {EXPORT_OF} {Char_DMA_Addr_Translation_master_translator.avalon_anti_master_0};add_interface {Nios2_data_master} {avalon} {slave};set_interface_property {Nios2_data_master} {EXPORT_OF} {Nios2_data_master_translator.avalon_anti_master_0};add_interface {Nios2_instruction_master} {avalon} {slave};set_interface_property {Nios2_instruction_master} {EXPORT_OF} {Nios2_instruction_master_translator.avalon_anti_master_0};add_interface {Pixel_DMA_Addr_Translation_master} {avalon} {slave};set_interface_property {Pixel_DMA_Addr_Translation_master} {EXPORT_OF} {Pixel_DMA_Addr_Translation_master_translator.avalon_anti_master_0};add_interface {VGA_Subsystem_pixel_dma_master} {avalon} {slave};set_interface_property {VGA_Subsystem_pixel_dma_master} {EXPORT_OF} {VGA_Subsystem_pixel_dma_master_translator.avalon_anti_master_0};add_interface {Video_In_DMA_Addr_Translation_master} {avalon} {slave};set_interface_property {Video_In_DMA_Addr_Translation_master} {EXPORT_OF} {Video_In_DMA_Addr_Translation_master_translator.avalon_anti_master_0};add_interface {Video_In_Subsystem_video_in_dma_master} {avalon} {slave};set_interface_property {Video_In_Subsystem_video_in_dma_master} {EXPORT_OF} {Video_In_Subsystem_video_in_dma_master_translator.avalon_anti_master_0};add_interface {ADC_adc_slave} {avalon} {master};set_interface_property {ADC_adc_slave} {EXPORT_OF} {ADC_adc_slave_translator.avalon_anti_slave_0};add_interface {Audio_Subsystem_audio_slave} {avalon} {master};set_interface_property {Audio_Subsystem_audio_slave} {EXPORT_OF} {Audio_Subsystem_audio_slave_translator.avalon_anti_slave_0};add_interface {AV_Config_avalon_av_config_slave} {avalon} {master};set_interface_property {AV_Config_avalon_av_config_slave} {EXPORT_OF} {AV_Config_avalon_av_config_slave_translator.avalon_anti_slave_0};add_interface {Expansion_JP1_s1} {avalon} {master};set_interface_property {Expansion_JP1_s1} {EXPORT_OF} {Expansion_JP1_s1_translator.avalon_anti_slave_0};add_interface {Expansion_JP2_s1} {avalon} {master};set_interface_property {Expansion_JP2_s1} {EXPORT_OF} {Expansion_JP2_s1_translator.avalon_anti_slave_0};add_interface {HEX3_HEX0_s1} {avalon} {master};set_interface_property {HEX3_HEX0_s1} {EXPORT_OF} {HEX3_HEX0_s1_translator.avalon_anti_slave_0};add_interface {HEX5_HEX4_s1} {avalon} {master};set_interface_property {HEX5_HEX4_s1} {EXPORT_OF} {HEX5_HEX4_s1_translator.avalon_anti_slave_0};add_interface {Interval_Timer_s1} {avalon} {master};set_interface_property {Interval_Timer_s1} {EXPORT_OF} {Interval_Timer_s1_translator.avalon_anti_slave_0};add_interface {Interval_Timer_2_s1} {avalon} {master};set_interface_property {Interval_Timer_2_s1} {EXPORT_OF} {Interval_Timer_2_s1_translator.avalon_anti_slave_0};add_interface {IrDA_avalon_irda_slave} {avalon} {master};set_interface_property {IrDA_avalon_irda_slave} {EXPORT_OF} {IrDA_avalon_irda_slave_translator.avalon_anti_slave_0};add_interface {JTAG_UART_avalon_jtag_slave} {avalon} {master};set_interface_property {JTAG_UART_avalon_jtag_slave} {EXPORT_OF} {JTAG_UART_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {JTAG_UART_2_avalon_jtag_slave} {avalon} {master};set_interface_property {JTAG_UART_2_avalon_jtag_slave} {EXPORT_OF} {JTAG_UART_2_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {LEDs_s1} {avalon} {master};set_interface_property {LEDs_s1} {EXPORT_OF} {LEDs_s1_translator.avalon_anti_slave_0};add_interface {Nios2_debug_mem_slave} {avalon} {master};set_interface_property {Nios2_debug_mem_slave} {EXPORT_OF} {Nios2_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {Onchip_SRAM_s1} {avalon} {master};set_interface_property {Onchip_SRAM_s1} {EXPORT_OF} {Onchip_SRAM_s1_translator.avalon_anti_slave_0};add_interface {Onchip_SRAM_s2} {avalon} {master};set_interface_property {Onchip_SRAM_s2} {EXPORT_OF} {Onchip_SRAM_s2_translator.avalon_anti_slave_0};add_interface {PS2_Port_avalon_ps2_slave} {avalon} {master};set_interface_property {PS2_Port_avalon_ps2_slave} {EXPORT_OF} {PS2_Port_avalon_ps2_slave_translator.avalon_anti_slave_0};add_interface {PS2_Port_Dual_avalon_ps2_slave} {avalon} {master};set_interface_property {PS2_Port_Dual_avalon_ps2_slave} {EXPORT_OF} {PS2_Port_Dual_avalon_ps2_slave_translator.avalon_anti_slave_0};add_interface {Pushbuttons_s1} {avalon} {master};set_interface_property {Pushbuttons_s1} {EXPORT_OF} {Pushbuttons_s1_translator.avalon_anti_slave_0};add_interface {SDRAM_s1} {avalon} {master};set_interface_property {SDRAM_s1} {EXPORT_OF} {SDRAM_s1_translator.avalon_anti_slave_0};add_interface {Slider_Switches_s1} {avalon} {master};set_interface_property {Slider_Switches_s1} {EXPORT_OF} {Slider_Switches_s1_translator.avalon_anti_slave_0};add_interface {SysID_control_slave} {avalon} {master};set_interface_property {SysID_control_slave} {EXPORT_OF} {SysID_control_slave_translator.avalon_anti_slave_0};add_interface {VGA_Subsystem_char_buffer_control_slave} {avalon} {master};set_interface_property {VGA_Subsystem_char_buffer_control_slave} {EXPORT_OF} {VGA_Subsystem_char_buffer_control_slave_translator.avalon_anti_slave_0};add_interface {VGA_Subsystem_char_buffer_slave} {avalon} {master};set_interface_property {VGA_Subsystem_char_buffer_slave} {EXPORT_OF} {VGA_Subsystem_char_buffer_slave_translator.avalon_anti_slave_0};add_interface {VGA_Subsystem_pixel_dma_control_slave} {avalon} {master};set_interface_property {VGA_Subsystem_pixel_dma_control_slave} {EXPORT_OF} {VGA_Subsystem_pixel_dma_control_slave_translator.avalon_anti_slave_0};add_interface {VGA_Subsystem_rgb_slave} {avalon} {master};set_interface_property {VGA_Subsystem_rgb_slave} {EXPORT_OF} {VGA_Subsystem_rgb_slave_translator.avalon_anti_slave_0};add_interface {Video_In_Subsystem_video_in_dma_control_slave} {avalon} {master};set_interface_property {Video_In_Subsystem_video_in_dma_control_slave} {EXPORT_OF} {Video_In_Subsystem_video_in_dma_control_slave_translator.avalon_anti_slave_0};add_interface {Video_In_Subsystem_video_in_edge_detection_control_slave} {avalon} {master};set_interface_property {Video_In_Subsystem_video_in_edge_detection_control_slave} {EXPORT_OF} {Video_In_Subsystem_video_in_edge_detection_control_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ADC.adc_slave} {0};set_module_assignment {interconnect_id.AV_Config.avalon_av_config_slave} {1};set_module_assignment {interconnect_id.Audio_Subsystem.audio_slave} {2};set_module_assignment {interconnect_id.Char_DMA_Addr_Translation.master} {0};set_module_assignment {interconnect_id.Expansion_JP1.s1} {3};set_module_assignment {interconnect_id.Expansion_JP2.s1} {4};set_module_assignment {interconnect_id.HEX3_HEX0.s1} {5};set_module_assignment {interconnect_id.HEX5_HEX4.s1} {6};set_module_assignment {interconnect_id.Interval_Timer.s1} {7};set_module_assignment {interconnect_id.Interval_Timer_2.s1} {8};set_module_assignment {interconnect_id.IrDA.avalon_irda_slave} {9};set_module_assignment {interconnect_id.JTAG_UART.avalon_jtag_slave} {10};set_module_assignment {interconnect_id.JTAG_UART_2.avalon_jtag_slave} {11};set_module_assignment {interconnect_id.LEDs.s1} {12};set_module_assignment {interconnect_id.Nios2.data_master} {1};set_module_assignment {interconnect_id.Nios2.debug_mem_slave} {13};set_module_assignment {interconnect_id.Nios2.instruction_master} {2};set_module_assignment {interconnect_id.Onchip_SRAM.s1} {14};set_module_assignment {interconnect_id.Onchip_SRAM.s2} {15};set_module_assignment {interconnect_id.PS2_Port.avalon_ps2_slave} {16};set_module_assignment {interconnect_id.PS2_Port_Dual.avalon_ps2_slave} {17};set_module_assignment {interconnect_id.Pixel_DMA_Addr_Translation.master} {3};set_module_assignment {interconnect_id.Pushbuttons.s1} {18};set_module_assignment {interconnect_id.SDRAM.s1} {19};set_module_assignment {interconnect_id.Slider_Switches.s1} {20};set_module_assignment {interconnect_id.SysID.control_slave} {21};set_module_assignment {interconnect_id.VGA_Subsystem.char_buffer_control_slave} {22};set_module_assignment {interconnect_id.VGA_Subsystem.char_buffer_slave} {23};set_module_assignment {interconnect_id.VGA_Subsystem.pixel_dma_control_slave} {24};set_module_assignment {interconnect_id.VGA_Subsystem.pixel_dma_master} {4};set_module_assignment {interconnect_id.VGA_Subsystem.rgb_slave} {25};set_module_assignment {interconnect_id.Video_In_DMA_Addr_Translation.master} {5};set_module_assignment {interconnect_id.Video_In_Subsystem.video_in_dma_control_slave} {26};set_module_assignment {interconnect_id.Video_In_Subsystem.video_in_dma_master} {6};set_module_assignment {interconnect_id.Video_In_Subsystem.video_in_edge_detection_control_slave} {27};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=2,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=28,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=2,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=1,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=11,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ADC_adc_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204000&quot;
   end=&quot;0x000000000ff204020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203040&quot;
   end=&quot;0x000000000ff203050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203000&quot;
   end=&quot;0x000000000ff203010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;IrDA_avalon_irda_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff201020&quot;
   end=&quot;0x000000000ff201028&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff201000&quot;
   end=&quot;0x000000000ff201008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;JTAG_UART_2_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff201010&quot;
   end=&quot;0x000000000ff201018&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;PS2_Port_avalon_ps2_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200100&quot;
   end=&quot;0x000000000ff200108&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;PS2_Port_Dual_avalon_ps2_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200108&quot;
   end=&quot;0x000000000ff200110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203030&quot;
   end=&quot;0x000000000ff203040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;23&quot;
   name=&quot;VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009000000&quot;
   end=&quot;0x00000000009002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;21&quot;
   name=&quot;SysID_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202040&quot;
   end=&quot;0x000000000ff202048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;Nios2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000a000000&quot;
   end=&quot;0x0000000000a000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;24&quot;
   name=&quot;VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203020&quot;
   end=&quot;0x000000000ff203030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;25&quot;
   name=&quot;VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203010&quot;
   end=&quot;0x000000000ff203014&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;Onchip_SRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;LEDs_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200000&quot;
   end=&quot;0x000000000ff200010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;HEX3_HEX0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200020&quot;
   end=&quot;0x000000000ff200030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;HEX5_HEX4_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200030&quot;
   end=&quot;0x000000000ff200040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;Slider_Switches_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200040&quot;
   end=&quot;0x000000000ff200050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;Pushbuttons_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200050&quot;
   end=&quot;0x000000000ff200060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Expansion_JP1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200060&quot;
   end=&quot;0x000000000ff200070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;Expansion_JP2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200070&quot;
   end=&quot;0x000000000ff200080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;Interval_Timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202000&quot;
   end=&quot;0x000000000ff202020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;Interval_Timer_2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202020&quot;
   end=&quot;0x000000000ff202040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;26&quot;
   name=&quot;Video_In_Subsystem_video_in_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203060&quot;
   end=&quot;0x000000000ff203070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;27&quot;
   name=&quot;Video_In_Subsystem_video_in_edge_detection_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203070&quot;
   end=&quot;0x000000000ff203080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=106,PKT_CACHE_L=103,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;26&quot;
   name=&quot;Video_In_Subsystem_video_in_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=5,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=106,PKT_CACHE_L=103,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;Onchip_SRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=6,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_ADDR_SIDEBAND_H=67,PKT_ADDR_SIDEBAND_L=67,PKT_BEGIN_BURST=69,PKT_BURSTWRAP_H=61,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=64,PKT_BURST_SIZE_L=62,PKT_BURST_TYPE_H=66,PKT_BURST_TYPE_L=65,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_CACHE_H=88,PKT_CACHE_L=85,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=68,PKT_DATA_SIDEBAND_L=68,PKT_DEST_ID_H=80,PKT_DEST_ID_L=76,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_QOS_H=70,PKT_QOS_L=70,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=75,PKT_SRC_ID_L=71,PKT_THREAD_ID_H=81,PKT_THREAD_ID_L=81,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_EXCLUSIVE=55,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=28,ST_DATA_W=94,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;Onchip_SRAM_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;Nios2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000a000000&quot;
   end=&quot;0x0000000000a000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=106,PKT_CACHE_L=103,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;Onchip_SRAM_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=4,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_ADDR_SIDEBAND_H=67,PKT_ADDR_SIDEBAND_L=67,PKT_BEGIN_BURST=69,PKT_BURSTWRAP_H=61,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=64,PKT_BURST_SIZE_L=62,PKT_BURST_TYPE_H=66,PKT_BURST_TYPE_L=65,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_CACHE_H=88,PKT_CACHE_L=85,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=68,PKT_DATA_SIDEBAND_L=68,PKT_DEST_ID_H=80,PKT_DEST_ID_L=76,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_QOS_H=70,PKT_QOS_L=70,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=75,PKT_SRC_ID_L=71,PKT_THREAD_ID_H=81,PKT_THREAD_ID_L=81,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_EXCLUSIVE=55,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=28,ST_DATA_W=94,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;24&quot;
   name=&quot;VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=106,PKT_CACHE_L=103,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=106,PKT_CACHE_L=103,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=9,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=11,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=10,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=17,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=16,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=22,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=23,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=21,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=13,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=24,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=25,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=19,MAX_BURSTWRAP=7,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=69,PKT_BURSTWRAP_H=61,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=64,PKT_BURST_SIZE_L=62,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=80,PKT_DEST_ID_L=76,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=75,PKT_SRC_ID_L=71,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=94,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=95,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=14,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=12,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=20,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=18,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=26,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=27,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=15,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=000000000000100000000000000,000000000001000000000000000,000000000000000001000000000,000000000000000100000000000,000000000010000000000000000,000000000100000000000000000,000000001000000000000000000,000000010000000000000000000,000000100000000000000000000,000001000000000000000000000,000010000000000000000000000,000000000000000000001000000,000000000000000000010000000,000000000000000000000010000,000000000000000000000100000,000000000000000000000001000,000100000000000000000000000,001000000000000000000000000,000000000000000010000000000,000000000000000000000000100,000000000000010000000000000,000000000000001000000000000,000000000000000000100000000,000000000000000000000000010,010000000000000000000000000,100000000000000000000000000,000000000000000000000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=14,DEFAULT_DESTID=19,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=19,14,23,13,12,5,6,20,18,3,4,17,16,11,10,9,8,7,21,1,25,24,22,2,26,27,0,END_ADDRESS=0x4000000,0x8040000,0x9002000,0xa000800,0xff200010,0xff200030,0xff200040,0xff200050,0xff200060,0xff200070,0xff200080,0xff200108,0xff200110,0xff201008,0xff201018,0xff201028,0xff202020,0xff202040,0xff202048,0xff203010,0xff203014,0xff203030,0xff203040,0xff203050,0xff203070,0xff203080,0xff204020,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=19:000000000000100000000000000:0x0:0x4000000:both:1:0:0:1,14:000000000001000000000000000:0x8000000:0x8040000:both:1:0:0:1,23:000000000000000001000000000:0x9000000:0x9002000:both:1:0:0:1,13:000000000000000100000000000:0xa000000:0xa000800:both:1:0:0:1,12:000000000010000000000000000:0xff200000:0xff200010:both:1:0:0:1,5:000000000100000000000000000:0xff200020:0xff200030:both:1:0:0:1,6:000000001000000000000000000:0xff200030:0xff200040:both:1:0:0:1,20:000000010000000000000000000:0xff200040:0xff200050:read:1:0:0:1,18:000000100000000000000000000:0xff200050:0xff200060:both:1:0:0:1,3:000001000000000000000000000:0xff200060:0xff200070:both:1:0:0:1,4:000010000000000000000000000:0xff200070:0xff200080:both:1:0:0:1,17:000000000000000000001000000:0xff200100:0xff200108:both:1:0:0:1,16:000000000000000000010000000:0xff200108:0xff200110:both:1:0:0:1,11:000000000000000000000010000:0xff201000:0xff201008:both:1:0:0:1,10:000000000000000000000100000:0xff201010:0xff201018:both:1:0:0:1,9:000000000000000000000001000:0xff201020:0xff201028:both:1:0:0:1,8:000100000000000000000000000:0xff202000:0xff202020:both:1:0:0:1,7:001000000000000000000000000:0xff202020:0xff202040:both:1:0:0:1,21:000000000000000010000000000:0xff202040:0xff202048:read:1:0:0:1,1:000000000000000000000000100:0xff203000:0xff203010:both:1:0:0:1,25:000000000000010000000000000:0xff203010:0xff203014:read:1:0:0:1,24:000000000000001000000000000:0xff203020:0xff203030:both:1:0:0:1,22:000000000000000000100000000:0xff203030:0xff203040:both:1:0:0:1,2:000000000000000000000000010:0xff203040:0xff203050:both:1:0:0:1,26:010000000000000000000000000:0xff203060:0xff203070:both:1:0:0:1,27:100000000000000000000000000:0xff203070:0xff203080:both:1:0:0:1,0:000000000000000000000000001:0xff204000:0xff204020:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,0x9000000,0xa000000,0xff200000,0xff200020,0xff200030,0xff200040,0xff200050,0xff200060,0xff200070,0xff200100,0xff200108,0xff201000,0xff201010,0xff201020,0xff202000,0xff202020,0xff202040,0xff203000,0xff203010,0xff203020,0xff203030,0xff203040,0xff203060,0xff203070,0xff204000,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,read,both,both,both,both,both,both,both,both,both,both,read,both,read,both,both,both,both,both,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=26,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=26,END_ADDRESS=0x10,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=26:1:0x0:0x10:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=19,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=19,14,END_ADDRESS=0x4000000,0x8040000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=80,PKT_DEST_ID_L=76,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=19:01:0x0:0x4000000:both:1:0:0:1,14:10:0x8000000:0x8040000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,ST_CHANNEL_W=28,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:18.1:CHANNEL_ID=010,100,001,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=19,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=19,15,13,END_ADDRESS=0x4000000,0x8040000,0xa000800,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=19:010:0x0:0x4000000:both:1:0:0:1,15:100:0x8000000:0x8040000:both:1:0:0:1,13:001:0xa000000:0xa000800:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,0xa000000,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both,both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=19,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=19,15,END_ADDRESS=0x4000000,0x8040000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=80,PKT_DEST_ID_L=76,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=19:01:0x0:0x4000000:both:1:0:0:1,15:10:0x8000000:0x8040000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,ST_CHANNEL_W=28,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=24,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=24,END_ADDRESS=0x10,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=24:1:0x0:0x10:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=22,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=22,END_ADDRESS=0x10,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=22:1:0x0:0x10:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,2:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,3,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,3:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,6,2,4,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=80,PKT_DEST_ID_L=76,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=1:0001:0x0:0x0:both:1:0:0:1,6:0010:0x0:0x0:write:1:0:0:1,2:0100:0x0:0x0:read:1:0:0:1,4:1000:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=28,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,write,read,read)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,6,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,6:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,write)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,5,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,5:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,4,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:read:1:0:0:1,4:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=read,read)(altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=9,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=28)(altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=9,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PIPELINED=0,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DEST_ID_H=80,PKT_DEST_ID_L=76,PKT_SRC_ID_H=75,PKT_SRC_ID_L=71,PKT_THREAD_ID_H=81,PKT_THREAD_ID_L=81,PKT_TRANS_POSTED=51,PKT_TRANS_WRITE=52,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=28,ST_DATA_W=94,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=28)(altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=61,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=69,PKT_BURSTWRAP_H=61,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=64,PKT_BURST_SIZE_L=62,PKT_BURST_TYPE_H=66,PKT_BURST_TYPE_L=65,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=28,ST_DATA_W=94)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=27,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_OUTPUTS=2,ST_CHANNEL_W=28,ST_DATA_W=94,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=28)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_OUTPUTS=2,ST_CHANNEL_W=28,ST_DATA_W=94,VALID_WIDTH=28)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=54,ST_CHANNEL_W=28,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_OUTPUTS=4,ST_CHANNEL_W=28,ST_DATA_W=94,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=27,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=28,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=28,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=79,IN_PKT_BURSTWRAP_L=77,IN_PKT_BURST_SIZE_H=82,IN_PKT_BURST_SIZE_L=80,IN_PKT_BURST_TYPE_H=84,IN_PKT_BURST_TYPE_L=83,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=76,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=111,IN_PKT_ORI_BURST_SIZE_L=109,IN_PKT_RESPONSE_STATUS_H=108,IN_PKT_RESPONSE_STATUS_L=107,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=112,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=64,OUT_PKT_BURST_SIZE_L=62,OUT_PKT_BURST_TYPE_H=66,OUT_PKT_BURST_TYPE_L=65,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=58,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=93,OUT_PKT_ORI_BURST_SIZE_L=91,OUT_PKT_RESPONSE_STATUS_H=90,OUT_PKT_RESPONSE_STATUS_L=89,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=94,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=28)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=61,IN_PKT_BURSTWRAP_L=59,IN_PKT_BURST_SIZE_H=64,IN_PKT_BURST_SIZE_L=62,IN_PKT_BURST_TYPE_H=66,IN_PKT_BURST_TYPE_L=65,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=58,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=93,IN_PKT_ORI_BURST_SIZE_L=91,IN_PKT_RESPONSE_STATUS_H=90,IN_PKT_RESPONSE_STATUS_L=89,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=94,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=82,OUT_PKT_BURST_SIZE_L=80,OUT_PKT_BURST_TYPE_H=84,OUT_PKT_BURST_TYPE_L=83,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=111,OUT_PKT_ORI_BURST_SIZE_L=109,OUT_PKT_RESPONSE_STATUS_H=108,OUT_PKT_RESPONSE_STATUS_L=107,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=112,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=28)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=79,IN_PKT_BURSTWRAP_L=77,IN_PKT_BURST_SIZE_H=82,IN_PKT_BURST_SIZE_L=80,IN_PKT_BURST_TYPE_H=84,IN_PKT_BURST_TYPE_L=83,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=76,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=111,IN_PKT_ORI_BURST_SIZE_L=109,IN_PKT_RESPONSE_STATUS_H=108,IN_PKT_RESPONSE_STATUS_L=107,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=112,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=64,OUT_PKT_BURST_SIZE_L=62,OUT_PKT_BURST_TYPE_H=66,OUT_PKT_BURST_TYPE_L=65,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=58,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=93,OUT_PKT_ORI_BURST_SIZE_L=91,OUT_PKT_RESPONSE_STATUS_H=90,OUT_PKT_RESPONSE_STATUS_L=89,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=94,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=28)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=61,IN_PKT_BURSTWRAP_L=59,IN_PKT_BURST_SIZE_H=64,IN_PKT_BURST_SIZE_L=62,IN_PKT_BURST_TYPE_H=66,IN_PKT_BURST_TYPE_L=65,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=58,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=93,IN_PKT_ORI_BURST_SIZE_L=91,IN_PKT_RESPONSE_STATUS_H=90,IN_PKT_RESPONSE_STATUS_L=89,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=94,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=82,OUT_PKT_BURST_SIZE_L=80,OUT_PKT_BURST_TYPE_H=84,OUT_PKT_BURST_TYPE_L=83,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=111,OUT_PKT_ORI_BURST_SIZE_L=109,OUT_PKT_RESPONSE_STATUS_H=108,OUT_PKT_RESPONSE_STATUS_L=107,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=112,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=28)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=61,IN_PKT_BURSTWRAP_L=59,IN_PKT_BURST_SIZE_H=64,IN_PKT_BURST_SIZE_L=62,IN_PKT_BURST_TYPE_H=66,IN_PKT_BURST_TYPE_L=65,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=58,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=93,IN_PKT_ORI_BURST_SIZE_L=91,IN_PKT_RESPONSE_STATUS_H=90,IN_PKT_RESPONSE_STATUS_L=89,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=94,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=82,OUT_PKT_BURST_SIZE_L=80,OUT_PKT_BURST_TYPE_H=84,OUT_PKT_BURST_TYPE_L=83,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=111,OUT_PKT_ORI_BURST_SIZE_L=109,OUT_PKT_RESPONSE_STATUS_H=108,OUT_PKT_RESPONSE_STATUS_L=107,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=112,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=28)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=61,IN_PKT_BURSTWRAP_L=59,IN_PKT_BURST_SIZE_H=64,IN_PKT_BURST_SIZE_L=62,IN_PKT_BURST_TYPE_H=66,IN_PKT_BURST_TYPE_L=65,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=58,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=93,IN_PKT_ORI_BURST_SIZE_L=91,IN_PKT_RESPONSE_STATUS_H=90,IN_PKT_RESPONSE_STATUS_L=89,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=94,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=82,OUT_PKT_BURST_SIZE_L=80,OUT_PKT_BURST_TYPE_H=84,OUT_PKT_BURST_TYPE_L=83,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=111,OUT_PKT_ORI_BURST_SIZE_L=109,OUT_PKT_RESPONSE_STATUS_H=108,OUT_PKT_RESPONSE_STATUS_L=107,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=112,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=28)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=79,IN_PKT_BURSTWRAP_L=77,IN_PKT_BURST_SIZE_H=82,IN_PKT_BURST_SIZE_L=80,IN_PKT_BURST_TYPE_H=84,IN_PKT_BURST_TYPE_L=83,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=76,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=111,IN_PKT_ORI_BURST_SIZE_L=109,IN_PKT_RESPONSE_STATUS_H=108,IN_PKT_RESPONSE_STATUS_L=107,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=112,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=64,OUT_PKT_BURST_SIZE_L=62,OUT_PKT_BURST_TYPE_H=66,OUT_PKT_BURST_TYPE_L=65,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=58,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=93,OUT_PKT_ORI_BURST_SIZE_L=91,OUT_PKT_RESPONSE_STATUS_H=90,OUT_PKT_RESPONSE_STATUS_L=89,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=94,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=28)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=79,IN_PKT_BURSTWRAP_L=77,IN_PKT_BURST_SIZE_H=82,IN_PKT_BURST_SIZE_L=80,IN_PKT_BURST_TYPE_H=84,IN_PKT_BURST_TYPE_L=83,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=76,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=111,IN_PKT_ORI_BURST_SIZE_L=109,IN_PKT_RESPONSE_STATUS_H=108,IN_PKT_RESPONSE_STATUS_L=107,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=112,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=64,OUT_PKT_BURST_SIZE_L=62,OUT_PKT_BURST_TYPE_H=66,OUT_PKT_BURST_TYPE_L=65,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=58,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=93,OUT_PKT_ORI_BURST_SIZE_L=91,OUT_PKT_RESPONSE_STATUS_H=90,OUT_PKT_RESPONSE_STATUS_L=89,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=94,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=28)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="Computer_System:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.1"
   name="Computer_System_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {Nios2_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Nios2_data_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {Nios2_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {Nios2_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Nios2_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Nios2_data_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Nios2_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Nios2_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Nios2_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Nios2_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Nios2_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Nios2_data_master_translator} {USE_READ} {1};set_instance_parameter_value {Nios2_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {Nios2_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Nios2_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Nios2_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Nios2_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Nios2_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Nios2_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Nios2_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {Nios2_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Nios2_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Nios2_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Nios2_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {Nios2_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Nios2_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Nios2_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {Nios2_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Nios2_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Nios2_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {Nios2_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Nios2_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Nios2_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Nios2_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Nios2_data_master_translator} {SYNC_RESET} {0};add_instance {Video_In_DMA_Addr_Translation_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_READ} {1};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_WRITE} {1};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_LOCK} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_translator} {SYNC_RESET} {0};add_instance {Video_In_Subsystem_video_in_dma_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_DATA_W} {16};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_READDATA} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_READ} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_WRITE} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_LOCK} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_translator} {SYNC_RESET} {0};add_instance {Nios2_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Nios2_instruction_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Nios2_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Nios2_instruction_master_translator} {SYNC_RESET} {0};add_instance {VGA_Subsystem_pixel_dma_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_DATA_W} {16};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_READDATA} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_READ} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_WRITE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_LOCK} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_translator} {SYNC_RESET} {0};add_instance {Pixel_DMA_Addr_Translation_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_READ} {1};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_WRITE} {1};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_LOCK} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_translator} {SYNC_RESET} {0};add_instance {Char_DMA_Addr_Translation_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_READ} {1};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_WRITE} {1};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_LOCK} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_translator} {SYNC_RESET} {0};add_instance {ADC_adc_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ADC_adc_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {ADC_adc_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ADC_adc_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ADC_adc_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ADC_adc_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ADC_adc_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_READ} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ADC_adc_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ADC_adc_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ADC_adc_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ADC_adc_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ADC_adc_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ADC_adc_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ADC_adc_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ADC_adc_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Audio_Subsystem_audio_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_READ} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {AV_Config_avalon_av_config_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_READ} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {IrDA_avalon_irda_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_READ} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {JTAG_UART_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {JTAG_UART_2_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {PS2_Port_avalon_ps2_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_READ} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {PS2_Port_Dual_avalon_ps2_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_READ} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {VGA_Subsystem_char_buffer_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_READ} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {VGA_Subsystem_char_buffer_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_READ} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {SysID_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {SysID_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {SysID_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {SysID_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {SysID_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {SysID_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {SysID_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {SysID_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {SysID_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {SysID_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {SysID_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SysID_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {SysID_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {SysID_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {SysID_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Nios2_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Nios2_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {VGA_Subsystem_pixel_dma_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_READ} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {VGA_Subsystem_rgb_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_READ} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {SDRAM_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {SDRAM_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {SDRAM_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {SDRAM_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {SDRAM_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {SDRAM_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {SDRAM_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {SDRAM_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {SDRAM_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_READ} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SDRAM_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {SDRAM_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {SDRAM_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {SDRAM_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {SDRAM_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Onchip_SRAM_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_READ} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Onchip_SRAM_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {LEDs_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LEDs_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {LEDs_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {LEDs_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {LEDs_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LEDs_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {LEDs_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {LEDs_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {LEDs_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LEDs_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LEDs_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_READ} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LEDs_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LEDs_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LEDs_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LEDs_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LEDs_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LEDs_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LEDs_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LEDs_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LEDs_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {HEX3_HEX0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_READ} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {HEX3_HEX0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {HEX5_HEX4_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_READ} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {HEX5_HEX4_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Slider_Switches_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_READ} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Slider_Switches_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Pushbuttons_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_READ} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Pushbuttons_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Expansion_JP1_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Expansion_JP1_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Expansion_JP1_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Expansion_JP1_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Expansion_JP1_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_READ} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Expansion_JP1_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Expansion_JP2_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Expansion_JP2_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Expansion_JP2_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Expansion_JP2_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Expansion_JP2_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_READ} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Expansion_JP2_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Interval_Timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Interval_Timer_2_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_READ} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Interval_Timer_2_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Video_In_Subsystem_video_in_dma_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_READ} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Onchip_SRAM_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READ} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Nios2_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Nios2_data_master_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Nios2_data_master_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Nios2_data_master_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Nios2_data_master_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Nios2_data_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {Nios2_data_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {Nios2_data_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {Nios2_data_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {Nios2_data_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {Nios2_data_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Nios2_data_master_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {Nios2_data_master_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {Nios2_data_master_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {Nios2_data_master_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Nios2_data_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Nios2_data_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Nios2_data_master_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Nios2_data_master_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Nios2_data_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Nios2_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Nios2_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Nios2_data_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Nios2_data_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Nios2_data_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Nios2_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Nios2_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Nios2_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Nios2_data_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Nios2_data_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Nios2_data_master_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Nios2_data_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Nios2_data_master_agent} {ST_DATA_W} {112};set_instance_parameter_value {Nios2_data_master_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Nios2_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {Nios2_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Nios2_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {Nios2_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Nios2_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ADC_adc_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204000&quot;
   end=&quot;0x000000000ff204020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203040&quot;
   end=&quot;0x000000000ff203050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203000&quot;
   end=&quot;0x000000000ff203010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;IrDA_avalon_irda_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff201020&quot;
   end=&quot;0x000000000ff201028&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff201000&quot;
   end=&quot;0x000000000ff201008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;JTAG_UART_2_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff201010&quot;
   end=&quot;0x000000000ff201018&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;PS2_Port_avalon_ps2_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200100&quot;
   end=&quot;0x000000000ff200108&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;PS2_Port_Dual_avalon_ps2_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200108&quot;
   end=&quot;0x000000000ff200110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203030&quot;
   end=&quot;0x000000000ff203040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;23&quot;
   name=&quot;VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009000000&quot;
   end=&quot;0x00000000009002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;21&quot;
   name=&quot;SysID_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202040&quot;
   end=&quot;0x000000000ff202048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;Nios2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000a000000&quot;
   end=&quot;0x0000000000a000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;24&quot;
   name=&quot;VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203020&quot;
   end=&quot;0x000000000ff203030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;25&quot;
   name=&quot;VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203010&quot;
   end=&quot;0x000000000ff203014&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;Onchip_SRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;LEDs_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200000&quot;
   end=&quot;0x000000000ff200010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;HEX3_HEX0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200020&quot;
   end=&quot;0x000000000ff200030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;HEX5_HEX4_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200030&quot;
   end=&quot;0x000000000ff200040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;Slider_Switches_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200040&quot;
   end=&quot;0x000000000ff200050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;Pushbuttons_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200050&quot;
   end=&quot;0x000000000ff200060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Expansion_JP1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200060&quot;
   end=&quot;0x000000000ff200070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;Expansion_JP2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200070&quot;
   end=&quot;0x000000000ff200080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;Interval_Timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202000&quot;
   end=&quot;0x000000000ff202020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;Interval_Timer_2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202020&quot;
   end=&quot;0x000000000ff202040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;26&quot;
   name=&quot;Video_In_Subsystem_video_in_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203060&quot;
   end=&quot;0x000000000ff203070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;27&quot;
   name=&quot;Video_In_Subsystem_video_in_edge_detection_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203070&quot;
   end=&quot;0x000000000ff203080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Nios2_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {Nios2_data_master_agent} {ID} {1};set_instance_parameter_value {Nios2_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {Nios2_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Nios2_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Nios2_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Nios2_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {Video_In_DMA_Addr_Translation_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {ST_DATA_W} {112};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;26&quot;
   name=&quot;Video_In_Subsystem_video_in_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {ID} {5};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_master_agent} {USE_WRITERESPONSE} {0};add_instance {Video_In_Subsystem_video_in_dma_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_QOS_H} {70};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_QOS_L} {70};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_DATA_SIDEBAND_H} {68};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_DATA_SIDEBAND_L} {68};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_ADDR_SIDEBAND_H} {67};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_ADDR_SIDEBAND_L} {67};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BURST_TYPE_H} {66};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BURST_TYPE_L} {65};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_CACHE_H} {88};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_CACHE_L} {85};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_DATA_H} {15};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {ST_DATA_W} {94};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;Onchip_SRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {ID} {6};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_agent} {USE_WRITERESPONSE} {0};add_instance {Nios2_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Nios2_instruction_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Nios2_instruction_master_agent} {ST_DATA_W} {112};set_instance_parameter_value {Nios2_instruction_master_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Nios2_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {Nios2_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {Nios2_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Nios2_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Nios2_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;Onchip_SRAM_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;Nios2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000a000000&quot;
   end=&quot;0x0000000000a000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Nios2_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {Nios2_instruction_master_agent} {ID} {2};set_instance_parameter_value {Nios2_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {Nios2_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Nios2_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Nios2_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Nios2_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {VGA_Subsystem_pixel_dma_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_QOS_H} {70};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_QOS_L} {70};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DATA_SIDEBAND_H} {68};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DATA_SIDEBAND_L} {68};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ADDR_SIDEBAND_H} {67};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ADDR_SIDEBAND_L} {67};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURST_TYPE_H} {66};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURST_TYPE_L} {65};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_CACHE_H} {88};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_CACHE_L} {85};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DATA_H} {15};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {ST_DATA_W} {94};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;Onchip_SRAM_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {ID} {4};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_agent} {USE_WRITERESPONSE} {0};add_instance {Pixel_DMA_Addr_Translation_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {ST_DATA_W} {112};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;24&quot;
   name=&quot;VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {ID} {3};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Pixel_DMA_Addr_Translation_master_agent} {USE_WRITERESPONSE} {0};add_instance {Char_DMA_Addr_Translation_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {ST_DATA_W} {112};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {ID} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Char_DMA_Addr_Translation_master_agent} {USE_WRITERESPONSE} {0};add_instance {ADC_adc_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {ADC_adc_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ADC_adc_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {ADC_adc_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {ADC_adc_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ADC_adc_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ADC_adc_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ADC_adc_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ADC_adc_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ADC_adc_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ADC_adc_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ADC_adc_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {ADC_adc_slave_agent} {ID} {0};set_instance_parameter_value {ADC_adc_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ADC_adc_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ADC_adc_slave_agent} {ECC_ENABLE} {0};add_instance {ADC_adc_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ADC_adc_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Audio_Subsystem_audio_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {ID} {2};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {ECC_ENABLE} {0};add_instance {Audio_Subsystem_audio_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {AV_Config_avalon_av_config_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {ID} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {ECC_ENABLE} {0};add_instance {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {IrDA_avalon_irda_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {ID} {9};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent} {ECC_ENABLE} {0};add_instance {IrDA_avalon_irda_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {IrDA_avalon_irda_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {JTAG_UART_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ID} {11};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {JTAG_UART_2_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {ID} {10};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {PS2_Port_avalon_ps2_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {ID} {17};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent} {ECC_ENABLE} {0};add_instance {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {PS2_Port_avalon_ps2_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {PS2_Port_Dual_avalon_ps2_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {ID} {16};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent} {ECC_ENABLE} {0};add_instance {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {VGA_Subsystem_char_buffer_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {ID} {22};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent} {ECC_ENABLE} {0};add_instance {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {VGA_Subsystem_char_buffer_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {ID} {23};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent} {ECC_ENABLE} {0};add_instance {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SysID_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {SysID_control_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {SysID_control_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {SysID_control_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {SysID_control_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {SysID_control_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {SysID_control_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {SysID_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {SysID_control_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {SysID_control_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {SysID_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SysID_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {SysID_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SysID_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SysID_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {SysID_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {SysID_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {SysID_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {SysID_control_slave_agent} {ID} {21};set_instance_parameter_value {SysID_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {SysID_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SysID_control_slave_agent} {ECC_ENABLE} {0};add_instance {SysID_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Nios2_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {ID} {13};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {Nios2_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Nios2_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {VGA_Subsystem_pixel_dma_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {ID} {24};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent} {ECC_ENABLE} {0};add_instance {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {VGA_Subsystem_rgb_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {ID} {25};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent} {ECC_ENABLE} {0};add_instance {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {VGA_Subsystem_rgb_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SDRAM_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {SDRAM_s1_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {SDRAM_s1_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {SDRAM_s1_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {SDRAM_s1_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {SDRAM_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {SDRAM_s1_agent} {ST_DATA_W} {94};set_instance_parameter_value {SDRAM_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {SDRAM_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SDRAM_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {SDRAM_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {SDRAM_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {SDRAM_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {SDRAM_s1_agent} {ID} {19};set_instance_parameter_value {SDRAM_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {SDRAM_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SDRAM_s1_agent} {ECC_ENABLE} {0};add_instance {SDRAM_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SDRAM_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Onchip_SRAM_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Onchip_SRAM_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Onchip_SRAM_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {Onchip_SRAM_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Onchip_SRAM_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Onchip_SRAM_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Onchip_SRAM_s1_agent} {ID} {14};set_instance_parameter_value {Onchip_SRAM_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent} {ECC_ENABLE} {0};add_instance {Onchip_SRAM_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Onchip_SRAM_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LEDs_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LEDs_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {LEDs_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {LEDs_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {LEDs_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {LEDs_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {LEDs_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {LEDs_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {LEDs_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {LEDs_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {LEDs_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {LEDs_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {LEDs_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {LEDs_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {LEDs_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {LEDs_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {LEDs_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LEDs_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {LEDs_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {LEDs_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {LEDs_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {LEDs_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LEDs_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LEDs_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LEDs_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LEDs_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {LEDs_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {LEDs_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {LEDs_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {LEDs_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LEDs_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {LEDs_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {LEDs_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LEDs_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {LEDs_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LEDs_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LEDs_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {LEDs_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LEDs_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {LEDs_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {LEDs_s1_agent} {ID} {12};set_instance_parameter_value {LEDs_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LEDs_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LEDs_s1_agent} {ECC_ENABLE} {0};add_instance {LEDs_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LEDs_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {HEX3_HEX0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {HEX3_HEX0_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {HEX3_HEX0_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {HEX3_HEX0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {HEX3_HEX0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {HEX3_HEX0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {HEX3_HEX0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {HEX3_HEX0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {HEX3_HEX0_s1_agent} {ID} {5};set_instance_parameter_value {HEX3_HEX0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent} {ECC_ENABLE} {0};add_instance {HEX3_HEX0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {HEX3_HEX0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {HEX5_HEX4_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {HEX5_HEX4_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {HEX5_HEX4_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {HEX5_HEX4_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {HEX5_HEX4_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {HEX5_HEX4_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {HEX5_HEX4_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {HEX5_HEX4_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {HEX5_HEX4_s1_agent} {ID} {6};set_instance_parameter_value {HEX5_HEX4_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent} {ECC_ENABLE} {0};add_instance {HEX5_HEX4_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {HEX5_HEX4_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Slider_Switches_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Slider_Switches_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Slider_Switches_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Slider_Switches_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {Slider_Switches_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Slider_Switches_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Slider_Switches_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Slider_Switches_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Slider_Switches_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Slider_Switches_s1_agent} {ID} {20};set_instance_parameter_value {Slider_Switches_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Slider_Switches_s1_agent} {ECC_ENABLE} {0};add_instance {Slider_Switches_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Slider_Switches_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Pushbuttons_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Pushbuttons_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Pushbuttons_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Pushbuttons_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {Pushbuttons_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Pushbuttons_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Pushbuttons_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Pushbuttons_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Pushbuttons_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Pushbuttons_s1_agent} {ID} {18};set_instance_parameter_value {Pushbuttons_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pushbuttons_s1_agent} {ECC_ENABLE} {0};add_instance {Pushbuttons_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Pushbuttons_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Expansion_JP1_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Expansion_JP1_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Expansion_JP1_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Expansion_JP1_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {Expansion_JP1_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP1_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Expansion_JP1_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Expansion_JP1_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Expansion_JP1_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Expansion_JP1_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Expansion_JP1_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Expansion_JP1_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Expansion_JP1_s1_agent} {ID} {3};set_instance_parameter_value {Expansion_JP1_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Expansion_JP1_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Expansion_JP1_s1_agent} {ECC_ENABLE} {0};add_instance {Expansion_JP1_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Expansion_JP1_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Expansion_JP2_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Expansion_JP2_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Expansion_JP2_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Expansion_JP2_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {Expansion_JP2_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP2_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Expansion_JP2_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Expansion_JP2_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Expansion_JP2_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Expansion_JP2_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Expansion_JP2_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Expansion_JP2_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Expansion_JP2_s1_agent} {ID} {4};set_instance_parameter_value {Expansion_JP2_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Expansion_JP2_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Expansion_JP2_s1_agent} {ECC_ENABLE} {0};add_instance {Expansion_JP2_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Expansion_JP2_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Interval_Timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Interval_Timer_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Interval_Timer_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {Interval_Timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Interval_Timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Interval_Timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Interval_Timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Interval_Timer_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Interval_Timer_s1_agent} {ID} {8};set_instance_parameter_value {Interval_Timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {ECC_ENABLE} {0};add_instance {Interval_Timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Interval_Timer_2_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Interval_Timer_2_s1_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Interval_Timer_2_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {Interval_Timer_2_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Interval_Timer_2_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Interval_Timer_2_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Interval_Timer_2_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Interval_Timer_2_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Interval_Timer_2_s1_agent} {ID} {7};set_instance_parameter_value {Interval_Timer_2_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent} {ECC_ENABLE} {0};add_instance {Interval_Timer_2_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Interval_Timer_2_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Video_In_Subsystem_video_in_dma_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {ID} {26};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent} {ECC_ENABLE} {0};add_instance {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {ID} {27};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent} {ECC_ENABLE} {0};add_instance {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Onchip_SRAM_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ST_CHANNEL_W} {28};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ST_DATA_W} {112};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ID} {15};set_instance_parameter_value {Onchip_SRAM_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ECC_ENABLE} {0};add_instance {Onchip_SRAM_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {19 14 23 13 12 5 6 20 18 3 4 17 16 11 10 9 8 7 21 1 25 24 22 2 26 27 0 };set_instance_parameter_value {router} {CHANNEL_ID} {000000000000100000000000000 000000000001000000000000000 000000000000000001000000000 000000000000000100000000000 000000000010000000000000000 000000000100000000000000000 000000001000000000000000000 000000010000000000000000000 000000100000000000000000000 000001000000000000000000000 000010000000000000000000000 000000000000000000001000000 000000000000000000010000000 000000000000000000000010000 000000000000000000000100000 000000000000000000000001000 000100000000000000000000000 001000000000000000000000000 000000000000000010000000000 000000000000000000000000100 000000000000010000000000000 000000000000001000000000000 000000000000000000100000000 000000000000000000000000010 010000000000000000000000000 100000000000000000000000000 000000000000000000000000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both read both both both both both both both both both both read both read both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x8000000 0x9000000 0xa000000 0xff200000 0xff200020 0xff200030 0xff200040 0xff200050 0xff200060 0xff200070 0xff200100 0xff200108 0xff201000 0xff201010 0xff201020 0xff202000 0xff202020 0xff202040 0xff203000 0xff203010 0xff203020 0xff203030 0xff203040 0xff203060 0xff203070 0xff204000 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000000 0x8040000 0x9002000 0xa000800 0xff200010 0xff200030 0xff200040 0xff200050 0xff200060 0xff200070 0xff200080 0xff200108 0xff200110 0xff201008 0xff201018 0xff201028 0xff202020 0xff202040 0xff202048 0xff203010 0xff203014 0xff203030 0xff203040 0xff203050 0xff203070 0xff203080 0xff204020 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {112};set_instance_parameter_value {router} {ST_CHANNEL_W} {28};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {14};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {19};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {26 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x10 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {112};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {26};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {19 14 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x8000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x4000000 0x8040000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {49};set_instance_parameter_value {router_002} {PKT_ADDR_L} {18};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_002} {ST_DATA_W} {94};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {19};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {19 15 13 };set_instance_parameter_value {router_003} {CHANNEL_ID} {010 100 001 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x8000000 0xa000000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x4000000 0x8040000 0xa000800 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {112};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {19};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {19 15 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x8000000 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x4000000 0x8040000 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {49};set_instance_parameter_value {router_004} {PKT_ADDR_L} {18};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_004} {ST_DATA_W} {94};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {19};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {24 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x10 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {112};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_005} {DECODER_TYPE} {0};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {24};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {22 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x10 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {112};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_006} {DECODER_TYPE} {0};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {22};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {1 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {112};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {1 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {112};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {1 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {67};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_009} {ST_DATA_W} {112};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {1 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {67};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_010} {ST_DATA_W} {112};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {1 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {67};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_011} {ST_DATA_W} {112};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {1 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {67};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_012} {ST_DATA_W} {112};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {1 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {67};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_013} {ST_DATA_W} {112};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {1 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {67};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_014} {ST_DATA_W} {112};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_015} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {67};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_015} {ST_DATA_W} {112};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {1 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {67};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_016} {ST_DATA_W} {112};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {1 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {67};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_017} {ST_DATA_W} {112};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {1 2 };set_instance_parameter_value {router_018} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {67};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_018} {ST_DATA_W} {112};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {router_019} {altera_merlin_router};set_instance_parameter_value {router_019} {DESTINATION_ID} {1 3 };set_instance_parameter_value {router_019} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_019} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_019} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_019} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_019} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_019} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_019} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_019} {SPAN_OFFSET} {};set_instance_parameter_value {router_019} {PKT_ADDR_H} {67};set_instance_parameter_value {router_019} {PKT_ADDR_L} {36};set_instance_parameter_value {router_019} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_019} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_019} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_019} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_019} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_019} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_019} {ST_DATA_W} {112};set_instance_parameter_value {router_019} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_019} {DECODER_TYPE} {1};set_instance_parameter_value {router_019} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_019} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_019} {MEMORY_ALIASING_DECODE} {0};add_instance {router_020} {altera_merlin_router};set_instance_parameter_value {router_020} {DESTINATION_ID} {1 };set_instance_parameter_value {router_020} {CHANNEL_ID} {1 };set_instance_parameter_value {router_020} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_020} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_020} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_020} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_020} {SPAN_OFFSET} {};set_instance_parameter_value {router_020} {PKT_ADDR_H} {67};set_instance_parameter_value {router_020} {PKT_ADDR_L} {36};set_instance_parameter_value {router_020} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_020} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_020} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_020} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_020} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_020} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_020} {ST_DATA_W} {112};set_instance_parameter_value {router_020} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_020} {DECODER_TYPE} {1};set_instance_parameter_value {router_020} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_020} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_020} {MEMORY_ALIASING_DECODE} {0};add_instance {router_021} {altera_merlin_router};set_instance_parameter_value {router_021} {DESTINATION_ID} {1 6 2 4 };set_instance_parameter_value {router_021} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_021} {TYPE_OF_TRANSACTION} {both write read read };set_instance_parameter_value {router_021} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_021} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_021} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_021} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_021} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_021} {SPAN_OFFSET} {};set_instance_parameter_value {router_021} {PKT_ADDR_H} {49};set_instance_parameter_value {router_021} {PKT_ADDR_L} {18};set_instance_parameter_value {router_021} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_021} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_021} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_021} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_021} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_021} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_021} {ST_DATA_W} {94};set_instance_parameter_value {router_021} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_021} {DECODER_TYPE} {1};set_instance_parameter_value {router_021} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_021} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_021} {MEMORY_ALIASING_DECODE} {0};add_instance {router_022} {altera_merlin_router};set_instance_parameter_value {router_022} {DESTINATION_ID} {1 6 };set_instance_parameter_value {router_022} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_022} {TYPE_OF_TRANSACTION} {both write };set_instance_parameter_value {router_022} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_022} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_022} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_022} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_022} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_022} {SPAN_OFFSET} {};set_instance_parameter_value {router_022} {PKT_ADDR_H} {67};set_instance_parameter_value {router_022} {PKT_ADDR_L} {36};set_instance_parameter_value {router_022} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_022} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_022} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_022} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_022} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_022} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_022} {ST_DATA_W} {112};set_instance_parameter_value {router_022} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_022} {DECODER_TYPE} {1};set_instance_parameter_value {router_022} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_022} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_022} {MEMORY_ALIASING_DECODE} {0};add_instance {router_023} {altera_merlin_router};set_instance_parameter_value {router_023} {DESTINATION_ID} {1 };set_instance_parameter_value {router_023} {CHANNEL_ID} {1 };set_instance_parameter_value {router_023} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_023} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_023} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_023} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_023} {SPAN_OFFSET} {};set_instance_parameter_value {router_023} {PKT_ADDR_H} {67};set_instance_parameter_value {router_023} {PKT_ADDR_L} {36};set_instance_parameter_value {router_023} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_023} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_023} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_023} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_023} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_023} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_023} {ST_DATA_W} {112};set_instance_parameter_value {router_023} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_023} {DECODER_TYPE} {1};set_instance_parameter_value {router_023} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_023} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_023} {MEMORY_ALIASING_DECODE} {0};add_instance {router_024} {altera_merlin_router};set_instance_parameter_value {router_024} {DESTINATION_ID} {1 };set_instance_parameter_value {router_024} {CHANNEL_ID} {1 };set_instance_parameter_value {router_024} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_024} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_024} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_024} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_024} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_024} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_024} {SPAN_OFFSET} {};set_instance_parameter_value {router_024} {PKT_ADDR_H} {67};set_instance_parameter_value {router_024} {PKT_ADDR_L} {36};set_instance_parameter_value {router_024} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_024} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_024} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_024} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_024} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_024} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_024} {ST_DATA_W} {112};set_instance_parameter_value {router_024} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_024} {DECODER_TYPE} {1};set_instance_parameter_value {router_024} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_024} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_024} {MEMORY_ALIASING_DECODE} {0};add_instance {router_025} {altera_merlin_router};set_instance_parameter_value {router_025} {DESTINATION_ID} {1 };set_instance_parameter_value {router_025} {CHANNEL_ID} {1 };set_instance_parameter_value {router_025} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_025} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_025} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_025} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_025} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_025} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_025} {SPAN_OFFSET} {};set_instance_parameter_value {router_025} {PKT_ADDR_H} {67};set_instance_parameter_value {router_025} {PKT_ADDR_L} {36};set_instance_parameter_value {router_025} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_025} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_025} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_025} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_025} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_025} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_025} {ST_DATA_W} {112};set_instance_parameter_value {router_025} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_025} {DECODER_TYPE} {1};set_instance_parameter_value {router_025} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_025} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_025} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_025} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_025} {MEMORY_ALIASING_DECODE} {0};add_instance {router_026} {altera_merlin_router};set_instance_parameter_value {router_026} {DESTINATION_ID} {1 };set_instance_parameter_value {router_026} {CHANNEL_ID} {1 };set_instance_parameter_value {router_026} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_026} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_026} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_026} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_026} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_026} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_026} {SPAN_OFFSET} {};set_instance_parameter_value {router_026} {PKT_ADDR_H} {67};set_instance_parameter_value {router_026} {PKT_ADDR_L} {36};set_instance_parameter_value {router_026} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_026} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_026} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_026} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_026} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_026} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_026} {ST_DATA_W} {112};set_instance_parameter_value {router_026} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_026} {DECODER_TYPE} {1};set_instance_parameter_value {router_026} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_026} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_026} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_026} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_026} {MEMORY_ALIASING_DECODE} {0};add_instance {router_027} {altera_merlin_router};set_instance_parameter_value {router_027} {DESTINATION_ID} {1 };set_instance_parameter_value {router_027} {CHANNEL_ID} {1 };set_instance_parameter_value {router_027} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_027} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_027} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_027} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_027} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_027} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_027} {SPAN_OFFSET} {};set_instance_parameter_value {router_027} {PKT_ADDR_H} {67};set_instance_parameter_value {router_027} {PKT_ADDR_L} {36};set_instance_parameter_value {router_027} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_027} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_027} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_027} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_027} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_027} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_027} {ST_DATA_W} {112};set_instance_parameter_value {router_027} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_027} {DECODER_TYPE} {1};set_instance_parameter_value {router_027} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_027} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_027} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_027} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_027} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_027} {MEMORY_ALIASING_DECODE} {0};add_instance {router_028} {altera_merlin_router};set_instance_parameter_value {router_028} {DESTINATION_ID} {1 };set_instance_parameter_value {router_028} {CHANNEL_ID} {1 };set_instance_parameter_value {router_028} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_028} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_028} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_028} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_028} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_028} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_028} {SPAN_OFFSET} {};set_instance_parameter_value {router_028} {PKT_ADDR_H} {67};set_instance_parameter_value {router_028} {PKT_ADDR_L} {36};set_instance_parameter_value {router_028} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_028} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_028} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_028} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_028} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_028} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_028} {ST_DATA_W} {112};set_instance_parameter_value {router_028} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_028} {DECODER_TYPE} {1};set_instance_parameter_value {router_028} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_028} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_028} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_028} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_028} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_028} {MEMORY_ALIASING_DECODE} {0};add_instance {router_029} {altera_merlin_router};set_instance_parameter_value {router_029} {DESTINATION_ID} {1 };set_instance_parameter_value {router_029} {CHANNEL_ID} {1 };set_instance_parameter_value {router_029} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_029} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_029} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_029} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_029} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_029} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_029} {SPAN_OFFSET} {};set_instance_parameter_value {router_029} {PKT_ADDR_H} {67};set_instance_parameter_value {router_029} {PKT_ADDR_L} {36};set_instance_parameter_value {router_029} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_029} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_029} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_029} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_029} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_029} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_029} {ST_DATA_W} {112};set_instance_parameter_value {router_029} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_029} {DECODER_TYPE} {1};set_instance_parameter_value {router_029} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_029} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_029} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_029} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_029} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_029} {MEMORY_ALIASING_DECODE} {0};add_instance {router_030} {altera_merlin_router};set_instance_parameter_value {router_030} {DESTINATION_ID} {1 };set_instance_parameter_value {router_030} {CHANNEL_ID} {1 };set_instance_parameter_value {router_030} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_030} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_030} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_030} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_030} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_030} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_030} {SPAN_OFFSET} {};set_instance_parameter_value {router_030} {PKT_ADDR_H} {67};set_instance_parameter_value {router_030} {PKT_ADDR_L} {36};set_instance_parameter_value {router_030} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_030} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_030} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_030} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_030} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_030} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_030} {ST_DATA_W} {112};set_instance_parameter_value {router_030} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_030} {DECODER_TYPE} {1};set_instance_parameter_value {router_030} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_030} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_030} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_030} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_030} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_030} {MEMORY_ALIASING_DECODE} {0};add_instance {router_031} {altera_merlin_router};set_instance_parameter_value {router_031} {DESTINATION_ID} {1 };set_instance_parameter_value {router_031} {CHANNEL_ID} {1 };set_instance_parameter_value {router_031} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_031} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_031} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_031} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_031} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_031} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_031} {SPAN_OFFSET} {};set_instance_parameter_value {router_031} {PKT_ADDR_H} {67};set_instance_parameter_value {router_031} {PKT_ADDR_L} {36};set_instance_parameter_value {router_031} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_031} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_031} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_031} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_031} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_031} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_031} {ST_DATA_W} {112};set_instance_parameter_value {router_031} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_031} {DECODER_TYPE} {1};set_instance_parameter_value {router_031} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_031} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_031} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_031} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_031} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_031} {MEMORY_ALIASING_DECODE} {0};add_instance {router_032} {altera_merlin_router};set_instance_parameter_value {router_032} {DESTINATION_ID} {1 5 };set_instance_parameter_value {router_032} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_032} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_032} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_032} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_032} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_032} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_032} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_032} {SPAN_OFFSET} {};set_instance_parameter_value {router_032} {PKT_ADDR_H} {67};set_instance_parameter_value {router_032} {PKT_ADDR_L} {36};set_instance_parameter_value {router_032} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_032} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_032} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_032} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_032} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_032} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_032} {ST_DATA_W} {112};set_instance_parameter_value {router_032} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_032} {DECODER_TYPE} {1};set_instance_parameter_value {router_032} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_032} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_032} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_032} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_032} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_032} {MEMORY_ALIASING_DECODE} {0};add_instance {router_033} {altera_merlin_router};set_instance_parameter_value {router_033} {DESTINATION_ID} {1 };set_instance_parameter_value {router_033} {CHANNEL_ID} {1 };set_instance_parameter_value {router_033} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_033} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_033} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_033} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_033} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_033} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_033} {SPAN_OFFSET} {};set_instance_parameter_value {router_033} {PKT_ADDR_H} {67};set_instance_parameter_value {router_033} {PKT_ADDR_L} {36};set_instance_parameter_value {router_033} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_033} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_033} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_033} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_033} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_033} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_033} {ST_DATA_W} {112};set_instance_parameter_value {router_033} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_033} {DECODER_TYPE} {1};set_instance_parameter_value {router_033} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_033} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_033} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_033} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_033} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_033} {MEMORY_ALIASING_DECODE} {0};add_instance {router_034} {altera_merlin_router};set_instance_parameter_value {router_034} {DESTINATION_ID} {2 4 };set_instance_parameter_value {router_034} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_034} {TYPE_OF_TRANSACTION} {read read };set_instance_parameter_value {router_034} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_034} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_034} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_034} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_034} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_034} {SPAN_OFFSET} {};set_instance_parameter_value {router_034} {PKT_ADDR_H} {67};set_instance_parameter_value {router_034} {PKT_ADDR_L} {36};set_instance_parameter_value {router_034} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_034} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_034} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_034} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_034} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_034} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_034} {ST_DATA_W} {112};set_instance_parameter_value {router_034} {ST_CHANNEL_W} {28};set_instance_parameter_value {router_034} {DECODER_TYPE} {1};set_instance_parameter_value {router_034} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_034} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_034} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_034} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_034} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_034} {MEMORY_ALIASING_DECODE} {0};add_instance {Nios2_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {Nios2_instruction_master_limiter} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {Nios2_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {Nios2_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {9};set_instance_parameter_value {Nios2_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {Nios2_instruction_master_limiter} {ST_DATA_W} {112};set_instance_parameter_value {Nios2_instruction_master_limiter} {ST_CHANNEL_W} {28};set_instance_parameter_value {Nios2_instruction_master_limiter} {VALID_WIDTH} {28};set_instance_parameter_value {Nios2_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {Nios2_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {Nios2_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {Nios2_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {Nios2_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Nios2_instruction_master_limiter} {REORDER} {0};add_instance {VGA_Subsystem_pixel_dma_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_DEST_ID_H} {80};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_DEST_ID_L} {76};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_SRC_ID_H} {75};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_SRC_ID_L} {71};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {MAX_OUTSTANDING_RESPONSES} {9};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PIPELINED} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {ST_DATA_W} {94};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {ST_CHANNEL_W} {28};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {VALID_WIDTH} {28};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_limiter} {REORDER} {0};add_instance {SDRAM_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_TYPE_H} {66};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_TYPE_L} {65};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {ST_DATA_W} {94};set_instance_parameter_value {SDRAM_s1_burst_adapter} {ST_CHANNEL_W} {28};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_BURSTWRAP_H} {61};set_instance_parameter_value {SDRAM_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {SDRAM_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {SDRAM_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {27};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {94};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {28};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {94};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {28};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {cmd_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_005} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux_005} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_006} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux_006} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_017} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_017} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_017} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_017} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_017} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_017} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_017} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_018} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_018} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_018} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_018} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_018} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_018} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_018} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_019} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_019} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_019} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_019} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_019} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_019} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_019} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_019} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_019} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_020} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_020} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_020} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_020} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_020} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_020} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_020} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_020} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_020} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_021} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_021} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_021} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_021} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_021} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_021} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_021} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_021} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_021} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_022} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_022} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_022} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_022} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_022} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_022} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_022} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_022} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_022} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_023} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_023} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_023} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_023} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_023} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_023} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_023} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_023} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_023} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_024} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_024} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_024} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_024} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_024} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_024} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_024} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_024} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_024} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_025} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_025} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_025} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_025} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_025} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_025} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_025} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_025} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_025} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_026} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_026} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_026} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_026} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_026} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_026} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_026} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_026} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_026} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_027} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_027} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_027} {ST_CHANNEL_W} {28};set_instance_parameter_value {cmd_mux_027} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_027} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_027} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_027} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_027} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_027} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_027} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_017} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_017} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_017} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_017} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_017} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_018} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_018} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_018} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_018} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_018} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_019} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_019} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_019} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_019} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_019} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_020} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_020} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_020} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_020} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_020} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_021} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_021} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_021} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_021} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_021} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_022} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_022} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_022} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_022} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_022} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_023} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_023} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_023} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_023} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_023} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_024} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_024} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_024} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_024} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_024} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_025} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_025} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_025} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_025} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_025} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_026} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_026} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_026} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_026} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_026} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_027} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_027} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_027} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_demux_027} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_027} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_027} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {27};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {94};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {94};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_005} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux_005} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_006} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux_006} {ST_CHANNEL_W} {28};set_instance_parameter_value {rsp_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_006} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_ST_DATA_W} {112};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_ST_DATA_W} {94};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {ST_CHANNEL_W} {28};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_ST_DATA_W} {94};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_ST_DATA_W} {112};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {ST_CHANNEL_W} {28};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_ST_DATA_W} {112};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_ST_DATA_W} {94};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {ST_CHANNEL_W} {28};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_ST_DATA_W} {94};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_ST_DATA_W} {112};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {ST_CHANNEL_W} {28};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_ST_DATA_W} {94};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_ST_DATA_W} {112};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {ST_CHANNEL_W} {28};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_ST_DATA_W} {94};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_ST_DATA_W} {112};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {ST_CHANNEL_W} {28};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_ST_DATA_W} {112};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_ST_DATA_W} {94};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {ST_CHANNEL_W} {28};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_ST_DATA_W} {112};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_ST_DATA_W} {94};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {ST_CHANNEL_W} {28};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Nios2_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Nios2_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Nios2_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Nios2_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Nios2_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {Video_In_DMA_Addr_Translation_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Video_In_DMA_Addr_Translation_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Video_In_DMA_Addr_Translation_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Video_In_DMA_Addr_Translation_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Video_In_DMA_Addr_Translation_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {Video_In_Subsystem_sys_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Video_In_Subsystem_sys_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Video_In_Subsystem_sys_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Video_In_Subsystem_sys_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Video_In_Subsystem_sys_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {System_PLL_sys_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {System_PLL_sys_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {System_PLL_sys_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {Nios2_data_master_translator.avalon_universal_master_0} {Nios2_data_master_agent.av} {avalon};set_connection_parameter_value {Nios2_data_master_translator.avalon_universal_master_0/Nios2_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Nios2_data_master_translator.avalon_universal_master_0/Nios2_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Nios2_data_master_translator.avalon_universal_master_0/Nios2_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {Nios2_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/Nios2_data_master_agent.rp} {qsys_mm.response};add_connection {Video_In_DMA_Addr_Translation_master_translator.avalon_universal_master_0} {Video_In_DMA_Addr_Translation_master_agent.av} {avalon};set_connection_parameter_value {Video_In_DMA_Addr_Translation_master_translator.avalon_universal_master_0/Video_In_DMA_Addr_Translation_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Video_In_DMA_Addr_Translation_master_translator.avalon_universal_master_0/Video_In_DMA_Addr_Translation_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Video_In_DMA_Addr_Translation_master_translator.avalon_universal_master_0/Video_In_DMA_Addr_Translation_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {Video_In_DMA_Addr_Translation_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/Video_In_DMA_Addr_Translation_master_agent.rp} {qsys_mm.response};add_connection {Video_In_Subsystem_video_in_dma_master_translator.avalon_universal_master_0} {Video_In_Subsystem_video_in_dma_master_agent.av} {avalon};set_connection_parameter_value {Video_In_Subsystem_video_in_dma_master_translator.avalon_universal_master_0/Video_In_Subsystem_video_in_dma_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Video_In_Subsystem_video_in_dma_master_translator.avalon_universal_master_0/Video_In_Subsystem_video_in_dma_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Video_In_Subsystem_video_in_dma_master_translator.avalon_universal_master_0/Video_In_Subsystem_video_in_dma_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {Video_In_Subsystem_video_in_dma_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/Video_In_Subsystem_video_in_dma_master_agent.rp} {qsys_mm.response};add_connection {Nios2_instruction_master_translator.avalon_universal_master_0} {Nios2_instruction_master_agent.av} {avalon};set_connection_parameter_value {Nios2_instruction_master_translator.avalon_universal_master_0/Nios2_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Nios2_instruction_master_translator.avalon_universal_master_0/Nios2_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Nios2_instruction_master_translator.avalon_universal_master_0/Nios2_instruction_master_agent.av} {defaultConnection} {false};add_connection {VGA_Subsystem_pixel_dma_master_translator.avalon_universal_master_0} {VGA_Subsystem_pixel_dma_master_agent.av} {avalon};set_connection_parameter_value {VGA_Subsystem_pixel_dma_master_translator.avalon_universal_master_0/VGA_Subsystem_pixel_dma_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {VGA_Subsystem_pixel_dma_master_translator.avalon_universal_master_0/VGA_Subsystem_pixel_dma_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {VGA_Subsystem_pixel_dma_master_translator.avalon_universal_master_0/VGA_Subsystem_pixel_dma_master_agent.av} {defaultConnection} {false};add_connection {Pixel_DMA_Addr_Translation_master_translator.avalon_universal_master_0} {Pixel_DMA_Addr_Translation_master_agent.av} {avalon};set_connection_parameter_value {Pixel_DMA_Addr_Translation_master_translator.avalon_universal_master_0/Pixel_DMA_Addr_Translation_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Pixel_DMA_Addr_Translation_master_translator.avalon_universal_master_0/Pixel_DMA_Addr_Translation_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Pixel_DMA_Addr_Translation_master_translator.avalon_universal_master_0/Pixel_DMA_Addr_Translation_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_005.src} {Pixel_DMA_Addr_Translation_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_005.src/Pixel_DMA_Addr_Translation_master_agent.rp} {qsys_mm.response};add_connection {Char_DMA_Addr_Translation_master_translator.avalon_universal_master_0} {Char_DMA_Addr_Translation_master_agent.av} {avalon};set_connection_parameter_value {Char_DMA_Addr_Translation_master_translator.avalon_universal_master_0/Char_DMA_Addr_Translation_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Char_DMA_Addr_Translation_master_translator.avalon_universal_master_0/Char_DMA_Addr_Translation_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Char_DMA_Addr_Translation_master_translator.avalon_universal_master_0/Char_DMA_Addr_Translation_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_006.src} {Char_DMA_Addr_Translation_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_006.src/Char_DMA_Addr_Translation_master_agent.rp} {qsys_mm.response};add_connection {ADC_adc_slave_agent.m0} {ADC_adc_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ADC_adc_slave_agent.m0/ADC_adc_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ADC_adc_slave_agent.m0/ADC_adc_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ADC_adc_slave_agent.m0/ADC_adc_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ADC_adc_slave_agent.rf_source} {ADC_adc_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {ADC_adc_slave_agent_rsp_fifo.out} {ADC_adc_slave_agent.rf_sink} {avalon_streaming};add_connection {ADC_adc_slave_agent.rdata_fifo_src} {ADC_adc_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {ADC_adc_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/ADC_adc_slave_agent.cp} {qsys_mm.command};add_connection {Audio_Subsystem_audio_slave_agent.m0} {Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Audio_Subsystem_audio_slave_agent.m0/Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Audio_Subsystem_audio_slave_agent.m0/Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Audio_Subsystem_audio_slave_agent.m0/Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Audio_Subsystem_audio_slave_agent.rf_source} {Audio_Subsystem_audio_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Audio_Subsystem_audio_slave_agent_rsp_fifo.out} {Audio_Subsystem_audio_slave_agent.rf_sink} {avalon_streaming};add_connection {Audio_Subsystem_audio_slave_agent.rdata_fifo_src} {Audio_Subsystem_audio_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {Audio_Subsystem_audio_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/Audio_Subsystem_audio_slave_agent.cp} {qsys_mm.command};add_connection {AV_Config_avalon_av_config_slave_agent.m0} {AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {AV_Config_avalon_av_config_slave_agent.m0/AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {AV_Config_avalon_av_config_slave_agent.m0/AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {AV_Config_avalon_av_config_slave_agent.m0/AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {AV_Config_avalon_av_config_slave_agent.rf_source} {AV_Config_avalon_av_config_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {AV_Config_avalon_av_config_slave_agent_rsp_fifo.out} {AV_Config_avalon_av_config_slave_agent.rf_sink} {avalon_streaming};add_connection {AV_Config_avalon_av_config_slave_agent.rdata_fifo_src} {AV_Config_avalon_av_config_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {AV_Config_avalon_av_config_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/AV_Config_avalon_av_config_slave_agent.cp} {qsys_mm.command};add_connection {IrDA_avalon_irda_slave_agent.m0} {IrDA_avalon_irda_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {IrDA_avalon_irda_slave_agent.m0/IrDA_avalon_irda_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {IrDA_avalon_irda_slave_agent.m0/IrDA_avalon_irda_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {IrDA_avalon_irda_slave_agent.m0/IrDA_avalon_irda_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {IrDA_avalon_irda_slave_agent.rf_source} {IrDA_avalon_irda_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {IrDA_avalon_irda_slave_agent_rsp_fifo.out} {IrDA_avalon_irda_slave_agent.rf_sink} {avalon_streaming};add_connection {IrDA_avalon_irda_slave_agent.rdata_fifo_src} {IrDA_avalon_irda_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {IrDA_avalon_irda_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/IrDA_avalon_irda_slave_agent.cp} {qsys_mm.command};add_connection {JTAG_UART_avalon_jtag_slave_agent.m0} {JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {JTAG_UART_avalon_jtag_slave_agent.rf_source} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.out} {JTAG_UART_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {JTAG_UART_avalon_jtag_slave_agent.rdata_fifo_src} {JTAG_UART_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {JTAG_UART_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/JTAG_UART_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {JTAG_UART_2_avalon_jtag_slave_agent.m0} {JTAG_UART_2_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent.m0/JTAG_UART_2_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent.m0/JTAG_UART_2_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_UART_2_avalon_jtag_slave_agent.m0/JTAG_UART_2_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {JTAG_UART_2_avalon_jtag_slave_agent.rf_source} {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo.out} {JTAG_UART_2_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {JTAG_UART_2_avalon_jtag_slave_agent.rdata_fifo_src} {JTAG_UART_2_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {JTAG_UART_2_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/JTAG_UART_2_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {PS2_Port_avalon_ps2_slave_agent.m0} {PS2_Port_avalon_ps2_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {PS2_Port_avalon_ps2_slave_agent.m0/PS2_Port_avalon_ps2_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {PS2_Port_avalon_ps2_slave_agent.m0/PS2_Port_avalon_ps2_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {PS2_Port_avalon_ps2_slave_agent.m0/PS2_Port_avalon_ps2_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {PS2_Port_avalon_ps2_slave_agent.rf_source} {PS2_Port_avalon_ps2_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {PS2_Port_avalon_ps2_slave_agent_rsp_fifo.out} {PS2_Port_avalon_ps2_slave_agent.rf_sink} {avalon_streaming};add_connection {PS2_Port_avalon_ps2_slave_agent.rdata_fifo_src} {PS2_Port_avalon_ps2_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {PS2_Port_avalon_ps2_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/PS2_Port_avalon_ps2_slave_agent.cp} {qsys_mm.command};add_connection {PS2_Port_Dual_avalon_ps2_slave_agent.m0} {PS2_Port_Dual_avalon_ps2_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent.m0/PS2_Port_Dual_avalon_ps2_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent.m0/PS2_Port_Dual_avalon_ps2_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {PS2_Port_Dual_avalon_ps2_slave_agent.m0/PS2_Port_Dual_avalon_ps2_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {PS2_Port_Dual_avalon_ps2_slave_agent.rf_source} {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo.out} {PS2_Port_Dual_avalon_ps2_slave_agent.rf_sink} {avalon_streaming};add_connection {PS2_Port_Dual_avalon_ps2_slave_agent.rdata_fifo_src} {PS2_Port_Dual_avalon_ps2_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {PS2_Port_Dual_avalon_ps2_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/PS2_Port_Dual_avalon_ps2_slave_agent.cp} {qsys_mm.command};add_connection {VGA_Subsystem_char_buffer_control_slave_agent.m0} {VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent.m0/VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent.m0/VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {VGA_Subsystem_char_buffer_control_slave_agent.m0/VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {VGA_Subsystem_char_buffer_control_slave_agent.rf_source} {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo.out} {VGA_Subsystem_char_buffer_control_slave_agent.rf_sink} {avalon_streaming};add_connection {VGA_Subsystem_char_buffer_control_slave_agent.rdata_fifo_src} {VGA_Subsystem_char_buffer_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {VGA_Subsystem_char_buffer_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/VGA_Subsystem_char_buffer_control_slave_agent.cp} {qsys_mm.command};add_connection {VGA_Subsystem_char_buffer_slave_agent.m0} {VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {VGA_Subsystem_char_buffer_slave_agent.m0/VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {VGA_Subsystem_char_buffer_slave_agent.m0/VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {VGA_Subsystem_char_buffer_slave_agent.m0/VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {VGA_Subsystem_char_buffer_slave_agent.rf_source} {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo.out} {VGA_Subsystem_char_buffer_slave_agent.rf_sink} {avalon_streaming};add_connection {VGA_Subsystem_char_buffer_slave_agent.rdata_fifo_src} {VGA_Subsystem_char_buffer_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {VGA_Subsystem_char_buffer_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/VGA_Subsystem_char_buffer_slave_agent.cp} {qsys_mm.command};add_connection {SysID_control_slave_agent.m0} {SysID_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {SysID_control_slave_agent.m0/SysID_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {SysID_control_slave_agent.m0/SysID_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {SysID_control_slave_agent.m0/SysID_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {SysID_control_slave_agent.rf_source} {SysID_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {SysID_control_slave_agent_rsp_fifo.out} {SysID_control_slave_agent.rf_sink} {avalon_streaming};add_connection {SysID_control_slave_agent.rdata_fifo_src} {SysID_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {SysID_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/SysID_control_slave_agent.cp} {qsys_mm.command};add_connection {Nios2_debug_mem_slave_agent.m0} {Nios2_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Nios2_debug_mem_slave_agent.m0/Nios2_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Nios2_debug_mem_slave_agent.m0/Nios2_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Nios2_debug_mem_slave_agent.m0/Nios2_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Nios2_debug_mem_slave_agent.rf_source} {Nios2_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Nios2_debug_mem_slave_agent_rsp_fifo.out} {Nios2_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {Nios2_debug_mem_slave_agent.rdata_fifo_src} {Nios2_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {Nios2_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/Nios2_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {VGA_Subsystem_pixel_dma_control_slave_agent.m0} {VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent.m0/VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent.m0/VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {VGA_Subsystem_pixel_dma_control_slave_agent.m0/VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {VGA_Subsystem_pixel_dma_control_slave_agent.rf_source} {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo.out} {VGA_Subsystem_pixel_dma_control_slave_agent.rf_sink} {avalon_streaming};add_connection {VGA_Subsystem_pixel_dma_control_slave_agent.rdata_fifo_src} {VGA_Subsystem_pixel_dma_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_012.src} {VGA_Subsystem_pixel_dma_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/VGA_Subsystem_pixel_dma_control_slave_agent.cp} {qsys_mm.command};add_connection {VGA_Subsystem_rgb_slave_agent.m0} {VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {VGA_Subsystem_rgb_slave_agent.m0/VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {VGA_Subsystem_rgb_slave_agent.m0/VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {VGA_Subsystem_rgb_slave_agent.m0/VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {VGA_Subsystem_rgb_slave_agent.rf_source} {VGA_Subsystem_rgb_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {VGA_Subsystem_rgb_slave_agent_rsp_fifo.out} {VGA_Subsystem_rgb_slave_agent.rf_sink} {avalon_streaming};add_connection {VGA_Subsystem_rgb_slave_agent.rdata_fifo_src} {VGA_Subsystem_rgb_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_013.src} {VGA_Subsystem_rgb_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/VGA_Subsystem_rgb_slave_agent.cp} {qsys_mm.command};add_connection {SDRAM_s1_agent.m0} {SDRAM_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {SDRAM_s1_agent.rf_source} {SDRAM_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {SDRAM_s1_agent_rsp_fifo.out} {SDRAM_s1_agent.rf_sink} {avalon_streaming};add_connection {SDRAM_s1_agent.rdata_fifo_src} {SDRAM_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {SDRAM_s1_agent_rdata_fifo.out} {SDRAM_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Onchip_SRAM_s1_agent.m0} {Onchip_SRAM_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Onchip_SRAM_s1_agent.m0/Onchip_SRAM_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Onchip_SRAM_s1_agent.m0/Onchip_SRAM_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Onchip_SRAM_s1_agent.m0/Onchip_SRAM_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Onchip_SRAM_s1_agent.rf_source} {Onchip_SRAM_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Onchip_SRAM_s1_agent_rsp_fifo.out} {Onchip_SRAM_s1_agent.rf_sink} {avalon_streaming};add_connection {Onchip_SRAM_s1_agent.rdata_fifo_src} {Onchip_SRAM_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_015.src} {Onchip_SRAM_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/Onchip_SRAM_s1_agent.cp} {qsys_mm.command};add_connection {LEDs_s1_agent.m0} {LEDs_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LEDs_s1_agent.m0/LEDs_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LEDs_s1_agent.m0/LEDs_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LEDs_s1_agent.m0/LEDs_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LEDs_s1_agent.rf_source} {LEDs_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {LEDs_s1_agent_rsp_fifo.out} {LEDs_s1_agent.rf_sink} {avalon_streaming};add_connection {LEDs_s1_agent.rdata_fifo_src} {LEDs_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_016.src} {LEDs_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/LEDs_s1_agent.cp} {qsys_mm.command};add_connection {HEX3_HEX0_s1_agent.m0} {HEX3_HEX0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {HEX3_HEX0_s1_agent.m0/HEX3_HEX0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {HEX3_HEX0_s1_agent.m0/HEX3_HEX0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {HEX3_HEX0_s1_agent.m0/HEX3_HEX0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {HEX3_HEX0_s1_agent.rf_source} {HEX3_HEX0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {HEX3_HEX0_s1_agent_rsp_fifo.out} {HEX3_HEX0_s1_agent.rf_sink} {avalon_streaming};add_connection {HEX3_HEX0_s1_agent.rdata_fifo_src} {HEX3_HEX0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_017.src} {HEX3_HEX0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_017.src/HEX3_HEX0_s1_agent.cp} {qsys_mm.command};add_connection {HEX5_HEX4_s1_agent.m0} {HEX5_HEX4_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {HEX5_HEX4_s1_agent.m0/HEX5_HEX4_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {HEX5_HEX4_s1_agent.m0/HEX5_HEX4_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {HEX5_HEX4_s1_agent.m0/HEX5_HEX4_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {HEX5_HEX4_s1_agent.rf_source} {HEX5_HEX4_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {HEX5_HEX4_s1_agent_rsp_fifo.out} {HEX5_HEX4_s1_agent.rf_sink} {avalon_streaming};add_connection {HEX5_HEX4_s1_agent.rdata_fifo_src} {HEX5_HEX4_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_018.src} {HEX5_HEX4_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_018.src/HEX5_HEX4_s1_agent.cp} {qsys_mm.command};add_connection {Slider_Switches_s1_agent.m0} {Slider_Switches_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Slider_Switches_s1_agent.m0/Slider_Switches_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Slider_Switches_s1_agent.m0/Slider_Switches_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Slider_Switches_s1_agent.m0/Slider_Switches_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Slider_Switches_s1_agent.rf_source} {Slider_Switches_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Slider_Switches_s1_agent_rsp_fifo.out} {Slider_Switches_s1_agent.rf_sink} {avalon_streaming};add_connection {Slider_Switches_s1_agent.rdata_fifo_src} {Slider_Switches_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_019.src} {Slider_Switches_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_019.src/Slider_Switches_s1_agent.cp} {qsys_mm.command};add_connection {Pushbuttons_s1_agent.m0} {Pushbuttons_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Pushbuttons_s1_agent.m0/Pushbuttons_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Pushbuttons_s1_agent.m0/Pushbuttons_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Pushbuttons_s1_agent.m0/Pushbuttons_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Pushbuttons_s1_agent.rf_source} {Pushbuttons_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Pushbuttons_s1_agent_rsp_fifo.out} {Pushbuttons_s1_agent.rf_sink} {avalon_streaming};add_connection {Pushbuttons_s1_agent.rdata_fifo_src} {Pushbuttons_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_020.src} {Pushbuttons_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_020.src/Pushbuttons_s1_agent.cp} {qsys_mm.command};add_connection {Expansion_JP1_s1_agent.m0} {Expansion_JP1_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Expansion_JP1_s1_agent.m0/Expansion_JP1_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Expansion_JP1_s1_agent.m0/Expansion_JP1_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Expansion_JP1_s1_agent.m0/Expansion_JP1_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Expansion_JP1_s1_agent.rf_source} {Expansion_JP1_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Expansion_JP1_s1_agent_rsp_fifo.out} {Expansion_JP1_s1_agent.rf_sink} {avalon_streaming};add_connection {Expansion_JP1_s1_agent.rdata_fifo_src} {Expansion_JP1_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_021.src} {Expansion_JP1_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_021.src/Expansion_JP1_s1_agent.cp} {qsys_mm.command};add_connection {Expansion_JP2_s1_agent.m0} {Expansion_JP2_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Expansion_JP2_s1_agent.m0/Expansion_JP2_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Expansion_JP2_s1_agent.m0/Expansion_JP2_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Expansion_JP2_s1_agent.m0/Expansion_JP2_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Expansion_JP2_s1_agent.rf_source} {Expansion_JP2_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Expansion_JP2_s1_agent_rsp_fifo.out} {Expansion_JP2_s1_agent.rf_sink} {avalon_streaming};add_connection {Expansion_JP2_s1_agent.rdata_fifo_src} {Expansion_JP2_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_022.src} {Expansion_JP2_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_022.src/Expansion_JP2_s1_agent.cp} {qsys_mm.command};add_connection {Interval_Timer_s1_agent.m0} {Interval_Timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Interval_Timer_s1_agent.m0/Interval_Timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Interval_Timer_s1_agent.m0/Interval_Timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Interval_Timer_s1_agent.m0/Interval_Timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Interval_Timer_s1_agent.rf_source} {Interval_Timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Interval_Timer_s1_agent_rsp_fifo.out} {Interval_Timer_s1_agent.rf_sink} {avalon_streaming};add_connection {Interval_Timer_s1_agent.rdata_fifo_src} {Interval_Timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_023.src} {Interval_Timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_023.src/Interval_Timer_s1_agent.cp} {qsys_mm.command};add_connection {Interval_Timer_2_s1_agent.m0} {Interval_Timer_2_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Interval_Timer_2_s1_agent.m0/Interval_Timer_2_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Interval_Timer_2_s1_agent.m0/Interval_Timer_2_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Interval_Timer_2_s1_agent.m0/Interval_Timer_2_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Interval_Timer_2_s1_agent.rf_source} {Interval_Timer_2_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Interval_Timer_2_s1_agent_rsp_fifo.out} {Interval_Timer_2_s1_agent.rf_sink} {avalon_streaming};add_connection {Interval_Timer_2_s1_agent.rdata_fifo_src} {Interval_Timer_2_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_024.src} {Interval_Timer_2_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_024.src/Interval_Timer_2_s1_agent.cp} {qsys_mm.command};add_connection {Video_In_Subsystem_video_in_dma_control_slave_agent.m0} {Video_In_Subsystem_video_in_dma_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent.m0/Video_In_Subsystem_video_in_dma_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent.m0/Video_In_Subsystem_video_in_dma_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Video_In_Subsystem_video_in_dma_control_slave_agent.m0/Video_In_Subsystem_video_in_dma_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Video_In_Subsystem_video_in_dma_control_slave_agent.rf_source} {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo.out} {Video_In_Subsystem_video_in_dma_control_slave_agent.rf_sink} {avalon_streaming};add_connection {Video_In_Subsystem_video_in_dma_control_slave_agent.rdata_fifo_src} {Video_In_Subsystem_video_in_dma_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_025.src} {Video_In_Subsystem_video_in_dma_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_025.src/Video_In_Subsystem_video_in_dma_control_slave_agent.cp} {qsys_mm.command};add_connection {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.m0} {Video_In_Subsystem_video_in_edge_detection_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.m0/Video_In_Subsystem_video_in_edge_detection_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.m0/Video_In_Subsystem_video_in_edge_detection_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.m0/Video_In_Subsystem_video_in_edge_detection_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.rf_source} {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo.out} {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.rf_sink} {avalon_streaming};add_connection {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.rdata_fifo_src} {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_026.src} {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_026.src/Video_In_Subsystem_video_in_edge_detection_control_slave_agent.cp} {qsys_mm.command};add_connection {Onchip_SRAM_s2_agent.m0} {Onchip_SRAM_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Onchip_SRAM_s2_agent.rf_source} {Onchip_SRAM_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {Onchip_SRAM_s2_agent_rsp_fifo.out} {Onchip_SRAM_s2_agent.rf_sink} {avalon_streaming};add_connection {Onchip_SRAM_s2_agent.rdata_fifo_src} {Onchip_SRAM_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_027.src} {Onchip_SRAM_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_027.src/Onchip_SRAM_s2_agent.cp} {qsys_mm.command};add_connection {Nios2_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {Nios2_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {Video_In_DMA_Addr_Translation_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {Video_In_DMA_Addr_Translation_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {Video_In_Subsystem_video_in_dma_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {Video_In_Subsystem_video_in_dma_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {Nios2_instruction_master_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {Nios2_instruction_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {VGA_Subsystem_pixel_dma_master_agent.cp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_master_agent.cp/router_004.sink} {qsys_mm.command};add_connection {Pixel_DMA_Addr_Translation_master_agent.cp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {Pixel_DMA_Addr_Translation_master_agent.cp/router_005.sink} {qsys_mm.command};add_connection {router_005.src} {cmd_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/cmd_demux_005.sink} {qsys_mm.command};add_connection {Char_DMA_Addr_Translation_master_agent.cp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {Char_DMA_Addr_Translation_master_agent.cp/router_006.sink} {qsys_mm.command};add_connection {router_006.src} {cmd_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/cmd_demux_006.sink} {qsys_mm.command};add_connection {ADC_adc_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {ADC_adc_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux.sink} {qsys_mm.response};add_connection {Audio_Subsystem_audio_slave_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {Audio_Subsystem_audio_slave_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {AV_Config_avalon_av_config_slave_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {AV_Config_avalon_av_config_slave_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {IrDA_avalon_irda_slave_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {IrDA_avalon_irda_slave_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {JTAG_UART_avalon_jtag_slave_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {JTAG_UART_avalon_jtag_slave_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {JTAG_UART_2_avalon_jtag_slave_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {JTAG_UART_2_avalon_jtag_slave_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {PS2_Port_avalon_ps2_slave_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {PS2_Port_avalon_ps2_slave_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {PS2_Port_Dual_avalon_ps2_slave_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {PS2_Port_Dual_avalon_ps2_slave_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {VGA_Subsystem_char_buffer_control_slave_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_char_buffer_control_slave_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {VGA_Subsystem_char_buffer_slave_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_char_buffer_slave_agent.rp/router_016.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {SysID_control_slave_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {SysID_control_slave_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {Nios2_debug_mem_slave_agent.rp} {router_018.sink} {avalon_streaming};preview_set_connection_tag {Nios2_debug_mem_slave_agent.rp/router_018.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {VGA_Subsystem_pixel_dma_control_slave_agent.rp} {router_019.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_control_slave_agent.rp/router_019.sink} {qsys_mm.response};add_connection {router_019.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_019.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {VGA_Subsystem_rgb_slave_agent.rp} {router_020.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_rgb_slave_agent.rp/router_020.sink} {qsys_mm.response};add_connection {router_020.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_020.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {SDRAM_s1_agent.rp} {router_021.sink} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_agent.rp/router_021.sink} {qsys_mm.response};add_connection {router_021.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {router_021.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {Onchip_SRAM_s1_agent.rp} {router_022.sink} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s1_agent.rp/router_022.sink} {qsys_mm.response};add_connection {router_022.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_022.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {LEDs_s1_agent.rp} {router_023.sink} {avalon_streaming};preview_set_connection_tag {LEDs_s1_agent.rp/router_023.sink} {qsys_mm.response};add_connection {router_023.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {router_023.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {HEX3_HEX0_s1_agent.rp} {router_024.sink} {avalon_streaming};preview_set_connection_tag {HEX3_HEX0_s1_agent.rp/router_024.sink} {qsys_mm.response};add_connection {router_024.src} {rsp_demux_017.sink} {avalon_streaming};preview_set_connection_tag {router_024.src/rsp_demux_017.sink} {qsys_mm.response};add_connection {HEX5_HEX4_s1_agent.rp} {router_025.sink} {avalon_streaming};preview_set_connection_tag {HEX5_HEX4_s1_agent.rp/router_025.sink} {qsys_mm.response};add_connection {router_025.src} {rsp_demux_018.sink} {avalon_streaming};preview_set_connection_tag {router_025.src/rsp_demux_018.sink} {qsys_mm.response};add_connection {Slider_Switches_s1_agent.rp} {router_026.sink} {avalon_streaming};preview_set_connection_tag {Slider_Switches_s1_agent.rp/router_026.sink} {qsys_mm.response};add_connection {router_026.src} {rsp_demux_019.sink} {avalon_streaming};preview_set_connection_tag {router_026.src/rsp_demux_019.sink} {qsys_mm.response};add_connection {Pushbuttons_s1_agent.rp} {router_027.sink} {avalon_streaming};preview_set_connection_tag {Pushbuttons_s1_agent.rp/router_027.sink} {qsys_mm.response};add_connection {router_027.src} {rsp_demux_020.sink} {avalon_streaming};preview_set_connection_tag {router_027.src/rsp_demux_020.sink} {qsys_mm.response};add_connection {Expansion_JP1_s1_agent.rp} {router_028.sink} {avalon_streaming};preview_set_connection_tag {Expansion_JP1_s1_agent.rp/router_028.sink} {qsys_mm.response};add_connection {router_028.src} {rsp_demux_021.sink} {avalon_streaming};preview_set_connection_tag {router_028.src/rsp_demux_021.sink} {qsys_mm.response};add_connection {Expansion_JP2_s1_agent.rp} {router_029.sink} {avalon_streaming};preview_set_connection_tag {Expansion_JP2_s1_agent.rp/router_029.sink} {qsys_mm.response};add_connection {router_029.src} {rsp_demux_022.sink} {avalon_streaming};preview_set_connection_tag {router_029.src/rsp_demux_022.sink} {qsys_mm.response};add_connection {Interval_Timer_s1_agent.rp} {router_030.sink} {avalon_streaming};preview_set_connection_tag {Interval_Timer_s1_agent.rp/router_030.sink} {qsys_mm.response};add_connection {router_030.src} {rsp_demux_023.sink} {avalon_streaming};preview_set_connection_tag {router_030.src/rsp_demux_023.sink} {qsys_mm.response};add_connection {Interval_Timer_2_s1_agent.rp} {router_031.sink} {avalon_streaming};preview_set_connection_tag {Interval_Timer_2_s1_agent.rp/router_031.sink} {qsys_mm.response};add_connection {router_031.src} {rsp_demux_024.sink} {avalon_streaming};preview_set_connection_tag {router_031.src/rsp_demux_024.sink} {qsys_mm.response};add_connection {Video_In_Subsystem_video_in_dma_control_slave_agent.rp} {router_032.sink} {avalon_streaming};preview_set_connection_tag {Video_In_Subsystem_video_in_dma_control_slave_agent.rp/router_032.sink} {qsys_mm.response};add_connection {router_032.src} {rsp_demux_025.sink} {avalon_streaming};preview_set_connection_tag {router_032.src/rsp_demux_025.sink} {qsys_mm.response};add_connection {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.rp} {router_033.sink} {avalon_streaming};preview_set_connection_tag {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.rp/router_033.sink} {qsys_mm.response};add_connection {router_033.src} {rsp_demux_026.sink} {avalon_streaming};preview_set_connection_tag {router_033.src/rsp_demux_026.sink} {qsys_mm.response};add_connection {Onchip_SRAM_s2_agent.rp} {router_034.sink} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_agent.rp/router_034.sink} {qsys_mm.response};add_connection {router_034.src} {rsp_demux_027.sink} {avalon_streaming};preview_set_connection_tag {router_034.src/rsp_demux_027.sink} {qsys_mm.response};add_connection {router_003.src} {Nios2_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_003.src/Nios2_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {Nios2_instruction_master_limiter.cmd_src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {Nios2_instruction_master_limiter.cmd_src/cmd_demux_003.sink} {qsys_mm.command};add_connection {rsp_mux_003.src} {Nios2_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/Nios2_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {Nios2_instruction_master_limiter.rsp_src} {Nios2_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {Nios2_instruction_master_limiter.rsp_src/Nios2_instruction_master_agent.rp} {qsys_mm.response};add_connection {router_004.src} {VGA_Subsystem_pixel_dma_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_004.src/VGA_Subsystem_pixel_dma_master_limiter.cmd_sink} {qsys_mm.command};add_connection {VGA_Subsystem_pixel_dma_master_limiter.cmd_src} {cmd_demux_004.sink} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_master_limiter.cmd_src/cmd_demux_004.sink} {qsys_mm.command};add_connection {rsp_mux_004.src} {VGA_Subsystem_pixel_dma_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_004.src/VGA_Subsystem_pixel_dma_master_limiter.rsp_sink} {qsys_mm.response};add_connection {VGA_Subsystem_pixel_dma_master_limiter.rsp_src} {VGA_Subsystem_pixel_dma_master_agent.rp} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_master_limiter.rsp_src/VGA_Subsystem_pixel_dma_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux_014.src} {SDRAM_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/SDRAM_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {SDRAM_s1_burst_adapter.source0} {SDRAM_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_burst_adapter.source0/SDRAM_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux.src11} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux.src12} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src12/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux.src13} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src13/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux.src15} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src15/cmd_mux_015.sink0} {qsys_mm.command};add_connection {cmd_demux.src16} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src16/cmd_mux_016.sink0} {qsys_mm.command};add_connection {cmd_demux.src17} {cmd_mux_017.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src17/cmd_mux_017.sink0} {qsys_mm.command};add_connection {cmd_demux.src18} {cmd_mux_018.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src18/cmd_mux_018.sink0} {qsys_mm.command};add_connection {cmd_demux.src19} {cmd_mux_019.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src19/cmd_mux_019.sink0} {qsys_mm.command};add_connection {cmd_demux.src20} {cmd_mux_020.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src20/cmd_mux_020.sink0} {qsys_mm.command};add_connection {cmd_demux.src21} {cmd_mux_021.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src21/cmd_mux_021.sink0} {qsys_mm.command};add_connection {cmd_demux.src22} {cmd_mux_022.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src22/cmd_mux_022.sink0} {qsys_mm.command};add_connection {cmd_demux.src23} {cmd_mux_023.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src23/cmd_mux_023.sink0} {qsys_mm.command};add_connection {cmd_demux.src24} {cmd_mux_024.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src24/cmd_mux_024.sink0} {qsys_mm.command};add_connection {cmd_demux.src25} {cmd_mux_025.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src25/cmd_mux_025.sink0} {qsys_mm.command};add_connection {cmd_demux.src26} {cmd_mux_026.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src26/cmd_mux_026.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_025.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_025.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_014.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_014.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_011.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_011.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src2} {cmd_mux_027.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src2/cmd_mux_027.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src0} {cmd_mux_014.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src0/cmd_mux_014.sink3} {qsys_mm.command};add_connection {cmd_demux_005.src0} {cmd_mux_012.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src0/cmd_mux_012.sink1} {qsys_mm.command};add_connection {cmd_demux_006.src0} {cmd_mux_008.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_006.src0/cmd_mux_008.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_008.src1} {rsp_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src1/rsp_mux_006.sink0} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_011.src0} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/rsp_mux.sink11} {qsys_mm.response};add_connection {rsp_demux_011.src1} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src1/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_012.src0} {rsp_mux.sink12} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/rsp_mux.sink12} {qsys_mm.response};add_connection {rsp_demux_012.src1} {rsp_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src1/rsp_mux_005.sink0} {qsys_mm.response};add_connection {rsp_demux_013.src0} {rsp_mux.sink13} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/rsp_mux.sink13} {qsys_mm.response};add_connection {rsp_demux_014.src1} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src1/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_014.src3} {rsp_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src3/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_015.src0} {rsp_mux.sink15} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/rsp_mux.sink15} {qsys_mm.response};add_connection {rsp_demux_016.src0} {rsp_mux.sink16} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/rsp_mux.sink16} {qsys_mm.response};add_connection {rsp_demux_017.src0} {rsp_mux.sink17} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src0/rsp_mux.sink17} {qsys_mm.response};add_connection {rsp_demux_018.src0} {rsp_mux.sink18} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src0/rsp_mux.sink18} {qsys_mm.response};add_connection {rsp_demux_019.src0} {rsp_mux.sink19} {avalon_streaming};preview_set_connection_tag {rsp_demux_019.src0/rsp_mux.sink19} {qsys_mm.response};add_connection {rsp_demux_020.src0} {rsp_mux.sink20} {avalon_streaming};preview_set_connection_tag {rsp_demux_020.src0/rsp_mux.sink20} {qsys_mm.response};add_connection {rsp_demux_021.src0} {rsp_mux.sink21} {avalon_streaming};preview_set_connection_tag {rsp_demux_021.src0/rsp_mux.sink21} {qsys_mm.response};add_connection {rsp_demux_022.src0} {rsp_mux.sink22} {avalon_streaming};preview_set_connection_tag {rsp_demux_022.src0/rsp_mux.sink22} {qsys_mm.response};add_connection {rsp_demux_023.src0} {rsp_mux.sink23} {avalon_streaming};preview_set_connection_tag {rsp_demux_023.src0/rsp_mux.sink23} {qsys_mm.response};add_connection {rsp_demux_024.src0} {rsp_mux.sink24} {avalon_streaming};preview_set_connection_tag {rsp_demux_024.src0/rsp_mux.sink24} {qsys_mm.response};add_connection {rsp_demux_025.src0} {rsp_mux.sink25} {avalon_streaming};preview_set_connection_tag {rsp_demux_025.src0/rsp_mux.sink25} {qsys_mm.response};add_connection {rsp_demux_025.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_025.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_026.src0} {rsp_mux.sink26} {avalon_streaming};preview_set_connection_tag {rsp_demux_026.src0/rsp_mux.sink26} {qsys_mm.response};add_connection {rsp_demux_027.src0} {rsp_mux_003.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_027.src0/rsp_mux_003.sink2} {qsys_mm.response};add_connection {cmd_demux.src14} {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src14/Nios2_data_master_to_SDRAM_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter.src} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter.src/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src1} {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter.src} {cmd_mux_015.sink1} {avalon_streaming};preview_set_connection_tag {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter.src/cmd_mux_015.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src1} {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src1/Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter.src} {cmd_mux_014.sink2} {avalon_streaming};preview_set_connection_tag {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter.src/cmd_mux_014.sink2} {qsys_mm.command};add_connection {cmd_demux_004.src1} {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src1/VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.sink} {qsys_mm.command};add_connection {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.src} {cmd_mux_027.sink1} {avalon_streaming};preview_set_connection_tag {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.src/cmd_mux_027.sink1} {qsys_mm.command};add_connection {rsp_demux_014.src0} {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/SDRAM_s1_to_Nios2_data_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter.src} {rsp_mux.sink14} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter.src/rsp_mux.sink14} {qsys_mm.response};add_connection {rsp_demux_014.src2} {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src2/SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter.src} {rsp_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter.src/rsp_mux_003.sink1} {qsys_mm.response};add_connection {rsp_demux_015.src1} {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src1/Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter.src} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter.src/rsp_mux_002.sink1} {qsys_mm.response};add_connection {rsp_demux_027.src1} {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_027.src1/Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.src} {rsp_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.src/rsp_mux_004.sink1} {qsys_mm.response};add_connection {Nios2_instruction_master_limiter.cmd_valid} {cmd_demux_003.sink_valid} {avalon_streaming};add_connection {VGA_Subsystem_pixel_dma_master_limiter.cmd_valid} {cmd_demux_004.sink_valid} {avalon_streaming};add_connection {Nios2_reset_reset_bridge.out_reset} {Nios2_data_master_translator.reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {Nios2_instruction_master_translator.reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {Nios2_debug_mem_slave_translator.reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {Nios2_data_master_agent.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {Nios2_instruction_master_agent.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {Nios2_debug_mem_slave_agent.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {Nios2_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {Nios2_instruction_master_limiter.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter.clk_reset} {reset};add_connection {Nios2_reset_reset_bridge.out_reset} {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_DMA_Addr_Translation_master_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_Subsystem_video_in_dma_master_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_master_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Pixel_DMA_Addr_Translation_master_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Char_DMA_Addr_Translation_master_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {ADC_adc_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Audio_Subsystem_audio_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {AV_Config_avalon_av_config_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {IrDA_avalon_irda_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {JTAG_UART_2_avalon_jtag_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {PS2_Port_avalon_ps2_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {PS2_Port_Dual_avalon_ps2_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_control_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {SysID_control_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_control_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_rgb_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {SDRAM_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Onchip_SRAM_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {LEDs_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {HEX3_HEX0_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {HEX5_HEX4_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Slider_Switches_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Pushbuttons_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Expansion_JP1_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Expansion_JP2_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Interval_Timer_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Interval_Timer_2_s1_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_Subsystem_video_in_dma_control_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_Subsystem_video_in_edge_detection_control_slave_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_translator.reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_DMA_Addr_Translation_master_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_Subsystem_video_in_dma_master_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_master_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Pixel_DMA_Addr_Translation_master_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Char_DMA_Addr_Translation_master_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {ADC_adc_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {ADC_adc_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Audio_Subsystem_audio_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Audio_Subsystem_audio_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {AV_Config_avalon_av_config_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {AV_Config_avalon_av_config_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {IrDA_avalon_irda_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {IrDA_avalon_irda_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {JTAG_UART_2_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {PS2_Port_avalon_ps2_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {PS2_Port_avalon_ps2_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {PS2_Port_Dual_avalon_ps2_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_control_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {SysID_control_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {SysID_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_control_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_rgb_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_rgb_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {SDRAM_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {SDRAM_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {SDRAM_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Onchip_SRAM_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Onchip_SRAM_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {LEDs_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {LEDs_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {HEX3_HEX0_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {HEX3_HEX0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {HEX5_HEX4_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {HEX5_HEX4_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Slider_Switches_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Slider_Switches_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Pushbuttons_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Pushbuttons_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Expansion_JP1_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Expansion_JP1_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Expansion_JP2_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Expansion_JP2_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Interval_Timer_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Interval_Timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Interval_Timer_2_s1_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Interval_Timer_2_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_Subsystem_video_in_dma_control_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_agent.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_019.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_020.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_021.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_022.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_023.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_024.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_025.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_026.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_027.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_028.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_029.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_030.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_031.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_032.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_033.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {router_034.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_master_limiter.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {SDRAM_s1_burst_adapter.cr0_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_demux_005.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_demux_006.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_017.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_018.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_019.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_020.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_021.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_022.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_023.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_024.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_025.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_026.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {cmd_mux_027.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_017.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_018.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_019.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_020.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_021.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_022.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_023.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_024.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_025.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_026.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_demux_027.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_mux_005.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {rsp_mux_006.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter.clk_reset} {reset};add_connection {Video_In_DMA_Addr_Translation_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.clk_reset} {reset};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_data_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_DMA_Addr_Translation_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_Subsystem_video_in_dma_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_instruction_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pixel_DMA_Addr_Translation_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Char_DMA_Addr_Translation_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {ADC_adc_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Audio_Subsystem_audio_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {AV_Config_avalon_av_config_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {IrDA_avalon_irda_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_2_avalon_jtag_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {PS2_Port_avalon_ps2_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {PS2_Port_Dual_avalon_ps2_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_control_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SysID_control_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_debug_mem_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_control_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_rgb_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {LEDs_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX3_HEX0_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX5_HEX4_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Slider_Switches_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pushbuttons_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP2_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_2_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_Subsystem_video_in_dma_control_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_Subsystem_video_in_edge_detection_control_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_data_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_DMA_Addr_Translation_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_Subsystem_video_in_dma_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_instruction_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pixel_DMA_Addr_Translation_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Char_DMA_Addr_Translation_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {ADC_adc_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {ADC_adc_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Audio_Subsystem_audio_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Audio_Subsystem_audio_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {AV_Config_avalon_av_config_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {AV_Config_avalon_av_config_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {IrDA_avalon_irda_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {IrDA_avalon_irda_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_2_avalon_jtag_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {PS2_Port_avalon_ps2_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {PS2_Port_avalon_ps2_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {PS2_Port_Dual_avalon_ps2_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_control_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_char_buffer_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SysID_control_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SysID_control_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_debug_mem_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_control_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_rgb_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_rgb_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_agent_rdata_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {LEDs_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {LEDs_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX3_HEX0_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX3_HEX0_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX5_HEX4_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {HEX5_HEX4_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Slider_Switches_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Slider_Switches_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pushbuttons_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pushbuttons_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP1_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP2_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP2_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_2_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_2_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_Subsystem_video_in_dma_control_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_Subsystem_video_in_edge_detection_control_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_019.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_020.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_021.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_022.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_023.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_024.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_025.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_026.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_027.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_028.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_029.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_030.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_031.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_032.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_033.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_034.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_instruction_master_limiter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_master_limiter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_017.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_017.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_018.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_018.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_019.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_019.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_020.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_020.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_021.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_021.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_022.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_022.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_023.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_023.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_024.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_024.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_025.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_025.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_026.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_026.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_027.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_027.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_data_master_to_SDRAM_s1_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_to_Nios2_data_master_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Nios2_reset_reset_bridge.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_DMA_Addr_Translation_reset_reset_bridge.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Video_In_Subsystem_sys_reset_reset_bridge.clk} {clock};add_interface {System_PLL_sys_clk} {clock} {slave};set_interface_property {System_PLL_sys_clk} {EXPORT_OF} {System_PLL_sys_clk_clock_bridge.in_clk};add_interface {Nios2_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {Nios2_reset_reset_bridge_in_reset} {EXPORT_OF} {Nios2_reset_reset_bridge.in_reset};add_interface {Video_In_DMA_Addr_Translation_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {Video_In_DMA_Addr_Translation_reset_reset_bridge_in_reset} {EXPORT_OF} {Video_In_DMA_Addr_Translation_reset_reset_bridge.in_reset};add_interface {Video_In_Subsystem_sys_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {Video_In_Subsystem_sys_reset_reset_bridge_in_reset} {EXPORT_OF} {Video_In_Subsystem_sys_reset_reset_bridge.in_reset};add_interface {Char_DMA_Addr_Translation_master} {avalon} {slave};set_interface_property {Char_DMA_Addr_Translation_master} {EXPORT_OF} {Char_DMA_Addr_Translation_master_translator.avalon_anti_master_0};add_interface {Nios2_data_master} {avalon} {slave};set_interface_property {Nios2_data_master} {EXPORT_OF} {Nios2_data_master_translator.avalon_anti_master_0};add_interface {Nios2_instruction_master} {avalon} {slave};set_interface_property {Nios2_instruction_master} {EXPORT_OF} {Nios2_instruction_master_translator.avalon_anti_master_0};add_interface {Pixel_DMA_Addr_Translation_master} {avalon} {slave};set_interface_property {Pixel_DMA_Addr_Translation_master} {EXPORT_OF} {Pixel_DMA_Addr_Translation_master_translator.avalon_anti_master_0};add_interface {VGA_Subsystem_pixel_dma_master} {avalon} {slave};set_interface_property {VGA_Subsystem_pixel_dma_master} {EXPORT_OF} {VGA_Subsystem_pixel_dma_master_translator.avalon_anti_master_0};add_interface {Video_In_DMA_Addr_Translation_master} {avalon} {slave};set_interface_property {Video_In_DMA_Addr_Translation_master} {EXPORT_OF} {Video_In_DMA_Addr_Translation_master_translator.avalon_anti_master_0};add_interface {Video_In_Subsystem_video_in_dma_master} {avalon} {slave};set_interface_property {Video_In_Subsystem_video_in_dma_master} {EXPORT_OF} {Video_In_Subsystem_video_in_dma_master_translator.avalon_anti_master_0};add_interface {ADC_adc_slave} {avalon} {master};set_interface_property {ADC_adc_slave} {EXPORT_OF} {ADC_adc_slave_translator.avalon_anti_slave_0};add_interface {Audio_Subsystem_audio_slave} {avalon} {master};set_interface_property {Audio_Subsystem_audio_slave} {EXPORT_OF} {Audio_Subsystem_audio_slave_translator.avalon_anti_slave_0};add_interface {AV_Config_avalon_av_config_slave} {avalon} {master};set_interface_property {AV_Config_avalon_av_config_slave} {EXPORT_OF} {AV_Config_avalon_av_config_slave_translator.avalon_anti_slave_0};add_interface {Expansion_JP1_s1} {avalon} {master};set_interface_property {Expansion_JP1_s1} {EXPORT_OF} {Expansion_JP1_s1_translator.avalon_anti_slave_0};add_interface {Expansion_JP2_s1} {avalon} {master};set_interface_property {Expansion_JP2_s1} {EXPORT_OF} {Expansion_JP2_s1_translator.avalon_anti_slave_0};add_interface {HEX3_HEX0_s1} {avalon} {master};set_interface_property {HEX3_HEX0_s1} {EXPORT_OF} {HEX3_HEX0_s1_translator.avalon_anti_slave_0};add_interface {HEX5_HEX4_s1} {avalon} {master};set_interface_property {HEX5_HEX4_s1} {EXPORT_OF} {HEX5_HEX4_s1_translator.avalon_anti_slave_0};add_interface {Interval_Timer_s1} {avalon} {master};set_interface_property {Interval_Timer_s1} {EXPORT_OF} {Interval_Timer_s1_translator.avalon_anti_slave_0};add_interface {Interval_Timer_2_s1} {avalon} {master};set_interface_property {Interval_Timer_2_s1} {EXPORT_OF} {Interval_Timer_2_s1_translator.avalon_anti_slave_0};add_interface {IrDA_avalon_irda_slave} {avalon} {master};set_interface_property {IrDA_avalon_irda_slave} {EXPORT_OF} {IrDA_avalon_irda_slave_translator.avalon_anti_slave_0};add_interface {JTAG_UART_avalon_jtag_slave} {avalon} {master};set_interface_property {JTAG_UART_avalon_jtag_slave} {EXPORT_OF} {JTAG_UART_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {JTAG_UART_2_avalon_jtag_slave} {avalon} {master};set_interface_property {JTAG_UART_2_avalon_jtag_slave} {EXPORT_OF} {JTAG_UART_2_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {LEDs_s1} {avalon} {master};set_interface_property {LEDs_s1} {EXPORT_OF} {LEDs_s1_translator.avalon_anti_slave_0};add_interface {Nios2_debug_mem_slave} {avalon} {master};set_interface_property {Nios2_debug_mem_slave} {EXPORT_OF} {Nios2_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {Onchip_SRAM_s1} {avalon} {master};set_interface_property {Onchip_SRAM_s1} {EXPORT_OF} {Onchip_SRAM_s1_translator.avalon_anti_slave_0};add_interface {Onchip_SRAM_s2} {avalon} {master};set_interface_property {Onchip_SRAM_s2} {EXPORT_OF} {Onchip_SRAM_s2_translator.avalon_anti_slave_0};add_interface {PS2_Port_avalon_ps2_slave} {avalon} {master};set_interface_property {PS2_Port_avalon_ps2_slave} {EXPORT_OF} {PS2_Port_avalon_ps2_slave_translator.avalon_anti_slave_0};add_interface {PS2_Port_Dual_avalon_ps2_slave} {avalon} {master};set_interface_property {PS2_Port_Dual_avalon_ps2_slave} {EXPORT_OF} {PS2_Port_Dual_avalon_ps2_slave_translator.avalon_anti_slave_0};add_interface {Pushbuttons_s1} {avalon} {master};set_interface_property {Pushbuttons_s1} {EXPORT_OF} {Pushbuttons_s1_translator.avalon_anti_slave_0};add_interface {SDRAM_s1} {avalon} {master};set_interface_property {SDRAM_s1} {EXPORT_OF} {SDRAM_s1_translator.avalon_anti_slave_0};add_interface {Slider_Switches_s1} {avalon} {master};set_interface_property {Slider_Switches_s1} {EXPORT_OF} {Slider_Switches_s1_translator.avalon_anti_slave_0};add_interface {SysID_control_slave} {avalon} {master};set_interface_property {SysID_control_slave} {EXPORT_OF} {SysID_control_slave_translator.avalon_anti_slave_0};add_interface {VGA_Subsystem_char_buffer_control_slave} {avalon} {master};set_interface_property {VGA_Subsystem_char_buffer_control_slave} {EXPORT_OF} {VGA_Subsystem_char_buffer_control_slave_translator.avalon_anti_slave_0};add_interface {VGA_Subsystem_char_buffer_slave} {avalon} {master};set_interface_property {VGA_Subsystem_char_buffer_slave} {EXPORT_OF} {VGA_Subsystem_char_buffer_slave_translator.avalon_anti_slave_0};add_interface {VGA_Subsystem_pixel_dma_control_slave} {avalon} {master};set_interface_property {VGA_Subsystem_pixel_dma_control_slave} {EXPORT_OF} {VGA_Subsystem_pixel_dma_control_slave_translator.avalon_anti_slave_0};add_interface {VGA_Subsystem_rgb_slave} {avalon} {master};set_interface_property {VGA_Subsystem_rgb_slave} {EXPORT_OF} {VGA_Subsystem_rgb_slave_translator.avalon_anti_slave_0};add_interface {Video_In_Subsystem_video_in_dma_control_slave} {avalon} {master};set_interface_property {Video_In_Subsystem_video_in_dma_control_slave} {EXPORT_OF} {Video_In_Subsystem_video_in_dma_control_slave_translator.avalon_anti_slave_0};add_interface {Video_In_Subsystem_video_in_edge_detection_control_slave} {avalon} {master};set_interface_property {Video_In_Subsystem_video_in_edge_detection_control_slave} {EXPORT_OF} {Video_In_Subsystem_video_in_edge_detection_control_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ADC.adc_slave} {0};set_module_assignment {interconnect_id.AV_Config.avalon_av_config_slave} {1};set_module_assignment {interconnect_id.Audio_Subsystem.audio_slave} {2};set_module_assignment {interconnect_id.Char_DMA_Addr_Translation.master} {0};set_module_assignment {interconnect_id.Expansion_JP1.s1} {3};set_module_assignment {interconnect_id.Expansion_JP2.s1} {4};set_module_assignment {interconnect_id.HEX3_HEX0.s1} {5};set_module_assignment {interconnect_id.HEX5_HEX4.s1} {6};set_module_assignment {interconnect_id.Interval_Timer.s1} {7};set_module_assignment {interconnect_id.Interval_Timer_2.s1} {8};set_module_assignment {interconnect_id.IrDA.avalon_irda_slave} {9};set_module_assignment {interconnect_id.JTAG_UART.avalon_jtag_slave} {10};set_module_assignment {interconnect_id.JTAG_UART_2.avalon_jtag_slave} {11};set_module_assignment {interconnect_id.LEDs.s1} {12};set_module_assignment {interconnect_id.Nios2.data_master} {1};set_module_assignment {interconnect_id.Nios2.debug_mem_slave} {13};set_module_assignment {interconnect_id.Nios2.instruction_master} {2};set_module_assignment {interconnect_id.Onchip_SRAM.s1} {14};set_module_assignment {interconnect_id.Onchip_SRAM.s2} {15};set_module_assignment {interconnect_id.PS2_Port.avalon_ps2_slave} {16};set_module_assignment {interconnect_id.PS2_Port_Dual.avalon_ps2_slave} {17};set_module_assignment {interconnect_id.Pixel_DMA_Addr_Translation.master} {3};set_module_assignment {interconnect_id.Pushbuttons.s1} {18};set_module_assignment {interconnect_id.SDRAM.s1} {19};set_module_assignment {interconnect_id.Slider_Switches.s1} {20};set_module_assignment {interconnect_id.SysID.control_slave} {21};set_module_assignment {interconnect_id.VGA_Subsystem.char_buffer_control_slave} {22};set_module_assignment {interconnect_id.VGA_Subsystem.char_buffer_slave} {23};set_module_assignment {interconnect_id.VGA_Subsystem.pixel_dma_control_slave} {24};set_module_assignment {interconnect_id.VGA_Subsystem.pixel_dma_master} {4};set_module_assignment {interconnect_id.VGA_Subsystem.rgb_slave} {25};set_module_assignment {interconnect_id.Video_In_DMA_Addr_Translation.master} {5};set_module_assignment {interconnect_id.Video_In_Subsystem.video_in_dma_control_slave} {26};set_module_assignment {interconnect_id.Video_In_Subsystem.video_in_dma_master} {6};set_module_assignment {interconnect_id.Video_In_Subsystem.video_in_edge_detection_control_slave} {27};" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_015.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_018.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_019.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_021.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_032.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_034.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_014.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Computer_System" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 31 starting:altera_mm_interconnect "submodules/Computer_System_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>219</b> modules, <b>747</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.022s/0.033s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.016s/0.021s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.015s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.059s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.034s/0.073s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.017s/0.018s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.022s/0.028s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.018s/0.021s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.028s/0.036s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.026s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.026s/0.037s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.020s/0.025s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.004s/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.017s/0.018s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.020s/0.021s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_014">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_014.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.error_adapter_0">Timing: ELA:1/0.022s</message>
   <message level="Debug" culprit="avalon_st_adapter_014">Timing: COM:3/0.024s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_015">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_015.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_015">Timing: COM:3/0.013s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_016">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_016.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_016">Timing: COM:3/0.020s/0.035s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_017">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_017.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_017">Timing: COM:3/0.018s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_018">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_018.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_018">Timing: COM:3/0.016s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_019">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_019.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_019.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_019.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_019">Timing: COM:3/0.024s/0.038s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_020">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_020.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_020.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_020.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_020">Timing: COM:3/0.016s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_021">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_021.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_021.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_021.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_021">Timing: COM:3/0.026s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_022">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_022.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_022.rst_bridge_0">Timing: ELA:2/0.003s/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_022.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_022">Timing: COM:3/0.024s/0.030s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_023">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_023.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_023.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_023.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_023">Timing: COM:3/0.016s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_024">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_024.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_024.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_024.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_024">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_025">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_025.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_025.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_025.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_025">Timing: COM:3/0.033s/0.054s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_026">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_026.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_026.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_026.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_026">Timing: COM:3/0.020s/0.027s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_027">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_027.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_027.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_027.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_027">Timing: COM:3/0.017s/0.019s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>247</b> modules, <b>831</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_015</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_018</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_019</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_021</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_022</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_032</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_mm_interconnect_0_router_034</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_mux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_demux_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 260 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="Nios2_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>Nios2_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 253 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ADC_adc_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ADC_adc_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 225 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="Nios2_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>Nios2_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 218 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ADC_adc_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ADC_adc_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 217 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ADC_adc_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ADC_adc_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 161 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 160 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 159 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 158 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 157 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 156 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 155 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 154 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 146 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_015"</message>
   <message level="Info" culprit="router_015"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_015</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 143 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_018"</message>
   <message level="Info" culprit="router_018"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_018</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 142 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_019"</message>
   <message level="Info" culprit="router_019"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_019</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 140 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_021"</message>
   <message level="Info" culprit="router_021"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_021</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 139 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_022"</message>
   <message level="Info" culprit="router_022"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_022</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 129 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_032"</message>
   <message level="Info" culprit="router_032"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_032</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 127 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_034"</message>
   <message level="Info" culprit="router_034"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_034</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 126 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="Nios2_instruction_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>Nios2_instruction_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 124 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="SDRAM_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>SDRAM_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 123 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 122 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 121 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 120 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 119 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux_004"</message>
   <message level="Info" culprit="cmd_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 116 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 108 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_cmd_mux_008"</message>
   <message level="Info" culprit="cmd_mux_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_008</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 102 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_cmd_mux_014"</message>
   <message level="Info" culprit="cmd_mux_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_014</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 80 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_rsp_demux_008"</message>
   <message level="Info" culprit="rsp_demux_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 74 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_rsp_demux_014"</message>
   <message level="Info" culprit="rsp_demux_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_014</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 60 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 59 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 58 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 57 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_rsp_mux_003"</message>
   <message level="Info" culprit="rsp_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 53 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="Nios2_data_master_to_SDRAM_s1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>Nios2_data_master_to_SDRAM_s1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 45 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 15 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 32 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_014"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_014"><![CDATA["<b>avalon_st_adapter_014</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_014</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 14 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_014</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:18.1:AUTO_DEVICE_FAMILY=Cyclone V,IRQ_MAP=0:6,1:7,2:23,3:9,4:1,5:11,6:12,7:8,8:0,9:2,10:18,NUM_RCVRS=11,SENDER_IRQ_WIDTH=32"
   instancePathKey="Computer_System:.:irq_mapper"
   kind="altera_irq_mapper"
   version="18.1"
   name="Computer_System_irq_mapper">
  <parameter name="NUM_RCVRS" value="11" />
  <parameter
     name="IRQ_MAP"
     value="0:6,1:7,2:23,3:9,4:1,5:11,6:12,7:8,8:0,9:2,10:18" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 273 starting:altera_irq_mapper "submodules/Computer_System_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="Computer_System:.:rst_controller"
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System" as="rst_controller,rst_controller_001" />
  <instantiator instantiator="Computer_System_Audio_Subsystem" as="rst_controller" />
  <instantiator
     instantiator="Computer_System_VGA_Subsystem"
     as="rst_controller,rst_controller_001" />
  <instantiator instantiator="Computer_System_Video_In_Subsystem" as="rst_controller" />
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem"
     as="rst_controller" />
  <instantiator
     instantiator="Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem"
     as="rst_controller" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 272 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_audio:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,audio_in=true,audio_out=true,avalon_bus_type=Memory Mapped,dw=32"
   instancePathKey="Computer_System:.:Audio_Subsystem:.:Audio"
   kind="altera_up_avalon_audio"
   version="18.0"
   name="Computer_System_Audio_Subsystem_Audio">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="dw" value="32" />
  <parameter name="avalon_bus_type" value="Memory Mapped" />
  <parameter name="audio_in" value="true" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="audio_out" value="true" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_clock_edge.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_sync_fifo.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/altera_up_avalon_audio_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_bit_counter.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_in_deserializer.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_out_serializer.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_clock_edge.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_sync_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_Audio_Subsystem" as="Audio" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 270 starting:altera_up_avalon_audio "submodules/Computer_System_Audio_Subsystem_Audio"</message>
   <message level="Info" culprit="Audio">Starting Generation of Audio Controller</message>
   <message level="Info" culprit="Audio"><![CDATA["<b>Audio_Subsystem</b>" instantiated <b>altera_up_avalon_audio</b> "<b>Audio</b>"]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_sync_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_audio_pll:18.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_SPEEDGRADE=6,audio_clk_freq=12.288,device_family=Cyclone V,gui_refclk=50.0,refclk=50.0(altera_pll:18.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=true,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=30,c_cnt_hi_div1=1,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=29,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=false,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSEMA5F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=118,gui_actual_divide_factor1=1,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=29,gui_actual_multiply_factor1=1,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=1,gui_operation_mode=direct,gui_output_clock_frequency0=12.288,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=15,14,1,1,false,false,true,false,30,29,1,0,ph_mux_clk,false,true,1,20,4000,725.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=15,m_cnt_lo_div=14,m_cnt_odd_div_duty_en=true,mimic_fbclk_type=none,n_cnt_bypass_en=false,n_cnt_hi_div=1,n_cnt_lo_div=1,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=1,operation_mode=direct,output_clock_frequency0=12.288135 MHz,output_clock_frequency1=0 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=4000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=725.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=1,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz)(altera_up_avalon_reset_from_locked_signal:18.0:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="Computer_System:.:Audio_Subsystem:.:Audio_PLL"
   kind="altera_up_avalon_audio_pll"
   version="18.0"
   name="Computer_System_Audio_Subsystem_Audio_PLL">
  <parameter name="gui_refclk" value="50.0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="refclk" value="50.0" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="audio_clk_freq" value="12.288" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.qip"
       type="OTHER"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/clocks/altera_up_avalon_audio_pll/altera_up_avalon_audio_pll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Computer_System_Audio_Subsystem" as="Audio_PLL" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 269 starting:altera_up_avalon_audio_pll "submodules/Computer_System_Audio_Subsystem_Audio_PLL"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="Audio_PLL"><![CDATA["<b>Audio_PLL</b>" reuses <b>altera_pll</b> "<b>submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll</b>"]]></message>
   <message level="Debug" culprit="Audio_PLL"><![CDATA["<b>Audio_PLL</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="Audio_PLL"><![CDATA["<b>Audio_Subsystem</b>" instantiated <b>altera_up_avalon_audio_pll</b> "<b>Audio_PLL</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 19 starting:altera_pll "submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll"</message>
   <message level="Info" culprit="audio_pll"><![CDATA["<b>Audio_PLL</b>" instantiated <b>altera_pll</b> "<b>audio_pll</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 267 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=167772192,breakOffset=32,breakSlave=None,breakSlave_derived=Nios2.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios2_floating_point&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,dataAddrWidth=32,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8040000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.s1&apos; start=&apos;0x9000000&apos; end=&apos;0x9002000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Nios2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;LEDs.s1&apos; start=&apos;0xFF200000&apos; end=&apos;0xFF200010&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;HEX3_HEX0.s1&apos; start=&apos;0xFF200020&apos; end=&apos;0xFF200030&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;HEX5_HEX4.s1&apos; start=&apos;0xFF200030&apos; end=&apos;0xFF200040&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Slider_Switches.s1&apos; start=&apos;0xFF200040&apos; end=&apos;0xFF200050&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Pushbuttons.s1&apos; start=&apos;0xFF200050&apos; end=&apos;0xFF200060&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Expansion_JP1.s1&apos; start=&apos;0xFF200060&apos; end=&apos;0xFF200070&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Expansion_JP2.s1&apos; start=&apos;0xFF200070&apos; end=&apos;0xFF200080&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;PS2_Port.avalon_ps2_slave&apos; start=&apos;0xFF200100&apos; end=&apos;0xFF200108&apos; type=&apos;altera_up_avalon_ps2.avalon_ps2_slave&apos; /&gt;&lt;slave name=&apos;PS2_Port_Dual.avalon_ps2_slave&apos; start=&apos;0xFF200108&apos; end=&apos;0xFF200110&apos; type=&apos;altera_up_avalon_ps2.avalon_ps2_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART.avalon_jtag_slave&apos; start=&apos;0xFF201000&apos; end=&apos;0xFF201008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART_2.avalon_jtag_slave&apos; start=&apos;0xFF201010&apos; end=&apos;0xFF201018&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;IrDA.avalon_irda_slave&apos; start=&apos;0xFF201020&apos; end=&apos;0xFF201028&apos; type=&apos;altera_up_avalon_irda.avalon_irda_slave&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0xFF202000&apos; end=&apos;0xFF202020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Interval_Timer_2.s1&apos; start=&apos;0xFF202020&apos; end=&apos;0xFF202040&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;SysID.control_slave&apos; start=&apos;0xFF202040&apos; end=&apos;0xFF202048&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;AV_Config.avalon_av_config_slave&apos; start=&apos;0xFF203000&apos; end=&apos;0xFF203010&apos; type=&apos;altera_up_avalon_audio_and_video_config.avalon_av_config_slave&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_VGA_Pixel_RGB_Resampler.avalon_rgb_slave&apos; start=&apos;0xFF203010&apos; end=&apos;0xFF203014&apos; type=&apos;altera_up_avalon_video_rgb_resampler.avalon_rgb_slave&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_VGA_Pixel_DMA.avalon_dma_control_slave&apos; start=&apos;0xFF203020&apos; end=&apos;0xFF203030&apos; type=&apos;altera_up_avalon_video_dma_controller.avalon_dma_control_slave&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.avalon_dma_control_slave&apos; start=&apos;0xFF203030&apos; end=&apos;0xFF203040&apos; type=&apos;altera_up_avalon_video_dma_controller.avalon_dma_control_slave&apos; /&gt;&lt;slave name=&apos;Audio_Subsystem_Audio.avalon_audio_slave&apos; start=&apos;0xFF203040&apos; end=&apos;0xFF203050&apos; type=&apos;altera_up_avalon_audio.avalon_audio_slave&apos; /&gt;&lt;slave name=&apos;Video_In_Subsystem_Video_In_DMA.avalon_dma_control_slave&apos; start=&apos;0xFF203060&apos; end=&apos;0xFF203070&apos; type=&apos;altera_up_avalon_video_dma_controller.avalon_dma_control_slave&apos; /&gt;&lt;slave name=&apos;Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.s1&apos; start=&apos;0xFF203070&apos; end=&apos;0xFF203080&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ADC.adc_slave&apos; start=&apos;0xFF204000&apos; end=&apos;0xFF204020&apos; type=&apos;altera_up_avalon_adc.adc_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=2,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=2,debug_insttrace=true,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=true,debug_traceStorage=onchip_trace,debug_traceType=instruction_trace,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=srt2,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=SDRAM.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s2&apos; start=&apos;0x8000000&apos; end=&apos;0x8040000&apos; type=&apos;altera_avalon_onchip_memory2.s2&apos; /&gt;&lt;slave name=&apos;Nios2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=8657863,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=SDRAM.s1,resetrequest_enabled=false,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=false,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="Computer_System:.:Nios2:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="18.1"
   name="Computer_System_Nios2_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="0" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="0" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="167772192" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="true" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="0" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="8657863" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="true" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8040000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.s1&apos; start=&apos;0x9000000&apos; end=&apos;0x9002000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Nios2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;LEDs.s1&apos; start=&apos;0xFF200000&apos; end=&apos;0xFF200010&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;HEX3_HEX0.s1&apos; start=&apos;0xFF200020&apos; end=&apos;0xFF200030&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;HEX5_HEX4.s1&apos; start=&apos;0xFF200030&apos; end=&apos;0xFF200040&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Slider_Switches.s1&apos; start=&apos;0xFF200040&apos; end=&apos;0xFF200050&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Pushbuttons.s1&apos; start=&apos;0xFF200050&apos; end=&apos;0xFF200060&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Expansion_JP1.s1&apos; start=&apos;0xFF200060&apos; end=&apos;0xFF200070&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Expansion_JP2.s1&apos; start=&apos;0xFF200070&apos; end=&apos;0xFF200080&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;PS2_Port.avalon_ps2_slave&apos; start=&apos;0xFF200100&apos; end=&apos;0xFF200108&apos; type=&apos;altera_up_avalon_ps2.avalon_ps2_slave&apos; /&gt;&lt;slave name=&apos;PS2_Port_Dual.avalon_ps2_slave&apos; start=&apos;0xFF200108&apos; end=&apos;0xFF200110&apos; type=&apos;altera_up_avalon_ps2.avalon_ps2_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART.avalon_jtag_slave&apos; start=&apos;0xFF201000&apos; end=&apos;0xFF201008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART_2.avalon_jtag_slave&apos; start=&apos;0xFF201010&apos; end=&apos;0xFF201018&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;IrDA.avalon_irda_slave&apos; start=&apos;0xFF201020&apos; end=&apos;0xFF201028&apos; type=&apos;altera_up_avalon_irda.avalon_irda_slave&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0xFF202000&apos; end=&apos;0xFF202020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Interval_Timer_2.s1&apos; start=&apos;0xFF202020&apos; end=&apos;0xFF202040&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;SysID.control_slave&apos; start=&apos;0xFF202040&apos; end=&apos;0xFF202048&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;AV_Config.avalon_av_config_slave&apos; start=&apos;0xFF203000&apos; end=&apos;0xFF203010&apos; type=&apos;altera_up_avalon_audio_and_video_config.avalon_av_config_slave&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_VGA_Pixel_RGB_Resampler.avalon_rgb_slave&apos; start=&apos;0xFF203010&apos; end=&apos;0xFF203014&apos; type=&apos;altera_up_avalon_video_rgb_resampler.avalon_rgb_slave&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_VGA_Pixel_DMA.avalon_dma_control_slave&apos; start=&apos;0xFF203020&apos; end=&apos;0xFF203030&apos; type=&apos;altera_up_avalon_video_dma_controller.avalon_dma_control_slave&apos; /&gt;&lt;slave name=&apos;VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.avalon_dma_control_slave&apos; start=&apos;0xFF203030&apos; end=&apos;0xFF203040&apos; type=&apos;altera_up_avalon_video_dma_controller.avalon_dma_control_slave&apos; /&gt;&lt;slave name=&apos;Audio_Subsystem_Audio.avalon_audio_slave&apos; start=&apos;0xFF203040&apos; end=&apos;0xFF203050&apos; type=&apos;altera_up_avalon_audio.avalon_audio_slave&apos; /&gt;&lt;slave name=&apos;Video_In_Subsystem_Video_In_DMA.avalon_dma_control_slave&apos; start=&apos;0xFF203060&apos; end=&apos;0xFF203070&apos; type=&apos;altera_up_avalon_video_dma_controller.avalon_dma_control_slave&apos; /&gt;&lt;slave name=&apos;Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.s1&apos; start=&apos;0xFF203070&apos; end=&apos;0xFF203080&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ADC.adc_slave&apos; start=&apos;0xFF204000&apos; end=&apos;0xFF204020&apos; type=&apos;altera_up_avalon_adc.adc_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="resetrequest_enabled" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="SDRAM.s1" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="32" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="28" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="SDRAM.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast64" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="2" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="instruction_trace" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="debug_datatrigger" value="2" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="false" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Onchip_SRAM.s2&apos; start=&apos;0x8000000&apos; end=&apos;0x8040000&apos; type=&apos;altera_avalon_onchip_memory2.s2&apos; /&gt;&lt;slave name=&apos;Nios2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="srt2" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="Nios2.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter
     name="customInstSlavesSystemInfo"
     value="&lt;info&gt;&lt;slave name=&quot;nios2_floating_point&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_Nios2" as="cpu" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 269 starting:altera_nios2_gen2_unit "submodules/Computer_System_Nios2_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'Computer_System_Nios2_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Computer_System_Nios2_cpu --dir=/tmp/alt9821_1119138284030845454.dir/0026_cpu_gen/ --quartus_bindir=/home/jdtech/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9821_1119138284030845454.dir/0026_cpu_gen//Computer_System_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:07 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:07 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:07 (*)   Couldn't query license setup in Quartus directory /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:07 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:07 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:07 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)   Couldn't query license setup in Quartus directory /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:08 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:09 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:09 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:09 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:09 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:12 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:14 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2024.04.07 21:18:15 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'Computer_System_Nios2_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>Nios2</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pll:18.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=false,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=3,c_cnt_hi_div1=3,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=2,c_cnt_lo_div1=2,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=true,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=4,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=4,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSEMA5F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=5,gui_actual_divide_factor1=5,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=10,gui_actual_multiply_factor1=10,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=2,gui_operation_mode=direct,gui_output_clock_frequency0=100.0,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=5,5,256,256,false,true,false,false,3,2,1,0,ph_mux_clk,false,true,3,2,4,4,ph_mux_clk,false,true,2,20,4000,500.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=-3000,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=5,m_cnt_lo_div=5,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=2,operation_mode=direct,output_clock_frequency0=100.000000 MHz,output_clock_frequency1=100.000000 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=-3000 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=4000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=500.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz"
   instancePathKey="Computer_System:.:System_PLL:.:sys_pll"
   kind="altera_pll"
   version="18.1"
   name="Computer_System_System_PLL_sys_pll">
  <parameter name="c_cnt_bypass_en17" value="true" />
  <parameter name="c_cnt_bypass_en14" value="true" />
  <parameter name="c_cnt_bypass_en13" value="true" />
  <parameter name="c_cnt_bypass_en16" value="true" />
  <parameter name="c_cnt_bypass_en15" value="true" />
  <parameter name="c_cnt_bypass_en10" value="true" />
  <parameter name="c_cnt_bypass_en12" value="true" />
  <parameter
     name="gui_pll_cascading_mode"
     value="Create an adjpllin signal to connect with an upstream PLL" />
  <parameter name="c_cnt_bypass_en11" value="true" />
  <parameter name="pll_fbclk_mux_2" value="m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="glb" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="c_cnt_prst9" value="1" />
  <parameter name="c_cnt_in_src9" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src8" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src5" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle9" value="50" />
  <parameter name="c_cnt_in_src4" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src7" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src6" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle6" value="50" />
  <parameter name="c_cnt_in_src1" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle5" value="50" />
  <parameter name="c_cnt_in_src0" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle8" value="50" />
  <parameter name="c_cnt_in_src3" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle7" value="50" />
  <parameter name="c_cnt_in_src2" value="ph_mux_clk" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_duty_cycle2" value="50" />
  <parameter name="gui_duty_cycle1" value="50" />
  <parameter name="gui_duty_cycle4" value="50" />
  <parameter name="gui_duty_cycle3" value="50" />
  <parameter name="gui_duty_cycle0" value="50" />
  <parameter name="duty_cycle12" value="50" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="duty_cycle13" value="50" />
  <parameter name="duty_cycle10" value="50" />
  <parameter name="duty_cycle11" value="50" />
  <parameter name="duty_cycle16" value="50" />
  <parameter name="duty_cycle17" value="50" />
  <parameter name="duty_cycle14" value="50" />
  <parameter name="duty_cycle15" value="50" />
  <parameter name="pll_vcoph_div" value="1" />
  <parameter name="gui_device_speed_grade" value="1" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter name="gui_phase_shift15" value="0" />
  <parameter name="gui_phase_shift16" value="0" />
  <parameter name="gui_phase_shift13" value="0" />
  <parameter name="gui_phase_shift14" value="0" />
  <parameter name="gui_phase_shift11" value="0" />
  <parameter name="gui_phase_shift12" value="0" />
  <parameter name="pll_fractional_cout" value="32" />
  <parameter name="gui_phase_shift10" value="0" />
  <parameter name="gui_actual_output_clock_frequency17" value="0 MHz" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="gui_actual_output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency16" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency15" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency13" value="0 MHz" />
  <parameter name="gui_phase_shift17" value="0" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="c_cnt_prst1" value="4" />
  <parameter name="gui_actual_divide_factor8" value="1" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_divide_factor9" value="1" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="gui_pll_auto_reset" value="Off" />
  <parameter name="gui_divide_factor_c4" value="1" />
  <parameter name="phase_shift12" value="0 ps" />
  <parameter name="gui_divide_factor_c3" value="1" />
  <parameter name="phase_shift11" value="0 ps" />
  <parameter name="gui_divide_factor_c2" value="1" />
  <parameter name="phase_shift10" value="0 ps" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="gui_divide_factor_c1" value="1" />
  <parameter name="gui_divide_factor_c0" value="1" />
  <parameter name="gui_operation_mode" value="direct" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="gui_actual_divide_factor6" value="1" />
  <parameter name="gui_actual_divide_factor7" value="1" />
  <parameter name="gui_actual_divide_factor4" value="1" />
  <parameter name="gui_actual_divide_factor5" value="1" />
  <parameter name="gui_actual_divide_factor2" value="1" />
  <parameter name="gui_actual_divide_factor3" value="1" />
  <parameter name="gui_actual_divide_factor0" value="5" />
  <parameter name="gui_mif_generate" value="false" />
  <parameter name="gui_actual_divide_factor1" value="5" />
  <parameter name="gui_actual_frac_multiply_factor8" value="1" />
  <parameter name="gui_actual_frac_multiply_factor9" value="1" />
  <parameter name="gui_actual_frac_multiply_factor6" value="1" />
  <parameter name="gui_actual_frac_multiply_factor7" value="1" />
  <parameter name="gui_divide_factor_c9" value="1" />
  <parameter name="phase_shift17" value="0 ps" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="gui_divide_factor_c8" value="1" />
  <parameter name="phase_shift16" value="0 ps" />
  <parameter name="gui_divide_factor_c7" value="1" />
  <parameter name="phase_shift15" value="0 ps" />
  <parameter name="gui_divide_factor_c6" value="1" />
  <parameter name="phase_shift14" value="0 ps" />
  <parameter name="gui_divide_factor_c5" value="1" />
  <parameter name="phase_shift13" value="0 ps" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="gui_actual_frac_multiply_factor4" value="1" />
  <parameter name="gui_actual_frac_multiply_factor5" value="1" />
  <parameter name="gui_actual_frac_multiply_factor2" value="1" />
  <parameter name="gui_actual_frac_multiply_factor3" value="1" />
  <parameter name="gui_actual_frac_multiply_factor0" value="1" />
  <parameter name="gui_actual_frac_multiply_factor1" value="1" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="pll_slf_rst" value="false" />
  <parameter name="duty_cycle9" value="50" />
  <parameter name="duty_cycle7" value="50" />
  <parameter name="gui_pll_bandwidth_preset" value="Auto" />
  <parameter name="duty_cycle8" value="50" />
  <parameter name="duty_cycle5" value="50" />
  <parameter name="duty_cycle6" value="50" />
  <parameter name="duty_cycle3" value="50" />
  <parameter name="duty_cycle4" value="50" />
  <parameter name="duty_cycle1" value="50" />
  <parameter name="duty_cycle2" value="50" />
  <parameter name="duty_cycle0" value="50" />
  <parameter name="m_cnt_lo_div" value="5" />
  <parameter name="gui_actual_phase_shift9" value="0" />
  <parameter name="gui_actual_phase_shift8" value="0" />
  <parameter name="gui_actual_phase_shift7" value="0" />
  <parameter name="gui_actual_phase_shift6" value="0" />
  <parameter name="gui_actual_phase_shift5" value="0" />
  <parameter name="gui_actual_phase_shift4" value="0" />
  <parameter name="gui_actual_phase_shift3" value="0" />
  <parameter name="gui_actual_phase_shift2" value="0" />
  <parameter name="gui_actual_phase_shift1" value="0" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_actual_output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency4" value="0 MHz" />
  <parameter name="gui_use_locked" value="true" />
  <parameter name="gui_actual_output_clock_frequency3" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency2" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency9" value="0 MHz" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_actual_output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency6" value="0 MHz" />
  <parameter name="pll_type" value="General" />
  <parameter name="gui_actual_output_clock_frequency1" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency0" value="0 MHz" />
  <parameter name="gui_actual_phase_shift0" value="0" />
  <parameter name="pll_output_clk_frequency" value="500.0 MHz" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="c_cnt_lo_div14" value="1" />
  <parameter name="c_cnt_lo_div15" value="1" />
  <parameter name="c_cnt_lo_div12" value="1" />
  <parameter name="c_cnt_lo_div13" value="1" />
  <parameter name="gui_phase_shift0" value="0" />
  <parameter name="c_cnt_lo_div16" value="1" />
  <parameter name="gui_phase_shift1" value="-3000" />
  <parameter name="c_cnt_lo_div17" value="1" />
  <parameter name="gui_phase_shift2" value="0" />
  <parameter name="gui_phase_shift3" value="0" />
  <parameter name="gui_phase_shift4" value="0" />
  <parameter name="gui_phase_shift5" value="0" />
  <parameter name="gui_phase_shift6" value="0" />
  <parameter name="c_cnt_lo_div10" value="1" />
  <parameter name="gui_phase_shift7" value="0" />
  <parameter name="c_cnt_lo_div11" value="1" />
  <parameter name="gui_phase_shift8" value="0" />
  <parameter name="gui_phase_shift9" value="0" />
  <parameter name="pll_fractional_division" value="1" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="fractional_vco_multiplier" value="false" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_number_of_clocks" value="2" />
  <parameter name="c_cnt_hi_div10" value="1" />
  <parameter name="c_cnt_hi_div11" value="1" />
  <parameter name="c_cnt_hi_div12" value="1" />
  <parameter name="c_cnt_hi_div13" value="1" />
  <parameter name="c_cnt_hi_div14" value="1" />
  <parameter name="c_cnt_hi_div15" value="1" />
  <parameter name="c_cnt_hi_div16" value="1" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="c_cnt_hi_div17" value="1" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_output_clock_frequency0" value="100.0" />
  <parameter name="output_clock_frequency10" value="0 MHz" />
  <parameter name="output_clock_frequency11" value="0 MHz" />
  <parameter name="output_clock_frequency12" value="0 MHz" />
  <parameter name="pll_bwctrl" value="4000" />
  <parameter name="output_clock_frequency13" value="0 MHz" />
  <parameter name="mimic_fbclk_type" value="none" />
  <parameter name="pll_clkin_0_src" value="clk_0" />
  <parameter name="gui_multiply_factor" value="1" />
  <parameter name="output_clock_frequency14" value="0 MHz" />
  <parameter name="output_clock_frequency15" value="0 MHz" />
  <parameter name="output_clock_frequency16" value="0 MHz" />
  <parameter name="output_clock_frequency17" value="0 MHz" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="gui_divide_factor_c14" value="1" />
  <parameter name="gui_divide_factor_c15" value="1" />
  <parameter name="gui_divide_factor_c16" value="1" />
  <parameter name="m_cnt_odd_div_duty_en" value="false" />
  <parameter name="gui_divide_factor_c17" value="1" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_output_clock_frequency3" value="100.0" />
  <parameter name="gui_divide_factor_c10" value="1" />
  <parameter name="gui_output_clock_frequency4" value="100.0" />
  <parameter name="gui_divide_factor_c11" value="1" />
  <parameter name="gui_output_clock_frequency1" value="100.0" />
  <parameter name="gui_divide_factor_c12" value="1" />
  <parameter name="gui_output_clock_frequency2" value="100.0" />
  <parameter name="gui_divide_factor_c13" value="1" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_actual_divide_factor10" value="1" />
  <parameter name="gui_actual_divide_factor16" value="1" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="gui_actual_divide_factor15" value="1" />
  <parameter name="gui_actual_divide_factor17" value="1" />
  <parameter name="gui_actual_divide_factor12" value="1" />
  <parameter name="gui_actual_divide_factor11" value="1" />
  <parameter name="gui_actual_divide_factor14" value="1" />
  <parameter name="gui_actual_divide_factor13" value="1" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="gui_actual_multiply_factor9" value="1" />
  <parameter name="gui_actual_multiply_factor6" value="1" />
  <parameter name="gui_actual_multiply_factor5" value="1" />
  <parameter name="gui_actual_multiply_factor8" value="1" />
  <parameter name="gui_actual_multiply_factor7" value="1" />
  <parameter name="gui_actual_multiply_factor2" value="1" />
  <parameter name="gui_actual_multiply_factor1" value="10" />
  <parameter name="gui_actual_multiply_factor4" value="1" />
  <parameter name="gui_actual_multiply_factor3" value="1" />
  <parameter name="refclk1_frequency" value="100.0 MHz" />
  <parameter name="gui_actual_multiply_factor0" value="10" />
  <parameter name="reference_clock_frequency" value="50.0 MHz" />
  <parameter name="pll_m_cnt_in_src" value="ph_mux_clk" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="c_cnt_hi_div0" value="3" />
  <parameter name="c_cnt_hi_div1" value="3" />
  <parameter name="c_cnt_hi_div2" value="1" />
  <parameter name="c_cnt_hi_div3" value="1" />
  <parameter name="c_cnt_hi_div4" value="1" />
  <parameter name="m_cnt_hi_div" value="5" />
  <parameter name="c_cnt_hi_div5" value="1" />
  <parameter name="c_cnt_hi_div6" value="1" />
  <parameter name="c_cnt_hi_div7" value="1" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="1" />
  <parameter name="c_cnt_hi_div9" value="1" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="c_cnt_ph_mux_prst9" value="0" />
  <parameter name="c_cnt_ph_mux_prst0" value="0" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="4" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter
     name="gui_parameter_values"
     value="5,5,256,256,false,true,false,false,3,2,1,0,ph_mux_clk,false,true,3,2,4,4,ph_mux_clk,false,true,2,20,4000,500.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="pll_subtype" value="General" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="gui_actual_multiply_factor10" value="1" />
  <parameter name="gui_actual_multiply_factor11" value="1" />
  <parameter name="c_cnt_in_src17" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor12" value="1" />
  <parameter name="c_cnt_in_src16" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor13" value="1" />
  <parameter name="c_cnt_in_src15" value="ph_mux_clk" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="true" />
  <parameter name="c_cnt_odd_div_duty_en1" value="true" />
  <parameter name="c_cnt_in_src14" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src13" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src12" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src11" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src10" value="ph_mux_clk" />
  <parameter name="pll_vco_div" value="2" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="c_cnt_odd_div_duty_en9" value="false" />
  <parameter name="c_cnt_prst13" value="1" />
  <parameter name="c_cnt_prst12" value="1" />
  <parameter name="c_cnt_prst11" value="1" />
  <parameter name="c_cnt_prst10" value="1" />
  <parameter name="c_cnt_prst17" value="1" />
  <parameter name="c_cnt_prst16" value="1" />
  <parameter name="pll_dsm_out_sel" value="1st_order" />
  <parameter name="c_cnt_prst15" value="1" />
  <parameter name="c_cnt_prst14" value="1" />
  <parameter name="c_cnt_lo_div9" value="1" />
  <parameter name="c_cnt_lo_div7" value="1" />
  <parameter name="c_cnt_lo_div8" value="1" />
  <parameter name="number_of_cascade_counters" value="0" />
  <parameter name="c_cnt_lo_div5" value="1" />
  <parameter name="c_cnt_lo_div6" value="1" />
  <parameter name="c_cnt_lo_div3" value="1" />
  <parameter name="c_cnt_lo_div4" value="1" />
  <parameter name="c_cnt_lo_div1" value="2" />
  <parameter name="c_cnt_lo_div2" value="1" />
  <parameter name="c_cnt_lo_div0" value="2" />
  <parameter name="gui_actual_frac_multiply_factor12" value="1" />
  <parameter name="gui_actual_frac_multiply_factor11" value="1" />
  <parameter name="gui_actual_frac_multiply_factor10" value="1" />
  <parameter name="pll_cp_current" value="20" />
  <parameter name="gui_actual_frac_multiply_factor16" value="1" />
  <parameter name="gui_actual_frac_multiply_factor15" value="1" />
  <parameter name="gui_actual_frac_multiply_factor14" value="1" />
  <parameter name="gui_actual_frac_multiply_factor13" value="1" />
  <parameter name="gui_actual_frac_multiply_factor17" value="1" />
  <parameter name="gui_duty_cycle11" value="50" />
  <parameter name="gui_duty_cycle10" value="50" />
  <parameter name="gui_duty_cycle13" value="50" />
  <parameter name="gui_duty_cycle12" value="50" />
  <parameter name="gui_duty_cycle15" value="50" />
  <parameter name="gui_duty_cycle14" value="50" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_duty_cycle17" value="50" />
  <parameter name="gui_duty_cycle16" value="50" />
  <parameter name="gui_actual_phase_shift16" value="0" />
  <parameter name="gui_actual_phase_shift17" value="0" />
  <parameter name="gui_actual_phase_shift14" value="0" />
  <parameter name="gui_actual_phase_shift15" value="0" />
  <parameter name="gui_actual_phase_shift12" value="0" />
  <parameter name="gui_actual_phase_shift13" value="0" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_actual_phase_shift10" value="0" />
  <parameter name="gui_actual_phase_shift11" value="0" />
  <parameter name="pll_clkin_1_src" value="clk_0" />
  <parameter name="phase_shift1" value="-3000 ps" />
  <parameter name="c_cnt_ph_mux_prst17" value="0" />
  <parameter name="phase_shift0" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst16" value="0" />
  <parameter name="phase_shift3" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst15" value="0" />
  <parameter name="phase_shift2" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst14" value="0" />
  <parameter name="phase_shift5" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst13" value="0" />
  <parameter name="phase_shift4" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst12" value="0" />
  <parameter name="phase_shift7" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst11" value="0" />
  <parameter name="phase_shift6" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst10" value="0" />
  <parameter name="phase_shift9" value="0 ps" />
  <parameter name="phase_shift8" value="0 ps" />
  <parameter name="gui_channel_spacing" value="0.0" />
  <parameter name="number_of_clocks" value="2" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="output_clock_frequency6" value="0 MHz" />
  <parameter name="output_clock_frequency9" value="0 MHz" />
  <parameter
     name="gui_parameter_list"
     value="M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="c_cnt_odd_div_duty_en17" value="false" />
  <parameter name="operation_mode" value="direct" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="gui_actual_multiply_factor14" value="1" />
  <parameter name="c_cnt_odd_div_duty_en16" value="false" />
  <parameter name="gui_actual_multiply_factor15" value="1" />
  <parameter name="output_clock_frequency0" value="100.000000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en15" value="false" />
  <parameter name="gui_actual_multiply_factor16" value="1" />
  <parameter name="c_cnt_odd_div_duty_en14" value="false" />
  <parameter name="gui_actual_multiply_factor17" value="1" />
  <parameter name="c_cnt_odd_div_duty_en13" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="output_clock_frequency3" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en12" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="output_clock_frequency4" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en11" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="output_clock_frequency1" value="100.000000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en10" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="output_clock_frequency2" value="0 MHz" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="c_cnt_bypass_en9" value="true" />
  <parameter name="c_cnt_bypass_en0" value="false" />
  <parameter name="c_cnt_bypass_en1" value="false" />
  <parameter name="c_cnt_bypass_en2" value="true" />
  <parameter name="gui_reference_clock_frequency" value="50.0" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.qip"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_System_PLL" as="sys_pll" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 268 starting:altera_pll "submodules/Computer_System_System_PLL_sys_pll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_pll</b> "<b>sys_pll</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_reset_from_locked_signal:18.0:"
   instancePathKey="Computer_System:.:System_PLL:.:reset_from_locked"
   kind="altera_up_avalon_reset_from_locked_signal"
   version="18.0"
   name="altera_up_avalon_reset_from_locked_signal">
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_System_PLL" as="reset_from_locked" />
  <instantiator instantiator="Computer_System_Video_PLL" as="reset_from_locked" />
  <instantiator
     instantiator="Computer_System_Audio_Subsystem_Audio_PLL"
     as="reset_from_locked" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 267 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Char_Buf_Subsystem:1.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1712539055,AUTO_SYS_CLK_CLOCK_DOMAIN=1,AUTO_SYS_CLK_CLOCK_RATE=100000000,AUTO_SYS_CLK_RESET_DOMAIN=1,AUTO_UNIQUE_ID=Computer_System_VGA_Subsystem_Char_Buf_Subsystem(altera_up_avalon_video_ascii_to_image:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,colour_format=1-bit Black/White)(altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,addr_mode=X-Y,back_start_address=150994944,color_bits=8,color_planes=1,dma_enabled=true,height=60,mode=From Memory to Stream,start_address=150994944,width=80)(altera_up_avalon_video_rgb_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,alpha=1023,input_bits=1,input_planes=1,input_type=1-bit Black/White,output_bits=10,output_planes=4,output_type=40-bit RGBA)(altera_up_avalon_video_scaler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,channel_size=6,color_bits=8,color_planes=1,height_in=60,height_out=480,height_scaling=8,include_channel=true,width_in=80,width_out=640,width_scaling=8)(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=true,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_up_avalon_video_change_alpha:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,alpha=0,color=0,color_bits=10,color_planes=4)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=100000000,resetSynchronousEdges=NONE)(avalon:18.1:arbitrationPriority=1,baseAddress=0x09000000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem"
   kind="Char_Buf_Subsystem"
   version="1.0"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem">
  <parameter name="AUTO_SYS_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_GENERATION_ID" value="1712539055" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter
     name="AUTO_UNIQUE_ID"
     value="Computer_System_VGA_Subsystem_Char_Buf_Subsystem" />
  <parameter name="AUTO_SYS_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_SYS_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.txt"
       type="OTHER" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="/home/jdtech/FlightGPA2/fpga/Char_Buf_Subsystem.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/altera_up_avalon_video_ascii_to_image_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/hdl/altera_up_video_ascii_rom_128.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/hdl/altera_up_video_ascii_rom_128.txt" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_change_alpha/altera_up_avalon_video_change_alpha_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Computer_System_VGA_Subsystem" as="Char_Buf_Subsystem" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 266 starting:Char_Buf_Subsystem "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has address signal 32 bit wide, but the slave is 11 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has lock signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has readdata signal 8 bit wide, but the slave is 32 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Char_Buf_DMA.avalon_dma_master and Char_Buf_DMA_avalon_dma_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Onchip_SRAM_s2_translator.avalon_anti_slave_0 and Onchip_SRAM.s2</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>9</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>11</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>14</b> modules, <b>41</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>16</b> modules, <b>47</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>18</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>8</b> modules, <b>20</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>8</b> modules, <b>20</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>29</b> connections]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_ascii_to_image</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_dma_controller</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_rgb_resampler</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_scaler</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_up_avalon_video_change_alpha</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Char_Buf_Subsystem"><![CDATA["<b>Char_Buf_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="Char_Buf_Subsystem"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>Char_Buf_Subsystem</b> "<b>Char_Buf_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 17 starting:altera_up_avalon_video_ascii_to_image "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image"</message>
   <message level="Info" culprit="ASCII_to_Image">Starting Generation of ASCII to Image Stream Converter</message>
   <message level="Info" culprit="ASCII_to_Image"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_ascii_to_image</b> "<b>ASCII_to_Image</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:altera_up_avalon_video_dma_controller "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA"</message>
   <message level="Info" culprit="Char_Buf_DMA">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="Char_Buf_DMA"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>Char_Buf_DMA</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 15 starting:altera_up_avalon_video_rgb_resampler "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler"</message>
   <message level="Info" culprit="Char_Buf_RGB_Resampler">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="Char_Buf_RGB_Resampler"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>Char_Buf_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 14 starting:altera_up_avalon_video_scaler "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler"</message>
   <message level="Info" culprit="Char_Buf_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="Char_Buf_Scaler"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>Char_Buf_Scaler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 13 starting:altera_avalon_onchip_memory2 "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM"</message>
   <message level="Info" culprit="Onchip_SRAM">Starting RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM --dir=/tmp/alt9821_1119138284030845454.dir/0086_Onchip_SRAM_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0086_Onchip_SRAM_gen//Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Onchip_SRAM">Done RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Onchip_SRAM</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 12 starting:altera_up_avalon_video_change_alpha "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent"</message>
   <message level="Info" culprit="Set_Black_Transparent">Starting Generation of Video Change Alpha Value IP Core</message>
   <message level="Info" culprit="Set_Black_Transparent"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_change_alpha</b> "<b>Set_Black_Transparent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 11 starting:altera_mm_interconnect "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.014s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.028s/0.031s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>16</b> modules, <b>45</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 260 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="Nios2_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>Nios2_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 253 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ADC_adc_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ADC_adc_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 225 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="Nios2_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>Nios2_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 218 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ADC_adc_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ADC_adc_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 217 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ADC_adc_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ADC_adc_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 8 starting:altera_merlin_router "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 7 starting:altera_merlin_router "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 6 starting:altera_merlin_demultiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 5 starting:altera_merlin_multiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 3 starting:altera_merlin_multiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 53 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="Nios2_data_master_to_SDRAM_s1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>Nios2_data_master_to_SDRAM_s1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 45 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 15 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 272 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_alpha_blender:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,mode=Simple"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:VGA_Alpha_Blender"
   kind="altera_up_avalon_video_alpha_blender"
   version="18.0"
   name="Computer_System_VGA_Subsystem_VGA_Alpha_Blender">
  <parameter name="mode" value="Simple" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_alpha_blender/altera_up_avalon_video_alpha_blender_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_alpha_blender/hdl/altera_up_video_alpha_blender_normal.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_alpha_blender/hdl/altera_up_video_alpha_blender_simple.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_VGA_Subsystem" as="VGA_Alpha_Blender" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 273 starting:altera_up_avalon_video_alpha_blender "submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender"</message>
   <message level="Info" culprit="VGA_Alpha_Blender">Starting Generation of the Alpha Blender</message>
   <message level="Info" culprit="VGA_Alpha_Blender"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_alpha_blender</b> "<b>VGA_Alpha_Blender</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_vga_controller:18.0:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone V,board=DE1-SoC,device=VGA Connector,resolution=VGA 640x480,underflow_flag=false"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:VGA_Controller"
   kind="altera_up_avalon_video_vga_controller"
   version="18.0"
   name="Computer_System_VGA_Subsystem_VGA_Controller">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="25000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="underflow_flag" value="false" />
  <parameter name="device" value="VGA Connector" />
  <parameter name="resolution" value="VGA 640x480" />
  <parameter name="board" value="DE1-SoC" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_VGA_Subsystem" as="VGA_Controller" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 272 starting:altera_up_avalon_video_vga_controller "submodules/Computer_System_VGA_Subsystem_VGA_Controller"</message>
   <message level="Info" culprit="VGA_Controller">Starting Generation of VGA Controller</message>
   <message level="Info" culprit="VGA_Controller"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_vga_controller</b> "<b>VGA_Controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dual_clock_buffer:18.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=100000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone V,color_bits=10,color_planes=3"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:VGA_Dual_Clock_FIFO"
   kind="altera_up_avalon_video_dual_clock_buffer"
   version="18.0"
   name="Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO">
  <parameter name="color_bits" value="10" />
  <parameter name="AUTO_CLOCK_STREAM_OUT_CLOCK_RATE" value="25000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLOCK_STREAM_IN_CLOCK_RATE" value="100000000" />
  <parameter name="color_planes" value="3" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_VGA_Subsystem" as="VGA_Dual_Clock_FIFO" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 271 starting:altera_up_avalon_video_dual_clock_buffer "submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO"</message>
   <message level="Info" culprit="VGA_Dual_Clock_FIFO">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="VGA_Dual_Clock_FIFO"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>VGA_Dual_Clock_FIFO</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,addr_mode=X-Y,back_start_address=134217728,color_bits=16,color_planes=1,dma_enabled=true,height=240,mode=From Memory to Stream,start_address=134217728,width=320"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:VGA_Pixel_DMA"
   kind="altera_up_avalon_video_dma_controller"
   version="18.0"
   name="Computer_System_VGA_Subsystem_VGA_Pixel_DMA">
  <parameter name="mode" value="From Memory to Stream" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="dma_enabled" value="true" />
  <parameter name="color_bits" value="16" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="start_address" value="134217728" />
  <parameter name="addr_mode" value="X-Y" />
  <parameter name="width" value="320" />
  <parameter name="color_planes" value="1" />
  <parameter name="back_start_address" value="134217728" />
  <parameter name="height" value="240" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_VGA_Subsystem" as="VGA_Pixel_DMA" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 270 starting:altera_up_avalon_video_dma_controller "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA"</message>
   <message level="Info" culprit="VGA_Pixel_DMA">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="VGA_Pixel_DMA"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>VGA_Pixel_DMA</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dual_clock_buffer:18.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=100000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,color_bits=16,color_planes=1"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:VGA_Pixel_FIFO"
   kind="altera_up_avalon_video_dual_clock_buffer"
   version="18.0"
   name="Computer_System_VGA_Subsystem_VGA_Pixel_FIFO">
  <parameter name="color_bits" value="16" />
  <parameter name="AUTO_CLOCK_STREAM_OUT_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLOCK_STREAM_IN_CLOCK_RATE" value="100000000" />
  <parameter name="color_planes" value="1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_VGA_Subsystem" as="VGA_Pixel_FIFO" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 269 starting:altera_up_avalon_video_dual_clock_buffer "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO"</message>
   <message level="Info" culprit="VGA_Pixel_FIFO">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="VGA_Pixel_FIFO"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>VGA_Pixel_FIFO</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_rgb_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,alpha=1023,input_bits=16,input_planes=1,input_type=16-bit RGB,output_bits=10,output_planes=3,output_type=30-bit RGB"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:VGA_Pixel_RGB_Resampler"
   kind="altera_up_avalon_video_rgb_resampler"
   version="18.0"
   name="Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler">
  <parameter name="output_bits" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="output_type" value="30-bit RGB" />
  <parameter name="input_bits" value="16" />
  <parameter name="output_planes" value="3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="alpha" value="1023" />
  <parameter name="input_type" value="16-bit RGB" />
  <parameter name="input_planes" value="1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem"
     as="VGA_Pixel_RGB_Resampler" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 268 starting:altera_up_avalon_video_rgb_resampler "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler"</message>
   <message level="Info" culprit="VGA_Pixel_RGB_Resampler">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="VGA_Pixel_RGB_Resampler"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>VGA_Pixel_RGB_Resampler</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_scaler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,channel_size=2,color_bits=10,color_planes=3,height_in=240,height_out=480,height_scaling=2,include_channel=false,width_in=320,width_out=640,width_scaling=2"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:VGA_Pixel_Scaler"
   kind="altera_up_avalon_video_scaler"
   version="18.0"
   name="Computer_System_VGA_Subsystem_VGA_Pixel_Scaler">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="channel_size" value="2" />
  <parameter name="color_bits" value="10" />
  <parameter name="height_scaling" value="2" />
  <parameter name="include_channel" value="false" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="width_out" value="640" />
  <parameter name="height_in" value="240" />
  <parameter name="width_scaling" value="2" />
  <parameter name="color_planes" value="3" />
  <parameter name="width_in" value="320" />
  <parameter name="height_out" value="480" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_VGA_Subsystem" as="VGA_Pixel_Scaler" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 267 starting:altera_up_avalon_video_scaler "submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler"</message>
   <message level="Info" culprit="VGA_Pixel_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="VGA_Pixel_Scaler"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>VGA_Pixel_Scaler</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=10,inChannelWidth=2,inDataWidth=30,inEmptyWidth=2,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=30,outEmptyWidth=2,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(channel_adapter:18.1:inBitsPerSymbol=10,inChannelWidth=2,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=3,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="Computer_System_VGA_Subsystem_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="10" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="2" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="2" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="30" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="inDataWidth" value="30" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Computer_System_VGA_Subsystem" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 266 starting:altera_avalon_st_adapter "submodules/Computer_System_VGA_Subsystem_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>channel_adapter</b> "<b>submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>VGA_Subsystem</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 23 starting:channel_adapter "submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_decoder:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,video_source=On-board Video In (NTSC or PAL)"
   instancePathKey="Computer_System:.:Video_In_Subsystem:.:Video_In"
   kind="altera_up_avalon_video_decoder"
   version="18.0"
   name="Computer_System_Video_In_Subsystem_Video_In">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="video_source" value="On-board Video In (NTSC or PAL)" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_camera_decoder.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/altera_up_avalon_video_decoder_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_itu_656_decoder.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_decoder_add_endofpacket.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_camera_decoder.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_dual_clock_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_Video_In_Subsystem" as="Video_In" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 264 starting:altera_up_avalon_video_decoder "submodules/Computer_System_Video_In_Subsystem_Video_In"</message>
   <message level="Info" culprit="Video_In">Starting Generation of Video In Decoder</message>
   <message level="Info" culprit="Video_In"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>altera_up_avalon_video_decoder</b> "<b>Video_In</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_csc:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,csc_type=444 YCrCb to 24-bit RGB,input_bits=8,input_planes=3,input_type=444 YCrCb,output_bits=8,output_planes=3,output_type=24-bit RGB"
   instancePathKey="Computer_System:.:Video_In_Subsystem:.:Video_In_CSC"
   kind="altera_up_avalon_video_csc"
   version="18.0"
   name="Computer_System_Video_In_Subsystem_Video_In_CSC">
  <parameter name="output_bits" value="8" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="csc_type" value="444 YCrCb to 24-bit RGB" />
  <parameter name="output_type" value="24-bit RGB" />
  <parameter name="input_bits" value="8" />
  <parameter name="output_planes" value="3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="input_type" value="444 YCrCb" />
  <parameter name="input_planes" value="3" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_csc/altera_up_avalon_video_csc_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_csc/hdl/altera_up_YCrCb_to_RGB_converter.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_csc/hdl/altera_up_RGB_to_YCrCb_converter.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_Video_In_Subsystem" as="Video_In_CSC" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 263 starting:altera_up_avalon_video_csc "submodules/Computer_System_Video_In_Subsystem_Video_In_CSC"</message>
   <message level="Info" culprit="Video_In_CSC">Starting Generation of Colour Space Converter</message>
   <message level="Info" culprit="Video_In_CSC"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>altera_up_avalon_video_csc</b> "<b>Video_In_CSC</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_chroma_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,input_bits=8,input_planes=2,input_type=YCrCb 422,output_bits=8,output_planes=3,output_type=YCrCb 444"
   instancePathKey="Computer_System:.:Video_In_Subsystem:.:Video_In_Chroma_Resampler"
   kind="altera_up_avalon_video_chroma_resampler"
   version="18.0"
   name="Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler">
  <parameter name="output_bits" value="8" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="output_type" value="YCrCb 444" />
  <parameter name="input_bits" value="8" />
  <parameter name="output_planes" value="3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="input_type" value="YCrCb 422" />
  <parameter name="input_planes" value="2" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_chroma_resampler/altera_up_avalon_video_chroma_resampler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_Video_In_Subsystem"
     as="Video_In_Chroma_Resampler" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 262 starting:altera_up_avalon_video_chroma_resampler "submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler"</message>
   <message level="Info" culprit="Video_In_Chroma_Resampler">Starting Generation of Chroma Resampler</message>
   <message level="Info" culprit="Video_In_Chroma_Resampler"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>altera_up_avalon_video_chroma_resampler</b> "<b>Video_In_Chroma_Resampler</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_clipper:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,add_bottom=0,add_left=0,add_right=0,add_top=0,add_value_plane_1=0,add_value_plane_2=0,add_value_plane_3=0,add_value_plane_4=0,color_bits=16,color_planes=1,drop_bottom=2,drop_left=40,drop_right=40,drop_top=2,height_in=244,width_in=720"
   instancePathKey="Computer_System:.:Video_In_Subsystem:.:Video_In_Clipper"
   kind="altera_up_avalon_video_clipper"
   version="18.0"
   name="Computer_System_Video_In_Subsystem_Video_In_Clipper">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="add_bottom" value="0" />
  <parameter name="color_planes" value="1" />
  <parameter name="width_in" value="720" />
  <parameter name="drop_bottom" value="2" />
  <parameter name="color_bits" value="16" />
  <parameter name="drop_left" value="40" />
  <parameter name="drop_right" value="40" />
  <parameter name="add_left" value="0" />
  <parameter name="drop_top" value="2" />
  <parameter name="add_right" value="0" />
  <parameter name="add_top" value="0" />
  <parameter name="add_value_plane_2" value="0" />
  <parameter name="height_in" value="244" />
  <parameter name="add_value_plane_1" value="0" />
  <parameter name="add_value_plane_4" value="0" />
  <parameter name="add_value_plane_3" value="0" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/altera_up_avalon_video_clipper_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_add.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_drop.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_counters.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_Video_In_Subsystem"
     as="Video_In_Clipper" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 261 starting:altera_up_avalon_video_clipper "submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper"</message>
   <message level="Info" culprit="Video_In_Clipper">Starting generation of the video clipper</message>
   <message level="Info" culprit="Video_In_Clipper"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>altera_up_avalon_video_clipper</b> "<b>Video_In_Clipper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,addr_mode=X-Y,back_start_address=134217728,color_bits=16,color_planes=1,dma_enabled=false,height=240,mode=From Stream to Memory,start_address=134217728,width=320"
   instancePathKey="Computer_System:.:Video_In_Subsystem:.:Video_In_DMA"
   kind="altera_up_avalon_video_dma_controller"
   version="18.0"
   name="Computer_System_Video_In_Subsystem_Video_In_DMA">
  <parameter name="mode" value="From Stream to Memory" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="dma_enabled" value="false" />
  <parameter name="color_bits" value="16" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="start_address" value="134217728" />
  <parameter name="addr_mode" value="X-Y" />
  <parameter name="width" value="320" />
  <parameter name="color_planes" value="1" />
  <parameter name="back_start_address" value="134217728" />
  <parameter name="height" value="240" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_Video_In_Subsystem" as="Video_In_DMA" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 260 starting:altera_up_avalon_video_dma_controller "submodules/Computer_System_Video_In_Subsystem_Video_In_DMA"</message>
   <message level="Info" culprit="Video_In_DMA">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="Video_In_DMA"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>Video_In_DMA</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Video_In_Edge_Detection_Subsystem:1.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1712539055,AUTO_SYS_CLK_CLOCK_DOMAIN=1,AUTO_SYS_CLK_CLOCK_RATE=100000000,AUTO_SYS_CLK_RESET_DOMAIN=1,AUTO_UNIQUE_ID=Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem(altera_up_avalon_video_chroma_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,input_bits=8,input_planes=3,input_type=YCrCb 444,output_bits=8,output_planes=1,output_type=Y only)(altera_up_avalon_video_chroma_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,input_bits=8,input_planes=1,input_type=Y only,output_bits=8,output_planes=3,output_type=YCrCb 444)(altera_up_avalon_video_edge_detection:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,intensity=1,width=720)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=100000000,resetSynchronousEdges=NONE)(altera_up_avalon_video_stream_router:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,color_bits=8,color_planes=3,router_type=Merge,sync=true)(altera_up_avalon_video_stream_router:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,color_bits=8,color_planes=3,router_type=Split,sync=true)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="Computer_System:.:Video_In_Subsystem:.:Video_In_Edge_Detection_Subsystem"
   kind="Video_In_Edge_Detection_Subsystem"
   version="1.0"
   name="Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem">
  <parameter name="AUTO_SYS_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_GENERATION_ID" value="1712539055" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter
     name="AUTO_UNIQUE_ID"
     value="Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem" />
  <parameter name="AUTO_SYS_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_SYS_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Video_In_Edge_Detection_Subsystem.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_chroma_resampler/altera_up_avalon_video_chroma_resampler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_chroma_resampler/altera_up_avalon_video_chroma_resampler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/altera_up_avalon_video_edge_detection_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_gaussian_smoothing_filter.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_sobel_operator.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_nonmaximum_suppression.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_hysteresis.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_pixel_info_shift_register.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_data_shift_register.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_stream_router/altera_up_avalon_video_stream_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_stream_router/altera_up_avalon_video_stream_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="Computer_System_Video_In_Subsystem"
     as="Video_In_Edge_Detection_Subsystem" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 259 starting:Video_In_Edge_Detection_Subsystem "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>7</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>8</b> modules, <b>21</b> connections]]></message>
   <message level="Debug" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" reuses <b>altera_up_avalon_video_chroma_resampler</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter</b>"]]></message>
   <message level="Debug" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" reuses <b>altera_up_avalon_video_chroma_resampler</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler</b>"]]></message>
   <message level="Debug" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" reuses <b>altera_up_avalon_video_edge_detection</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection</b>"]]></message>
   <message level="Debug" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller</b>"]]></message>
   <message level="Debug" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" reuses <b>altera_up_avalon_video_stream_router</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger</b>"]]></message>
   <message level="Debug" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" reuses <b>altera_up_avalon_video_stream_router</b> "<b>submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter</b>"]]></message>
   <message level="Debug" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="Video_In_Edge_Detection_Subsystem"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>Video_In_Edge_Detection_Subsystem</b> "<b>Video_In_Edge_Detection_Subsystem</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 22 starting:altera_up_avalon_video_chroma_resampler "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter"</message>
   <message level="Info" culprit="Chroma_Filter">Starting Generation of Chroma Resampler</message>
   <message level="Info" culprit="Chroma_Filter"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_up_avalon_video_chroma_resampler</b> "<b>Chroma_Filter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 21 starting:altera_up_avalon_video_chroma_resampler "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler"</message>
   <message level="Info" culprit="Chroma_Upsampler">Starting Generation of Chroma Resampler</message>
   <message level="Info" culprit="Chroma_Upsampler"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_up_avalon_video_chroma_resampler</b> "<b>Chroma_Upsampler</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 20 starting:altera_up_avalon_video_edge_detection "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection"</message>
   <message level="Info" culprit="Edge_Detection">Starting Generation of Video In Edge Detection</message>
   <message level="Info" culprit="Edge_Detection"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_up_avalon_video_edge_detection</b> "<b>Edge_Detection</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 19 starting:altera_avalon_pio "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller"</message>
   <message level="Info" culprit="Edge_Detection_Router_Controller">Starting RTL generation for module 'Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'</message>
   <message level="Info" culprit="Edge_Detection_Router_Controller">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=/tmp/alt9821_1119138284030845454.dir/0092_Edge_Detection_Router_Controller_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0092_Edge_Detection_Router_Controller_gen//Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Edge_Detection_Router_Controller">Done RTL generation for module 'Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'</message>
   <message level="Info" culprit="Edge_Detection_Router_Controller"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_avalon_pio</b> "<b>Edge_Detection_Router_Controller</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 18 starting:altera_up_avalon_video_stream_router "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger"</message>
   <message level="Info" culprit="Video_Stream_Merger">Starting Generation of Video In Stream Router</message>
   <message level="Info" culprit="Video_Stream_Merger"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_up_avalon_video_stream_router</b> "<b>Video_Stream_Merger</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 17 starting:altera_up_avalon_video_stream_router "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter"</message>
   <message level="Info" culprit="Video_Stream_Splitter">Starting Generation of Video In Stream Router</message>
   <message level="Info" culprit="Video_Stream_Splitter"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_up_avalon_video_stream_router</b> "<b>Video_Stream_Splitter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 272 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Computer_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_rgb_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,alpha=1023,input_bits=8,input_planes=3,input_type=24-bit RGB,output_bits=16,output_planes=1,output_type=16-bit RGB"
   instancePathKey="Computer_System:.:Video_In_Subsystem:.:Video_In_RGB_Resampler"
   kind="altera_up_avalon_video_rgb_resampler"
   version="18.0"
   name="Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler">
  <parameter name="output_bits" value="16" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="output_type" value="16-bit RGB" />
  <parameter name="input_bits" value="8" />
  <parameter name="output_planes" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="alpha" value="1023" />
  <parameter name="input_type" value="24-bit RGB" />
  <parameter name="input_planes" value="3" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_Video_In_Subsystem"
     as="Video_In_RGB_Resampler" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 265 starting:altera_up_avalon_video_rgb_resampler "submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler"</message>
   <message level="Info" culprit="Video_In_RGB_Resampler">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="Video_In_RGB_Resampler"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>Video_In_RGB_Resampler</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_scaler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,channel_size=0,color_bits=16,color_planes=1,height_in=240,height_out=240,height_scaling=1,include_channel=false,width_in=640,width_out=320,width_scaling=0.5"
   instancePathKey="Computer_System:.:Video_In_Subsystem:.:Video_In_Scaler"
   kind="altera_up_avalon_video_scaler"
   version="18.0"
   name="Computer_System_Video_In_Subsystem_Video_In_Scaler">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="channel_size" value="0" />
  <parameter name="color_bits" value="16" />
  <parameter name="height_scaling" value="1" />
  <parameter name="include_channel" value="false" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="width_out" value="320" />
  <parameter name="height_in" value="240" />
  <parameter name="width_scaling" value="0.5" />
  <parameter name="color_planes" value="1" />
  <parameter name="width_in" value="640" />
  <parameter name="height_out" value="240" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_Video_In_Subsystem"
     as="Video_In_Scaler" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 264 starting:altera_up_avalon_video_scaler "submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler"</message>
   <message level="Info" culprit="Video_In_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="Video_In_Scaler"><![CDATA["<b>Video_In_Subsystem</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>Video_In_Scaler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pll:18.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=false,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=false,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=17,c_cnt_hi_div1=17,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=13,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=16,c_cnt_lo_div1=16,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=12,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=true,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=true,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSEMA5F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=66,gui_actual_divide_factor1=66,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=50,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=33,gui_actual_multiply_factor1=33,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=33,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=3,gui_operation_mode=direct,gui_output_clock_frequency0=25.0,gui_output_clock_frequency1=25.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=33.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,C-Counter-2 Hi Divide,C-Counter-2 Low Divide,C-Counter-2 Coarse Phase Shift,C-Counter-2 VCO Phase Tap,C-Counter-2 Input Source,C-Counter-2 Bypass Enable,C-Counter-2 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=17,16,1,1,false,false,true,false,17,16,1,0,ph_mux_clk,false,true,17,16,1,0,ph_mux_clk,false,true,13,12,1,0,ph_mux_clk,false,true,1,20,6000,825.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=17,m_cnt_lo_div=16,m_cnt_odd_div_duty_en=true,mimic_fbclk_type=none,n_cnt_bypass_en=false,n_cnt_hi_div=1,n_cnt_lo_div=1,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=3,operation_mode=direct,output_clock_frequency0=25.000000 MHz,output_clock_frequency1=25.000000 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=33.000000 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=6000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=825.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=1,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz"
   instancePathKey="Computer_System:.:Video_PLL:.:video_pll"
   kind="altera_pll"
   version="18.1"
   name="Computer_System_Video_PLL_video_pll">
  <parameter name="c_cnt_bypass_en17" value="true" />
  <parameter name="c_cnt_bypass_en14" value="true" />
  <parameter name="c_cnt_bypass_en13" value="true" />
  <parameter name="c_cnt_bypass_en16" value="true" />
  <parameter name="c_cnt_bypass_en15" value="true" />
  <parameter name="c_cnt_bypass_en10" value="true" />
  <parameter name="c_cnt_bypass_en12" value="true" />
  <parameter
     name="gui_pll_cascading_mode"
     value="Create an adjpllin signal to connect with an upstream PLL" />
  <parameter name="c_cnt_bypass_en11" value="true" />
  <parameter name="pll_fbclk_mux_2" value="m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="glb" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="c_cnt_prst9" value="1" />
  <parameter name="c_cnt_in_src9" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src8" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src5" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle9" value="50" />
  <parameter name="c_cnt_in_src4" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src7" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src6" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle6" value="50" />
  <parameter name="c_cnt_in_src1" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle5" value="50" />
  <parameter name="c_cnt_in_src0" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle8" value="50" />
  <parameter name="c_cnt_in_src3" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle7" value="50" />
  <parameter name="c_cnt_in_src2" value="ph_mux_clk" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_duty_cycle2" value="50" />
  <parameter name="gui_duty_cycle1" value="50" />
  <parameter name="gui_duty_cycle4" value="50" />
  <parameter name="gui_duty_cycle3" value="50" />
  <parameter name="gui_duty_cycle0" value="50" />
  <parameter name="duty_cycle12" value="50" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="duty_cycle13" value="50" />
  <parameter name="duty_cycle10" value="50" />
  <parameter name="duty_cycle11" value="50" />
  <parameter name="duty_cycle16" value="50" />
  <parameter name="duty_cycle17" value="50" />
  <parameter name="duty_cycle14" value="50" />
  <parameter name="duty_cycle15" value="50" />
  <parameter name="pll_vcoph_div" value="1" />
  <parameter name="gui_device_speed_grade" value="1" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter name="gui_phase_shift15" value="0" />
  <parameter name="gui_phase_shift16" value="0" />
  <parameter name="gui_phase_shift13" value="0" />
  <parameter name="gui_phase_shift14" value="0" />
  <parameter name="gui_phase_shift11" value="0" />
  <parameter name="gui_phase_shift12" value="0" />
  <parameter name="pll_fractional_cout" value="32" />
  <parameter name="gui_phase_shift10" value="0" />
  <parameter name="gui_actual_output_clock_frequency17" value="0 MHz" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="gui_actual_output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency16" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency15" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency13" value="0 MHz" />
  <parameter name="gui_phase_shift17" value="0" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="c_cnt_prst1" value="1" />
  <parameter name="gui_actual_divide_factor8" value="1" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_divide_factor9" value="1" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="gui_pll_auto_reset" value="Off" />
  <parameter name="gui_divide_factor_c4" value="1" />
  <parameter name="phase_shift12" value="0 ps" />
  <parameter name="gui_divide_factor_c3" value="1" />
  <parameter name="phase_shift11" value="0 ps" />
  <parameter name="gui_divide_factor_c2" value="1" />
  <parameter name="phase_shift10" value="0 ps" />
  <parameter name="n_cnt_lo_div" value="1" />
  <parameter name="gui_divide_factor_c1" value="1" />
  <parameter name="gui_divide_factor_c0" value="1" />
  <parameter name="gui_operation_mode" value="direct" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="gui_actual_divide_factor6" value="1" />
  <parameter name="gui_actual_divide_factor7" value="1" />
  <parameter name="gui_actual_divide_factor4" value="1" />
  <parameter name="gui_actual_divide_factor5" value="1" />
  <parameter name="gui_actual_divide_factor2" value="50" />
  <parameter name="gui_actual_divide_factor3" value="1" />
  <parameter name="gui_actual_divide_factor0" value="66" />
  <parameter name="gui_mif_generate" value="false" />
  <parameter name="gui_actual_divide_factor1" value="66" />
  <parameter name="gui_actual_frac_multiply_factor8" value="1" />
  <parameter name="gui_actual_frac_multiply_factor9" value="1" />
  <parameter name="gui_actual_frac_multiply_factor6" value="1" />
  <parameter name="gui_actual_frac_multiply_factor7" value="1" />
  <parameter name="gui_divide_factor_c9" value="1" />
  <parameter name="phase_shift17" value="0 ps" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="gui_divide_factor_c8" value="1" />
  <parameter name="phase_shift16" value="0 ps" />
  <parameter name="gui_divide_factor_c7" value="1" />
  <parameter name="phase_shift15" value="0 ps" />
  <parameter name="gui_divide_factor_c6" value="1" />
  <parameter name="phase_shift14" value="0 ps" />
  <parameter name="gui_divide_factor_c5" value="1" />
  <parameter name="phase_shift13" value="0 ps" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="gui_actual_frac_multiply_factor4" value="1" />
  <parameter name="gui_actual_frac_multiply_factor5" value="1" />
  <parameter name="gui_actual_frac_multiply_factor2" value="1" />
  <parameter name="gui_actual_frac_multiply_factor3" value="1" />
  <parameter name="gui_actual_frac_multiply_factor0" value="1" />
  <parameter name="gui_actual_frac_multiply_factor1" value="1" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="pll_slf_rst" value="false" />
  <parameter name="duty_cycle9" value="50" />
  <parameter name="duty_cycle7" value="50" />
  <parameter name="gui_pll_bandwidth_preset" value="Auto" />
  <parameter name="duty_cycle8" value="50" />
  <parameter name="duty_cycle5" value="50" />
  <parameter name="duty_cycle6" value="50" />
  <parameter name="duty_cycle3" value="50" />
  <parameter name="duty_cycle4" value="50" />
  <parameter name="duty_cycle1" value="50" />
  <parameter name="duty_cycle2" value="50" />
  <parameter name="duty_cycle0" value="50" />
  <parameter name="m_cnt_lo_div" value="16" />
  <parameter name="gui_actual_phase_shift9" value="0" />
  <parameter name="gui_actual_phase_shift8" value="0" />
  <parameter name="gui_actual_phase_shift7" value="0" />
  <parameter name="gui_actual_phase_shift6" value="0" />
  <parameter name="gui_actual_phase_shift5" value="0" />
  <parameter name="gui_actual_phase_shift4" value="0" />
  <parameter name="gui_actual_phase_shift3" value="0" />
  <parameter name="gui_actual_phase_shift2" value="0" />
  <parameter name="gui_actual_phase_shift1" value="0" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_actual_output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency4" value="0 MHz" />
  <parameter name="gui_use_locked" value="true" />
  <parameter name="gui_actual_output_clock_frequency3" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency2" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency9" value="0 MHz" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_actual_output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency6" value="0 MHz" />
  <parameter name="pll_type" value="General" />
  <parameter name="gui_actual_output_clock_frequency1" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency0" value="0 MHz" />
  <parameter name="gui_actual_phase_shift0" value="0" />
  <parameter name="pll_output_clk_frequency" value="825.0 MHz" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="c_cnt_lo_div14" value="1" />
  <parameter name="c_cnt_lo_div15" value="1" />
  <parameter name="c_cnt_lo_div12" value="1" />
  <parameter name="c_cnt_lo_div13" value="1" />
  <parameter name="gui_phase_shift0" value="0" />
  <parameter name="c_cnt_lo_div16" value="1" />
  <parameter name="gui_phase_shift1" value="0" />
  <parameter name="c_cnt_lo_div17" value="1" />
  <parameter name="gui_phase_shift2" value="0" />
  <parameter name="gui_phase_shift3" value="0" />
  <parameter name="gui_phase_shift4" value="0" />
  <parameter name="gui_phase_shift5" value="0" />
  <parameter name="gui_phase_shift6" value="0" />
  <parameter name="c_cnt_lo_div10" value="1" />
  <parameter name="gui_phase_shift7" value="0" />
  <parameter name="c_cnt_lo_div11" value="1" />
  <parameter name="gui_phase_shift8" value="0" />
  <parameter name="gui_phase_shift9" value="0" />
  <parameter name="pll_fractional_division" value="1" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="fractional_vco_multiplier" value="false" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_number_of_clocks" value="3" />
  <parameter name="c_cnt_hi_div10" value="1" />
  <parameter name="c_cnt_hi_div11" value="1" />
  <parameter name="c_cnt_hi_div12" value="1" />
  <parameter name="c_cnt_hi_div13" value="1" />
  <parameter name="c_cnt_hi_div14" value="1" />
  <parameter name="c_cnt_hi_div15" value="1" />
  <parameter name="c_cnt_hi_div16" value="1" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="c_cnt_hi_div17" value="1" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_output_clock_frequency0" value="25.0" />
  <parameter name="output_clock_frequency10" value="0 MHz" />
  <parameter name="output_clock_frequency11" value="0 MHz" />
  <parameter name="output_clock_frequency12" value="0 MHz" />
  <parameter name="pll_bwctrl" value="6000" />
  <parameter name="output_clock_frequency13" value="0 MHz" />
  <parameter name="mimic_fbclk_type" value="none" />
  <parameter name="pll_clkin_0_src" value="clk_0" />
  <parameter name="gui_multiply_factor" value="1" />
  <parameter name="output_clock_frequency14" value="0 MHz" />
  <parameter name="output_clock_frequency15" value="0 MHz" />
  <parameter name="output_clock_frequency16" value="0 MHz" />
  <parameter name="output_clock_frequency17" value="0 MHz" />
  <parameter name="n_cnt_bypass_en" value="false" />
  <parameter name="gui_divide_factor_c14" value="1" />
  <parameter name="gui_divide_factor_c15" value="1" />
  <parameter name="gui_divide_factor_c16" value="1" />
  <parameter name="m_cnt_odd_div_duty_en" value="true" />
  <parameter name="gui_divide_factor_c17" value="1" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_output_clock_frequency3" value="100.0" />
  <parameter name="gui_divide_factor_c10" value="1" />
  <parameter name="gui_output_clock_frequency4" value="100.0" />
  <parameter name="gui_divide_factor_c11" value="1" />
  <parameter name="gui_output_clock_frequency1" value="25.0" />
  <parameter name="gui_divide_factor_c12" value="1" />
  <parameter name="gui_output_clock_frequency2" value="33.0" />
  <parameter name="gui_divide_factor_c13" value="1" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_actual_divide_factor10" value="1" />
  <parameter name="gui_actual_divide_factor16" value="1" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="gui_actual_divide_factor15" value="1" />
  <parameter name="gui_actual_divide_factor17" value="1" />
  <parameter name="gui_actual_divide_factor12" value="1" />
  <parameter name="gui_actual_divide_factor11" value="1" />
  <parameter name="gui_actual_divide_factor14" value="1" />
  <parameter name="gui_actual_divide_factor13" value="1" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="gui_actual_multiply_factor9" value="1" />
  <parameter name="gui_actual_multiply_factor6" value="1" />
  <parameter name="gui_actual_multiply_factor5" value="1" />
  <parameter name="gui_actual_multiply_factor8" value="1" />
  <parameter name="gui_actual_multiply_factor7" value="1" />
  <parameter name="gui_actual_multiply_factor2" value="33" />
  <parameter name="gui_actual_multiply_factor1" value="33" />
  <parameter name="gui_actual_multiply_factor4" value="1" />
  <parameter name="gui_actual_multiply_factor3" value="1" />
  <parameter name="refclk1_frequency" value="100.0 MHz" />
  <parameter name="gui_actual_multiply_factor0" value="33" />
  <parameter name="reference_clock_frequency" value="50.0 MHz" />
  <parameter name="pll_m_cnt_in_src" value="ph_mux_clk" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="c_cnt_hi_div0" value="17" />
  <parameter name="c_cnt_hi_div1" value="17" />
  <parameter name="c_cnt_hi_div2" value="13" />
  <parameter name="c_cnt_hi_div3" value="1" />
  <parameter name="c_cnt_hi_div4" value="1" />
  <parameter name="m_cnt_hi_div" value="17" />
  <parameter name="c_cnt_hi_div5" value="1" />
  <parameter name="c_cnt_hi_div6" value="1" />
  <parameter name="c_cnt_hi_div7" value="1" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="1" />
  <parameter name="c_cnt_hi_div9" value="1" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="c_cnt_ph_mux_prst9" value="0" />
  <parameter name="c_cnt_ph_mux_prst0" value="0" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter
     name="gui_parameter_values"
     value="17,16,1,1,false,false,true,false,17,16,1,0,ph_mux_clk,false,true,17,16,1,0,ph_mux_clk,false,true,13,12,1,0,ph_mux_clk,false,true,1,20,6000,825.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="pll_subtype" value="General" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="gui_actual_multiply_factor10" value="1" />
  <parameter name="gui_actual_multiply_factor11" value="1" />
  <parameter name="c_cnt_in_src17" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor12" value="1" />
  <parameter name="c_cnt_in_src16" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor13" value="1" />
  <parameter name="c_cnt_in_src15" value="ph_mux_clk" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="true" />
  <parameter name="c_cnt_odd_div_duty_en1" value="true" />
  <parameter name="c_cnt_in_src14" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src13" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src12" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src11" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src10" value="ph_mux_clk" />
  <parameter name="pll_vco_div" value="1" />
  <parameter name="c_cnt_odd_div_duty_en2" value="true" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="c_cnt_odd_div_duty_en9" value="false" />
  <parameter name="c_cnt_prst13" value="1" />
  <parameter name="c_cnt_prst12" value="1" />
  <parameter name="c_cnt_prst11" value="1" />
  <parameter name="c_cnt_prst10" value="1" />
  <parameter name="c_cnt_prst17" value="1" />
  <parameter name="c_cnt_prst16" value="1" />
  <parameter name="pll_dsm_out_sel" value="1st_order" />
  <parameter name="c_cnt_prst15" value="1" />
  <parameter name="c_cnt_prst14" value="1" />
  <parameter name="c_cnt_lo_div9" value="1" />
  <parameter name="c_cnt_lo_div7" value="1" />
  <parameter name="c_cnt_lo_div8" value="1" />
  <parameter name="number_of_cascade_counters" value="0" />
  <parameter name="c_cnt_lo_div5" value="1" />
  <parameter name="c_cnt_lo_div6" value="1" />
  <parameter name="c_cnt_lo_div3" value="1" />
  <parameter name="c_cnt_lo_div4" value="1" />
  <parameter name="c_cnt_lo_div1" value="16" />
  <parameter name="c_cnt_lo_div2" value="12" />
  <parameter name="c_cnt_lo_div0" value="16" />
  <parameter name="gui_actual_frac_multiply_factor12" value="1" />
  <parameter name="gui_actual_frac_multiply_factor11" value="1" />
  <parameter name="gui_actual_frac_multiply_factor10" value="1" />
  <parameter name="pll_cp_current" value="20" />
  <parameter name="gui_actual_frac_multiply_factor16" value="1" />
  <parameter name="gui_actual_frac_multiply_factor15" value="1" />
  <parameter name="gui_actual_frac_multiply_factor14" value="1" />
  <parameter name="gui_actual_frac_multiply_factor13" value="1" />
  <parameter name="gui_actual_frac_multiply_factor17" value="1" />
  <parameter name="gui_duty_cycle11" value="50" />
  <parameter name="gui_duty_cycle10" value="50" />
  <parameter name="gui_duty_cycle13" value="50" />
  <parameter name="gui_duty_cycle12" value="50" />
  <parameter name="gui_duty_cycle15" value="50" />
  <parameter name="gui_duty_cycle14" value="50" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_duty_cycle17" value="50" />
  <parameter name="gui_duty_cycle16" value="50" />
  <parameter name="gui_actual_phase_shift16" value="0" />
  <parameter name="gui_actual_phase_shift17" value="0" />
  <parameter name="gui_actual_phase_shift14" value="0" />
  <parameter name="gui_actual_phase_shift15" value="0" />
  <parameter name="gui_actual_phase_shift12" value="0" />
  <parameter name="gui_actual_phase_shift13" value="0" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_actual_phase_shift10" value="0" />
  <parameter name="gui_actual_phase_shift11" value="0" />
  <parameter name="pll_clkin_1_src" value="clk_0" />
  <parameter name="phase_shift1" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst17" value="0" />
  <parameter name="phase_shift0" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst16" value="0" />
  <parameter name="phase_shift3" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst15" value="0" />
  <parameter name="phase_shift2" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst14" value="0" />
  <parameter name="phase_shift5" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst13" value="0" />
  <parameter name="phase_shift4" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst12" value="0" />
  <parameter name="phase_shift7" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst11" value="0" />
  <parameter name="phase_shift6" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst10" value="0" />
  <parameter name="phase_shift9" value="0 ps" />
  <parameter name="phase_shift8" value="0 ps" />
  <parameter name="gui_channel_spacing" value="0.0" />
  <parameter name="number_of_clocks" value="3" />
  <parameter name="n_cnt_hi_div" value="1" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="output_clock_frequency6" value="0 MHz" />
  <parameter name="output_clock_frequency9" value="0 MHz" />
  <parameter
     name="gui_parameter_list"
     value="M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,C-Counter-2 Hi Divide,C-Counter-2 Low Divide,C-Counter-2 Coarse Phase Shift,C-Counter-2 VCO Phase Tap,C-Counter-2 Input Source,C-Counter-2 Bypass Enable,C-Counter-2 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="c_cnt_odd_div_duty_en17" value="false" />
  <parameter name="operation_mode" value="direct" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="gui_actual_multiply_factor14" value="1" />
  <parameter name="c_cnt_odd_div_duty_en16" value="false" />
  <parameter name="gui_actual_multiply_factor15" value="1" />
  <parameter name="output_clock_frequency0" value="25.000000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en15" value="false" />
  <parameter name="gui_actual_multiply_factor16" value="1" />
  <parameter name="c_cnt_odd_div_duty_en14" value="false" />
  <parameter name="gui_actual_multiply_factor17" value="1" />
  <parameter name="c_cnt_odd_div_duty_en13" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="output_clock_frequency3" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en12" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="output_clock_frequency4" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en11" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="output_clock_frequency1" value="25.000000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en10" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="output_clock_frequency2" value="33.000000 MHz" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="c_cnt_bypass_en9" value="true" />
  <parameter name="c_cnt_bypass_en0" value="false" />
  <parameter name="c_cnt_bypass_en1" value="false" />
  <parameter name="c_cnt_bypass_en2" value="false" />
  <parameter name="gui_reference_clock_frequency" value="50.0" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.qip"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_Video_PLL" as="video_pll" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 262 starting:altera_pll "submodules/Computer_System_Video_PLL_video_pll"</message>
   <message level="Info" culprit="video_pll"><![CDATA["<b>Video_PLL</b>" instantiated <b>altera_pll</b> "<b>video_pll</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:Nios2_data_master_translator"
   kind="altera_merlin_master_translator"
   version="18.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="Nios2_data_master_translator,Video_In_DMA_Addr_Translation_master_translator,Video_In_Subsystem_video_in_dma_master_translator,Nios2_instruction_master_translator,VGA_Subsystem_pixel_dma_master_translator,Pixel_DMA_Addr_Translation_master_translator,Char_DMA_Addr_Translation_master_translator" />
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="Char_Buf_DMA_avalon_dma_master_translator" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 260 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="Nios2_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>Nios2_data_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:ADC_adc_slave_translator"
   kind="altera_merlin_slave_translator"
   version="18.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="ADC_adc_slave_translator,Audio_Subsystem_audio_slave_translator,AV_Config_avalon_av_config_slave_translator,IrDA_avalon_irda_slave_translator,JTAG_UART_avalon_jtag_slave_translator,JTAG_UART_2_avalon_jtag_slave_translator,PS2_Port_avalon_ps2_slave_translator,PS2_Port_Dual_avalon_ps2_slave_translator,VGA_Subsystem_char_buffer_control_slave_translator,VGA_Subsystem_char_buffer_slave_translator,SysID_control_slave_translator,Nios2_debug_mem_slave_translator,VGA_Subsystem_pixel_dma_control_slave_translator,VGA_Subsystem_rgb_slave_translator,SDRAM_s1_translator,Onchip_SRAM_s1_translator,LEDs_s1_translator,HEX3_HEX0_s1_translator,HEX5_HEX4_s1_translator,Slider_Switches_s1_translator,Pushbuttons_s1_translator,Expansion_JP1_s1_translator,Expansion_JP2_s1_translator,Interval_Timer_s1_translator,Interval_Timer_2_s1_translator,Video_In_Subsystem_video_in_dma_control_slave_translator,Video_In_Subsystem_video_in_edge_detection_control_slave_translator,Onchip_SRAM_s2_translator" />
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="Onchip_SRAM_s2_translator" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 253 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ADC_adc_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ADC_adc_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ADC_adc_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff204000&quot;
   end=&quot;0x000000000ff204020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203040&quot;
   end=&quot;0x000000000ff203050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203000&quot;
   end=&quot;0x000000000ff203010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;IrDA_avalon_irda_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff201020&quot;
   end=&quot;0x000000000ff201028&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff201000&quot;
   end=&quot;0x000000000ff201008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;JTAG_UART_2_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff201010&quot;
   end=&quot;0x000000000ff201018&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;PS2_Port_avalon_ps2_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200100&quot;
   end=&quot;0x000000000ff200108&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;PS2_Port_Dual_avalon_ps2_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200108&quot;
   end=&quot;0x000000000ff200110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;VGA_Subsystem_char_buffer_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203030&quot;
   end=&quot;0x000000000ff203040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;23&quot;
   name=&quot;VGA_Subsystem_char_buffer_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009000000&quot;
   end=&quot;0x00000000009002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;21&quot;
   name=&quot;SysID_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202040&quot;
   end=&quot;0x000000000ff202048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;Nios2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000a000000&quot;
   end=&quot;0x0000000000a000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;24&quot;
   name=&quot;VGA_Subsystem_pixel_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203020&quot;
   end=&quot;0x000000000ff203030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;25&quot;
   name=&quot;VGA_Subsystem_rgb_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203010&quot;
   end=&quot;0x000000000ff203014&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;Onchip_SRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;LEDs_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200000&quot;
   end=&quot;0x000000000ff200010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;HEX3_HEX0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200020&quot;
   end=&quot;0x000000000ff200030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;HEX5_HEX4_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200030&quot;
   end=&quot;0x000000000ff200040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;Slider_Switches_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200040&quot;
   end=&quot;0x000000000ff200050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;Pushbuttons_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200050&quot;
   end=&quot;0x000000000ff200060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Expansion_JP1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200060&quot;
   end=&quot;0x000000000ff200070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;Expansion_JP2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff200070&quot;
   end=&quot;0x000000000ff200080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;Interval_Timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202000&quot;
   end=&quot;0x000000000ff202020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;Interval_Timer_2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff202020&quot;
   end=&quot;0x000000000ff202040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;26&quot;
   name=&quot;Video_In_Subsystem_video_in_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203060&quot;
   end=&quot;0x000000000ff203070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;27&quot;
   name=&quot;Video_In_Subsystem_video_in_edge_detection_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff203070&quot;
   end=&quot;0x000000000ff203080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=106,PKT_CACHE_L=103,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:Nios2_data_master_agent"
   kind="altera_merlin_master_agent"
   version="18.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="Nios2_data_master_agent,Video_In_DMA_Addr_Translation_master_agent,Video_In_Subsystem_video_in_dma_master_agent,Nios2_instruction_master_agent,VGA_Subsystem_pixel_dma_master_agent,Pixel_DMA_Addr_Translation_master_agent,Char_DMA_Addr_Translation_master_agent" />
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="Char_Buf_DMA_avalon_dma_master_agent" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 225 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="Nios2_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>Nios2_data_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:ADC_adc_slave_agent"
   kind="altera_merlin_slave_agent"
   version="18.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="ADC_adc_slave_agent,Audio_Subsystem_audio_slave_agent,AV_Config_avalon_av_config_slave_agent,IrDA_avalon_irda_slave_agent,JTAG_UART_avalon_jtag_slave_agent,JTAG_UART_2_avalon_jtag_slave_agent,PS2_Port_avalon_ps2_slave_agent,PS2_Port_Dual_avalon_ps2_slave_agent,VGA_Subsystem_char_buffer_control_slave_agent,VGA_Subsystem_char_buffer_slave_agent,SysID_control_slave_agent,Nios2_debug_mem_slave_agent,VGA_Subsystem_pixel_dma_control_slave_agent,VGA_Subsystem_rgb_slave_agent,SDRAM_s1_agent,Onchip_SRAM_s1_agent,LEDs_s1_agent,HEX3_HEX0_s1_agent,HEX5_HEX4_s1_agent,Slider_Switches_s1_agent,Pushbuttons_s1_agent,Expansion_JP1_s1_agent,Expansion_JP2_s1_agent,Interval_Timer_s1_agent,Interval_Timer_2_s1_agent,Video_In_Subsystem_video_in_dma_control_slave_agent,Video_In_Subsystem_video_in_edge_detection_control_slave_agent,Onchip_SRAM_s2_agent" />
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="Onchip_SRAM_s2_agent" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 218 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ADC_adc_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ADC_adc_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:ADC_adc_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="18.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="ADC_adc_slave_agent_rsp_fifo,Audio_Subsystem_audio_slave_agent_rsp_fifo,AV_Config_avalon_av_config_slave_agent_rsp_fifo,IrDA_avalon_irda_slave_agent_rsp_fifo,JTAG_UART_avalon_jtag_slave_agent_rsp_fifo,JTAG_UART_2_avalon_jtag_slave_agent_rsp_fifo,PS2_Port_avalon_ps2_slave_agent_rsp_fifo,PS2_Port_Dual_avalon_ps2_slave_agent_rsp_fifo,VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo,VGA_Subsystem_char_buffer_slave_agent_rsp_fifo,SysID_control_slave_agent_rsp_fifo,Nios2_debug_mem_slave_agent_rsp_fifo,VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo,VGA_Subsystem_rgb_slave_agent_rsp_fifo,SDRAM_s1_agent_rsp_fifo,SDRAM_s1_agent_rdata_fifo,Onchip_SRAM_s1_agent_rsp_fifo,LEDs_s1_agent_rsp_fifo,HEX3_HEX0_s1_agent_rsp_fifo,HEX5_HEX4_s1_agent_rsp_fifo,Slider_Switches_s1_agent_rsp_fifo,Pushbuttons_s1_agent_rsp_fifo,Expansion_JP1_s1_agent_rsp_fifo,Expansion_JP2_s1_agent_rsp_fifo,Interval_Timer_s1_agent_rsp_fifo,Interval_Timer_2_s1_agent_rsp_fifo,Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo,Video_In_Subsystem_video_in_edge_detection_control_slave_agent_rsp_fifo,Onchip_SRAM_s2_agent_rsp_fifo" />
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="Onchip_SRAM_s2_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 217 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ADC_adc_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ADC_adc_slave_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=000000000000100000000000000,000000000001000000000000000,000000000000000001000000000,000000000000000100000000000,000000000010000000000000000,000000000100000000000000000,000000001000000000000000000,000000010000000000000000000,000000100000000000000000000,000001000000000000000000000,000010000000000000000000000,000000000000000000001000000,000000000000000000010000000,000000000000000000000010000,000000000000000000000100000,000000000000000000000001000,000100000000000000000000000,001000000000000000000000000,000000000000000010000000000,000000000000000000000000100,000000000000010000000000000,000000000000001000000000000,000000000000000000100000000,000000000000000000000000010,010000000000000000000000000,100000000000000000000000000,000000000000000000000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=14,DEFAULT_DESTID=19,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=19,14,23,13,12,5,6,20,18,3,4,17,16,11,10,9,8,7,21,1,25,24,22,2,26,27,0,END_ADDRESS=0x4000000,0x8040000,0x9002000,0xa000800,0xff200010,0xff200030,0xff200040,0xff200050,0xff200060,0xff200070,0xff200080,0xff200108,0xff200110,0xff201008,0xff201018,0xff201028,0xff202020,0xff202040,0xff202048,0xff203010,0xff203014,0xff203030,0xff203040,0xff203050,0xff203070,0xff203080,0xff204020,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=19:000000000000100000000000000:0x0:0x4000000:both:1:0:0:1,14:000000000001000000000000000:0x8000000:0x8040000:both:1:0:0:1,23:000000000000000001000000000:0x9000000:0x9002000:both:1:0:0:1,13:000000000000000100000000000:0xa000000:0xa000800:both:1:0:0:1,12:000000000010000000000000000:0xff200000:0xff200010:both:1:0:0:1,5:000000000100000000000000000:0xff200020:0xff200030:both:1:0:0:1,6:000000001000000000000000000:0xff200030:0xff200040:both:1:0:0:1,20:000000010000000000000000000:0xff200040:0xff200050:read:1:0:0:1,18:000000100000000000000000000:0xff200050:0xff200060:both:1:0:0:1,3:000001000000000000000000000:0xff200060:0xff200070:both:1:0:0:1,4:000010000000000000000000000:0xff200070:0xff200080:both:1:0:0:1,17:000000000000000000001000000:0xff200100:0xff200108:both:1:0:0:1,16:000000000000000000010000000:0xff200108:0xff200110:both:1:0:0:1,11:000000000000000000000010000:0xff201000:0xff201008:both:1:0:0:1,10:000000000000000000000100000:0xff201010:0xff201018:both:1:0:0:1,9:000000000000000000000001000:0xff201020:0xff201028:both:1:0:0:1,8:000100000000000000000000000:0xff202000:0xff202020:both:1:0:0:1,7:001000000000000000000000000:0xff202020:0xff202040:both:1:0:0:1,21:000000000000000010000000000:0xff202040:0xff202048:read:1:0:0:1,1:000000000000000000000000100:0xff203000:0xff203010:both:1:0:0:1,25:000000000000010000000000000:0xff203010:0xff203014:read:1:0:0:1,24:000000000000001000000000000:0xff203020:0xff203030:both:1:0:0:1,22:000000000000000000100000000:0xff203030:0xff203040:both:1:0:0:1,2:000000000000000000000000010:0xff203040:0xff203050:both:1:0:0:1,26:010000000000000000000000000:0xff203060:0xff203070:both:1:0:0:1,27:100000000000000000000000000:0xff203070:0xff203080:both:1:0:0:1,0:000000000000000000000000001:0xff204000:0xff204020:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,0x9000000,0xa000000,0xff200000,0xff200020,0xff200030,0xff200040,0xff200050,0xff200060,0xff200070,0xff200100,0xff200108,0xff201000,0xff201010,0xff201020,0xff202000,0xff202020,0xff202040,0xff203000,0xff203010,0xff203020,0xff203030,0xff203040,0xff203060,0xff203070,0xff204000,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,read,both,both,both,both,both,both,both,both,both,both,read,both,read,both,both,both,both,both,both"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="Computer_System_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x8000000,0x9000000,0xa000000,0xff200000,0xff200020,0xff200030,0xff200040,0xff200050,0xff200060,0xff200070,0xff200100,0xff200108,0xff201000,0xff201010,0xff201020,0xff202000,0xff202020,0xff202040,0xff203000,0xff203010,0xff203020,0xff203030,0xff203040,0xff203060,0xff203070,0xff204000" />
  <parameter name="DEFAULT_CHANNEL" value="14" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="19:000000000000100000000000000:0x0:0x4000000:both:1:0:0:1,14:000000000001000000000000000:0x8000000:0x8040000:both:1:0:0:1,23:000000000000000001000000000:0x9000000:0x9002000:both:1:0:0:1,13:000000000000000100000000000:0xa000000:0xa000800:both:1:0:0:1,12:000000000010000000000000000:0xff200000:0xff200010:both:1:0:0:1,5:000000000100000000000000000:0xff200020:0xff200030:both:1:0:0:1,6:000000001000000000000000000:0xff200030:0xff200040:both:1:0:0:1,20:000000010000000000000000000:0xff200040:0xff200050:read:1:0:0:1,18:000000100000000000000000000:0xff200050:0xff200060:both:1:0:0:1,3:000001000000000000000000000:0xff200060:0xff200070:both:1:0:0:1,4:000010000000000000000000000:0xff200070:0xff200080:both:1:0:0:1,17:000000000000000000001000000:0xff200100:0xff200108:both:1:0:0:1,16:000000000000000000010000000:0xff200108:0xff200110:both:1:0:0:1,11:000000000000000000000010000:0xff201000:0xff201008:both:1:0:0:1,10:000000000000000000000100000:0xff201010:0xff201018:both:1:0:0:1,9:000000000000000000000001000:0xff201020:0xff201028:both:1:0:0:1,8:000100000000000000000000000:0xff202000:0xff202020:both:1:0:0:1,7:001000000000000000000000000:0xff202020:0xff202040:both:1:0:0:1,21:000000000000000010000000000:0xff202040:0xff202048:read:1:0:0:1,1:000000000000000000000000100:0xff203000:0xff203010:both:1:0:0:1,25:000000000000010000000000000:0xff203010:0xff203014:read:1:0:0:1,24:000000000000001000000000000:0xff203020:0xff203030:both:1:0:0:1,22:000000000000000000100000000:0xff203030:0xff203040:both:1:0:0:1,2:000000000000000000000000010:0xff203040:0xff203050:both:1:0:0:1,26:010000000000000000000000000:0xff203060:0xff203070:both:1:0:0:1,27:100000000000000000000000000:0xff203070:0xff203080:both:1:0:0:1,0:000000000000000000000000001:0xff204000:0xff204020:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="000000000000100000000000000,000000000001000000000000000,000000000000000001000000000,000000000000000100000000000,000000000010000000000000000,000000000100000000000000000,000000001000000000000000000,000000010000000000000000000,000000100000000000000000000,000001000000000000000000000,000010000000000000000000000,000000000000000000001000000,000000000000000000010000000,000000000000000000000010000,000000000000000000000100000,000000000000000000000001000,000100000000000000000000000,001000000000000000000000000,000000000000000010000000000,000000000000000000000000100,000000000000010000000000000,000000000000001000000000000,000000000000000000100000000,000000000000000000000000010,010000000000000000000000000,100000000000000000000000000,000000000000000000000000001" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,both,both,both,both,read,both,both,both,both,both,both,both,both,both,both,read,both,read,both,both,both,both,both,both" />
  <parameter
     name="SECURED_RANGE_PAIRS"
     value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter
     name="SECURED_RANGE_LIST"
     value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter
     name="END_ADDRESS"
     value="0x4000000,0x8040000,0x9002000,0xa000800,0xff200010,0xff200030,0xff200040,0xff200050,0xff200060,0xff200070,0xff200080,0xff200108,0xff200110,0xff201008,0xff201018,0xff201028,0xff202020,0xff202040,0xff202048,0xff203010,0xff203014,0xff203030,0xff203040,0xff203050,0xff203070,0xff203080,0xff204020" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="19" />
  <parameter
     name="DESTINATION_ID"
     value="19,14,23,13,12,5,6,20,18,3,4,17,16,11,10,9,8,7,21,1,25,24,22,2,26,27,0" />
  <parameter
     name="NON_SECURED_TAG"
     value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 161 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=26,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=26,END_ADDRESS=0x10,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=26:1:0x0:0x10:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="18.1"
   name="Computer_System_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="26:1:0x0:0x10:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x10" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="26" />
  <parameter name="DESTINATION_ID" value="26" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 160 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=19,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=19,14,END_ADDRESS=0x4000000,0x8040000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=80,PKT_DEST_ID_L=76,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=19:01:0x0:0x4000000:both:1:0:0:1,14:10:0x8000000:0x8040000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,ST_CHANNEL_W=28,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="18.1"
   name="Computer_System_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0,0x8000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="19:01:0x0:0x4000000:both:1:0:0:1,14:10:0x8000000:0x8040000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="80" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="76" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="84" />
  <parameter name="END_ADDRESS" value="0x4000000,0x8040000" />
  <parameter name="PKT_PROTECTION_L" value="82" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="19" />
  <parameter name="DESTINATION_ID" value="19,14" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="router_002" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 159 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=010,100,001,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=19,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=19,15,13,END_ADDRESS=0x4000000,0x8040000,0xa000800,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=19:010:0x0:0x4000000:both:1:0:0:1,15:100:0x8000000:0x8040000:both:1:0:0:1,13:001:0xa000000:0xa000800:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,0xa000000,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both,both"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router_003"
   kind="altera_merlin_router"
   version="18.1"
   name="Computer_System_mm_interconnect_0_router_003">
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x8000000,0xa000000" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="19:010:0x0:0x4000000:both:1:0:0:1,15:100:0x8000000:0x8040000:both:1:0:0:1,13:001:0xa000000:0xa000800:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="010,100,001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x4000000,0x8040000,0xa000800" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="19" />
  <parameter name="DESTINATION_ID" value="19,15,13" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="router_003" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 158 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=19,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=19,15,END_ADDRESS=0x4000000,0x8040000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=80,PKT_DEST_ID_L=76,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=19:01:0x0:0x4000000:both:1:0:0:1,15:10:0x8000000:0x8040000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,ST_CHANNEL_W=28,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="18.1"
   name="Computer_System_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0,0x8000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="19:01:0x0:0x4000000:both:1:0:0:1,15:10:0x8000000:0x8040000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="80" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="76" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="84" />
  <parameter name="END_ADDRESS" value="0x4000000,0x8040000" />
  <parameter name="PKT_PROTECTION_L" value="82" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="19" />
  <parameter name="DESTINATION_ID" value="19,15" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="router_004" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 157 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=24,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=24,END_ADDRESS=0x10,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=24:1:0x0:0x10:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router_005"
   kind="altera_merlin_router"
   version="18.1"
   name="Computer_System_mm_interconnect_0_router_005">
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="24:1:0x0:0x10:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x10" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="24" />
  <parameter name="DESTINATION_ID" value="24" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="router_005" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 156 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=22,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=22,END_ADDRESS=0x10,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=22:1:0x0:0x10:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router_006"
   kind="altera_merlin_router"
   version="18.1"
   name="Computer_System_mm_interconnect_0_router_006">
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="22:1:0x0:0x10:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x10" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="22" />
  <parameter name="DESTINATION_ID" value="22" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="router_006" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 155 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router_007"
   kind="altera_merlin_router"
   version="18.1"
   name="Computer_System_mm_interconnect_0_router_007">
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="1:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="router_007,router_008,router_009,router_010,router_011,router_012,router_013,router_014,router_016,router_017,router_020,router_023,router_024,router_025,router_026,router_027,router_028,router_029,router_030,router_031,router_033" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 154 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router_015"
   kind="altera_merlin_router"
   version="18.1"
   name="Computer_System_mm_interconnect_0_router_015">
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_015.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="router_015" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 146 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_015"</message>
   <message level="Info" culprit="router_015"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_015</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,2:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router_018"
   kind="altera_merlin_router"
   version="18.1"
   name="Computer_System_mm_interconnect_0_router_018">
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:both:1:0:0:1,2:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,2" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_018.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="router_018" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 143 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_018"</message>
   <message level="Info" culprit="router_018"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_018</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,3,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,3:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router_019"
   kind="altera_merlin_router"
   version="18.1"
   name="Computer_System_mm_interconnect_0_router_019">
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:both:1:0:0:1,3:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,3" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_019.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="router_019" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 142 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_019"</message>
   <message level="Info" culprit="router_019"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_019</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,6,2,4,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=80,PKT_DEST_ID_L=76,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=1:0001:0x0:0x0:both:1:0:0:1,6:0010:0x0:0x0:write:1:0:0:1,2:0100:0x0:0x0:read:1:0:0:1,4:1000:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=28,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,write,read,read"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router_021"
   kind="altera_merlin_router"
   version="18.1"
   name="Computer_System_mm_interconnect_0_router_021">
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:0001:0x0:0x0:both:1:0:0:1,6:0010:0x0:0x0:write:1:0:0:1,2:0100:0x0:0x0:read:1:0:0:1,4:1000:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="80" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="76" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="0001,0010,0100,1000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,write,read,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="84" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="82" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,6,2,4" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_021.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="router_021" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 140 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_021"</message>
   <message level="Info" culprit="router_021"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_021</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,6,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,6:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,write"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router_022"
   kind="altera_merlin_router"
   version="18.1"
   name="Computer_System_mm_interconnect_0_router_022">
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:both:1:0:0:1,6:10:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,6" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="router_022" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 139 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_022"</message>
   <message level="Info" culprit="router_022"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_022</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,5,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,5:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router_032"
   kind="altera_merlin_router"
   version="18.1"
   name="Computer_System_mm_interconnect_0_router_032">
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:both:1:0:0:1,5:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,5" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_032.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="router_032" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 129 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_032"</message>
   <message level="Info" culprit="router_032"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_032</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,4,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:read:1:0:0:1,4:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=28,ST_DATA_W=112,TYPE_OF_TRANSACTION=read,read"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:router_034"
   kind="altera_merlin_router"
   version="18.1"
   name="Computer_System_mm_interconnect_0_router_034">
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:01:0x0:0x0:read:1:0:0:1,4:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,4" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_034.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="router_034" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 127 starting:altera_merlin_router "submodules/Computer_System_mm_interconnect_0_router_034"</message>
   <message level="Info" culprit="router_034"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_034</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=9,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=28,ST_DATA_W=112,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=28"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:Nios2_instruction_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="18.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="Nios2_instruction_master_limiter,VGA_Subsystem_pixel_dma_master_limiter" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 126 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="Nios2_instruction_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>Nios2_instruction_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=61,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=69,PKT_BURSTWRAP_H=61,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=64,PKT_BURST_SIZE_L=62,PKT_BURST_TYPE_H=66,PKT_BURST_TYPE_L=65,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=28,ST_DATA_W=94"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:SDRAM_s1_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="18.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="50" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="SDRAM_s1_burst_adapter" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 124 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="SDRAM_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>SDRAM_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=27,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="Computer_System_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="NUM_OUTPUTS" value="27" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 123 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="Computer_System_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="cmd_demux_001,cmd_demux_005,cmd_demux_006,rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005,rsp_demux_006,rsp_demux_007,rsp_demux_009,rsp_demux_010,rsp_demux_013,rsp_demux_016,rsp_demux_017,rsp_demux_018,rsp_demux_019,rsp_demux_020,rsp_demux_021,rsp_demux_022,rsp_demux_023,rsp_demux_024,rsp_demux_026" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 122 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_OUTPUTS=2,ST_CHANNEL_W=28,ST_DATA_W=94,VALID_WIDTH=1"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:cmd_demux_002"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="Computer_System_mm_interconnect_0_cmd_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="cmd_demux_002" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 121 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=28"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:cmd_demux_003"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="Computer_System_mm_interconnect_0_cmd_demux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="28" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="cmd_demux_003" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 120 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_OUTPUTS=2,ST_CHANNEL_W=28,ST_DATA_W=94,VALID_WIDTH=28"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:cmd_demux_004"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="Computer_System_mm_interconnect_0_cmd_demux_004">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="28" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="cmd_demux_004" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 119 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_cmd_demux_004"</message>
   <message level="Info" culprit="cmd_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="Computer_System_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005,cmd_mux_006,cmd_mux_007,cmd_mux_009,cmd_mux_010,cmd_mux_013,cmd_mux_016,cmd_mux_017,cmd_mux_018,cmd_mux_019,cmd_mux_020,cmd_mux_021,cmd_mux_022,cmd_mux_023,cmd_mux_024,cmd_mux_026" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 116 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:cmd_mux_008"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="Computer_System_mm_interconnect_0_cmd_mux_008">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="cmd_mux_008,cmd_mux_011,cmd_mux_012,cmd_mux_015,cmd_mux_025,cmd_mux_027" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 108 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_cmd_mux_008"</message>
   <message level="Info" culprit="cmd_mux_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_008</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=54,ST_CHANNEL_W=28,ST_DATA_W=94,USE_EXTERNAL_ARB=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:cmd_mux_014"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="Computer_System_mm_interconnect_0_cmd_mux_014">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="54" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="cmd_mux_014" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 102 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_cmd_mux_014"</message>
   <message level="Info" culprit="cmd_mux_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_014</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=28,ST_DATA_W=112,VALID_WIDTH=1"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:rsp_demux_008"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="Computer_System_mm_interconnect_0_rsp_demux_008">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="rsp_demux_008,rsp_demux_011,rsp_demux_012,rsp_demux_015,rsp_demux_025,rsp_demux_027" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 80 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_rsp_demux_008"</message>
   <message level="Info" culprit="rsp_demux_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_008</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_OUTPUTS=4,ST_CHANNEL_W=28,ST_DATA_W=94,VALID_WIDTH=1"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:rsp_demux_014"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="Computer_System_mm_interconnect_0_rsp_demux_014">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="rsp_demux_014" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 74 starting:altera_merlin_demultiplexer "submodules/Computer_System_mm_interconnect_0_rsp_demux_014"</message>
   <message level="Info" culprit="rsp_demux_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_014</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=27,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="Computer_System_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter
     name="ARBITRATION_SHARES"
     value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="27" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 60 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="Computer_System_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="rsp_mux_001,rsp_mux_005,rsp_mux_006" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 59 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=28,ST_DATA_W=94,USE_EXTERNAL_ARB=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:rsp_mux_002"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="Computer_System_mm_interconnect_0_rsp_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="54" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="rsp_mux_002,rsp_mux_004" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 58 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=28,ST_DATA_W=112,USE_EXTERNAL_ARB=0"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:rsp_mux_003"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="Computer_System_mm_interconnect_0_rsp_mux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="28" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Computer_System_mm_interconnect_0" as="rsp_mux_003" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 57 starting:altera_merlin_multiplexer "submodules/Computer_System_mm_interconnect_0_rsp_mux_003"</message>
   <message level="Info" culprit="rsp_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=79,IN_PKT_BURSTWRAP_L=77,IN_PKT_BURST_SIZE_H=82,IN_PKT_BURST_SIZE_L=80,IN_PKT_BURST_TYPE_H=84,IN_PKT_BURST_TYPE_L=83,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=76,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=111,IN_PKT_ORI_BURST_SIZE_L=109,IN_PKT_RESPONSE_STATUS_H=108,IN_PKT_RESPONSE_STATUS_L=107,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=112,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=64,OUT_PKT_BURST_SIZE_L=62,OUT_PKT_BURST_TYPE_H=66,OUT_PKT_BURST_TYPE_L=65,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=58,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=93,OUT_PKT_ORI_BURST_SIZE_L=91,OUT_PKT_RESPONSE_STATUS_H=90,OUT_PKT_RESPONSE_STATUS_L=89,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=94,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=28"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:Nios2_data_master_to_SDRAM_s1_cmd_width_adapter"
   kind="altera_merlin_width_adapter"
   version="18.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="93" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="91" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="111" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="109" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="Nios2_data_master_to_SDRAM_s1_cmd_width_adapter,Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter,Nios2_instruction_master_to_SDRAM_s1_cmd_width_adapter,VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter,SDRAM_s1_to_Nios2_data_master_rsp_width_adapter,SDRAM_s1_to_Nios2_instruction_master_rsp_width_adapter,Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter,Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter" />
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="Onchip_SRAM_s2_cmd_width_adapter,Onchip_SRAM_s2_rsp_width_adapter" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 53 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="Nios2_data_master_to_SDRAM_s1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>Nios2_data_master_to_SDRAM_s1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="Computer_System_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007,avalon_st_adapter_008,avalon_st_adapter_009,avalon_st_adapter_010,avalon_st_adapter_011,avalon_st_adapter_012,avalon_st_adapter_013,avalon_st_adapter_015,avalon_st_adapter_016,avalon_st_adapter_017,avalon_st_adapter_018,avalon_st_adapter_019,avalon_st_adapter_020,avalon_st_adapter_021,avalon_st_adapter_022,avalon_st_adapter_023,avalon_st_adapter_024,avalon_st_adapter_025,avalon_st_adapter_026,avalon_st_adapter_027" />
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 45 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 15 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:avalon_st_adapter_014"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="Computer_System_mm_interconnect_0_avalon_st_adapter_014">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_014.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0"
     as="avalon_st_adapter_014" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 32 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_014"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_014"><![CDATA["<b>avalon_st_adapter_014</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_014</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 14 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_014</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pll:18.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=true,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=30,c_cnt_hi_div1=1,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=29,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=false,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSEMA5F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=118,gui_actual_divide_factor1=1,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=29,gui_actual_multiply_factor1=1,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=1,gui_operation_mode=direct,gui_output_clock_frequency0=12.288,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=15,14,1,1,false,false,true,false,30,29,1,0,ph_mux_clk,false,true,1,20,4000,725.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=15,m_cnt_lo_div=14,m_cnt_odd_div_duty_en=true,mimic_fbclk_type=none,n_cnt_bypass_en=false,n_cnt_hi_div=1,n_cnt_lo_div=1,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=1,operation_mode=direct,output_clock_frequency0=12.288135 MHz,output_clock_frequency1=0 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=4000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=725.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=1,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz"
   instancePathKey="Computer_System:.:Audio_Subsystem:.:Audio_PLL:.:audio_pll"
   kind="altera_pll"
   version="18.1"
   name="Computer_System_Audio_Subsystem_Audio_PLL_audio_pll">
  <parameter name="c_cnt_bypass_en17" value="true" />
  <parameter name="c_cnt_bypass_en14" value="true" />
  <parameter name="c_cnt_bypass_en13" value="true" />
  <parameter name="c_cnt_bypass_en16" value="true" />
  <parameter name="c_cnt_bypass_en15" value="true" />
  <parameter name="c_cnt_bypass_en10" value="true" />
  <parameter name="c_cnt_bypass_en12" value="true" />
  <parameter
     name="gui_pll_cascading_mode"
     value="Create an adjpllin signal to connect with an upstream PLL" />
  <parameter name="c_cnt_bypass_en11" value="true" />
  <parameter name="pll_fbclk_mux_2" value="m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="glb" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="c_cnt_prst9" value="1" />
  <parameter name="c_cnt_in_src9" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src8" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src5" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle9" value="50" />
  <parameter name="c_cnt_in_src4" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src7" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src6" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle6" value="50" />
  <parameter name="c_cnt_in_src1" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle5" value="50" />
  <parameter name="c_cnt_in_src0" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle8" value="50" />
  <parameter name="c_cnt_in_src3" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle7" value="50" />
  <parameter name="c_cnt_in_src2" value="ph_mux_clk" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_duty_cycle2" value="50" />
  <parameter name="gui_duty_cycle1" value="50" />
  <parameter name="gui_duty_cycle4" value="50" />
  <parameter name="gui_duty_cycle3" value="50" />
  <parameter name="gui_duty_cycle0" value="50" />
  <parameter name="duty_cycle12" value="50" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="duty_cycle13" value="50" />
  <parameter name="duty_cycle10" value="50" />
  <parameter name="duty_cycle11" value="50" />
  <parameter name="duty_cycle16" value="50" />
  <parameter name="duty_cycle17" value="50" />
  <parameter name="duty_cycle14" value="50" />
  <parameter name="duty_cycle15" value="50" />
  <parameter name="pll_vcoph_div" value="1" />
  <parameter name="gui_device_speed_grade" value="1" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter name="gui_phase_shift15" value="0" />
  <parameter name="gui_phase_shift16" value="0" />
  <parameter name="gui_phase_shift13" value="0" />
  <parameter name="gui_phase_shift14" value="0" />
  <parameter name="gui_phase_shift11" value="0" />
  <parameter name="gui_phase_shift12" value="0" />
  <parameter name="pll_fractional_cout" value="32" />
  <parameter name="gui_phase_shift10" value="0" />
  <parameter name="gui_actual_output_clock_frequency17" value="0 MHz" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="gui_actual_output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency16" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency15" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency13" value="0 MHz" />
  <parameter name="gui_phase_shift17" value="0" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="c_cnt_prst1" value="1" />
  <parameter name="gui_actual_divide_factor8" value="1" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_divide_factor9" value="1" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="gui_pll_auto_reset" value="Off" />
  <parameter name="gui_divide_factor_c4" value="1" />
  <parameter name="phase_shift12" value="0 ps" />
  <parameter name="gui_divide_factor_c3" value="1" />
  <parameter name="phase_shift11" value="0 ps" />
  <parameter name="gui_divide_factor_c2" value="1" />
  <parameter name="phase_shift10" value="0 ps" />
  <parameter name="n_cnt_lo_div" value="1" />
  <parameter name="gui_divide_factor_c1" value="1" />
  <parameter name="gui_divide_factor_c0" value="1" />
  <parameter name="gui_operation_mode" value="direct" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="gui_actual_divide_factor6" value="1" />
  <parameter name="gui_actual_divide_factor7" value="1" />
  <parameter name="gui_actual_divide_factor4" value="1" />
  <parameter name="gui_actual_divide_factor5" value="1" />
  <parameter name="gui_actual_divide_factor2" value="1" />
  <parameter name="gui_actual_divide_factor3" value="1" />
  <parameter name="gui_actual_divide_factor0" value="118" />
  <parameter name="gui_mif_generate" value="false" />
  <parameter name="gui_actual_divide_factor1" value="1" />
  <parameter name="gui_actual_frac_multiply_factor8" value="1" />
  <parameter name="gui_actual_frac_multiply_factor9" value="1" />
  <parameter name="gui_actual_frac_multiply_factor6" value="1" />
  <parameter name="gui_actual_frac_multiply_factor7" value="1" />
  <parameter name="gui_divide_factor_c9" value="1" />
  <parameter name="phase_shift17" value="0 ps" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="gui_divide_factor_c8" value="1" />
  <parameter name="phase_shift16" value="0 ps" />
  <parameter name="gui_divide_factor_c7" value="1" />
  <parameter name="phase_shift15" value="0 ps" />
  <parameter name="gui_divide_factor_c6" value="1" />
  <parameter name="phase_shift14" value="0 ps" />
  <parameter name="gui_divide_factor_c5" value="1" />
  <parameter name="phase_shift13" value="0 ps" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="gui_actual_frac_multiply_factor4" value="1" />
  <parameter name="gui_actual_frac_multiply_factor5" value="1" />
  <parameter name="gui_actual_frac_multiply_factor2" value="1" />
  <parameter name="gui_actual_frac_multiply_factor3" value="1" />
  <parameter name="gui_actual_frac_multiply_factor0" value="1" />
  <parameter name="gui_actual_frac_multiply_factor1" value="1" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="pll_slf_rst" value="false" />
  <parameter name="duty_cycle9" value="50" />
  <parameter name="duty_cycle7" value="50" />
  <parameter name="gui_pll_bandwidth_preset" value="Auto" />
  <parameter name="duty_cycle8" value="50" />
  <parameter name="duty_cycle5" value="50" />
  <parameter name="duty_cycle6" value="50" />
  <parameter name="duty_cycle3" value="50" />
  <parameter name="duty_cycle4" value="50" />
  <parameter name="duty_cycle1" value="50" />
  <parameter name="duty_cycle2" value="50" />
  <parameter name="duty_cycle0" value="50" />
  <parameter name="m_cnt_lo_div" value="14" />
  <parameter name="gui_actual_phase_shift9" value="0" />
  <parameter name="gui_actual_phase_shift8" value="0" />
  <parameter name="gui_actual_phase_shift7" value="0" />
  <parameter name="gui_actual_phase_shift6" value="0" />
  <parameter name="gui_actual_phase_shift5" value="0" />
  <parameter name="gui_actual_phase_shift4" value="0" />
  <parameter name="gui_actual_phase_shift3" value="0" />
  <parameter name="gui_actual_phase_shift2" value="0" />
  <parameter name="gui_actual_phase_shift1" value="0" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_actual_output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency4" value="0 MHz" />
  <parameter name="gui_use_locked" value="true" />
  <parameter name="gui_actual_output_clock_frequency3" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency2" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency9" value="0 MHz" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_actual_output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency6" value="0 MHz" />
  <parameter name="pll_type" value="General" />
  <parameter name="gui_actual_output_clock_frequency1" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency0" value="0 MHz" />
  <parameter name="gui_actual_phase_shift0" value="0" />
  <parameter name="pll_output_clk_frequency" value="725.0 MHz" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="c_cnt_lo_div14" value="1" />
  <parameter name="c_cnt_lo_div15" value="1" />
  <parameter name="c_cnt_lo_div12" value="1" />
  <parameter name="c_cnt_lo_div13" value="1" />
  <parameter name="gui_phase_shift0" value="0" />
  <parameter name="c_cnt_lo_div16" value="1" />
  <parameter name="gui_phase_shift1" value="0" />
  <parameter name="c_cnt_lo_div17" value="1" />
  <parameter name="gui_phase_shift2" value="0" />
  <parameter name="gui_phase_shift3" value="0" />
  <parameter name="gui_phase_shift4" value="0" />
  <parameter name="gui_phase_shift5" value="0" />
  <parameter name="gui_phase_shift6" value="0" />
  <parameter name="c_cnt_lo_div10" value="1" />
  <parameter name="gui_phase_shift7" value="0" />
  <parameter name="c_cnt_lo_div11" value="1" />
  <parameter name="gui_phase_shift8" value="0" />
  <parameter name="gui_phase_shift9" value="0" />
  <parameter name="pll_fractional_division" value="1" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="fractional_vco_multiplier" value="false" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_number_of_clocks" value="1" />
  <parameter name="c_cnt_hi_div10" value="1" />
  <parameter name="c_cnt_hi_div11" value="1" />
  <parameter name="c_cnt_hi_div12" value="1" />
  <parameter name="c_cnt_hi_div13" value="1" />
  <parameter name="c_cnt_hi_div14" value="1" />
  <parameter name="c_cnt_hi_div15" value="1" />
  <parameter name="c_cnt_hi_div16" value="1" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="c_cnt_hi_div17" value="1" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_output_clock_frequency0" value="12.288" />
  <parameter name="output_clock_frequency10" value="0 MHz" />
  <parameter name="output_clock_frequency11" value="0 MHz" />
  <parameter name="output_clock_frequency12" value="0 MHz" />
  <parameter name="pll_bwctrl" value="4000" />
  <parameter name="output_clock_frequency13" value="0 MHz" />
  <parameter name="mimic_fbclk_type" value="none" />
  <parameter name="pll_clkin_0_src" value="clk_0" />
  <parameter name="gui_multiply_factor" value="1" />
  <parameter name="output_clock_frequency14" value="0 MHz" />
  <parameter name="output_clock_frequency15" value="0 MHz" />
  <parameter name="output_clock_frequency16" value="0 MHz" />
  <parameter name="output_clock_frequency17" value="0 MHz" />
  <parameter name="n_cnt_bypass_en" value="false" />
  <parameter name="gui_divide_factor_c14" value="1" />
  <parameter name="gui_divide_factor_c15" value="1" />
  <parameter name="gui_divide_factor_c16" value="1" />
  <parameter name="m_cnt_odd_div_duty_en" value="true" />
  <parameter name="gui_divide_factor_c17" value="1" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_output_clock_frequency3" value="100.0" />
  <parameter name="gui_divide_factor_c10" value="1" />
  <parameter name="gui_output_clock_frequency4" value="100.0" />
  <parameter name="gui_divide_factor_c11" value="1" />
  <parameter name="gui_output_clock_frequency1" value="100.0" />
  <parameter name="gui_divide_factor_c12" value="1" />
  <parameter name="gui_output_clock_frequency2" value="100.0" />
  <parameter name="gui_divide_factor_c13" value="1" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_actual_divide_factor10" value="1" />
  <parameter name="gui_actual_divide_factor16" value="1" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="gui_actual_divide_factor15" value="1" />
  <parameter name="gui_actual_divide_factor17" value="1" />
  <parameter name="gui_actual_divide_factor12" value="1" />
  <parameter name="gui_actual_divide_factor11" value="1" />
  <parameter name="gui_actual_divide_factor14" value="1" />
  <parameter name="gui_actual_divide_factor13" value="1" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="gui_actual_multiply_factor9" value="1" />
  <parameter name="gui_actual_multiply_factor6" value="1" />
  <parameter name="gui_actual_multiply_factor5" value="1" />
  <parameter name="gui_actual_multiply_factor8" value="1" />
  <parameter name="gui_actual_multiply_factor7" value="1" />
  <parameter name="gui_actual_multiply_factor2" value="1" />
  <parameter name="gui_actual_multiply_factor1" value="1" />
  <parameter name="gui_actual_multiply_factor4" value="1" />
  <parameter name="gui_actual_multiply_factor3" value="1" />
  <parameter name="refclk1_frequency" value="100.0 MHz" />
  <parameter name="gui_actual_multiply_factor0" value="29" />
  <parameter name="reference_clock_frequency" value="50.0 MHz" />
  <parameter name="pll_m_cnt_in_src" value="ph_mux_clk" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="c_cnt_hi_div0" value="30" />
  <parameter name="c_cnt_hi_div1" value="1" />
  <parameter name="c_cnt_hi_div2" value="1" />
  <parameter name="c_cnt_hi_div3" value="1" />
  <parameter name="c_cnt_hi_div4" value="1" />
  <parameter name="m_cnt_hi_div" value="15" />
  <parameter name="c_cnt_hi_div5" value="1" />
  <parameter name="c_cnt_hi_div6" value="1" />
  <parameter name="c_cnt_hi_div7" value="1" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="1" />
  <parameter name="c_cnt_hi_div9" value="1" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="c_cnt_ph_mux_prst9" value="0" />
  <parameter name="c_cnt_ph_mux_prst0" value="0" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter
     name="gui_parameter_values"
     value="15,14,1,1,false,false,true,false,30,29,1,0,ph_mux_clk,false,true,1,20,4000,725.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="pll_subtype" value="General" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="gui_actual_multiply_factor10" value="1" />
  <parameter name="gui_actual_multiply_factor11" value="1" />
  <parameter name="c_cnt_in_src17" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor12" value="1" />
  <parameter name="c_cnt_in_src16" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor13" value="1" />
  <parameter name="c_cnt_in_src15" value="ph_mux_clk" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="true" />
  <parameter name="c_cnt_odd_div_duty_en1" value="false" />
  <parameter name="c_cnt_in_src14" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src13" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src12" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src11" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src10" value="ph_mux_clk" />
  <parameter name="pll_vco_div" value="1" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="c_cnt_odd_div_duty_en9" value="false" />
  <parameter name="c_cnt_prst13" value="1" />
  <parameter name="c_cnt_prst12" value="1" />
  <parameter name="c_cnt_prst11" value="1" />
  <parameter name="c_cnt_prst10" value="1" />
  <parameter name="c_cnt_prst17" value="1" />
  <parameter name="c_cnt_prst16" value="1" />
  <parameter name="pll_dsm_out_sel" value="1st_order" />
  <parameter name="c_cnt_prst15" value="1" />
  <parameter name="c_cnt_prst14" value="1" />
  <parameter name="c_cnt_lo_div9" value="1" />
  <parameter name="c_cnt_lo_div7" value="1" />
  <parameter name="c_cnt_lo_div8" value="1" />
  <parameter name="number_of_cascade_counters" value="0" />
  <parameter name="c_cnt_lo_div5" value="1" />
  <parameter name="c_cnt_lo_div6" value="1" />
  <parameter name="c_cnt_lo_div3" value="1" />
  <parameter name="c_cnt_lo_div4" value="1" />
  <parameter name="c_cnt_lo_div1" value="1" />
  <parameter name="c_cnt_lo_div2" value="1" />
  <parameter name="c_cnt_lo_div0" value="29" />
  <parameter name="gui_actual_frac_multiply_factor12" value="1" />
  <parameter name="gui_actual_frac_multiply_factor11" value="1" />
  <parameter name="gui_actual_frac_multiply_factor10" value="1" />
  <parameter name="pll_cp_current" value="20" />
  <parameter name="gui_actual_frac_multiply_factor16" value="1" />
  <parameter name="gui_actual_frac_multiply_factor15" value="1" />
  <parameter name="gui_actual_frac_multiply_factor14" value="1" />
  <parameter name="gui_actual_frac_multiply_factor13" value="1" />
  <parameter name="gui_actual_frac_multiply_factor17" value="1" />
  <parameter name="gui_duty_cycle11" value="50" />
  <parameter name="gui_duty_cycle10" value="50" />
  <parameter name="gui_duty_cycle13" value="50" />
  <parameter name="gui_duty_cycle12" value="50" />
  <parameter name="gui_duty_cycle15" value="50" />
  <parameter name="gui_duty_cycle14" value="50" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_duty_cycle17" value="50" />
  <parameter name="gui_duty_cycle16" value="50" />
  <parameter name="gui_actual_phase_shift16" value="0" />
  <parameter name="gui_actual_phase_shift17" value="0" />
  <parameter name="gui_actual_phase_shift14" value="0" />
  <parameter name="gui_actual_phase_shift15" value="0" />
  <parameter name="gui_actual_phase_shift12" value="0" />
  <parameter name="gui_actual_phase_shift13" value="0" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_actual_phase_shift10" value="0" />
  <parameter name="gui_actual_phase_shift11" value="0" />
  <parameter name="pll_clkin_1_src" value="clk_0" />
  <parameter name="phase_shift1" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst17" value="0" />
  <parameter name="phase_shift0" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst16" value="0" />
  <parameter name="phase_shift3" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst15" value="0" />
  <parameter name="phase_shift2" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst14" value="0" />
  <parameter name="phase_shift5" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst13" value="0" />
  <parameter name="phase_shift4" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst12" value="0" />
  <parameter name="phase_shift7" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst11" value="0" />
  <parameter name="phase_shift6" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst10" value="0" />
  <parameter name="phase_shift9" value="0 ps" />
  <parameter name="phase_shift8" value="0 ps" />
  <parameter name="gui_channel_spacing" value="0.0" />
  <parameter name="number_of_clocks" value="1" />
  <parameter name="n_cnt_hi_div" value="1" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="output_clock_frequency6" value="0 MHz" />
  <parameter name="output_clock_frequency9" value="0 MHz" />
  <parameter
     name="gui_parameter_list"
     value="M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="c_cnt_odd_div_duty_en17" value="false" />
  <parameter name="operation_mode" value="direct" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="gui_actual_multiply_factor14" value="1" />
  <parameter name="c_cnt_odd_div_duty_en16" value="false" />
  <parameter name="gui_actual_multiply_factor15" value="1" />
  <parameter name="output_clock_frequency0" value="12.288135 MHz" />
  <parameter name="c_cnt_odd_div_duty_en15" value="false" />
  <parameter name="gui_actual_multiply_factor16" value="1" />
  <parameter name="c_cnt_odd_div_duty_en14" value="false" />
  <parameter name="gui_actual_multiply_factor17" value="1" />
  <parameter name="c_cnt_odd_div_duty_en13" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="output_clock_frequency3" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en12" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="output_clock_frequency4" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en11" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="output_clock_frequency1" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en10" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="output_clock_frequency2" value="0 MHz" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="c_cnt_bypass_en9" value="true" />
  <parameter name="c_cnt_bypass_en0" value="false" />
  <parameter name="c_cnt_bypass_en1" value="true" />
  <parameter name="c_cnt_bypass_en2" value="true" />
  <parameter name="gui_reference_clock_frequency" value="50.0" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.qip"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_Audio_Subsystem_Audio_PLL"
     as="audio_pll" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 19 starting:altera_pll "submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll"</message>
   <message level="Info" culprit="audio_pll"><![CDATA["<b>Audio_PLL</b>" instantiated <b>altera_pll</b> "<b>audio_pll</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_ascii_to_image:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,colour_format=1-bit Black/White"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:ASCII_to_Image"
   kind="altera_up_avalon_video_ascii_to_image"
   version="18.0"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="colour_format" value="1-bit Black/White" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.txt"
       type="OTHER" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/altera_up_avalon_video_ascii_to_image_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/hdl/altera_up_video_ascii_rom_128.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/hdl/altera_up_video_ascii_rom_128.txt" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem"
     as="ASCII_to_Image" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 17 starting:altera_up_avalon_video_ascii_to_image "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image"</message>
   <message level="Info" culprit="ASCII_to_Image">Starting Generation of ASCII to Image Stream Converter</message>
   <message level="Info" culprit="ASCII_to_Image"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_ascii_to_image</b> "<b>ASCII_to_Image</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,addr_mode=X-Y,back_start_address=150994944,color_bits=8,color_planes=1,dma_enabled=true,height=60,mode=From Memory to Stream,start_address=150994944,width=80"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:Char_Buf_DMA"
   kind="altera_up_avalon_video_dma_controller"
   version="18.0"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA">
  <parameter name="mode" value="From Memory to Stream" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="dma_enabled" value="true" />
  <parameter name="color_bits" value="8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="start_address" value="150994944" />
  <parameter name="addr_mode" value="X-Y" />
  <parameter name="width" value="80" />
  <parameter name="color_planes" value="1" />
  <parameter name="back_start_address" value="150994944" />
  <parameter name="height" value="60" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem"
     as="Char_Buf_DMA" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 16 starting:altera_up_avalon_video_dma_controller "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA"</message>
   <message level="Info" culprit="Char_Buf_DMA">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="Char_Buf_DMA"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>Char_Buf_DMA</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_rgb_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,alpha=1023,input_bits=1,input_planes=1,input_type=1-bit Black/White,output_bits=10,output_planes=4,output_type=40-bit RGBA"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:Char_Buf_RGB_Resampler"
   kind="altera_up_avalon_video_rgb_resampler"
   version="18.0"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler">
  <parameter name="output_bits" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="output_type" value="40-bit RGBA" />
  <parameter name="input_bits" value="1" />
  <parameter name="output_planes" value="4" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="alpha" value="1023" />
  <parameter name="input_type" value="1-bit Black/White" />
  <parameter name="input_planes" value="1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem"
     as="Char_Buf_RGB_Resampler" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 15 starting:altera_up_avalon_video_rgb_resampler "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler"</message>
   <message level="Info" culprit="Char_Buf_RGB_Resampler">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="Char_Buf_RGB_Resampler"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>Char_Buf_RGB_Resampler</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_scaler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,channel_size=6,color_bits=8,color_planes=1,height_in=60,height_out=480,height_scaling=8,include_channel=true,width_in=80,width_out=640,width_scaling=8"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:Char_Buf_Scaler"
   kind="altera_up_avalon_video_scaler"
   version="18.0"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="channel_size" value="6" />
  <parameter name="color_bits" value="8" />
  <parameter name="height_scaling" value="8" />
  <parameter name="include_channel" value="true" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="width_out" value="640" />
  <parameter name="height_in" value="60" />
  <parameter name="width_scaling" value="8" />
  <parameter name="color_planes" value="1" />
  <parameter name="width_in" value="80" />
  <parameter name="height_out" value="480" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem"
     as="Char_Buf_Scaler" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 14 starting:altera_up_avalon_video_scaler "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler"</message>
   <message level="Info" culprit="Char_Buf_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="Char_Buf_Scaler"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>Char_Buf_Scaler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=true,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:Onchip_SRAM"
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM">
  <parameter name="derived_singleClockOperation" value="true" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter
     name="autoInitializationFileName"
     value="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="derived_set_addr_width2" value="11" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="11" />
  <parameter
     name="derived_init_file_name"
     value="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="true" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="8192" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem"
     as="Onchip_SRAM" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 13 starting:altera_avalon_onchip_memory2 "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM"</message>
   <message level="Info" culprit="Onchip_SRAM">Starting RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM --dir=/tmp/alt9821_1119138284030845454.dir/0086_Onchip_SRAM_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0086_Onchip_SRAM_gen//Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Onchip_SRAM">Done RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'</message>
   <message level="Info" culprit="Onchip_SRAM"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Onchip_SRAM</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_change_alpha:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,alpha=0,color=0,color_bits=10,color_planes=4"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:Set_Black_Transparent"
   kind="altera_up_avalon_video_change_alpha"
   version="18.0"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="color" value="0" />
  <parameter name="color_bits" value="10" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="alpha" value="0" />
  <parameter name="color_planes" value="4" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_change_alpha/altera_up_avalon_video_change_alpha_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem"
     as="Set_Black_Transparent" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 12 starting:altera_up_avalon_video_change_alpha "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent"</message>
   <message level="Info" culprit="Set_Black_Transparent">Starting Generation of Video Change Alpha Value IP Core</message>
   <message level="Info" culprit="Set_Black_Transparent"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_up_avalon_video_change_alpha</b> "<b>Set_Black_Transparent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {Char_Buf_DMA_avalon_dma_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_DATA_W} {8};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_READ} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_WRITE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_LOCK} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {SYNC_RESET} {0};add_instance {Onchip_SRAM_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READ} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Char_Buf_DMA_avalon_dma_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_H} {74};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_L} {72};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_H} {71};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_L} {70};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_QOS_H} {59};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_QOS_L} {59};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_H} {57};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_L} {57};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_H} {56};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_L} {56};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURST_TYPE_H} {55};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURST_TYPE_L} {54};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_CACHE_H} {69};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_CACHE_L} {66};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_THREAD_ID_H} {62};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_THREAD_ID_L} {62};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURST_SIZE_H} {53};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURST_SIZE_L} {51};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BEGIN_BURST} {58};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_PROTECTION_H} {65};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_PROTECTION_L} {63};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURSTWRAP_H} {50};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURSTWRAP_L} {50};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BYTE_CNT_H} {49};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ADDR_H} {40};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_POSTED} {42};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_READ} {44};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DATA_H} {7};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_SRC_ID_H} {60};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_SRC_ID_L} {60};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DEST_ID_H} {61};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DEST_ID_L} {61};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {ST_DATA_W} {75};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Onchip_SRAM_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009000000&quot;
   end=&quot;0x00000000009002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {ID} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {USE_WRITERESPONSE} {0};add_instance {Onchip_SRAM_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ST_DATA_W} {102};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ID} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ECC_ENABLE} {0};add_instance {Onchip_SRAM_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {103};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x9000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x9002000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {40};set_instance_parameter_value {router} {PKT_ADDR_L} {9};set_instance_parameter_value {router} {PKT_PROTECTION_H} {65};set_instance_parameter_value {router} {PKT_PROTECTION_L} {63};set_instance_parameter_value {router} {PKT_DEST_ID_H} {61};set_instance_parameter_value {router} {PKT_DEST_ID_L} {61};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {router} {PKT_TRANS_READ} {44};set_instance_parameter_value {router} {ST_DATA_W} {75};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {102};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {75};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {75};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {75};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {75};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {Onchip_SRAM_s2_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ADDR_H} {40};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {49};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {43};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {50};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {50};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {53};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {51};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {71};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {70};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {55};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {54};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {72};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {74};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_ST_DATA_W} {75};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_ST_DATA_W} {102};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Onchip_SRAM_s2_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_ST_DATA_W} {102};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_ADDR_H} {40};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {49};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {53};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {51};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {71};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {70};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {55};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {54};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {72};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {74};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_ST_DATA_W} {75};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Char_Buf_DMA_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Char_Buf_DMA_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Char_Buf_DMA_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Char_Buf_DMA_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Char_Buf_DMA_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {Sys_Clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {Sys_Clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {Sys_Clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {Char_Buf_DMA_avalon_dma_master_translator.avalon_universal_master_0} {Char_Buf_DMA_avalon_dma_master_agent.av} {avalon};set_connection_parameter_value {Char_Buf_DMA_avalon_dma_master_translator.avalon_universal_master_0/Char_Buf_DMA_avalon_dma_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Char_Buf_DMA_avalon_dma_master_translator.avalon_universal_master_0/Char_Buf_DMA_avalon_dma_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Char_Buf_DMA_avalon_dma_master_translator.avalon_universal_master_0/Char_Buf_DMA_avalon_dma_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {Char_Buf_DMA_avalon_dma_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/Char_Buf_DMA_avalon_dma_master_agent.rp} {qsys_mm.response};add_connection {Onchip_SRAM_s2_agent.m0} {Onchip_SRAM_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Onchip_SRAM_s2_agent.rf_source} {Onchip_SRAM_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {Onchip_SRAM_s2_agent_rsp_fifo.out} {Onchip_SRAM_s2_agent.rf_sink} {avalon_streaming};add_connection {Onchip_SRAM_s2_agent.rdata_fifo_src} {Onchip_SRAM_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Char_Buf_DMA_avalon_dma_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {Char_Buf_DMA_avalon_dma_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {Onchip_SRAM_s2_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_agent.rp/router_001.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {cmd_mux.src} {Onchip_SRAM_s2_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/Onchip_SRAM_s2_cmd_width_adapter.sink} {qsys_mm.command};add_connection {Onchip_SRAM_s2_cmd_width_adapter.src} {Onchip_SRAM_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_cmd_width_adapter.src/Onchip_SRAM_s2_agent.cp} {qsys_mm.command};add_connection {router_001.src} {Onchip_SRAM_s2_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/Onchip_SRAM_s2_rsp_width_adapter.sink} {qsys_mm.response};add_connection {Onchip_SRAM_s2_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Char_Buf_DMA_avalon_dma_master_translator.reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_translator.reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Char_Buf_DMA_avalon_dma_master_agent.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_agent.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_cmd_width_adapter.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_rsp_width_adapter.clk_reset} {reset};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Char_Buf_DMA_avalon_dma_master_translator.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_translator.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Char_Buf_DMA_avalon_dma_master_agent.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_agent.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_agent_rsp_fifo.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_cmd_width_adapter.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_rsp_width_adapter.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Char_Buf_DMA_reset_reset_bridge.clk} {clock};add_interface {Sys_Clk_clk} {clock} {slave};set_interface_property {Sys_Clk_clk} {EXPORT_OF} {Sys_Clk_clk_clock_bridge.in_clk};add_interface {Char_Buf_DMA_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {Char_Buf_DMA_reset_reset_bridge_in_reset} {EXPORT_OF} {Char_Buf_DMA_reset_reset_bridge.in_reset};add_interface {Char_Buf_DMA_avalon_dma_master} {avalon} {slave};set_interface_property {Char_Buf_DMA_avalon_dma_master} {EXPORT_OF} {Char_Buf_DMA_avalon_dma_master_translator.avalon_anti_master_0};add_interface {Onchip_SRAM_s2} {avalon} {master};set_interface_property {Onchip_SRAM_s2} {EXPORT_OF} {Onchip_SRAM_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.Char_Buf_DMA.avalon_dma_master} {0};set_module_assignment {interconnect_id.Onchip_SRAM.s2} {0};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=1,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=1,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=11,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Onchip_SRAM_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009000000&quot;
   end=&quot;0x00000000009002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=1,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_ADDR_SIDEBAND_H=56,PKT_ADDR_SIDEBAND_L=56,PKT_BEGIN_BURST=58,PKT_BURSTWRAP_H=50,PKT_BURSTWRAP_L=50,PKT_BURST_SIZE_H=53,PKT_BURST_SIZE_L=51,PKT_BURST_TYPE_H=55,PKT_BURST_TYPE_L=54,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=49,PKT_BYTE_CNT_L=47,PKT_CACHE_H=69,PKT_CACHE_L=66,PKT_DATA_H=7,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=57,PKT_DATA_SIDEBAND_L=57,PKT_DEST_ID_H=61,PKT_DEST_ID_L=61,PKT_ORI_BURST_SIZE_H=74,PKT_ORI_BURST_SIZE_L=72,PKT_PROTECTION_H=65,PKT_PROTECTION_L=63,PKT_QOS_H=59,PKT_QOS_L=59,PKT_RESPONSE_STATUS_H=71,PKT_RESPONSE_STATUS_L=70,PKT_SRC_ID_H=60,PKT_SRC_ID_L=60,PKT_THREAD_ID_H=62,PKT_THREAD_ID_L=62,PKT_TRANS_COMPRESSED_READ=41,PKT_TRANS_EXCLUSIVE=46,PKT_TRANS_LOCK=45,PKT_TRANS_POSTED=42,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=75,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=101,PKT_ORI_BURST_SIZE_L=99,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_RESPONSE_STATUS_H=98,PKT_RESPONSE_STATUS_L=97,PKT_SRC_ID_H=87,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=102,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=103,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x9002000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_DEST_ID_H=61,PKT_DEST_ID_L=61,PKT_PROTECTION_H=65,PKT_PROTECTION_L=63,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x9000000:0x9002000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x9000000,ST_CHANNEL_W=1,ST_DATA_W=75,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=102,TYPE_OF_TRANSACTION=read)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=75,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=45,ST_CHANNEL_W=1,ST_DATA_W=75,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=75,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=45,ST_CHANNEL_W=1,ST_DATA_W=75,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),IN_PKT_ADDR_H=40,IN_PKT_ADDR_L=9,IN_PKT_BURSTWRAP_H=50,IN_PKT_BURSTWRAP_L=50,IN_PKT_BURST_SIZE_H=53,IN_PKT_BURST_SIZE_L=51,IN_PKT_BURST_TYPE_H=55,IN_PKT_BURST_TYPE_L=54,IN_PKT_BYTEEN_H=8,IN_PKT_BYTEEN_L=8,IN_PKT_BYTE_CNT_H=49,IN_PKT_BYTE_CNT_L=47,IN_PKT_DATA_H=7,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=74,IN_PKT_ORI_BURST_SIZE_L=72,IN_PKT_RESPONSE_STATUS_H=71,IN_PKT_RESPONSE_STATUS_L=70,IN_PKT_TRANS_COMPRESSED_READ=41,IN_PKT_TRANS_EXCLUSIVE=46,IN_PKT_TRANS_WRITE=43,IN_ST_DATA_W=75,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=80,OUT_PKT_BURST_SIZE_L=78,OUT_PKT_BURST_TYPE_H=82,OUT_PKT_BURST_TYPE_L=81,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=101,OUT_PKT_ORI_BURST_SIZE_L=99,OUT_PKT_RESPONSE_STATUS_H=98,OUT_PKT_RESPONSE_STATUS_L=97,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=102,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=1)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=77,IN_PKT_BURSTWRAP_L=77,IN_PKT_BURST_SIZE_H=80,IN_PKT_BURST_SIZE_L=78,IN_PKT_BURST_TYPE_H=82,IN_PKT_BURST_TYPE_L=81,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=76,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=101,IN_PKT_ORI_BURST_SIZE_L=99,IN_PKT_RESPONSE_STATUS_H=98,IN_PKT_RESPONSE_STATUS_L=97,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=102,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),OUT_PKT_ADDR_H=40,OUT_PKT_ADDR_L=9,OUT_PKT_BURST_SIZE_H=53,OUT_PKT_BURST_SIZE_L=51,OUT_PKT_BURST_TYPE_H=55,OUT_PKT_BURST_TYPE_L=54,OUT_PKT_BYTEEN_H=8,OUT_PKT_BYTEEN_L=8,OUT_PKT_BYTE_CNT_H=49,OUT_PKT_BYTE_CNT_L=47,OUT_PKT_DATA_H=7,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=74,OUT_PKT_ORI_BURST_SIZE_L=72,OUT_PKT_RESPONSE_STATUS_H=71,OUT_PKT_RESPONSE_STATUS_L=70,OUT_PKT_TRANS_COMPRESSED_READ=41,OUT_PKT_TRANS_EXCLUSIVE=46,OUT_ST_DATA_W=75,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.1"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {Char_Buf_DMA_avalon_dma_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_DATA_W} {8};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_READ} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_WRITE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_LOCK} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_translator} {SYNC_RESET} {0};add_instance {Onchip_SRAM_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READ} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Onchip_SRAM_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Char_Buf_DMA_avalon_dma_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_H} {74};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_L} {72};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_H} {71};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_L} {70};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_QOS_H} {59};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_QOS_L} {59};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_H} {57};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_L} {57};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_H} {56};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_L} {56};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURST_TYPE_H} {55};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURST_TYPE_L} {54};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_CACHE_H} {69};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_CACHE_L} {66};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_THREAD_ID_H} {62};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_THREAD_ID_L} {62};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURST_SIZE_H} {53};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURST_SIZE_L} {51};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BEGIN_BURST} {58};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_PROTECTION_H} {65};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_PROTECTION_L} {63};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURSTWRAP_H} {50};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BURSTWRAP_L} {50};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BYTE_CNT_H} {49};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ADDR_H} {40};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_POSTED} {42};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_TRANS_READ} {44};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DATA_H} {7};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_SRC_ID_H} {60};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_SRC_ID_L} {60};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DEST_ID_H} {61};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {PKT_DEST_ID_L} {61};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {ST_DATA_W} {75};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Onchip_SRAM_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009000000&quot;
   end=&quot;0x00000000009002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {ID} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Char_Buf_DMA_avalon_dma_master_agent} {USE_WRITERESPONSE} {0};add_instance {Onchip_SRAM_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ST_DATA_W} {102};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Onchip_SRAM_s2_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ID} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent} {ECC_ENABLE} {0};add_instance {Onchip_SRAM_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {103};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Onchip_SRAM_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x9000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x9002000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {40};set_instance_parameter_value {router} {PKT_ADDR_L} {9};set_instance_parameter_value {router} {PKT_PROTECTION_H} {65};set_instance_parameter_value {router} {PKT_PROTECTION_L} {63};set_instance_parameter_value {router} {PKT_DEST_ID_H} {61};set_instance_parameter_value {router} {PKT_DEST_ID_L} {61};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {router} {PKT_TRANS_READ} {44};set_instance_parameter_value {router} {ST_DATA_W} {75};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {102};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {75};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {75};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {75};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {75};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {Onchip_SRAM_s2_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ADDR_H} {40};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {49};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {43};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {50};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {50};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {53};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {51};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {71};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {70};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {55};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {54};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {72};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {74};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_ST_DATA_W} {75};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_ST_DATA_W} {102};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Onchip_SRAM_s2_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_ST_DATA_W} {102};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_ADDR_H} {40};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {49};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {53};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {51};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {71};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {70};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {55};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {54};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {72};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {74};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_ST_DATA_W} {75};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Onchip_SRAM_s2_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Char_Buf_DMA_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Char_Buf_DMA_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Char_Buf_DMA_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Char_Buf_DMA_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Char_Buf_DMA_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {Sys_Clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {Sys_Clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {Sys_Clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {Char_Buf_DMA_avalon_dma_master_translator.avalon_universal_master_0} {Char_Buf_DMA_avalon_dma_master_agent.av} {avalon};set_connection_parameter_value {Char_Buf_DMA_avalon_dma_master_translator.avalon_universal_master_0/Char_Buf_DMA_avalon_dma_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Char_Buf_DMA_avalon_dma_master_translator.avalon_universal_master_0/Char_Buf_DMA_avalon_dma_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Char_Buf_DMA_avalon_dma_master_translator.avalon_universal_master_0/Char_Buf_DMA_avalon_dma_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {Char_Buf_DMA_avalon_dma_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/Char_Buf_DMA_avalon_dma_master_agent.rp} {qsys_mm.response};add_connection {Onchip_SRAM_s2_agent.m0} {Onchip_SRAM_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Onchip_SRAM_s2_agent.m0/Onchip_SRAM_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Onchip_SRAM_s2_agent.rf_source} {Onchip_SRAM_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {Onchip_SRAM_s2_agent_rsp_fifo.out} {Onchip_SRAM_s2_agent.rf_sink} {avalon_streaming};add_connection {Onchip_SRAM_s2_agent.rdata_fifo_src} {Onchip_SRAM_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Char_Buf_DMA_avalon_dma_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {Char_Buf_DMA_avalon_dma_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {Onchip_SRAM_s2_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_agent.rp/router_001.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {cmd_mux.src} {Onchip_SRAM_s2_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/Onchip_SRAM_s2_cmd_width_adapter.sink} {qsys_mm.command};add_connection {Onchip_SRAM_s2_cmd_width_adapter.src} {Onchip_SRAM_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_cmd_width_adapter.src/Onchip_SRAM_s2_agent.cp} {qsys_mm.command};add_connection {router_001.src} {Onchip_SRAM_s2_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/Onchip_SRAM_s2_rsp_width_adapter.sink} {qsys_mm.response};add_connection {Onchip_SRAM_s2_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {Onchip_SRAM_s2_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Char_Buf_DMA_avalon_dma_master_translator.reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_translator.reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Char_Buf_DMA_avalon_dma_master_agent.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_agent.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_cmd_width_adapter.clk_reset} {reset};add_connection {Char_Buf_DMA_reset_reset_bridge.out_reset} {Onchip_SRAM_s2_rsp_width_adapter.clk_reset} {reset};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Char_Buf_DMA_avalon_dma_master_translator.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_translator.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Char_Buf_DMA_avalon_dma_master_agent.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_agent.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_agent_rsp_fifo.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_cmd_width_adapter.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Onchip_SRAM_s2_rsp_width_adapter.clk} {clock};add_connection {Sys_Clk_clk_clock_bridge.out_clk} {Char_Buf_DMA_reset_reset_bridge.clk} {clock};add_interface {Sys_Clk_clk} {clock} {slave};set_interface_property {Sys_Clk_clk} {EXPORT_OF} {Sys_Clk_clk_clock_bridge.in_clk};add_interface {Char_Buf_DMA_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {Char_Buf_DMA_reset_reset_bridge_in_reset} {EXPORT_OF} {Char_Buf_DMA_reset_reset_bridge.in_reset};add_interface {Char_Buf_DMA_avalon_dma_master} {avalon} {slave};set_interface_property {Char_Buf_DMA_avalon_dma_master} {EXPORT_OF} {Char_Buf_DMA_avalon_dma_master_translator.avalon_anti_master_0};add_interface {Onchip_SRAM_s2} {avalon} {master};set_interface_property {Onchip_SRAM_s2} {EXPORT_OF} {Onchip_SRAM_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.Char_Buf_DMA.avalon_dma_master} {0};set_module_assignment {interconnect_id.Onchip_SRAM.s2} {0};" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem"
     as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 11 starting:altera_mm_interconnect "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.014s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.028s/0.031s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>16</b> modules, <b>45</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>Char_Buf_Subsystem</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 260 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="Nios2_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>Nios2_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 253 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ADC_adc_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ADC_adc_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 225 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="Nios2_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>Nios2_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 218 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ADC_adc_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ADC_adc_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 217 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ADC_adc_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ADC_adc_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 8 starting:altera_merlin_router "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 7 starting:altera_merlin_router "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 6 starting:altera_merlin_demultiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 5 starting:altera_merlin_multiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 3 starting:altera_merlin_multiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 53 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="Nios2_data_master_to_SDRAM_s1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>Nios2_data_master_to_SDRAM_s1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 45 starting:altera_avalon_st_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Computer_System">queue size: 15 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:18.1:inBitsPerSymbol=10,inChannelWidth=2,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=3,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:avalon_st_adapter:.:channel_adapter_0"
   kind="channel_adapter"
   version="18.1"
   name="Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="10" />
  <parameter name="inChannelWidth" value="2" />
  <parameter name="inSymbolsPerBeat" value="3" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_avalon_st_adapter"
     as="channel_adapter_0" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 23 starting:channel_adapter "submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_chroma_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,input_bits=8,input_planes=3,input_type=YCrCb 444,output_bits=8,output_planes=1,output_type=Y only"
   instancePathKey="Computer_System:.:Video_In_Subsystem:.:Video_In_Edge_Detection_Subsystem:.:Chroma_Filter"
   kind="altera_up_avalon_video_chroma_resampler"
   version="18.0"
   name="Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter">
  <parameter name="output_bits" value="8" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="output_type" value="Y only" />
  <parameter name="input_bits" value="8" />
  <parameter name="output_planes" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="input_type" value="YCrCb 444" />
  <parameter name="input_planes" value="3" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_chroma_resampler/altera_up_avalon_video_chroma_resampler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem"
     as="Chroma_Filter" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 22 starting:altera_up_avalon_video_chroma_resampler "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter"</message>
   <message level="Info" culprit="Chroma_Filter">Starting Generation of Chroma Resampler</message>
   <message level="Info" culprit="Chroma_Filter"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_up_avalon_video_chroma_resampler</b> "<b>Chroma_Filter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_chroma_resampler:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,input_bits=8,input_planes=1,input_type=Y only,output_bits=8,output_planes=3,output_type=YCrCb 444"
   instancePathKey="Computer_System:.:Video_In_Subsystem:.:Video_In_Edge_Detection_Subsystem:.:Chroma_Upsampler"
   kind="altera_up_avalon_video_chroma_resampler"
   version="18.0"
   name="Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler">
  <parameter name="output_bits" value="8" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="output_type" value="YCrCb 444" />
  <parameter name="input_bits" value="8" />
  <parameter name="output_planes" value="3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="input_type" value="Y only" />
  <parameter name="input_planes" value="1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_chroma_resampler/altera_up_avalon_video_chroma_resampler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem"
     as="Chroma_Upsampler" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 21 starting:altera_up_avalon_video_chroma_resampler "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler"</message>
   <message level="Info" culprit="Chroma_Upsampler">Starting Generation of Chroma Resampler</message>
   <message level="Info" culprit="Chroma_Upsampler"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_up_avalon_video_chroma_resampler</b> "<b>Chroma_Upsampler</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_edge_detection:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,intensity=1,width=720"
   instancePathKey="Computer_System:.:Video_In_Subsystem:.:Video_In_Edge_Detection_Subsystem:.:Edge_Detection"
   kind="altera_up_avalon_video_edge_detection"
   version="18.0"
   name="Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection">
  <parameter name="intensity" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="width" value="720" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v"
       type="VERILOG" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/altera_up_avalon_video_edge_detection_hw.tcl" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_gaussian_smoothing_filter.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_sobel_operator.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_nonmaximum_suppression.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_hysteresis.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_pixel_info_shift_register.v" />
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_edge_detection/hdl/altera_up_edge_detection_data_shift_register.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem"
     as="Edge_Detection" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 20 starting:altera_up_avalon_video_edge_detection "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection"</message>
   <message level="Info" culprit="Edge_Detection">Starting Generation of Video In Edge Detection</message>
   <message level="Info" culprit="Edge_Detection"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_up_avalon_video_edge_detection</b> "<b>Edge_Detection</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="Computer_System:.:Video_In_Subsystem:.:Video_In_Edge_Detection_Subsystem:.:Edge_Detection_Router_Controller"
   kind="altera_avalon_pio"
   version="18.1"
   name="Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem"
     as="Edge_Detection_Router_Controller" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 19 starting:altera_avalon_pio "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller"</message>
   <message level="Info" culprit="Edge_Detection_Router_Controller">Starting RTL generation for module 'Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'</message>
   <message level="Info" culprit="Edge_Detection_Router_Controller">  Generation command is [exec /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/jdtech/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/jdtech/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jdtech/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=/tmp/alt9821_1119138284030845454.dir/0092_Edge_Detection_Router_Controller_gen/ --quartus_dir=/home/jdtech/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9821_1119138284030845454.dir/0092_Edge_Detection_Router_Controller_gen//Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Edge_Detection_Router_Controller">Done RTL generation for module 'Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'</message>
   <message level="Info" culprit="Edge_Detection_Router_Controller"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_avalon_pio</b> "<b>Edge_Detection_Router_Controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_stream_router:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,color_bits=8,color_planes=3,router_type=Merge,sync=true"
   instancePathKey="Computer_System:.:Video_In_Subsystem:.:Video_In_Edge_Detection_Subsystem:.:Video_Stream_Merger"
   kind="altera_up_avalon_video_stream_router"
   version="18.0"
   name="Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="color_bits" value="8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="color_planes" value="3" />
  <parameter name="router_type" value="Merge" />
  <parameter name="sync" value="true" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_stream_router/altera_up_avalon_video_stream_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem"
     as="Video_Stream_Merger" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 18 starting:altera_up_avalon_video_stream_router "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger"</message>
   <message level="Info" culprit="Video_Stream_Merger">Starting Generation of Video In Stream Router</message>
   <message level="Info" culprit="Video_Stream_Merger"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_up_avalon_video_stream_router</b> "<b>Video_Stream_Merger</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_stream_router:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,color_bits=8,color_planes=3,router_type=Split,sync=true"
   instancePathKey="Computer_System:.:Video_In_Subsystem:.:Video_In_Edge_Detection_Subsystem:.:Video_Stream_Splitter"
   kind="altera_up_avalon_video_stream_router"
   version="18.0"
   name="Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="color_bits" value="8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="color_planes" value="3" />
  <parameter name="router_type" value="Split" />
  <parameter name="sync" value="true" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_stream_router/altera_up_avalon_video_stream_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem"
     as="Video_Stream_Splitter" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 17 starting:altera_up_avalon_video_stream_router "submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter"</message>
   <message level="Info" culprit="Video_Stream_Splitter">Starting Generation of Video In Stream Router</message>
   <message level="Info" culprit="Video_Stream_Splitter"><![CDATA["<b>Video_In_Edge_Detection_Subsystem</b>" instantiated <b>altera_up_avalon_video_stream_router</b> "<b>Video_Stream_Splitter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 15 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="Computer_System:.:mm_interconnect_0:.:avalon_st_adapter_014:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="Computer_System_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_mm_interconnect_0_avalon_st_adapter_014"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 14 starting:error_adapter "submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_014</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x9002000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_DEST_ID_H=61,PKT_DEST_ID_L=61,PKT_PROTECTION_H=65,PKT_PROTECTION_L=63,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x9000000:0x9002000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x9000000,ST_CHANNEL_W=1,ST_DATA_W=75,TYPE_OF_TRANSACTION=both"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="44" />
  <parameter name="START_ADDRESS" value="0x9000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x9000000:0x9002000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="40" />
  <parameter name="PKT_DEST_ID_H" value="61" />
  <parameter name="PKT_ADDR_L" value="9" />
  <parameter name="PKT_DEST_ID_L" value="61" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="75" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="65" />
  <parameter name="END_ADDRESS" value="0x9002000" />
  <parameter name="PKT_PROTECTION_L" value="63" />
  <parameter name="PKT_TRANS_WRITE" value="43" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="router" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 8 starting:altera_merlin_router "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=102,TYPE_OF_TRANSACTION=read"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="18.1"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="88" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="88" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="92" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="90" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="router_001" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 7 starting:altera_merlin_router "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=75,VALID_WIDTH=1"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="75" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="cmd_demux,rsp_demux" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 6 starting:altera_merlin_demultiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=45,ST_CHANNEL_W=1,ST_DATA_W=75,USE_EXTERNAL_ARB=0"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="45" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 5 starting:altera_merlin_multiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=45,ST_CHANNEL_W=1,ST_DATA_W=75,USE_EXTERNAL_ARB=0"
   instancePathKey="Computer_System:.:VGA_Subsystem:.:Char_Buf_Subsystem:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(74:72) response_status(71:70) cache(69:66) protection(65:63) thread_id(62) dest_id(61) src_id(60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="45" />
  <generatedFiles>
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jdtech/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0"
     as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="Computer_System">queue size: 3 starting:altera_merlin_multiplexer "submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/jdtech/FlightGPA2/fpga/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
</deploy>
