#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x556aff5c1050 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x556aff59e3a0 .scope module, "cdb_arbiter" "cdb_arbiter" 3 6;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "unit0_valid";
    .port_info 3 /INPUT 6 "unit0_tag";
    .port_info 4 /INPUT 32 "unit0_data";
    .port_info 5 /OUTPUT 1 "unit0_ack";
    .port_info 6 /INPUT 1 "unit1_valid";
    .port_info 7 /INPUT 6 "unit1_tag";
    .port_info 8 /INPUT 32 "unit1_data";
    .port_info 9 /OUTPUT 1 "unit1_ack";
    .port_info 10 /INPUT 1 "unit2_valid";
    .port_info 11 /INPUT 6 "unit2_tag";
    .port_info 12 /INPUT 32 "unit2_data";
    .port_info 13 /OUTPUT 1 "unit2_ack";
    .port_info 14 /OUTPUT 1 "cdb_valid";
    .port_info 15 /OUTPUT 6 "cdb_tag";
    .port_info 16 /OUTPUT 32 "cdb_data";
    .port_info 17 /OUTPUT 2 "grant";
P_0x556aff5ce160 .param/l "NUM_UNITS" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x556aff5ce1a0 .param/l "TAG_WIDTH" 0 3 8, +C4<00000000000000000000000000000110>;
o0x7fcf0a280318 .functor BUFZ 1, C4<z>; HiZ drive
L_0x556aff59ad80 .functor AND 1, o0x7fcf0a280318, L_0x556aff5f5f40, C4<1>, C4<1>;
o0x7fcf0a2803d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x556aff59b570 .functor AND 1, o0x7fcf0a2803d8, L_0x556aff5f6030, C4<1>, C4<1>;
o0x7fcf0a280498 .functor BUFZ 1, C4<z>; HiZ drive
L_0x556aff5ba1c0 .functor AND 1, o0x7fcf0a280498, L_0x556aff5f61c0, C4<1>, C4<1>;
L_0x556aff5aa2c0 .functor BUFZ 2, v0x556aff5e8140_0, C4<00>, C4<00>, C4<00>;
L_0x7fcf09eb1018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556aff59b690_0 .net/2u *"_ivl_0", 1 0, L_0x7fcf09eb1018;  1 drivers
L_0x7fcf09eb10a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x556aff5ab4a0_0 .net/2u *"_ivl_12", 1 0, L_0x7fcf09eb10a8;  1 drivers
v0x556aff5ba360_0 .net *"_ivl_14", 0 0, L_0x556aff5f61c0;  1 drivers
v0x556aff5aa3e0_0 .net *"_ivl_2", 0 0, L_0x556aff5f5f40;  1 drivers
L_0x7fcf09eb1060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x556aff5aa480_0 .net/2u *"_ivl_6", 1 0, L_0x7fcf09eb1060;  1 drivers
v0x556aff4ec470_0 .net *"_ivl_8", 0 0, L_0x556aff5f6030;  1 drivers
v0x556aff5e7c60_0 .var "cdb_data", 31 0;
v0x556aff5e7d40_0 .var "cdb_tag", 5 0;
v0x556aff5e7e20_0 .var "cdb_valid", 0 0;
o0x7fcf0a2801c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556aff5e7ee0_0 .net "clk", 0 0, o0x7fcf0a2801c8;  0 drivers
v0x556aff5e7fa0_0 .net "grant", 1 0, L_0x556aff5aa2c0;  1 drivers
o0x7fcf0a280228 .functor BUFZ 1, C4<z>; HiZ drive
v0x556aff5e8080_0 .net "rst_n", 0 0, o0x7fcf0a280228;  0 drivers
v0x556aff5e8140_0 .var "selected", 1 0;
v0x556aff5e8220_0 .net "unit0_ack", 0 0, L_0x556aff59ad80;  1 drivers
o0x7fcf0a2802b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556aff5e82e0_0 .net "unit0_data", 31 0, o0x7fcf0a2802b8;  0 drivers
o0x7fcf0a2802e8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x556aff5e83c0_0 .net "unit0_tag", 5 0, o0x7fcf0a2802e8;  0 drivers
v0x556aff5e84a0_0 .net "unit0_valid", 0 0, o0x7fcf0a280318;  0 drivers
v0x556aff5e8560_0 .net "unit1_ack", 0 0, L_0x556aff59b570;  1 drivers
o0x7fcf0a280378 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556aff5e8620_0 .net "unit1_data", 31 0, o0x7fcf0a280378;  0 drivers
o0x7fcf0a2803a8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x556aff5e8700_0 .net "unit1_tag", 5 0, o0x7fcf0a2803a8;  0 drivers
v0x556aff5e87e0_0 .net "unit1_valid", 0 0, o0x7fcf0a2803d8;  0 drivers
v0x556aff5e88a0_0 .net "unit2_ack", 0 0, L_0x556aff5ba1c0;  1 drivers
o0x7fcf0a280438 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556aff5e8960_0 .net "unit2_data", 31 0, o0x7fcf0a280438;  0 drivers
o0x7fcf0a280468 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x556aff5e8a40_0 .net "unit2_tag", 5 0, o0x7fcf0a280468;  0 drivers
v0x556aff5e8b20_0 .net "unit2_valid", 0 0, o0x7fcf0a280498;  0 drivers
E_0x556aff551f50/0 .event anyedge, v0x556aff5e8140_0, v0x556aff5e84a0_0, v0x556aff5e83c0_0, v0x556aff5e82e0_0;
E_0x556aff551f50/1 .event anyedge, v0x556aff5e87e0_0, v0x556aff5e8700_0, v0x556aff5e8620_0, v0x556aff5e8b20_0;
E_0x556aff551f50/2 .event anyedge, v0x556aff5e8a40_0, v0x556aff5e8960_0;
E_0x556aff551f50 .event/or E_0x556aff551f50/0, E_0x556aff551f50/1, E_0x556aff551f50/2;
E_0x556aff5519d0 .event anyedge, v0x556aff5e84a0_0, v0x556aff5e87e0_0, v0x556aff5e8b20_0;
L_0x556aff5f5f40 .cmp/eq 2, v0x556aff5e8140_0, L_0x7fcf09eb1018;
L_0x556aff5f6030 .cmp/eq 2, v0x556aff5e8140_0, L_0x7fcf09eb1060;
L_0x556aff5f61c0 .cmp/eq 2, v0x556aff5e8140_0, L_0x7fcf09eb10a8;
S_0x556aff5a1930 .scope module, "tb_ooo_core" "tb_ooo_core" 4 5;
 .timescale -9 -12;
P_0x556aff5b19f0 .param/l "TAG_WIDTH" 0 4 7, +C4<00000000000000000000000000000100>;
v0x556aff5f4070_0 .net "cdb_data", 31 0, L_0x556aff5f69f0;  1 drivers
v0x556aff5f4150_0 .net "cdb_tag", 3 0, L_0x556aff5f68f0;  1 drivers
v0x556aff5f41f0_0 .net "cdb_valid", 0 0, L_0x556aff5f6760;  1 drivers
v0x556aff5f42c0_0 .var "clk", 0 0;
v0x556aff5f4360_0 .net "commit_data", 31 0, L_0x556aff5f6d90;  1 drivers
v0x556aff5f4400_0 .net "commit_rd", 4 0, L_0x556aff5f6c00;  1 drivers
v0x556aff5f44d0_0 .net "commit_valid", 0 0, L_0x556aff5f6b40;  1 drivers
v0x556aff5f45a0_0 .var/i "i", 31 0;
v0x556aff5f4640_0 .net "inst_ack", 0 0, L_0x556aff5f7010;  1 drivers
v0x556aff5f47a0_0 .var "inst_op", 2 0;
v0x556aff5f4840_0 .var "inst_pc", 31 0;
v0x556aff5f4930_0 .var "inst_rd", 4 0;
v0x556aff5f4a20_0 .var "inst_rs1", 4 0;
v0x556aff5f4ae0_0 .var "inst_rs2", 4 0;
v0x556aff5f4b80_0 .var "inst_valid", 0 0;
v0x556aff5f4c20_0 .net "reg_read_addr1", 4 0, L_0x556aff552900;  1 drivers
v0x556aff5f4cf0_0 .net "reg_read_addr2", 4 0, L_0x556aff5f6410;  1 drivers
v0x556aff5f4dc0_0 .var "reg_read_data1", 31 0;
v0x556aff5f4eb0_0 .var "reg_read_data2", 31 0;
v0x556aff5f4fa0_0 .var "reg_ready1", 0 0;
v0x556aff5f5090_0 .var "reg_ready2", 0 0;
v0x556aff5f5180_0 .var "reg_tag1", 3 0;
v0x556aff5f5290_0 .var "reg_tag2", 3 0;
v0x556aff5f53a0 .array "regfile", 31 0, 31 0;
v0x556aff5f5970_0 .net "rob_full", 0 0, L_0x556aff6074c0;  1 drivers
v0x556aff5f5a60_0 .net "rob_head", 3 0, L_0x556aff607600;  1 drivers
v0x556aff5f5b70_0 .net "rob_tail", 3 0, L_0x556aff607670;  1 drivers
v0x556aff5f5c80_0 .net "rs_alu_busy", 3 0, L_0x556aff6088e0;  1 drivers
v0x556aff5f5d90_0 .net "rs_alu_ready", 3 0, L_0x556aff608b30;  1 drivers
v0x556aff5f5ea0_0 .var "rst_n", 0 0;
v0x556aff5f53a0_0 .array/port v0x556aff5f53a0, 0;
v0x556aff5f53a0_1 .array/port v0x556aff5f53a0, 1;
v0x556aff5f53a0_2 .array/port v0x556aff5f53a0, 2;
E_0x556aff54ffa0/0 .event anyedge, v0x556aff5f2010_0, v0x556aff5f53a0_0, v0x556aff5f53a0_1, v0x556aff5f53a0_2;
v0x556aff5f53a0_3 .array/port v0x556aff5f53a0, 3;
v0x556aff5f53a0_4 .array/port v0x556aff5f53a0, 4;
v0x556aff5f53a0_5 .array/port v0x556aff5f53a0, 5;
v0x556aff5f53a0_6 .array/port v0x556aff5f53a0, 6;
E_0x556aff54ffa0/1 .event anyedge, v0x556aff5f53a0_3, v0x556aff5f53a0_4, v0x556aff5f53a0_5, v0x556aff5f53a0_6;
v0x556aff5f53a0_7 .array/port v0x556aff5f53a0, 7;
v0x556aff5f53a0_8 .array/port v0x556aff5f53a0, 8;
v0x556aff5f53a0_9 .array/port v0x556aff5f53a0, 9;
v0x556aff5f53a0_10 .array/port v0x556aff5f53a0, 10;
E_0x556aff54ffa0/2 .event anyedge, v0x556aff5f53a0_7, v0x556aff5f53a0_8, v0x556aff5f53a0_9, v0x556aff5f53a0_10;
v0x556aff5f53a0_11 .array/port v0x556aff5f53a0, 11;
v0x556aff5f53a0_12 .array/port v0x556aff5f53a0, 12;
v0x556aff5f53a0_13 .array/port v0x556aff5f53a0, 13;
v0x556aff5f53a0_14 .array/port v0x556aff5f53a0, 14;
E_0x556aff54ffa0/3 .event anyedge, v0x556aff5f53a0_11, v0x556aff5f53a0_12, v0x556aff5f53a0_13, v0x556aff5f53a0_14;
v0x556aff5f53a0_15 .array/port v0x556aff5f53a0, 15;
v0x556aff5f53a0_16 .array/port v0x556aff5f53a0, 16;
v0x556aff5f53a0_17 .array/port v0x556aff5f53a0, 17;
v0x556aff5f53a0_18 .array/port v0x556aff5f53a0, 18;
E_0x556aff54ffa0/4 .event anyedge, v0x556aff5f53a0_15, v0x556aff5f53a0_16, v0x556aff5f53a0_17, v0x556aff5f53a0_18;
v0x556aff5f53a0_19 .array/port v0x556aff5f53a0, 19;
v0x556aff5f53a0_20 .array/port v0x556aff5f53a0, 20;
v0x556aff5f53a0_21 .array/port v0x556aff5f53a0, 21;
v0x556aff5f53a0_22 .array/port v0x556aff5f53a0, 22;
E_0x556aff54ffa0/5 .event anyedge, v0x556aff5f53a0_19, v0x556aff5f53a0_20, v0x556aff5f53a0_21, v0x556aff5f53a0_22;
v0x556aff5f53a0_23 .array/port v0x556aff5f53a0, 23;
v0x556aff5f53a0_24 .array/port v0x556aff5f53a0, 24;
v0x556aff5f53a0_25 .array/port v0x556aff5f53a0, 25;
v0x556aff5f53a0_26 .array/port v0x556aff5f53a0, 26;
E_0x556aff54ffa0/6 .event anyedge, v0x556aff5f53a0_23, v0x556aff5f53a0_24, v0x556aff5f53a0_25, v0x556aff5f53a0_26;
v0x556aff5f53a0_27 .array/port v0x556aff5f53a0, 27;
v0x556aff5f53a0_28 .array/port v0x556aff5f53a0, 28;
v0x556aff5f53a0_29 .array/port v0x556aff5f53a0, 29;
v0x556aff5f53a0_30 .array/port v0x556aff5f53a0, 30;
E_0x556aff54ffa0/7 .event anyedge, v0x556aff5f53a0_27, v0x556aff5f53a0_28, v0x556aff5f53a0_29, v0x556aff5f53a0_30;
v0x556aff5f53a0_31 .array/port v0x556aff5f53a0, 31;
E_0x556aff54ffa0/8 .event anyedge, v0x556aff5f53a0_31, v0x556aff5f20f0_0;
E_0x556aff54ffa0 .event/or E_0x556aff54ffa0/0, E_0x556aff54ffa0/1, E_0x556aff54ffa0/2, E_0x556aff54ffa0/3, E_0x556aff54ffa0/4, E_0x556aff54ffa0/5, E_0x556aff54ffa0/6, E_0x556aff54ffa0/7, E_0x556aff54ffa0/8;
S_0x556aff5a1cb0 .scope module, "dut" "ooo_core" 4 59, 5 5 0, S_0x556aff5a1930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "inst_valid";
    .port_info 3 /INPUT 3 "inst_op";
    .port_info 4 /INPUT 5 "inst_rs1";
    .port_info 5 /INPUT 5 "inst_rs2";
    .port_info 6 /INPUT 5 "inst_rd";
    .port_info 7 /INPUT 32 "inst_pc";
    .port_info 8 /OUTPUT 1 "inst_ack";
    .port_info 9 /OUTPUT 5 "reg_read_addr1";
    .port_info 10 /OUTPUT 5 "reg_read_addr2";
    .port_info 11 /INPUT 32 "reg_read_data1";
    .port_info 12 /INPUT 32 "reg_read_data2";
    .port_info 13 /INPUT 1 "reg_ready1";
    .port_info 14 /INPUT 1 "reg_ready2";
    .port_info 15 /INPUT 4 "reg_tag1";
    .port_info 16 /INPUT 4 "reg_tag2";
    .port_info 17 /OUTPUT 1 "commit_valid";
    .port_info 18 /OUTPUT 5 "commit_rd";
    .port_info 19 /OUTPUT 32 "commit_data";
    .port_info 20 /OUTPUT 4 "rob_head";
    .port_info 21 /OUTPUT 4 "rob_tail";
    .port_info 22 /OUTPUT 1 "rob_full";
    .port_info 23 /OUTPUT 4 "rs_alu_busy";
    .port_info 24 /OUTPUT 4 "rs_alu_ready";
    .port_info 25 /OUTPUT 1 "cdb_valid";
    .port_info 26 /OUTPUT 4 "cdb_tag";
    .port_info 27 /OUTPUT 32 "cdb_data";
P_0x556aff5c2e60 .param/l "ROB_SIZE" 0 5 7, +C4<00000000000000000000000000010000>;
P_0x556aff5c2ea0 .param/l "TAG_WIDTH" 0 5 6, +C4<00000000000000000000000000000100>;
L_0x556aff552900 .functor BUFZ 5, v0x556aff5f4a20_0, C4<00000>, C4<00000>, C4<00000>;
L_0x556aff5f6410 .functor BUFZ 5, v0x556aff5f4ae0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x556aff5f6520 .functor BUFZ 1, v0x556aff5ea340_0, C4<0>, C4<0>, C4<0>;
L_0x556aff5f65e0 .functor BUFZ 4, v0x556aff5ea260_0, C4<0000>, C4<0000>, C4<0000>;
L_0x556aff5f66a0 .functor BUFZ 32, v0x556aff5ea180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556aff5f6760 .functor BUFZ 1, L_0x556aff5f6520, C4<0>, C4<0>, C4<0>;
L_0x556aff5f68f0 .functor BUFZ 4, L_0x556aff5f65e0, C4<0000>, C4<0000>, C4<0000>;
L_0x556aff5f69f0 .functor BUFZ 32, L_0x556aff5f66a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556aff5f6b40 .functor BUFZ 1, v0x556aff5ebd90_0, C4<0>, C4<0>, C4<0>;
L_0x556aff5f6c00 .functor BUFZ 5, v0x556aff5ebbd0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x556aff5f6d90 .functor BUFZ 32, v0x556aff5eba50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556aff5f6e70 .functor AND 1, v0x556aff5f4b80_0, L_0x556aff607940, C4<1>, C4<1>;
L_0x556aff5f7010 .functor AND 1, L_0x556aff5f6e70, L_0x556aff608f30, C4<1>, C4<1>;
L_0x556aff6081f0 .functor AND 1, v0x556aff5f4b80_0, L_0x556aff608100, C4<1>, C4<1>;
L_0x556aff609090 .functor AND 1, v0x556aff5f4b80_0, L_0x556aff608ff0, C4<1>, C4<1>;
v0x556aff5f0c40_0 .net *"_ivl_23", 0 0, L_0x556aff5f6e70;  1 drivers
v0x556aff5f0d20_0 .net *"_ivl_27", 0 0, L_0x556aff608100;  1 drivers
v0x556aff5f0de0_0 .net *"_ivl_33", 0 0, L_0x556aff608ff0;  1 drivers
v0x556aff5f0eb0_0 .net "alu_busy", 0 0, L_0x556aff609340;  1 drivers
v0x556aff5f0f80_0 .net "alu_dispatch_ack", 0 0, L_0x556aff609280;  1 drivers
v0x556aff5f10c0_0 .net "alu_result_data", 31 0, v0x556aff5ea180_0;  1 drivers
v0x556aff5f1160_0 .net "alu_result_tag", 3 0, v0x556aff5ea260_0;  1 drivers
v0x556aff5f1200_0 .net "alu_result_valid", 0 0, v0x556aff5ea340_0;  1 drivers
v0x556aff5f12d0_0 .net "cdb_data", 31 0, L_0x556aff5f69f0;  alias, 1 drivers
v0x556aff5f1370_0 .net "cdb_data_int", 31 0, L_0x556aff5f66a0;  1 drivers
v0x556aff5f1430_0 .net "cdb_tag", 3 0, L_0x556aff5f68f0;  alias, 1 drivers
v0x556aff5f1510_0 .net "cdb_tag_int", 3 0, L_0x556aff5f65e0;  1 drivers
v0x556aff5f1620_0 .net "cdb_valid", 0 0, L_0x556aff5f6760;  alias, 1 drivers
v0x556aff5f16e0_0 .net "cdb_valid_int", 0 0, L_0x556aff5f6520;  1 drivers
v0x556aff5f17d0_0 .net "clk", 0 0, v0x556aff5f42c0_0;  1 drivers
v0x556aff5f1870_0 .net "commit_data", 31 0, L_0x556aff5f6d90;  alias, 1 drivers
v0x556aff5f1950_0 .net "commit_rd", 4 0, L_0x556aff5f6c00;  alias, 1 drivers
v0x556aff5f1a30_0 .net "commit_valid", 0 0, L_0x556aff5f6b40;  alias, 1 drivers
v0x556aff5f1af0_0 .net "inst_ack", 0 0, L_0x556aff5f7010;  alias, 1 drivers
v0x556aff5f1bb0_0 .net "inst_op", 2 0, v0x556aff5f47a0_0;  1 drivers
v0x556aff5f1c70_0 .net "inst_pc", 31 0, v0x556aff5f4840_0;  1 drivers
v0x556aff5f1d10_0 .net "inst_rd", 4 0, v0x556aff5f4930_0;  1 drivers
v0x556aff5f1db0_0 .net "inst_rs1", 4 0, v0x556aff5f4a20_0;  1 drivers
v0x556aff5f1e70_0 .net "inst_rs2", 4 0, v0x556aff5f4ae0_0;  1 drivers
v0x556aff5f1f50_0 .net "inst_valid", 0 0, v0x556aff5f4b80_0;  1 drivers
v0x556aff5f2010_0 .net "reg_read_addr1", 4 0, L_0x556aff552900;  alias, 1 drivers
v0x556aff5f20f0_0 .net "reg_read_addr2", 4 0, L_0x556aff5f6410;  alias, 1 drivers
v0x556aff5f21d0_0 .net "reg_read_data1", 31 0, v0x556aff5f4dc0_0;  1 drivers
v0x556aff5f22c0_0 .net "reg_read_data2", 31 0, v0x556aff5f4eb0_0;  1 drivers
v0x556aff5f2390_0 .net "reg_ready1", 0 0, v0x556aff5f4fa0_0;  1 drivers
v0x556aff5f2460_0 .net "reg_ready2", 0 0, v0x556aff5f5090_0;  1 drivers
v0x556aff5f2530_0 .net "reg_tag1", 3 0, v0x556aff5f5180_0;  1 drivers
v0x556aff5f2600_0 .net "reg_tag2", 3 0, v0x556aff5f5290_0;  1 drivers
v0x556aff5f26d0_0 .net "rob_alloc_ack", 0 0, L_0x556aff607940;  1 drivers
v0x556aff5f27a0_0 .net "rob_alloc_tag", 3 0, L_0x556aff607750;  1 drivers
v0x556aff5f2890_0 .net "rob_commit_data", 31 0, v0x556aff5eba50_0;  1 drivers
v0x556aff5f2930_0 .net "rob_commit_rd", 4 0, v0x556aff5ebbd0_0;  1 drivers
v0x556aff5f2a00_0 .net "rob_commit_tag", 3 0, v0x556aff5ebcb0_0;  1 drivers
v0x556aff5f2ad0_0 .net "rob_commit_valid", 0 0, v0x556aff5ebd90_0;  1 drivers
v0x556aff5f2ba0_0 .net "rob_full", 0 0, L_0x556aff6074c0;  alias, 1 drivers
v0x556aff5f2c70_0 .net "rob_head", 3 0, L_0x556aff607600;  alias, 1 drivers
v0x556aff5f2d40_0 .net "rob_tail", 3 0, L_0x556aff607670;  alias, 1 drivers
v0x556aff5f2e10_0 .net "rs_alu_busy", 3 0, L_0x556aff6088e0;  alias, 1 drivers
v0x556aff5f2ee0_0 .net "rs_alu_ready", 3 0, L_0x556aff608b30;  alias, 1 drivers
v0x556aff5f2fb0_0 .net "rs_dispatch_op", 2 0, v0x556aff5eee90_0;  1 drivers
v0x556aff5f30a0_0 .net "rs_dispatch_tag", 3 0, v0x556aff5eedc0_0;  1 drivers
v0x556aff5f3190_0 .net "rs_dispatch_val1", 31 0, v0x556aff5eef60_0;  1 drivers
v0x556aff5f3280_0 .net "rs_dispatch_val2", 31 0, v0x556aff5ef030_0;  1 drivers
v0x556aff5f3370_0 .net "rs_dispatch_valid", 0 0, v0x556aff5ef100_0;  1 drivers
v0x556aff5f3460_0 .net "rs_full", 0 0, L_0x556aff608e90;  1 drivers
v0x556aff5f3500_0 .net "rs_issue_ack", 0 0, L_0x556aff608f30;  1 drivers
v0x556aff5f35a0_0 .net "rst_n", 0 0, v0x556aff5f5ea0_0;  1 drivers
L_0x556aff608100 .reduce/nor L_0x556aff608e90;
L_0x556aff608ff0 .reduce/nor L_0x556aff6074c0;
S_0x556aff5a2030 .scope module, "u_alu" "alu_unit" 5 158, 6 6 0, S_0x556aff5a1cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "dispatch_valid";
    .port_info 3 /INPUT 3 "dispatch_op";
    .port_info 4 /INPUT 32 "dispatch_val1";
    .port_info 5 /INPUT 32 "dispatch_val2";
    .port_info 6 /INPUT 4 "dispatch_tag";
    .port_info 7 /OUTPUT 1 "dispatch_ack";
    .port_info 8 /OUTPUT 1 "result_valid";
    .port_info 9 /OUTPUT 4 "result_tag";
    .port_info 10 /OUTPUT 32 "result_data";
    .port_info 11 /INPUT 1 "result_ack";
    .port_info 12 /OUTPUT 1 "busy";
P_0x556aff597d90 .param/l "LATENCY" 0 6 8, +C4<00000000000000000000000000000001>;
P_0x556aff597dd0 .param/l "TAG_WIDTH" 0 6 7, +C4<00000000000000000000000000000100>;
L_0x556aff609280 .functor AND 1, v0x556aff5ef100_0, L_0x556aff6091e0, C4<1>, C4<1>;
v0x556aff5ea000_0 .array/port v0x556aff5ea000, 0;
L_0x556aff609340 .functor OR 1, v0x556aff5ea000_0, v0x556aff5ea340_0, C4<0>, C4<0>;
v0x556aff59aee0_0 .net *"_ivl_1", 0 0, L_0x556aff6091e0;  1 drivers
v0x556aff5e95a0_0 .var "alu_result", 31 0;
v0x556aff5e9680_0 .net "busy", 0 0, L_0x556aff609340;  alias, 1 drivers
v0x556aff5e9750_0 .net "clk", 0 0, v0x556aff5f42c0_0;  alias, 1 drivers
v0x556aff5e9810_0 .net "dispatch_ack", 0 0, L_0x556aff609280;  alias, 1 drivers
v0x556aff5e9920_0 .net "dispatch_op", 2 0, v0x556aff5eee90_0;  alias, 1 drivers
v0x556aff5e9a00_0 .net "dispatch_tag", 3 0, v0x556aff5eedc0_0;  alias, 1 drivers
v0x556aff5e9ae0_0 .net "dispatch_val1", 31 0, v0x556aff5eef60_0;  alias, 1 drivers
v0x556aff5e9bc0_0 .net "dispatch_val2", 31 0, v0x556aff5ef030_0;  alias, 1 drivers
v0x556aff5e9ca0_0 .net "dispatch_valid", 0 0, v0x556aff5ef100_0;  alias, 1 drivers
v0x556aff5e9d60_0 .var/i "i", 31 0;
v0x556aff5e9e40 .array "pipe_result", 0 0, 31 0;
v0x556aff5e9f20 .array "pipe_tag", 0 0, 3 0;
v0x556aff5ea000 .array "pipe_valid", 0 0, 0 0;
L_0x7fcf09eb1330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556aff5ea0c0_0 .net "result_ack", 0 0, L_0x7fcf09eb1330;  1 drivers
v0x556aff5ea180_0 .var "result_data", 31 0;
v0x556aff5ea260_0 .var "result_tag", 3 0;
v0x556aff5ea340_0 .var "result_valid", 0 0;
v0x556aff5ea400_0 .net "rst_n", 0 0, v0x556aff5f5ea0_0;  alias, 1 drivers
E_0x556aff50e9b0/0 .event negedge, v0x556aff5ea400_0;
E_0x556aff50e9b0/1 .event posedge, v0x556aff5e9750_0;
E_0x556aff50e9b0 .event/or E_0x556aff50e9b0/0, E_0x556aff50e9b0/1;
E_0x556aff5d37e0 .event anyedge, v0x556aff5e9920_0, v0x556aff5e9ae0_0, v0x556aff5e9bc0_0;
L_0x556aff6091e0 .reduce/nor v0x556aff5ea340_0;
S_0x556aff59d540 .scope module, "u_rob" "reorder_buffer" 5 100, 7 6 0, S_0x556aff5a1cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "alloc_valid";
    .port_info 3 /INPUT 5 "alloc_rd";
    .port_info 4 /INPUT 32 "alloc_pc";
    .port_info 5 /OUTPUT 4 "alloc_tag";
    .port_info 6 /OUTPUT 1 "alloc_ack";
    .port_info 7 /OUTPUT 1 "rob_full";
    .port_info 8 /INPUT 1 "complete_valid";
    .port_info 9 /INPUT 4 "complete_tag";
    .port_info 10 /INPUT 32 "complete_data";
    .port_info 11 /INPUT 1 "complete_exception";
    .port_info 12 /OUTPUT 1 "commit_valid";
    .port_info 13 /OUTPUT 5 "commit_rd";
    .port_info 14 /OUTPUT 32 "commit_data";
    .port_info 15 /OUTPUT 4 "commit_tag";
    .port_info 16 /OUTPUT 1 "commit_exception";
    .port_info 17 /OUTPUT 4 "head_ptr";
    .port_info 18 /OUTPUT 4 "tail_ptr";
    .port_info 19 /OUTPUT 5 "rob_count";
P_0x556aff5988c0 .param/l "ROB_SIZE" 0 7 7, +C4<00000000000000000000000000010000>;
P_0x556aff598900 .param/l "TAG_WIDTH" 0 7 8, +C4<00000000000000000000000000000100>;
L_0x556aff607600 .functor BUFZ 4, v0x556aff5ec310_0, C4<0000>, C4<0000>, C4<0000>;
L_0x556aff607670 .functor BUFZ 4, v0x556aff5ecbc0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x556aff6076e0 .functor BUFZ 5, v0x556aff5ec190_0, C4<00000>, C4<00000>, C4<00000>;
L_0x556aff607750 .functor BUFZ 4, v0x556aff5ecbc0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x556aff607940 .functor AND 1, L_0x556aff6081f0, L_0x556aff607810, C4<1>, C4<1>;
L_0x556aff607ff0 .functor AND 1, L_0x556aff607e00, L_0x556aff607c70, C4<1>, C4<1>;
v0x556aff5ea800_0 .net *"_ivl_0", 31 0, L_0x556aff5f7170;  1 drivers
L_0x7fcf09eb1180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556aff5ea8e0_0 .net *"_ivl_11", 26 0, L_0x7fcf09eb1180;  1 drivers
L_0x7fcf09eb11c8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x556aff5ea9c0_0 .net/2u *"_ivl_12", 31 0, L_0x7fcf09eb11c8;  1 drivers
v0x556aff5eaab0_0 .net *"_ivl_25", 0 0, L_0x556aff607810;  1 drivers
v0x556aff5eab70_0 .net *"_ivl_28", 1 0, L_0x556aff6079b0;  1 drivers
L_0x7fcf09eb10f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556aff5eaca0_0 .net *"_ivl_3", 26 0, L_0x7fcf09eb10f0;  1 drivers
v0x556aff5ead80_0 .net *"_ivl_30", 5 0, L_0x556aff607a50;  1 drivers
L_0x7fcf09eb1210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556aff5eae60_0 .net *"_ivl_33", 1 0, L_0x7fcf09eb1210;  1 drivers
L_0x7fcf09eb1258 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x556aff5eaf40_0 .net/2u *"_ivl_34", 1 0, L_0x7fcf09eb1258;  1 drivers
v0x556aff5eb020_0 .net *"_ivl_38", 0 0, L_0x556aff607e00;  1 drivers
L_0x7fcf09eb1138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556aff5eb100_0 .net/2u *"_ivl_4", 31 0, L_0x7fcf09eb1138;  1 drivers
v0x556aff5eb1e0_0 .net *"_ivl_40", 5 0, L_0x556aff607ea0;  1 drivers
L_0x7fcf09eb12a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556aff5eb2c0_0 .net *"_ivl_43", 1 0, L_0x7fcf09eb12a0;  1 drivers
v0x556aff5eb3a0_0 .net *"_ivl_8", 31 0, L_0x556aff607380;  1 drivers
v0x556aff5eb480_0 .net "alloc_ack", 0 0, L_0x556aff607940;  alias, 1 drivers
v0x556aff5eb540_0 .net "alloc_pc", 31 0, v0x556aff5f4840_0;  alias, 1 drivers
v0x556aff5eb620_0 .net "alloc_rd", 4 0, v0x556aff5f4930_0;  alias, 1 drivers
v0x556aff5eb810_0 .net "alloc_tag", 3 0, L_0x556aff607750;  alias, 1 drivers
v0x556aff5eb8f0_0 .net "alloc_valid", 0 0, L_0x556aff6081f0;  1 drivers
v0x556aff5eb9b0_0 .net "clk", 0 0, v0x556aff5f42c0_0;  alias, 1 drivers
v0x556aff5eba50_0 .var "commit_data", 31 0;
v0x556aff5ebb10_0 .net "commit_exception", 0 0, L_0x556aff607ff0;  1 drivers
v0x556aff5ebbd0_0 .var "commit_rd", 4 0;
v0x556aff5ebcb0_0 .var "commit_tag", 3 0;
v0x556aff5ebd90_0 .var "commit_valid", 0 0;
v0x556aff5ebe50_0 .net "complete_data", 31 0, L_0x556aff5f66a0;  alias, 1 drivers
L_0x7fcf09eb12e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556aff5ebf30_0 .net "complete_exception", 0 0, L_0x7fcf09eb12e8;  1 drivers
v0x556aff5ebff0_0 .net "complete_tag", 3 0, L_0x556aff5f65e0;  alias, 1 drivers
v0x556aff5ec0d0_0 .net "complete_valid", 0 0, L_0x556aff5f6520;  alias, 1 drivers
v0x556aff5ec190_0 .var "count", 4 0;
v0x556aff5ec270 .array "exception", 15 0, 0 0;
v0x556aff5ec310_0 .var "head", 3 0;
v0x556aff5ec3f0_0 .net "head_complete", 0 0, L_0x556aff607c70;  1 drivers
v0x556aff5ec4b0_0 .net "head_ptr", 3 0, L_0x556aff607600;  alias, 1 drivers
v0x556aff5ec590_0 .var/i "i", 31 0;
v0x556aff5ec670 .array "pc", 15 0, 31 0;
v0x556aff5ec730 .array "rd", 15 0, 4 0;
v0x556aff5ec7f0_0 .net "rob_count", 4 0, L_0x556aff6076e0;  1 drivers
v0x556aff5ec8d0_0 .net "rob_empty", 0 0, L_0x556aff607240;  1 drivers
v0x556aff5ec990_0 .net "rob_full", 0 0, L_0x556aff6074c0;  alias, 1 drivers
v0x556aff5eca50_0 .net "rst_n", 0 0, v0x556aff5f5ea0_0;  alias, 1 drivers
v0x556aff5ecb20 .array "state", 15 0, 1 0;
v0x556aff5ecbc0_0 .var "tail", 3 0;
v0x556aff5ecca0_0 .net "tail_ptr", 3 0, L_0x556aff607670;  alias, 1 drivers
v0x556aff5ecd80 .array "value", 15 0, 31 0;
L_0x556aff5f7170 .concat [ 5 27 0 0], v0x556aff5ec190_0, L_0x7fcf09eb10f0;
L_0x556aff607240 .cmp/eq 32, L_0x556aff5f7170, L_0x7fcf09eb1138;
L_0x556aff607380 .concat [ 5 27 0 0], v0x556aff5ec190_0, L_0x7fcf09eb1180;
L_0x556aff6074c0 .cmp/eq 32, L_0x556aff607380, L_0x7fcf09eb11c8;
L_0x556aff607810 .reduce/nor L_0x556aff6074c0;
L_0x556aff6079b0 .array/port v0x556aff5ecb20, L_0x556aff607a50;
L_0x556aff607a50 .concat [ 4 2 0 0], v0x556aff5ec310_0, L_0x7fcf09eb1210;
L_0x556aff607c70 .cmp/eq 2, L_0x556aff6079b0, L_0x7fcf09eb1258;
L_0x556aff607e00 .array/port v0x556aff5ec270, L_0x556aff607ea0;
L_0x556aff607ea0 .concat [ 4 2 0 0], v0x556aff5ec310_0, L_0x7fcf09eb12a0;
S_0x556aff59d8c0 .scope module, "u_rs_alu" "reservation_station" 5 127, 8 6 0, S_0x556aff5a1cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "issue_valid";
    .port_info 3 /INPUT 3 "issue_op";
    .port_info 4 /INPUT 32 "issue_val1";
    .port_info 5 /INPUT 32 "issue_val2";
    .port_info 6 /INPUT 4 "issue_tag1";
    .port_info 7 /INPUT 4 "issue_tag2";
    .port_info 8 /INPUT 1 "issue_ready1";
    .port_info 9 /INPUT 1 "issue_ready2";
    .port_info 10 /INPUT 4 "issue_dest_tag";
    .port_info 11 /OUTPUT 1 "issue_ack";
    .port_info 12 /OUTPUT 1 "rs_full";
    .port_info 13 /INPUT 1 "cdb_valid";
    .port_info 14 /INPUT 4 "cdb_tag";
    .port_info 15 /INPUT 32 "cdb_data";
    .port_info 16 /OUTPUT 1 "dispatch_valid";
    .port_info 17 /OUTPUT 3 "dispatch_op";
    .port_info 18 /OUTPUT 32 "dispatch_val1";
    .port_info 19 /OUTPUT 32 "dispatch_val2";
    .port_info 20 /OUTPUT 4 "dispatch_dest_tag";
    .port_info 21 /INPUT 1 "dispatch_ack";
    .port_info 22 /OUTPUT 4 "entry_busy";
    .port_info 23 /OUTPUT 4 "entry_ready";
P_0x556aff597260 .param/l "NUM_ENTRIES" 0 8 7, +C4<00000000000000000000000000000100>;
P_0x556aff5972a0 .param/l "TAG_WIDTH" 0 8 8, +C4<00000000000000000000000000000100>;
L_0x556aff608f30 .functor AND 1, L_0x556aff609090, v0x556aff5ef430_0, C4<1>, C4<1>;
v0x556aff5ee6d0 .array "busy", 3 0, 0 0;
v0x556aff5ee840_0 .net "cdb_data", 31 0, L_0x556aff5f66a0;  alias, 1 drivers
v0x556aff5ee930_0 .net "cdb_tag", 3 0, L_0x556aff5f65e0;  alias, 1 drivers
v0x556aff5eea30_0 .net "cdb_valid", 0 0, L_0x556aff5f6520;  alias, 1 drivers
v0x556aff5eeb00_0 .net "clk", 0 0, v0x556aff5f42c0_0;  alias, 1 drivers
v0x556aff5eec40 .array "dest_tag", 3 0, 3 0;
v0x556aff5eed20_0 .net "dispatch_ack", 0 0, L_0x556aff609280;  alias, 1 drivers
v0x556aff5eedc0_0 .var "dispatch_dest_tag", 3 0;
v0x556aff5eee90_0 .var "dispatch_op", 2 0;
v0x556aff5eef60_0 .var "dispatch_val1", 31 0;
v0x556aff5ef030_0 .var "dispatch_val2", 31 0;
v0x556aff5ef100_0 .var "dispatch_valid", 0 0;
v0x556aff5ef1d0_0 .net "entry_busy", 3 0, L_0x556aff6088e0;  alias, 1 drivers
v0x556aff5ef270_0 .net "entry_ready", 3 0, L_0x556aff608b30;  alias, 1 drivers
v0x556aff5ef350_0 .var "free_entry", 1 0;
v0x556aff5ef430_0 .var "free_found", 0 0;
v0x556aff5ef4f0_0 .var/i "i", 31 0;
v0x556aff5ef5d0_0 .net "issue_ack", 0 0, L_0x556aff608f30;  alias, 1 drivers
v0x556aff5ef690_0 .net "issue_dest_tag", 3 0, L_0x556aff607750;  alias, 1 drivers
v0x556aff5ef780_0 .net "issue_op", 2 0, v0x556aff5f47a0_0;  alias, 1 drivers
v0x556aff5ef840_0 .net "issue_ready1", 0 0, v0x556aff5f4fa0_0;  alias, 1 drivers
v0x556aff5ef900_0 .net "issue_ready2", 0 0, v0x556aff5f5090_0;  alias, 1 drivers
v0x556aff5ef9c0_0 .net "issue_tag1", 3 0, v0x556aff5f5180_0;  alias, 1 drivers
v0x556aff5efaa0_0 .net "issue_tag2", 3 0, v0x556aff5f5290_0;  alias, 1 drivers
v0x556aff5efb80_0 .net "issue_val1", 31 0, v0x556aff5f4dc0_0;  alias, 1 drivers
v0x556aff5efc60_0 .net "issue_val2", 31 0, v0x556aff5f4eb0_0;  alias, 1 drivers
v0x556aff5efd40_0 .net "issue_valid", 0 0, L_0x556aff609090;  1 drivers
v0x556aff5efe00 .array "op", 3 0, 2 0;
v0x556aff5eff70 .array "ready1", 3 0, 0 0;
v0x556aff5f00c0 .array "ready2", 3 0, 0 0;
v0x556aff5f0210_0 .var "ready_entry", 1 0;
v0x556aff5f02f0_0 .var "ready_found", 0 0;
v0x556aff5f03b0_0 .net "rs_full", 0 0, L_0x556aff608e90;  alias, 1 drivers
v0x556aff5f0470_0 .net "rst_n", 0 0, v0x556aff5f5ea0_0;  alias, 1 drivers
v0x556aff5f0510 .array "tag1", 3 0, 3 0;
v0x556aff5f05d0 .array "tag2", 3 0, 3 0;
v0x556aff5f0690 .array "val1", 3 0, 31 0;
v0x556aff5f07d0 .array "val2", 3 0, 31 0;
v0x556aff5efe00_0 .array/port v0x556aff5efe00, 0;
v0x556aff5efe00_1 .array/port v0x556aff5efe00, 1;
E_0x556aff5d26e0/0 .event anyedge, v0x556aff5f02f0_0, v0x556aff5f0210_0, v0x556aff5efe00_0, v0x556aff5efe00_1;
v0x556aff5efe00_2 .array/port v0x556aff5efe00, 2;
v0x556aff5efe00_3 .array/port v0x556aff5efe00, 3;
v0x556aff5f0690_0 .array/port v0x556aff5f0690, 0;
v0x556aff5f0690_1 .array/port v0x556aff5f0690, 1;
E_0x556aff5d26e0/1 .event anyedge, v0x556aff5efe00_2, v0x556aff5efe00_3, v0x556aff5f0690_0, v0x556aff5f0690_1;
v0x556aff5f0690_2 .array/port v0x556aff5f0690, 2;
v0x556aff5f0690_3 .array/port v0x556aff5f0690, 3;
v0x556aff5f07d0_0 .array/port v0x556aff5f07d0, 0;
v0x556aff5f07d0_1 .array/port v0x556aff5f07d0, 1;
E_0x556aff5d26e0/2 .event anyedge, v0x556aff5f0690_2, v0x556aff5f0690_3, v0x556aff5f07d0_0, v0x556aff5f07d0_1;
v0x556aff5f07d0_2 .array/port v0x556aff5f07d0, 2;
v0x556aff5f07d0_3 .array/port v0x556aff5f07d0, 3;
v0x556aff5eec40_0 .array/port v0x556aff5eec40, 0;
v0x556aff5eec40_1 .array/port v0x556aff5eec40, 1;
E_0x556aff5d26e0/3 .event anyedge, v0x556aff5f07d0_2, v0x556aff5f07d0_3, v0x556aff5eec40_0, v0x556aff5eec40_1;
v0x556aff5eec40_2 .array/port v0x556aff5eec40, 2;
v0x556aff5eec40_3 .array/port v0x556aff5eec40, 3;
E_0x556aff5d26e0/4 .event anyedge, v0x556aff5eec40_2, v0x556aff5eec40_3;
E_0x556aff5d26e0 .event/or E_0x556aff5d26e0/0, E_0x556aff5d26e0/1, E_0x556aff5d26e0/2, E_0x556aff5d26e0/3, E_0x556aff5d26e0/4;
v0x556aff5ee6d0_0 .array/port v0x556aff5ee6d0, 0;
v0x556aff5ee6d0_1 .array/port v0x556aff5ee6d0, 1;
v0x556aff5ee6d0_2 .array/port v0x556aff5ee6d0, 2;
v0x556aff5ee6d0_3 .array/port v0x556aff5ee6d0, 3;
E_0x556aff5ed3d0/0 .event anyedge, v0x556aff5ee6d0_0, v0x556aff5ee6d0_1, v0x556aff5ee6d0_2, v0x556aff5ee6d0_3;
v0x556aff5eff70_0 .array/port v0x556aff5eff70, 0;
v0x556aff5eff70_1 .array/port v0x556aff5eff70, 1;
v0x556aff5eff70_2 .array/port v0x556aff5eff70, 2;
v0x556aff5eff70_3 .array/port v0x556aff5eff70, 3;
E_0x556aff5ed3d0/1 .event anyedge, v0x556aff5eff70_0, v0x556aff5eff70_1, v0x556aff5eff70_2, v0x556aff5eff70_3;
v0x556aff5f00c0_0 .array/port v0x556aff5f00c0, 0;
v0x556aff5f00c0_1 .array/port v0x556aff5f00c0, 1;
v0x556aff5f00c0_2 .array/port v0x556aff5f00c0, 2;
v0x556aff5f00c0_3 .array/port v0x556aff5f00c0, 3;
E_0x556aff5ed3d0/2 .event anyedge, v0x556aff5f00c0_0, v0x556aff5f00c0_1, v0x556aff5f00c0_2, v0x556aff5f00c0_3;
E_0x556aff5ed3d0/3 .event anyedge, v0x556aff5f02f0_0;
E_0x556aff5ed3d0 .event/or E_0x556aff5ed3d0/0, E_0x556aff5ed3d0/1, E_0x556aff5ed3d0/2, E_0x556aff5ed3d0/3;
E_0x556aff5ed410/0 .event anyedge, v0x556aff5ee6d0_0, v0x556aff5ee6d0_1, v0x556aff5ee6d0_2, v0x556aff5ee6d0_3;
E_0x556aff5ed410/1 .event anyedge, v0x556aff5ef430_0;
E_0x556aff5ed410 .event/or E_0x556aff5ed410/0, E_0x556aff5ed410/1;
L_0x556aff6088e0 .concat8 [ 1 1 1 1], L_0x556aff5f6fa0, L_0x556aff608500, L_0x556aff6086f0, L_0x556aff608a70;
L_0x556aff608b30 .concat8 [ 1 1 1 1], L_0x556aff608440, L_0x556aff608630, L_0x556aff608820, L_0x556aff608d80;
L_0x556aff608e90 .reduce/nor v0x556aff5ef430_0;
S_0x556aff59dc40 .scope generate, "gen_status[0]" "gen_status[0]" 8 95, 8 95 0, S_0x556aff59d8c0;
 .timescale -9 -12;
P_0x556aff5ed510 .param/l "g" 1 8 95, +C4<00>;
L_0x556aff5f6fa0 .functor BUFZ 1, v0x556aff5ee6d0_0, C4<0>, C4<0>, C4<0>;
L_0x556aff608380 .functor AND 1, v0x556aff5ee6d0_0, v0x556aff5eff70_0, C4<1>, C4<1>;
L_0x556aff608440 .functor AND 1, L_0x556aff608380, v0x556aff5f00c0_0, C4<1>, C4<1>;
v0x556aff5ed5f0_0 .net *"_ivl_2", 0 0, L_0x556aff5f6fa0;  1 drivers
v0x556aff5ed6d0_0 .net *"_ivl_6", 0 0, L_0x556aff608380;  1 drivers
v0x556aff5ed790_0 .net *"_ivl_9", 0 0, L_0x556aff608440;  1 drivers
S_0x556aff59dff0 .scope generate, "gen_status[1]" "gen_status[1]" 8 95, 8 95 0, S_0x556aff59d8c0;
 .timescale -9 -12;
P_0x556aff5ed8f0 .param/l "g" 1 8 95, +C4<01>;
L_0x556aff608500 .functor BUFZ 1, v0x556aff5ee6d0_1, C4<0>, C4<0>, C4<0>;
L_0x556aff608570 .functor AND 1, v0x556aff5ee6d0_1, v0x556aff5eff70_1, C4<1>, C4<1>;
L_0x556aff608630 .functor AND 1, L_0x556aff608570, v0x556aff5f00c0_1, C4<1>, C4<1>;
v0x556aff5ed9b0_0 .net *"_ivl_2", 0 0, L_0x556aff608500;  1 drivers
v0x556aff5eda90_0 .net *"_ivl_6", 0 0, L_0x556aff608570;  1 drivers
v0x556aff5edb50_0 .net *"_ivl_9", 0 0, L_0x556aff608630;  1 drivers
S_0x556aff5edc20 .scope generate, "gen_status[2]" "gen_status[2]" 8 95, 8 95 0, S_0x556aff59d8c0;
 .timescale -9 -12;
P_0x556aff5ede50 .param/l "g" 1 8 95, +C4<010>;
L_0x556aff6086f0 .functor BUFZ 1, v0x556aff5ee6d0_2, C4<0>, C4<0>, C4<0>;
L_0x556aff608760 .functor AND 1, v0x556aff5ee6d0_2, v0x556aff5eff70_2, C4<1>, C4<1>;
L_0x556aff608820 .functor AND 1, L_0x556aff608760, v0x556aff5f00c0_2, C4<1>, C4<1>;
v0x556aff5edf10_0 .net *"_ivl_2", 0 0, L_0x556aff6086f0;  1 drivers
v0x556aff5edff0_0 .net *"_ivl_6", 0 0, L_0x556aff608760;  1 drivers
v0x556aff5ee0b0_0 .net *"_ivl_9", 0 0, L_0x556aff608820;  1 drivers
S_0x556aff5ee180 .scope generate, "gen_status[3]" "gen_status[3]" 8 95, 8 95 0, S_0x556aff59d8c0;
 .timescale -9 -12;
P_0x556aff5ee380 .param/l "g" 1 8 95, +C4<011>;
L_0x556aff608a70 .functor BUFZ 1, v0x556aff5ee6d0_3, C4<0>, C4<0>, C4<0>;
L_0x556aff608cc0 .functor AND 1, v0x556aff5ee6d0_3, v0x556aff5eff70_3, C4<1>, C4<1>;
L_0x556aff608d80 .functor AND 1, L_0x556aff608cc0, v0x556aff5f00c0_3, C4<1>, C4<1>;
v0x556aff5ee460_0 .net *"_ivl_2", 0 0, L_0x556aff608a70;  1 drivers
v0x556aff5ee540_0 .net *"_ivl_6", 0 0, L_0x556aff608cc0;  1 drivers
v0x556aff5ee600_0 .net *"_ivl_9", 0 0, L_0x556aff608d80;  1 drivers
S_0x556aff5f3960 .scope task, "issue_inst" "issue_inst" 4 115, 4 115 0, S_0x556aff5a1930;
 .timescale -9 -12;
v0x556aff5f3bc0_0 .var "op", 2 0;
v0x556aff5f3cc0_0 .var "pc", 31 0;
v0x556aff5f3da0_0 .var "rd", 4 0;
v0x556aff5f3e60_0 .var "rs1", 4 0;
v0x556aff5f3f40_0 .var "rs2", 4 0;
E_0x556aff5f3b60 .event posedge, v0x556aff5e9750_0;
TD_tb_ooo_core.issue_inst ;
    %wait E_0x556aff5f3b60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556aff5f4b80_0, 0;
    %load/vec4 v0x556aff5f3bc0_0;
    %assign/vec4 v0x556aff5f47a0_0, 0;
    %load/vec4 v0x556aff5f3e60_0;
    %assign/vec4 v0x556aff5f4a20_0, 0;
    %load/vec4 v0x556aff5f3f40_0;
    %assign/vec4 v0x556aff5f4ae0_0, 0;
    %load/vec4 v0x556aff5f3da0_0;
    %assign/vec4 v0x556aff5f4930_0, 0;
    %load/vec4 v0x556aff5f3cc0_0;
    %assign/vec4 v0x556aff5f4840_0, 0;
    %wait E_0x556aff5f3b60;
T_0.0 ;
    %load/vec4 v0x556aff5f4640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x556aff5f3b60;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556aff5f4b80_0, 0;
    %vpi_call/w 4 134 "$display", "ISSUE: op=%d rs1=x%0d rs2=x%0d rd=x%0d pc=%h", v0x556aff5f3bc0_0, v0x556aff5f3e60_0, v0x556aff5f3f40_0, v0x556aff5f3da0_0, v0x556aff5f3cc0_0 {0 0 0};
    %end;
    .scope S_0x556aff59e3a0;
T_1 ;
    %wait E_0x556aff5519d0;
    %load/vec4 v0x556aff5e84a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x556aff5e8140_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x556aff5e87e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x556aff5e8140_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x556aff5e8b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x556aff5e8140_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556aff5e8140_0, 0, 2;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x556aff59e3a0;
T_2 ;
    %wait E_0x556aff551f50;
    %load/vec4 v0x556aff5e8140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556aff5e7e20_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x556aff5e7d40_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556aff5e7c60_0, 0, 32;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x556aff5e84a0_0;
    %store/vec4 v0x556aff5e7e20_0, 0, 1;
    %load/vec4 v0x556aff5e83c0_0;
    %store/vec4 v0x556aff5e7d40_0, 0, 6;
    %load/vec4 v0x556aff5e82e0_0;
    %store/vec4 v0x556aff5e7c60_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x556aff5e87e0_0;
    %store/vec4 v0x556aff5e7e20_0, 0, 1;
    %load/vec4 v0x556aff5e8700_0;
    %store/vec4 v0x556aff5e7d40_0, 0, 6;
    %load/vec4 v0x556aff5e8620_0;
    %store/vec4 v0x556aff5e7c60_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x556aff5e8b20_0;
    %store/vec4 v0x556aff5e7e20_0, 0, 1;
    %load/vec4 v0x556aff5e8a40_0;
    %store/vec4 v0x556aff5e7d40_0, 0, 6;
    %load/vec4 v0x556aff5e8960_0;
    %store/vec4 v0x556aff5e7c60_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x556aff59d540;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556aff5ec310_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556aff5ecbc0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556aff5ec190_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556aff5ec590_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x556aff5ec590_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x556aff5ec590_0;
    %store/vec4a v0x556aff5ecb20, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x556aff5ec590_0;
    %store/vec4a v0x556aff5ec730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x556aff5ec590_0;
    %store/vec4a v0x556aff5ecd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x556aff5ec590_0;
    %store/vec4a v0x556aff5ec670, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x556aff5ec590_0;
    %store/vec4a v0x556aff5ec270, 4, 0;
    %load/vec4 v0x556aff5ec590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556aff5ec590_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x556aff59d540;
T_4 ;
    %wait E_0x556aff50e9b0;
    %load/vec4 v0x556aff5eca50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556aff5ec310_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556aff5ecbc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x556aff5ec190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556aff5ebd90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x556aff5ebbd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556aff5eba50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556aff5ebcb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556aff5ec590_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x556aff5ec590_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x556aff5ec590_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5ecb20, 0, 4;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v0x556aff5ec590_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5ec730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x556aff5ec590_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5ecd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x556aff5ec590_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5ec670, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x556aff5ec590_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5ec270, 0, 4;
    %load/vec4 v0x556aff5ec590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556aff5ec590_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556aff5ebd90_0, 0;
    %load/vec4 v0x556aff5eb8f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0x556aff5ec990_0;
    %nor/r;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x556aff5ecbc0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5ecb20, 0, 4;
    %load/vec4 v0x556aff5eb620_0;
    %load/vec4 v0x556aff5ecbc0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5ec730, 0, 4;
    %load/vec4 v0x556aff5eb540_0;
    %load/vec4 v0x556aff5ecbc0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5ec670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x556aff5ecbc0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5ecd80, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x556aff5ecbc0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5ec270, 0, 4;
    %load/vec4 v0x556aff5ecbc0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x556aff5ecbc0_0, 0;
    %load/vec4 v0x556aff5ec190_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x556aff5ec190_0, 0;
T_4.4 ;
    %load/vec4 v0x556aff5ec0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %load/vec4 v0x556aff5ebff0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x556aff5ecb20, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x556aff5ebff0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5ecb20, 0, 4;
    %load/vec4 v0x556aff5ebe50_0;
    %load/vec4 v0x556aff5ebff0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5ecd80, 0, 4;
    %load/vec4 v0x556aff5ebf30_0;
    %load/vec4 v0x556aff5ebff0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5ec270, 0, 4;
T_4.9 ;
T_4.7 ;
    %load/vec4 v0x556aff5ec8d0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.14, 10;
    %load/vec4 v0x556aff5ec3f0_0;
    %and;
T_4.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.13, 9;
    %load/vec4 v0x556aff5ec310_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x556aff5ec270, 4;
    %nor/r;
    %and;
T_4.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556aff5ebd90_0, 0;
    %load/vec4 v0x556aff5ec310_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x556aff5ec730, 4;
    %assign/vec4 v0x556aff5ebbd0_0, 0;
    %load/vec4 v0x556aff5ec310_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x556aff5ecd80, 4;
    %assign/vec4 v0x556aff5eba50_0, 0;
    %load/vec4 v0x556aff5ec310_0;
    %assign/vec4 v0x556aff5ebcb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x556aff5ec310_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5ecb20, 0, 4;
    %load/vec4 v0x556aff5ec310_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x556aff5ec310_0, 0;
    %load/vec4 v0x556aff5ec190_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x556aff5ec190_0, 0;
T_4.11 ;
    %load/vec4 v0x556aff5eb8f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.18, 10;
    %load/vec4 v0x556aff5ec990_0;
    %nor/r;
    %and;
T_4.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.17, 9;
    %load/vec4 v0x556aff5ec8d0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.20, 10;
    %load/vec4 v0x556aff5ec3f0_0;
    %and;
T_4.20;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.19, 9;
    %load/vec4 v0x556aff5ec310_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x556aff5ec270, 4;
    %nor/r;
    %and;
T_4.19;
    %and;
T_4.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %load/vec4 v0x556aff5ec190_0;
    %assign/vec4 v0x556aff5ec190_0, 0;
T_4.15 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x556aff59d8c0;
T_5 ;
    %wait E_0x556aff5ed410;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556aff5ef430_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x556aff5ef350_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556aff5ef4f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x556aff5ef4f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v0x556aff5ef4f0_0;
    %load/vec4a v0x556aff5ee6d0, 4;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x556aff5ef430_0;
    %nor/r;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556aff5ef430_0, 0, 1;
    %load/vec4 v0x556aff5ef4f0_0;
    %pad/s 2;
    %store/vec4 v0x556aff5ef350_0, 0, 2;
T_5.2 ;
    %load/vec4 v0x556aff5ef4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556aff5ef4f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x556aff59d8c0;
T_6 ;
    %wait E_0x556aff5ed3d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556aff5f02f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x556aff5f0210_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556aff5ef4f0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x556aff5ef4f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.1, 5;
    %ix/getv/s 4, v0x556aff5ef4f0_0;
    %load/vec4a v0x556aff5ee6d0, 4;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.6, 11;
    %ix/getv/s 4, v0x556aff5ef4f0_0;
    %load/vec4a v0x556aff5eff70, 4;
    %and;
T_6.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.5, 10;
    %ix/getv/s 4, v0x556aff5ef4f0_0;
    %load/vec4a v0x556aff5f00c0, 4;
    %and;
T_6.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v0x556aff5f02f0_0;
    %nor/r;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556aff5f02f0_0, 0, 1;
    %load/vec4 v0x556aff5ef4f0_0;
    %pad/s 2;
    %store/vec4 v0x556aff5f0210_0, 0, 2;
T_6.2 ;
    %load/vec4 v0x556aff5ef4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556aff5ef4f0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x556aff59d8c0;
T_7 ;
    %wait E_0x556aff5d26e0;
    %load/vec4 v0x556aff5f02f0_0;
    %store/vec4 v0x556aff5ef100_0, 0, 1;
    %load/vec4 v0x556aff5f02f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x556aff5f0210_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x556aff5efe00, 4;
    %store/vec4 v0x556aff5eee90_0, 0, 3;
    %load/vec4 v0x556aff5f0210_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x556aff5f0690, 4;
    %store/vec4 v0x556aff5eef60_0, 0, 32;
    %load/vec4 v0x556aff5f0210_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x556aff5f07d0, 4;
    %store/vec4 v0x556aff5ef030_0, 0, 32;
    %load/vec4 v0x556aff5f0210_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x556aff5eec40, 4;
    %store/vec4 v0x556aff5eedc0_0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556aff5eee90_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556aff5eef60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556aff5ef030_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556aff5eedc0_0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x556aff59d8c0;
T_8 ;
    %wait E_0x556aff50e9b0;
    %load/vec4 v0x556aff5f0470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556aff5ef4f0_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x556aff5ef4f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x556aff5ef4f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5ee6d0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 3, v0x556aff5ef4f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5efe00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x556aff5ef4f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5f0690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x556aff5ef4f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5f07d0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x556aff5ef4f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5f0510, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x556aff5ef4f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5f05d0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x556aff5ef4f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5eff70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x556aff5ef4f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5f00c0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x556aff5ef4f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5eec40, 0, 4;
    %load/vec4 v0x556aff5ef4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556aff5ef4f0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x556aff5efd40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v0x556aff5ef430_0;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x556aff5ef350_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5ee6d0, 0, 4;
    %load/vec4 v0x556aff5ef780_0;
    %load/vec4 v0x556aff5ef350_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5efe00, 0, 4;
    %load/vec4 v0x556aff5efb80_0;
    %load/vec4 v0x556aff5ef350_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5f0690, 0, 4;
    %load/vec4 v0x556aff5efc60_0;
    %load/vec4 v0x556aff5ef350_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5f07d0, 0, 4;
    %load/vec4 v0x556aff5ef9c0_0;
    %load/vec4 v0x556aff5ef350_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5f0510, 0, 4;
    %load/vec4 v0x556aff5efaa0_0;
    %load/vec4 v0x556aff5ef350_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5f05d0, 0, 4;
    %load/vec4 v0x556aff5ef840_0;
    %load/vec4 v0x556aff5ef350_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5eff70, 0, 4;
    %load/vec4 v0x556aff5ef900_0;
    %load/vec4 v0x556aff5ef350_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5f00c0, 0, 4;
    %load/vec4 v0x556aff5ef690_0;
    %load/vec4 v0x556aff5ef350_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5eec40, 0, 4;
T_8.4 ;
    %load/vec4 v0x556aff5f02f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.9, 9;
    %load/vec4 v0x556aff5eed20_0;
    %and;
T_8.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x556aff5f0210_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5ee6d0, 0, 4;
T_8.7 ;
    %load/vec4 v0x556aff5eea30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556aff5ef4f0_0, 0, 32;
T_8.12 ;
    %load/vec4 v0x556aff5ef4f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_8.13, 5;
    %ix/getv/s 4, v0x556aff5ef4f0_0;
    %load/vec4a v0x556aff5ee6d0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %ix/getv/s 4, v0x556aff5ef4f0_0;
    %load/vec4a v0x556aff5eff70, 4;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.18, 9;
    %ix/getv/s 4, v0x556aff5ef4f0_0;
    %load/vec4a v0x556aff5f0510, 4;
    %load/vec4 v0x556aff5ee930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %load/vec4 v0x556aff5ee840_0;
    %ix/getv/s 3, v0x556aff5ef4f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5f0690, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x556aff5ef4f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5eff70, 0, 4;
T_8.16 ;
    %ix/getv/s 4, v0x556aff5ef4f0_0;
    %load/vec4a v0x556aff5f00c0, 4;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.21, 9;
    %ix/getv/s 4, v0x556aff5ef4f0_0;
    %load/vec4a v0x556aff5f05d0, 4;
    %load/vec4 v0x556aff5ee930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.19, 8;
    %load/vec4 v0x556aff5ee840_0;
    %ix/getv/s 3, v0x556aff5ef4f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5f07d0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x556aff5ef4f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5f00c0, 0, 4;
T_8.19 ;
T_8.14 ;
    %load/vec4 v0x556aff5ef4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556aff5ef4f0_0, 0, 32;
    %jmp T_8.12;
T_8.13 ;
T_8.10 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x556aff5a2030;
T_9 ;
    %wait E_0x556aff5d37e0;
    %load/vec4 v0x556aff5e9920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556aff5e95a0_0, 0, 32;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0x556aff5e9ae0_0;
    %load/vec4 v0x556aff5e9bc0_0;
    %add;
    %store/vec4 v0x556aff5e95a0_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x556aff5e9ae0_0;
    %load/vec4 v0x556aff5e9bc0_0;
    %sub;
    %store/vec4 v0x556aff5e95a0_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x556aff5e9ae0_0;
    %load/vec4 v0x556aff5e9bc0_0;
    %and;
    %store/vec4 v0x556aff5e95a0_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x556aff5e9ae0_0;
    %load/vec4 v0x556aff5e9bc0_0;
    %or;
    %store/vec4 v0x556aff5e95a0_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x556aff5e9ae0_0;
    %load/vec4 v0x556aff5e9bc0_0;
    %xor;
    %store/vec4 v0x556aff5e95a0_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x556aff5a2030;
T_10 ;
    %wait E_0x556aff50e9b0;
    %load/vec4 v0x556aff5ea400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556aff5e9d60_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x556aff5e9d60_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x556aff5e9d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5ea000, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x556aff5e9d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5e9f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x556aff5e9d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5e9e40, 0, 4;
    %load/vec4 v0x556aff5e9d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556aff5e9d60_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556aff5ea340_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556aff5ea260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556aff5ea180_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x556aff5e9ca0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.6, 9;
    %load/vec4 v0x556aff5e9810_0;
    %and;
T_10.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5ea000, 0, 4;
    %load/vec4 v0x556aff5e9a00_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5e9f20, 0, 4;
    %load/vec4 v0x556aff5e95a0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5e9e40, 0, 4;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5ea000, 0, 4;
T_10.5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x556aff5e9d60_0, 0, 32;
T_10.7 ;
    %load/vec4 v0x556aff5e9d60_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_10.8, 5;
    %load/vec4 v0x556aff5e9d60_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x556aff5ea000, 4;
    %ix/getv/s 3, v0x556aff5e9d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5ea000, 0, 4;
    %load/vec4 v0x556aff5e9d60_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x556aff5e9f20, 4;
    %ix/getv/s 3, v0x556aff5e9d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5e9f20, 0, 4;
    %load/vec4 v0x556aff5e9d60_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x556aff5e9e40, 4;
    %ix/getv/s 3, v0x556aff5e9d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5e9e40, 0, 4;
    %load/vec4 v0x556aff5e9d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556aff5e9d60_0, 0, 32;
    %jmp T_10.7;
T_10.8 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x556aff5ea000, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556aff5ea340_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x556aff5e9f20, 4;
    %assign/vec4 v0x556aff5ea260_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x556aff5e9e40, 4;
    %assign/vec4 v0x556aff5ea180_0, 0;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x556aff5ea0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556aff5ea340_0, 0;
T_10.11 ;
T_10.10 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x556aff5a1930;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556aff5f42c0_0, 0, 1;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v0x556aff5f42c0_0;
    %inv;
    %store/vec4 v0x556aff5f42c0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x556aff5a1930;
T_12 ;
    %vpi_call/w 4 92 "$dumpfile", "ooo_core.vcd" {0 0 0};
    %vpi_call/w 4 93 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x556aff5a1930 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x556aff5a1930;
T_13 ;
    %wait E_0x556aff54ffa0;
    %load/vec4 v0x556aff5f4c20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x556aff5f53a0, 4;
    %store/vec4 v0x556aff5f4dc0_0, 0, 32;
    %load/vec4 v0x556aff5f4cf0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x556aff5f53a0, 4;
    %store/vec4 v0x556aff5f4eb0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556aff5f4fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556aff5f5090_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556aff5f5180_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556aff5f5290_0, 0, 4;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x556aff5a1930;
T_14 ;
    %wait E_0x556aff5f3b60;
    %load/vec4 v0x556aff5f44d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0x556aff5f4400_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x556aff5f4360_0;
    %load/vec4 v0x556aff5f4400_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556aff5f53a0, 0, 4;
    %vpi_call/w 4 110 "$display", "COMMIT: x%0d <= %h", v0x556aff5f4400_0, v0x556aff5f4360_0 {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x556aff5a1930;
T_15 ;
    %vpi_call/w 4 142 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 143 "$display", "Out-of-Order Execution Core Testbench" {0 0 0};
    %vpi_call/w 4 144 "$display", "===========================================\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556aff5f5ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556aff5f4b80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556aff5f47a0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556aff5f4a20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556aff5f4ae0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556aff5f4930_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556aff5f4840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556aff5f45a0_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x556aff5f45a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.1, 5;
    %load/vec4 v0x556aff5f45a0_0;
    %muli 10, 0, 32;
    %ix/getv/s 4, v0x556aff5f45a0_0;
    %store/vec4a v0x556aff5f53a0, 4, 0;
    %load/vec4 v0x556aff5f45a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556aff5f45a0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %pushi/vec4 5, 0, 32;
T_15.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.3, 5;
    %jmp/1 T_15.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x556aff5f3b60;
    %jmp T_15.2;
T_15.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556aff5f5ea0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_15.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.5, 5;
    %jmp/1 T_15.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x556aff5f3b60;
    %jmp T_15.4;
T_15.5 ;
    %pop/vec4 1;
    %vpi_call/w 4 164 "$display", "\012Initial register values:" {0 0 0};
    %vpi_call/w 4 165 "$display", "x1=%0d, x2=%0d, x3=%0d, x4=%0d, x5=%0d", &A<v0x556aff5f53a0, 1>, &A<v0x556aff5f53a0, 2>, &A<v0x556aff5f53a0, 3>, &A<v0x556aff5f53a0, 4>, &A<v0x556aff5f53a0, 5> {0 0 0};
    %vpi_call/w 4 168 "$display", "\012Test 1: Simple ADD instructions" {0 0 0};
    %vpi_call/w 4 169 "$display", "-------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556aff5f3bc0_0, 0, 3;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x556aff5f3e60_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x556aff5f3f40_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x556aff5f3da0_0, 0, 5;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x556aff5f3cc0_0, 0, 32;
    %fork TD_tb_ooo_core.issue_inst, S_0x556aff5f3960;
    %join;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556aff5f3bc0_0, 0, 3;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x556aff5f3e60_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x556aff5f3f40_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x556aff5f3da0_0, 0, 5;
    %pushi/vec4 4100, 0, 32;
    %store/vec4 v0x556aff5f3cc0_0, 0, 32;
    %fork TD_tb_ooo_core.issue_inst, S_0x556aff5f3960;
    %join;
    %pushi/vec4 10, 0, 32;
T_15.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.7, 5;
    %jmp/1 T_15.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x556aff5f3b60;
    %jmp T_15.6;
T_15.7 ;
    %pop/vec4 1;
    %vpi_call/w 4 175 "$display", "\012Test 2: SUB instruction" {0 0 0};
    %vpi_call/w 4 176 "$display", "-------------------------------------------" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x556aff5f3bc0_0, 0, 3;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x556aff5f3e60_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x556aff5f3f40_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x556aff5f3da0_0, 0, 5;
    %pushi/vec4 4104, 0, 32;
    %store/vec4 v0x556aff5f3cc0_0, 0, 32;
    %fork TD_tb_ooo_core.issue_inst, S_0x556aff5f3960;
    %join;
    %pushi/vec4 10, 0, 32;
T_15.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.9, 5;
    %jmp/1 T_15.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x556aff5f3b60;
    %jmp T_15.8;
T_15.9 ;
    %pop/vec4 1;
    %vpi_call/w 4 181 "$display", "\012Test 3: Multiple independent instructions" {0 0 0};
    %vpi_call/w 4 182 "$display", "-------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556aff5f3bc0_0, 0, 3;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x556aff5f3e60_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x556aff5f3f40_0, 0, 5;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x556aff5f3da0_0, 0, 5;
    %pushi/vec4 4108, 0, 32;
    %store/vec4 v0x556aff5f3cc0_0, 0, 32;
    %fork TD_tb_ooo_core.issue_inst, S_0x556aff5f3960;
    %join;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x556aff5f3bc0_0, 0, 3;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x556aff5f3e60_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x556aff5f3f40_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x556aff5f3da0_0, 0, 5;
    %pushi/vec4 4112, 0, 32;
    %store/vec4 v0x556aff5f3cc0_0, 0, 32;
    %fork TD_tb_ooo_core.issue_inst, S_0x556aff5f3960;
    %join;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x556aff5f3bc0_0, 0, 3;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x556aff5f3e60_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x556aff5f3f40_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x556aff5f3da0_0, 0, 5;
    %pushi/vec4 4116, 0, 32;
    %store/vec4 v0x556aff5f3cc0_0, 0, 32;
    %fork TD_tb_ooo_core.issue_inst, S_0x556aff5f3960;
    %join;
    %pushi/vec4 15, 0, 32;
T_15.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.11, 5;
    %jmp/1 T_15.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x556aff5f3b60;
    %jmp T_15.10;
T_15.11 ;
    %pop/vec4 1;
    %vpi_call/w 4 189 "$display", "\012Test 4: Fill ROB with multiple instructions" {0 0 0};
    %vpi_call/w 4 190 "$display", "-------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556aff5f45a0_0, 0, 32;
T_15.12 ;
    %load/vec4 v0x556aff5f45a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_15.13, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556aff5f3bc0_0, 0, 3;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x556aff5f3e60_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x556aff5f3f40_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %load/vec4 v0x556aff5f45a0_0;
    %parti/s 5, 0, 2;
    %add;
    %store/vec4 v0x556aff5f3da0_0, 0, 5;
    %pushi/vec4 8192, 0, 32;
    %load/vec4 v0x556aff5f45a0_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x556aff5f3cc0_0, 0, 32;
    %fork TD_tb_ooo_core.issue_inst, S_0x556aff5f3960;
    %join;
    %load/vec4 v0x556aff5f45a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556aff5f45a0_0, 0, 32;
    %jmp T_15.12;
T_15.13 ;
    %pushi/vec4 20, 0, 32;
T_15.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.15, 5;
    %jmp/1 T_15.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x556aff5f3b60;
    %jmp T_15.14;
T_15.15 ;
    %pop/vec4 1;
    %vpi_call/w 4 198 "$display", "\012===========================================" {0 0 0};
    %vpi_call/w 4 199 "$display", "Final Register File:" {0 0 0};
    %vpi_call/w 4 200 "$display", "===========================================" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556aff5f45a0_0, 0, 32;
T_15.16 ;
    %load/vec4 v0x556aff5f45a0_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_15.17, 5;
    %vpi_call/w 4 202 "$display", "x%0d = %0d (%h)", v0x556aff5f45a0_0, &A<v0x556aff5f53a0, v0x556aff5f45a0_0 >, &A<v0x556aff5f53a0, v0x556aff5f45a0_0 > {0 0 0};
    %load/vec4 v0x556aff5f45a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556aff5f45a0_0, 0, 32;
    %jmp T_15.16;
T_15.17 ;
    %vpi_call/w 4 205 "$display", "\012Final ROB Status:" {0 0 0};
    %vpi_call/w 4 206 "$display", "Head=%0d, Tail=%0d, Full=%b", v0x556aff5f5a60_0, v0x556aff5f5b70_0, v0x556aff5f5970_0 {0 0 0};
    %vpi_call/w 4 207 "$display", "RS Busy=%b, RS Ready=%b", v0x556aff5f5c80_0, v0x556aff5f5d90_0 {0 0 0};
    %vpi_call/w 4 209 "$display", "\012===========================================" {0 0 0};
    %vpi_call/w 4 210 "$display", "View waveforms: gtkwave ooo_core.vcd" {0 0 0};
    %vpi_call/w 4 211 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 213 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x556aff5a1930;
T_16 ;
    %wait E_0x556aff5f3b60;
    %load/vec4 v0x556aff5f41f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call/w 4 219 "$display", "CDB: tag=%0d data=%h", v0x556aff5f4150_0, v0x556aff5f4070_0 {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "rtl/cdb_arbiter.v";
    "tb/tb_ooo_core.v";
    "rtl/ooo_core.v";
    "rtl/alu_unit.v";
    "rtl/reorder_buffer.v";
    "rtl/reservation_station.v";
