{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 25 11:43:13 2015 " "Info: Processing started: Fri Sep 25 11:43:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO_100_16bit -c FIFO_100_16bit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO_100_16bit -c FIFO_100_16bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FIFO_100_16bit.v(106) " "Warning (10273): Verilog HDL warning at FIFO_100_16bit.v(106): extended using \"x\" or \"z\"" {  } { { "FIFO_100_16bit.v" "" { Text "E:/Discipline/Verilog/Homework/Experiment_1/FIFO_100_16bit.v" 106 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FIFO_100_16bit.v(109) " "Warning (10273): Verilog HDL warning at FIFO_100_16bit.v(109): extended using \"x\" or \"z\"" {  } { { "FIFO_100_16bit.v" "" { Text "E:/Discipline/Verilog/Homework/Experiment_1/FIFO_100_16bit.v" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_100_16bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fifo_100_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_100_16bit " "Info: Found entity 1: FIFO_100_16bit" {  } { { "FIFO_100_16bit.v" "" { Text "E:/Discipline/Verilog/Homework/Experiment_1/FIFO_100_16bit.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIFO_100_16bit " "Info: Elaborating entity \"FIFO_100_16bit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_data_buf FIFO_100_16bit.v(24) " "Warning (10858): Verilog HDL warning at FIFO_100_16bit.v(24): object in_data_buf used but never assigned" {  } { { "FIFO_100_16bit.v" "" { Text "E:/Discipline/Verilog/Homework/Experiment_1/FIFO_100_16bit.v" 24 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_data_buf FIFO_100_16bit.v(25) " "Warning (10036): Verilog HDL or VHDL warning at FIFO_100_16bit.v(25): object \"out_data_buf\" assigned a value but never read" {  } { { "FIFO_100_16bit.v" "" { Text "E:/Discipline/Verilog/Homework/Experiment_1/FIFO_100_16bit.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FIFO_100_16bit.v(126) " "Warning (10230): Verilog HDL assignment warning at FIFO_100_16bit.v(126): truncated value with size 32 to match size of target (11)" {  } { { "FIFO_100_16bit.v" "" { Text "E:/Discipline/Verilog/Homework/Experiment_1/FIFO_100_16bit.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FIFO_100_16bit.v(138) " "Warning (10230): Verilog HDL assignment warning at FIFO_100_16bit.v(138): truncated value with size 32 to match size of target (11)" {  } { { "FIFO_100_16bit.v" "" { Text "E:/Discipline/Verilog/Homework/Experiment_1/FIFO_100_16bit.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_data_buf 0 FIFO_100_16bit.v(24) " "Warning (10030): Net \"in_data_buf\" at FIFO_100_16bit.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "FIFO_100_16bit.v" "" { Text "E:/Discipline/Verilog/Homework/Experiment_1/FIFO_100_16bit.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Discipline/Verilog/Homework/Experiment_1/FIFO_100_16bit.map.smsg " "Info: Generated suppressed messages file E:/Discipline/Verilog/Homework/Experiment_1/FIFO_100_16bit.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[0\] " "Warning (15610): No output dependent on input pin \"in_data\[0\]\"" {  } { { "FIFO_100_16bit.v" "" { Text "E:/Discipline/Verilog/Homework/Experiment_1/FIFO_100_16bit.v" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[1\] " "Warning (15610): No output dependent on input pin \"in_data\[1\]\"" {  } { { "FIFO_100_16bit.v" "" { Text "E:/Discipline/Verilog/Homework/Experiment_1/FIFO_100_16bit.v" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[2\] " "Warning (15610): No output dependent on input pin \"in_data\[2\]\"" {  } { { "FIFO_100_16bit.v" "" { Text "E:/Discipline/Verilog/Homework/Experiment_1/FIFO_100_16bit.v" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[3\] " "Warning (15610): No output dependent on input pin \"in_data\[3\]\"" {  } { { "FIFO_100_16bit.v" "" { Text "E:/Discipline/Verilog/Homework/Experiment_1/FIFO_100_16bit.v" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[4\] " "Warning (15610): No output dependent on input pin \"in_data\[4\]\"" {  } { { "FIFO_100_16bit.v" "" { Text "E:/Discipline/Verilog/Homework/Experiment_1/FIFO_100_16bit.v" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[5\] " "Warning (15610): No output dependent on input pin \"in_data\[5\]\"" {  } { { "FIFO_100_16bit.v" "" { Text "E:/Discipline/Verilog/Homework/Experiment_1/FIFO_100_16bit.v" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[6\] " "Warning (15610): No output dependent on input pin \"in_data\[6\]\"" {  } { { "FIFO_100_16bit.v" "" { Text "E:/Discipline/Verilog/Homework/Experiment_1/FIFO_100_16bit.v" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[7\] " "Warning (15610): No output dependent on input pin \"in_data\[7\]\"" {  } { { "FIFO_100_16bit.v" "" { Text "E:/Discipline/Verilog/Homework/Experiment_1/FIFO_100_16bit.v" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Info: Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Info: Implemented 81 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 25 11:43:14 2015 " "Info: Processing ended: Fri Sep 25 11:43:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
