<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.3 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7k325t_0" gui_info="dashboard1=hw_vios[xc7k325t_0/hw_vio_1=VIO_PROBES_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7k325t_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/spi_top.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/spi_top.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/spi_top.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="sys_rst_n" gui_info="hw_vios/hw_vio_1=0"/>
  </ObjectList>
  <ObjectList object_type="hw_vio" gui_info="">
    <Object name="hw_vio_1" gui_info="hw_vios/hw_vio_1/TablePreference=5	742	Name	0	2147483647	15	105	105	Value	1	2147483647	15	72	72	Activity	2	2147483647	15	170	170	Direction	3	2147483647	15	144	144	VIO	4	2147483647	15	251	251			1	6	1	Name	Value	Activity	Direction	VIO"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value="OutputDisplay:Active_Low;"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="1"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="sys_rst_n"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
