# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do project_processor_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/datapath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:15 on May 28,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity datapath
# -- Compiling architecture behaviour of datapath
# End time: 23:48:16 on May 28,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/processor_regs.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:16 on May 28,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/processor_regs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity processor_regs
# -- Compiling architecture behavioural of processor_regs
# End time: 23:48:16 on May 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:16 on May 28,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity reg
# -- Compiling architecture behavioural of reg
# End time: 23:48:16 on May 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:16 on May 28,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity alu
# -- Compiling architecture behavioural of alu
# End time: 23:48:16 on May 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/tristate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:16 on May 28,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/tristate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tristate
# -- Compiling architecture behavioural of tristate
# End time: 23:48:16 on May 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/control_circuit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:16 on May 28,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/control_circuit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity control_circuit
# -- Compiling architecture behavioural of control_circuit
# End time: 23:48:16 on May 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/next_state.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:16 on May 28,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/next_state.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity next_state
# -- Compiling architecture behaviour of next_state
# End time: 23:48:16 on May 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/data_source.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:16 on May 28,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/data_source.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity data_source
# -- Compiling architecture behavioural of data_source
# End time: 23:48:16 on May 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/ram.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:16 on May 28,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ram
# -- Compiling architecture behavioural of ram
# End time: 23:48:16 on May 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/program_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:16 on May 28,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity program_counter
# -- Compiling architecture behavioural of program_counter
# End time: 23:48:16 on May 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/testbench_project.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:16 on May 28,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Zac/Documents/dev/repo/processor_v12/project_processor_optimised_FPGA_ready_restored/testbench_project.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testbench_project
# -- Compiling architecture behavior of testbench_project
# End time: 23:48:16 on May 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  testbench_project
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" testbench_project 
# Start time: 23:48:17 on May 28,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench_project(behavior)
# Loading work.datapath(behaviour)
# Loading ieee.numeric_std(body)
# Loading work.control_circuit(behavioural)
# Loading work.next_state(behaviour)
# Loading work.program_counter(behavioural)
# Loading work.processor_regs(behavioural)
# Loading work.reg(behavioural)
# Loading work.tristate(behavioural)
# Loading work.alu(behavioural)
# Loading work.data_source(behavioural)
# Loading work.ram(behavioural)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 15000 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/ALU_instance
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/ALU_instance
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/ALU_instance
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/ALU_instance
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 1  Instance: /testbench_project/a/ram_storage
add wave -position end  sim:/testbench_project/a/regs/reg0/stored_data
add wave -position end  sim:/testbench_project/a/regs/reg1/stored_data
add wave -position end  sim:/testbench_project/a/regs/reg2/stored_data
add wave -position end  sim:/testbench_project/a/regs/reg3/stored_data
restart
run 15000ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/ALU_instance
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/ALU_instance
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/ALU_instance
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/ALU_instance
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_project/a/control_circuit_instance/inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 1  Instance: /testbench_project/a/ram_storage
# End time: 23:49:26 on May 28,2019, Elapsed time: 0:01:09
# Errors: 0, Warnings: 42
