--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml project1.twx project1.ncd -o project1.twr project1.pcf
-ucf project1.ucf

Design file:              project1.ncd
Physical constraint file: project1.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock button0
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
s4          |    1.289(F)|    0.431(F)|button0_BUFGP     |   0.000|
s5          |    1.478(F)|    0.514(F)|button0_BUFGP     |   0.000|
s6          |    1.220(F)|    0.338(F)|button0_BUFGP     |   0.000|
s7          |    1.873(F)|    0.112(F)|button0_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock button1
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
s4          |    2.854(F)|   -0.076(F)|button1_BUFGP     |   0.000|
s5          |    2.500(F)|   -0.143(F)|button1_BUFGP     |   0.000|
s6          |    2.513(F)|   -0.335(F)|button1_BUFGP     |   0.000|
s7          |    3.438(F)|   -0.482(F)|button1_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock button2
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
s4          |    1.943(F)|    0.817(F)|button2_BUFGP     |   0.000|
s5          |    1.658(F)|    0.706(F)|button2_BUFGP     |   0.000|
s6          |    1.602(F)|    0.528(F)|button2_BUFGP     |   0.000|
s7          |    2.527(F)|    0.388(F)|button2_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock button3
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
s4          |    1.146(F)|    1.500(F)|button3_BUFGP     |   0.000|
s5          |    1.060(F)|    1.401(F)|button3_BUFGP     |   0.000|
s6          |    0.858(F)|    1.238(F)|button3_BUFGP     |   0.000|
s7          |    1.730(F)|    1.094(F)|button3_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Clock button0 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SSD<0>      |    9.002(F)|button0_BUFGP     |   0.000|
SSD<1>      |    8.570(F)|button0_BUFGP     |   0.000|
SSD<2>      |    9.557(F)|button0_BUFGP     |   0.000|
SSD<3>      |    8.941(F)|button0_BUFGP     |   0.000|
SSD<4>      |    9.264(F)|button0_BUFGP     |   0.000|
SSD<5>      |    9.609(F)|button0_BUFGP     |   0.000|
SSD<6>      |    9.388(F)|button0_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock button1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SSD<0>      |    8.925(F)|button1_BUFGP     |   0.000|
SSD<1>      |    8.313(F)|button1_BUFGP     |   0.000|
SSD<2>      |    9.373(F)|button1_BUFGP     |   0.000|
SSD<3>      |    8.838(F)|button1_BUFGP     |   0.000|
SSD<4>      |    9.302(F)|button1_BUFGP     |   0.000|
SSD<5>      |    9.273(F)|button1_BUFGP     |   0.000|
SSD<6>      |    9.117(F)|button1_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock button2 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SSD<0>      |    9.591(F)|button2_BUFGP     |   0.000|
SSD<1>      |    8.990(F)|button2_BUFGP     |   0.000|
SSD<2>      |   10.145(F)|button2_BUFGP     |   0.000|
SSD<3>      |    9.496(F)|button2_BUFGP     |   0.000|
SSD<4>      |   10.041(F)|button2_BUFGP     |   0.000|
SSD<5>      |    9.844(F)|button2_BUFGP     |   0.000|
SSD<6>      |    9.929(F)|button2_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock button3 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SSD<0>      |   10.643(F)|button3_BUFGP     |   0.000|
SSD<1>      |   10.105(F)|button3_BUFGP     |   0.000|
SSD<2>      |   11.081(F)|button3_BUFGP     |   0.000|
SSD<3>      |   10.611(F)|button3_BUFGP     |   0.000|
SSD<4>      |   10.725(F)|button3_BUFGP     |   0.000|
SSD<5>      |   10.864(F)|button3_BUFGP     |   0.000|
SSD<6>      |   11.052(F)|button3_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SSD<0>      |    9.131(R)|clk_BUFGP         |   0.000|
SSD<1>      |    8.819(R)|clk_BUFGP         |   0.000|
SSD<2>      |   10.226(R)|clk_BUFGP         |   0.000|
SSD<3>      |    9.750(R)|clk_BUFGP         |   0.000|
SSD<4>      |    9.528(R)|clk_BUFGP         |   0.000|
SSD<5>      |    9.734(R)|clk_BUFGP         |   0.000|
SSD<6>      |    9.980(R)|clk_BUFGP         |   0.000|
op0         |    8.732(R)|clk_BUFGP         |   0.000|
op1         |    8.758(R)|clk_BUFGP         |   0.000|
op2         |    9.444(R)|clk_BUFGP         |   0.000|
op3         |    8.958(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.023|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
s0             |led0           |    4.852|
s1             |led1           |    5.608|
s2             |led2           |    5.241|
s3             |led3           |    6.749|
---------------+---------------+---------+


Analysis completed Thu Jun 16 22:19:40 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 154 MB



