// Seed: 3677276957
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input wor id_2,
    output supply0 id_3
    , id_7,
    input supply0 id_4,
    input wor id_5
);
  wire id_8;
  nand primCall (id_1, id_5, id_8, id_2);
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge "") begin : LABEL_0
    id_13 <= id_3 - id_10;
  end
  module_0 modCall_1 (
      id_16,
      id_12,
      id_18,
      id_18,
      id_2,
      id_5
  );
endmodule
