INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ECE 440/project2/project2.sim/sim_1/synth/func/tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ECE 440/project2/project2.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
