$comment
	File created using the following command:
		vcd file LAB01.msim.vcd -direction
$end
$date
	Fri Oct 20 13:13:26 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module LAB01_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var wire 1 # Cout $end
$var wire 1 $ S [3] $end
$var wire 1 % S [2] $end
$var wire 1 & S [1] $end
$var wire 1 ' S [0] $end
$var wire 1 ( sampler $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / Cout~output_o $end
$var wire 1 0 S[3]~output_o $end
$var wire 1 1 S[2]~output_o $end
$var wire 1 2 S[1]~output_o $end
$var wire 1 3 S[0]~output_o $end
$var wire 1 4 A[2]~input_o $end
$var wire 1 5 B[2]~input_o $end
$var wire 1 6 inst3|inst6~0_combout $end
$var wire 1 7 B[0]~input_o $end
$var wire 1 8 A[0]~input_o $end
$var wire 1 9 A[1]~input_o $end
$var wire 1 : B[1]~input_o $end
$var wire 1 ; inst2|inst6~0_combout $end
$var wire 1 < inst3|inst6~1_combout $end
$var wire 1 = A[3]~input_o $end
$var wire 1 > B[3]~input_o $end
$var wire 1 ? inst4|inst6~0_combout $end
$var wire 1 @ inst4|inst5~combout $end
$var wire 1 A inst3|inst5~0_combout $end
$var wire 1 B inst2|inst5~0_combout $end
$var wire 1 C inst|inst~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 !
b1 "
0#
0'
0&
1%
0$
x(
0)
1*
x+
1,
1-
1.
0/
00
11
02
03
04
05
06
17
18
19
0:
1;
0<
0=
0>
0?
0@
1A
0B
0C
$end
#100000
b1 !
b0 !
b0 "
07
08
09
0(
0;
0A
01
0%
#110000
b1000 !
b1000 "
b1010 "
b1010 !
1:
1>
19
1=
1(
1;
1?
1/
1#
1A
11
1%
#210000
b10 !
b10 "
b0 "
b0 !
0:
0>
09
0=
0(
0;
0?
0/
0#
0A
01
0%
#220000
b100 !
b101 !
b1 "
b1101 !
b1111 !
17
18
19
14
1=
1(
1;
1A
1@
1<
11
10
1%
1$
0A
01
0%
0@
1?
00
1/
0$
1#
#320000
b1011 !
b0 "
b11 !
b1 !
07
09
04
0=
0(
0;
0<
1C
1A
1@
0?
13
11
10
0/
1'
1%
1$
0#
0A
0@
01
00
0%
0$
#330000
b0 !
b1 "
17
08
1(
#1000000
