<module name="TIMER_0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="TIMER_PID12" acronym="TIMER_PID12" offset="0x0" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x4472 020C" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="TIMER_EMUMGT_CLKSPD" acronym="TIMER_EMUMGT_CLKSPD" offset="0x4" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="RW"/>
    <bitfield id="CLKDIV" width="4" begin="19" end="16" resetval="0x-" description="Clock divide-down ratio bits. Defines the ratio of the CPU clock to the timer input clock. The CLKDIV bits are read-only bits." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="RW"/>
    <bitfield id="SOFT" width="1" begin="1" end="1" resetval="0x0" description="Used in conjunction with FREE bit to determine how the timer responds to an emulation suspend event. When the FREE bit is 0, the SOFT bit selects the timer response." range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description="Used in conjunction with SOFT bit to determine how the timer responds to an emulation suspend event. When the FREE bit is 0, the SOFT bit selects the timer response." range="" rwaccess="RW"/>
  </register>
  <register id="TIMER_GPINT_EN" acronym="TIMER_GPINT_EN" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="RW"/>
    <bitfield id="GPIO_ENO34" width="1" begin="25" end="25" resetval="0x0" description="Enable the timer output TOUTH in GPIO mode. GPIO_ENO34=0: timer output functions as a timer output. GPIO_ENO34=1: the timer output is enabled as GPIO." range="" rwaccess="RW"/>
    <bitfield id="GPIO_ENI34" width="1" begin="24" end="24" resetval="0x0" description="Enable the timer input TINPH in GPIO mode. GPIO_ENI34=0: timer input functions as a timer input. GPIO_ENI34=1: the timer input is enabled as GPIO." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="RW"/>
    <bitfield id="GPIO_ENO12" width="1" begin="17" end="17" resetval="0x0" description="Enable the timer output TOUTL in GPIO mode. GPIO_ENO12=0: timer output functions as a timer output. GPIO_ENO12=1: the timer output is enabled as GPIO." range="" rwaccess="RW"/>
    <bitfield id="GPIO_ENI12" width="1" begin="16" end="16" resetval="0x0" description="Enable the timer input TINPL in GPIO mode. GPIO_ENI12=0: timer input functions as a timer input. GPIO_ENI12=1: the timer input is enabled as GPIO." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="RW"/>
    <bitfield id="GPINT34_INVO" width="1" begin="13" end="13" resetval="0x0" description="Invert bit for timer output TOUTH when it is used to source an interrupt or event (GPINT34_ENO=1). GPINT34_INVO=0: Rising of Timer output generate interrupt or event. GPINT34_INVO=1: Falling of Timer output generate interrupt or event. This bit has no effect when GPINT34_ENO=0." range="" rwaccess="RW"/>
    <bitfield id="GPINT34_INVI" width="1" begin="12" end="12" resetval="0x0" description="Invert bit for timer input TINPH when it is used to source an interrupt or event (GPINT34_ENI=1). GPINT34_INVI=0: Rising of Timer input generate interrupt or event. GPINT34_INVI=1: Falling of Timer input generate interrupt or event. This bit has no effect when GPINT34_ENI=0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="RW"/>
    <bitfield id="GPINT34_ENO" width="1" begin="9" end="9" resetval="0x0" description="Enable the timer output TOUTH to source the interrupt or event in GPIO mode. GPINT34_ENO=0: causes the interrupt or event to be sourced normally by the timer. GPINT34_ENO=1: causes the timer output to source an interrupt or event." range="" rwaccess="RW"/>
    <bitfield id="GPINT34_ENI" width="1" begin="8" end="8" resetval="0x0" description="Enable the timer input TINPH to source the interrupt or event in GPIO mode. GPINT34_ENI=0: causes the interrupt or event to be sourced normally by the timer. GPINT34_ENI=1: causes the timer input to source an interrupt or event." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="RW"/>
    <bitfield id="GPINT12_INVO" width="1" begin="5" end="5" resetval="0x0" description="Invert bit for timer output TOUTL when it is used to source an interrupt or event (GPINT12_ENO=1). GPINT12_INVO=0: Timer output interrupt or event is not inverted. GPINT12_INVO=1: Timer output interrupt or event is inverted. This bit has no effect when GPINT12_ENO=0." range="" rwaccess="RW"/>
    <bitfield id="GPINT12_INVI" width="1" begin="4" end="4" resetval="0x0" description="Invert bit for timer input TINPL when it is used to source an interrupt or event (GPINT12_ENI=1). GPINT12_INVI=0: Timer input interrupt or event is not inverted. GPINT12_INVI=1: Timer input interrupt or event is inverted. This bit has no effect when GPINT12_ENI=0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="RW"/>
    <bitfield id="GPINT12_ENO" width="1" begin="1" end="1" resetval="0x0" description="Enable the timer output TOUTL to source the interrupt or event in GPIO mode. GPINT12_ENO=0: causes the interrupt or event to be sourced normally by the timer. GPINT12_ENO=1: causes the timer output to source an interrupt or event." range="" rwaccess="RW"/>
    <bitfield id="GPINT12_ENI" width="1" begin="0" end="0" resetval="0x0" description="Enable the timer input TINPL to source the interrupt or event in GPIO mode. GPINT12_ENI=0: causes the interrupt or event to be sourced normally by the timer. GPINT12_ENI=1: causes the timer input to source an interrupt or event." range="" rwaccess="RW"/>
  </register>
  <register id="TIMER_GPDIR_DAT" acronym="TIMER_GPDIR_DAT" offset="0xC" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="RW"/>
    <bitfield id="GPIO_DIRO34" width="1" begin="25" end="25" resetval="0x0" description="Controls the direction of the timer output TOUTH in GPIO mode. It must be set to 0 to be used as input in GPIO interrupt mode. GPIO_DIRO34=0: timer output functions as a GPIO input. GPIO_DIRO34=1: timer output functions as a GPIO output." range="" rwaccess="RW"/>
    <bitfield id="GPIO_DIRI34" width="1" begin="24" end="24" resetval="0x0" description="Controls the direction of the timer input TINPH in GPIO mode. It must be set to 0 to be used as input in GPIO interrupt mode. GPIO_DIRI34=0: timer input functions as a GPIO input. GPIO_DIRI34=1: timer input functions as a GPIO output." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="RW"/>
    <bitfield id="GPIO_DIRO12" width="1" begin="17" end="17" resetval="0x0" description="Controls the direction of the timer output TOUTL in GPIO mode. It must be set to 0 to be used as input in GPIO interrupt mode. GPIO_DIRO12=0: timer output functions as a GPIO input. GPIO_DIRO12=1: timer output functions as a GPIO output." range="" rwaccess="RW"/>
    <bitfield id="GPIO_DIRI12" width="1" begin="16" end="16" resetval="0x0" description="Controls the direction of the timer input TINPL in GPIO mode. It must be set to 0 to be used as input in GPIO interrupt mode. GPIO_DIRI12=0: timer input functions as a GPIO input. GPIO_DIRI12=1: timer input functions as a GPIO output." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="RW"/>
    <bitfield id="GPIO_DATO34" width="1" begin="9" end="9" resetval="0x0" description="When GPIO_DIRO34=0: timer output TOUTH functions as a GPIO input, the logic value read in this bit is equal to the logic level present at the timer input. Writes to this bit have no effect. The GP input is sampled with the VBUS clock. When GPIO_DIRO34=1: timer output TOUTH functions as a GPIO output, the GP output is driven to the logic level which is written to and stored in this bit. The logic level of the GP output can also be read back at this bit." range="" rwaccess="RW"/>
    <bitfield id="GPIO_DATI34" width="1" begin="8" end="8" resetval="0x0" description="When GPIO_DIRI34=0: timer input TINPH functions as a GPIO input, the logic value read in this bit is equal to the logic level present at the timer input. Writes to this bit have no effect. The GP input is sampled with the VBUS clock. When GPIO_DIRI=1: timer input functions as a GPIO output, the GP output is driven to the logic level which is written to and stored in this bit. The logic level of the GP output can also be read back at this bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="RW"/>
    <bitfield id="GPIO_DATO12" width="1" begin="1" end="1" resetval="0x0" description="When GPIO_DIRO12=0: timer output TOUTL functions as a GPIO input, the logic value read in this bit is equal to the logic level present at the timer input. Writes to this bit have no effect. The GP input is sampled with the VBUS clock. When GPIO_DIRO=1: timer output TOUTL functions as a GPIO output, the GP output is driven to the logic level which is written to and stored in this bit. The logic level of the GP output can also be read back at this bit." range="" rwaccess="RW"/>
    <bitfield id="GPIO_DATI12" width="1" begin="0" end="0" resetval="0x0" description="When GPIO_DIRI12=0: timer input TINPL functions as a GPIO input, the logic value read in this bit is equal to the logic level present at the timer input. Writes to this bit have no effect. The GP input is sampled with the VBUS clock. When GPIO_DIRI12=1: timer input TINPL functions as a GPIO output, the GP output is driven to the logic level which is written to and stored in this bit. The logic level of the GP output can also be read back at this bit." range="" rwaccess="RW"/>
  </register>
  <register id="TIMER_CNTLO" acronym="TIMER_CNTLO" offset="0x10" width="32" description="">
    <bitfield id="CNT" width="32" begin="31" end="0" resetval="0x0" description="Value = 0000 0000h-FFFF FFFFhCounter register. This register is a 32-bit prescale counter or 32-bit timer counter, or one half of a 64-bit timer counter." range="" rwaccess="RW"/>
  </register>
  <register id="TIMER_CNTHI" acronym="TIMER_CNTHI" offset="0x14" width="32" description="">
    <bitfield id="CNT" width="32" begin="31" end="0" resetval="0x0" description="Value = 0000 0000h-FFFF FFFFhCounter register. This register is a 32-bit prescale counter or 32-bit timer counter, or one half of a 64-bit timer counter." range="" rwaccess="RW"/>
  </register>
  <register id="TIMER_PRDLO" acronym="TIMER_PRDLO" offset="0x18" width="32" description="">
    <bitfield id="PRD" width="32" begin="31" end="0" resetval="0x0" description="Value = 0000 0000h-FFFF FFFFhPeriod register. This register contains the full timer period for a 32-bit timer configuration or half the timer period for a 64-bit timer configuration." range="" rwaccess="RW"/>
  </register>
  <register id="TIMER_PRDHI" acronym="TIMER_PRDHI" offset="0x1C" width="32" description="">
    <bitfield id="PRD" width="32" begin="31" end="0" resetval="0x0" description="Value = 0000 0000h-FFFF FFFFhPeriod register. This register contains the full timer period for a 32-bit timer configuration or half the timer period for a 64-bit timer configuration." range="" rwaccess="RW"/>
  </register>
  <register id="TIMER_TCR" acronym="TIMER_TCR" offset="0x20" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved. The reserved bit location is always read as 0." range="" rwaccess="R"/>
    <bitfield id="CAPEVTMODE_HI" width="2" begin="29" end="28" resetval="0x0" description="Capture event mode for TIMHI. Uses these bits to specify the type of event for Capture mode." range="" rwaccess="RW"/>
    <bitfield id="CAPMODE_HI" width="1" begin="27" end="27" resetval="0x0" description="Capture mode enable bit for TIMHI. Determines if external event can reset timer. Capture mode is only available in dual 32-bit unchained mode and when CLKSRC = 0 and ENAMODE = 2h or 3h.Output events (interrupt/DMA/other) are generated when capture mode event occurs." range="" rwaccess="RW"/>
    <bitfield id="READRSTMODE_HI" width="1" begin="26" end="26" resetval="0x0" description="Read reset mode enable bit for TIMHI. Determines the effect of a timer counter read onTIMER_CNTHI. Read reset mode is only available in dual 32-bit unchained. Output events (interrupt/DMA/other) are not generated when read reset occurs." range="" rwaccess="RW"/>
    <bitfield id="TIEN_HI" width="1" begin="25" end="25" resetval="0x0" description="Timer input enable bit determines if the timer clock is gated by the timer input. Applicable only when CLKSRC_HI = 0." range="" rwaccess="RW"/>
    <bitfield id="CLKSRC_HI" width="1" begin="24" end="24" resetval="0x0" description="Clock source bit determines the clock source for the timer." range="" rwaccess="RW"/>
    <bitfield id="ENAMODE_HI" width="2" begin="23" end="22" resetval="0x0" description="A value written to this Enabling mode bits determine the timer mode for TIMHI." range="" rwaccess="RW"/>
    <bitfield id="PWID_HI" width="2" begin="21" end="20" resetval="0x0" description="Pulse width bits for TIMHI. PWID_HI is only used in pulse mode (CP_HI = 0). PWID_HI controls the width of the timer output signal. The polarity of the pulse is controlled by the INVOUTP_HI bit. The timer output signal is recorded in the TSTAT_HI bit and can be made visible on the timer output pin." range="" rwaccess="RW"/>
    <bitfield id="CP_HI" width="1" begin="19" end="19" resetval="0x0" description="Clock/pulse mode bit for TIMHI. In the watchdog timer mode (TIMMODE = 2h), the pulse mode is selected automatically and the CP_HI bit is a don&#8217;t care." range="" rwaccess="RW"/>
    <bitfield id="INVINP_HI" width="1" begin="18" end="18" resetval="0x0" description="Timer input inverter control bit for TIMHI. Only affects operation if CLKSRC_HI = 1." range="" rwaccess="RW"/>
    <bitfield id="INVOUTP_HI" width="1" begin="17" end="17" resetval="0x0" description="Timer output inverter control bit for TIMHI." range="" rwaccess="RW"/>
    <bitfield id="TSTAT_HI" width="1" begin="16" end="16" resetval="0x0" description="Timer status bit for TIMHI. This is a read-only bit that shows the value of the timer output." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="CAPEVTMODE_LO" width="2" begin="13" end="12" resetval="0x0" description="Capture event mode. Uses these bits to specify the type of event for Capture mode." range="" rwaccess="RW"/>
    <bitfield id="CAPMODE_LO" width="1" begin="11" end="11" resetval="0x0" description="Capture mode enable bit. Determines if external event can reset timer. Capture mode is only available in dual 32-bit unchained mode and when CLKSRC = 0 and ENAMODE = 2h or 3h.Output events (interrupt/DMA/other) are generated when capture mode event occurs." range="" rwaccess="RW"/>
    <bitfield id="READRSTMODE_LO" width="1" begin="10" end="10" resetval="0x0" description="Read reset mode enable bit. Determines the effect of a timer counter read onTIMER_CNTLO. Read reset mode is only available in dual 32-bit unchained. Output events (interrupt/DMA/other) are not generated when read reset occurs." range="" rwaccess="RW"/>
    <bitfield id="TIEN_LO" width="1" begin="9" end="9" resetval="0x0" description="Timer input enable bit determines if the timer clock is gated by the timer input. Applicable only when CLKSRC_LO = 0." range="" rwaccess="RW"/>
    <bitfield id="CLKSRC_LO" width="1" begin="8" end="8" resetval="0x0" description="Clock source bit determines the clock source for the timer." range="" rwaccess="RW"/>
    <bitfield id="ENAMODE_LO" width="2" begin="7" end="6" resetval="0x0" description="Enabling mode bits determine the timer mode." range="" rwaccess="RW"/>
    <bitfield id="PWID_LO" width="2" begin="5" end="4" resetval="0x0" description="Pulse width bits. PWID_LO is only used in pulse mode (CP_LO = 0). PWID_LO controls the width of the timer output signal. The polarity of the pulse is controlled by the INVOUTP_LO bit. The timer output signal is recorded in the TSTAT_LO bit and can be made visible on the timer output pin." range="" rwaccess="RW"/>
    <bitfield id="CP_LO" width="1" begin="3" end="3" resetval="0x0" description="Clock/pulse mode bit for timer output. In the watchdog timer mode (TIMMODE = 2h), the pulse mode is selected automatically and the CP_LO bit is a don&#8217;t care." range="" rwaccess="RW"/>
    <bitfield id="INVINP_LO" width="1" begin="2" end="2" resetval="0x0" description="Timer input inverter control bit. Only affects operation if CLKSRC_LO = 1." range="" rwaccess="RW"/>
    <bitfield id="INVOUTP_LO" width="1" begin="1" end="1" resetval="0x0" description="Timer output inverter control bit." range="" rwaccess="RW"/>
    <bitfield id="TSTAT_LO" width="1" begin="0" end="0" resetval="0x0" description="Timer status bit. This is a read-only bit that shows the value of the timer output. TSTAT_LO drives the timer pin (TOUTL) when the pin is used as a timer output pin and may be inverted by setting INVOUTP_LO = 1." range="" rwaccess="RW"/>
  </register>
  <register id="TIMER_TGCR" acronym="TIMER_TGCR" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved. The reserved bit location is always read as 0." range="" rwaccess="RW"/>
    <bitfield id="TDDRHI" width="4" begin="15" end="12" resetval="0x0" description="Timer divide-down ratio bits. This field is the prescale counter for TIMHI in the dual 32-bit timers unchained mode (TIMMODE = 1h). When the timer is enabled, TDDRHI increments every timer clock cycle. The timer counter (TIMER_CNTHI) increments on the cycle after the TDDRHI matches the value of PSCHI. TDDRHI resets to 0 and continues. If enabled one time, when TIMER_CNTHI matches the TIMER_PRDHI, the timer stops; if the timer is enabled continuously, TIMER_CNTHI resets to 0 on the cycle after matching the TIMER_PRDHI and the timer continues counting. The default value is 0000h." range="" rwaccess="RW"/>
    <bitfield id="PSCHI" width="4" begin="11" end="8" resetval="0x0" description="Prescale period bits. This field specifies the prescale period for TIMHI in the dual 32-bit timers unchained mode (TIMMODE = 1h). The default value is 0000h." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="RW"/>
    <bitfield id="PLUSEN" width="1" begin="4" end="4" resetval="0x0" description="Enable Timer Plus features." range="" rwaccess="RW"/>
    <bitfield id="TIMMODE" width="2" begin="3" end="2" resetval="0x0" description="Timer mode bits determine the timer operating mode." range="" rwaccess="RW"/>
    <bitfield id="TIMHIRS" width="1" begin="1" end="1" resetval="0x0" description="TIMHI reset bit. Note that in order for the timer to function properly in 64-bit general-purpose timer mode both the TIMHIRS and TIMLORS bits must be set to 1. If the timer is in the watchdog timer active state, changing this bit does not affect the timer." range="" rwaccess="RW"/>
    <bitfield id="TIMLORS" width="1" begin="0" end="0" resetval="0x0" description="TIMLO reset bit. Note that in order for the timer to function properly in 64-bit general-purpose timer mode both the TIMHIRS and TIMLORS bits must be set to 1. If the timer is in the watchdog timer active state, changing this bit does not affect the timer." range="" rwaccess="RW"/>
  </register>
  <register id="TIMER_WDTCR" acronym="TIMER_WDTCR" offset="0x28" width="32" description="">
    <bitfield id="WDKEY" width="16" begin="31" end="16" resetval="0x0" description="Value = 0000h-FFFFhWatchdog timer service key bits. Before a watchdog timeout event occurs, only a write sequence of a A5C6h followed by a DA7Eh services the watchdog timer. Any other write triggers a watchdog timeout event immediately. The default value of WDKEY is 0000h. WDKEY is not applicable in the general-purpose timer mode." range="" rwaccess="RW"/>
    <bitfield id="WDFLAG" width="1" begin="15" end="15" resetval="0x0" description="Watchdog timer flag bit. WDFLAG is cleared when the watchdog timer is moved to the active state, when a hardware reset occurs, and when 1 is written to WDFLAG." range="" rwaccess="RW"/>
    <bitfield id="WDEN" width="1" begin="14" end="14" resetval="0x0" description="Watchdog timer enable bit. WDEN must be set to move the watchdog timer to the pre-active state (see)." range="" rwaccess="RW"/>
    <bitfield id="WDIKEY" width="2" begin="13" end="12" resetval="0x0" description="Value = 0h-3hWatchdog idle enable key bits. A write sequence of 1h followed by 2h is required before the watchdog timer can enter the idle mode. Writing 0h to WDIKEY prevents the watchdog timer from entering the idle mode. WDIKEY is not applicable in the general-purpose timer mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="TIMER_RELLO" acronym="TIMER_RELLO" offset="0x34" width="32" description="">
    <bitfield id="REL" width="32" begin="31" end="0" resetval="0x0" description="Value = 0000 0000h-FFFF FFFFhReload register. This register contains the full timer reload for a 32-bit timer configuration or half the timer reload for a 64-bit timer configuration." range="" rwaccess="RW"/>
  </register>
  <register id="TIMER_RELHI" acronym="TIMER_RELHI" offset="0x38" width="32" description="">
    <bitfield id="REL" width="32" begin="31" end="0" resetval="0x0" description="Value = 0000 0000h-FFFF FFFFhReload register. This register contains the full timer reload for a 32-bit timer configuration or half the timer reload for a 64-bit timer configuration." range="" rwaccess="RW"/>
  </register>
  <register id="TIMER_CAPLO" acronym="TIMER_CAPLO" offset="0x3C" width="32" description="">
    <bitfield id="CAP" width="32" begin="31" end="0" resetval="0x0" description="Value = 0000 0000h-FFFF FFFFhCapture register. Captured timer counter bits." range="" rwaccess="RW"/>
  </register>
  <register id="TIMER_CAPHI" acronym="TIMER_CAPHI" offset="0x40" width="32" description="">
    <bitfield id="CAP" width="32" begin="31" end="0" resetval="0x0" description="Value = 0000 0000h-FFFF FFFFhCapture register. Captured timer counter bits." range="" rwaccess="RW"/>
  </register>
  <register id="TIMER_INTCTL_STAT" acronym="TIMER_INTCTL_STAT" offset="0x44" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved. The reserved bit location is always read as 0." range="" rwaccess="RW"/>
    <bitfield id="EVTINTSTAT_HI" width="1" begin="19" end="19" resetval="0x0" description="Interrupt status which reflects the condition that an external event caused a timeout when timer is in capture mode. Write a 1 to clear this bit." range="" rwaccess="RW"/>
    <bitfield id="EVTINTEN_HI" width="1" begin="18" end="18" resetval="0x0" description="Enables the interrupt generation when timer is in capture mode." range="" rwaccess="RW"/>
    <bitfield id="PRDINTSTAT_HI" width="1" begin="17" end="17" resetval="0x0" description="Interrupt status which reflects the condition that timer counter matched the period register when timer is enabled. Write a 1 to clear this bit." range="" rwaccess="RW"/>
    <bitfield id="PRDINTEN_HI" width="1" begin="16" end="16" resetval="0x0" description="Enable interrupt generation when timer is enabled in 64-bit/32-bit chained/unchained/watchdog modes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reserved. The reserved bit location is always read as 0." range="" rwaccess="RW"/>
    <bitfield id="EVTINTSTAT_LO" width="1" begin="3" end="3" resetval="0x0" description="Interrupt status which reflects the condition that an external event caused a timeout when timer is in capture mode. Write a 1 to clear this bit." range="" rwaccess="RW"/>
    <bitfield id="EVTINTEN_LO" width="1" begin="2" end="2" resetval="0x0" description="Enables the interrupt generation when timer is in capture mode." range="" rwaccess="RW"/>
    <bitfield id="PRDINTSTAT_LO" width="1" begin="1" end="1" resetval="0x0" description="Interrupt status which reflects the condition that timer counter matched the period register when timer is enabled. Write a 1 to clear this bit." range="" rwaccess="RW"/>
    <bitfield id="PRDINTEN_LO" width="1" begin="0" end="0" resetval="0x0" description="Enable interrupt generation when timer is enabled in 64-bit/32-bit chained/unchained/watchdog modes." range="" rwaccess="RW"/>
  </register>
</module>
