{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676186624757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676186624758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 11 23:23:44 2023 " "Processing started: Sat Feb 11 23:23:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676186624758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1676186624758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serial_adder -c serial_adder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off serial_adder -c serial_adder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1676186624759 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1676186627174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1676186627174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/carib/CST 231/HW2_serial_adder/full_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186654898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676186654898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_data.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_data " "Found entity 1: shift_data" {  } { { "shift_data.v" "" { Text "C:/Users/carib/CST 231/HW2_serial_adder/shift_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186654900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676186654900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_out.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_out " "Found entity 1: shift_out" {  } { { "shift_out.v" "" { Text "C:/Users/carib/CST 231/HW2_serial_adder/shift_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186654904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676186654904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_FF " "Found entity 1: carry_FF" {  } { { "carry_FF.v" "" { Text "C:/Users/carib/CST 231/HW2_serial_adder/carry_FF.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186654907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676186654907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_controller " "Found entity 1: adder_controller" {  } { { "adder_controller.v" "" { Text "C:/Users/carib/CST 231/HW2_serial_adder/adder_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186654911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676186654911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_adder " "Found entity 1: serial_adder" {  } { { "serial_adder.v" "" { Text "C:/Users/carib/CST 231/HW2_serial_adder/serial_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186654915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676186654915 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sumBit serial_adder.v(16) " "Verilog HDL Implicit Net warning at serial_adder.v(16): created implicit net for \"sumBit\"" {  } { { "serial_adder.v" "" { Text "C:/Users/carib/CST 231/HW2_serial_adder/serial_adder.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1676186654915 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "serial_adder " "Elaborating entity \"serial_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1676186654993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_controller adder_controller:U1 " "Elaborating entity \"adder_controller\" for hierarchy \"adder_controller:U1\"" {  } { { "serial_adder.v" "U1" { Text "C:/Users/carib/CST 231/HW2_serial_adder/serial_adder.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186654996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adder_controller.v(57) " "Verilog HDL assignment warning at adder_controller.v(57): truncated value with size 32 to match size of target (3)" {  } { { "adder_controller.v" "" { Text "C:/Users/carib/CST 231/HW2_serial_adder/adder_controller.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1676186654998 "|serial_adder|adder_controller:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 adder_controller.v(62) " "Verilog HDL assignment warning at adder_controller.v(62): truncated value with size 4 to match size of target (3)" {  } { { "adder_controller.v" "" { Text "C:/Users/carib/CST 231/HW2_serial_adder/adder_controller.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1676186654998 "|serial_adder|adder_controller:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_data shift_data:U2 " "Elaborating entity \"shift_data\" for hierarchy \"shift_data:U2\"" {  } { { "serial_adder.v" "U2" { Text "C:/Users/carib/CST 231/HW2_serial_adder/serial_adder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186655018 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "shift shift_data.v(13) " "Verilog HDL warning at shift_data.v(13): initial value for variable shift should be constant" {  } { { "shift_data.v" "" { Text "C:/Users/carib/CST 231/HW2_serial_adder/shift_data.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1676186655019 "|serial_adder|shift_data:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:U4 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:U4\"" {  } { { "serial_adder.v" "U4" { Text "C:/Users/carib/CST 231/HW2_serial_adder/serial_adder.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186655021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_FF carry_FF:U5 " "Elaborating entity \"carry_FF\" for hierarchy \"carry_FF:U5\"" {  } { { "serial_adder.v" "U5" { Text "C:/Users/carib/CST 231/HW2_serial_adder/serial_adder.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186655024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_out shift_out:U6 " "Elaborating entity \"shift_out\" for hierarchy \"shift_out:U6\"" {  } { { "serial_adder.v" "U6" { Text "C:/Users/carib/CST 231/HW2_serial_adder/serial_adder.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186655026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676186655173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 11 23:24:15 2023 " "Processing ended: Sat Feb 11 23:24:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676186655173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676186655173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676186655173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1676186655173 ""}
