<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2021.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="56" Path="/home/epics/adi_2022_R2_master/hdl-master/projects/ad9081_fmca_ebz/vck190/ad9081_fmca_ebz_vck190.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="c2c1d1f6721a45b496058cb4c123c288"/>
    <Option Name="Part" Val="xcvc1902-vsva2197-2MP-e-S"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="SimulatorInstallDirModelSim" Val=""/>
    <Option Name="SimulatorInstallDirQuesta" Val=""/>
    <Option Name="SimulatorInstallDirXcelium" Val=""/>
    <Option Name="SimulatorInstallDirVCS" Val=""/>
    <Option Name="SimulatorInstallDirRiviera" Val=""/>
    <Option Name="SimulatorInstallDirActiveHdl" Val=""/>
    <Option Name="SimulatorGccInstallDirModelSim" Val=""/>
    <Option Name="SimulatorGccInstallDirQuesta" Val=""/>
    <Option Name="SimulatorGccInstallDirXcelium" Val=""/>
    <Option Name="SimulatorGccInstallDirVCS" Val=""/>
    <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
    <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
    <Option Name="SimulatorVersionXsim" Val="2021.2"/>
    <Option Name="SimulatorVersionModelSim" Val="2020.4"/>
    <Option Name="SimulatorVersionQuesta" Val="2020.4"/>
    <Option Name="SimulatorVersionXcelium" Val="20.09.006"/>
    <Option Name="SimulatorVersionVCS" Val="R-2020.12"/>
    <Option Name="SimulatorVersionRiviera" Val="2020.10"/>
    <Option Name="SimulatorVersionActiveHdl" Val="12.0"/>
    <Option Name="SimulatorGccVersionXsim" Val="6.2.0"/>
    <Option Name="SimulatorGccVersionModelSim" Val="5.3.0"/>
    <Option Name="SimulatorGccVersionQuesta" Val="5.3.0"/>
    <Option Name="SimulatorGccVersionXcelium" Val="6.3"/>
    <Option Name="SimulatorGccVersionVCS" Val="6.2.0"/>
    <Option Name="SimulatorGccVersionRiviera" Val="6.2.0"/>
    <Option Name="SimulatorGccVersionActiveHdl" Val="6.2.0"/>
    <Option Name="BoardPart" Val="xilinx.com:vck190:part0:2.2"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../library"/>
    <Option Name="IPOutputRepo" Val="/home/epics/adi_2022_R2_master/hdl-master/ipcache"/>
    <Option Name="IPDefaultOutputPath" Val="$PGENDIR/sources_1"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="vck190"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
    <Option Name="DcpsUptoDate" Val="TRUE"/>
    <Option Name="ClassicSocBoot" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/system/system.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_util_mxfe_upack_0/system_util_mxfe_upack_0.xci">
          <Proxy FileSetName="system_util_mxfe_upack_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_i_data_offload_1/system_i_data_offload_1.xci">
          <Proxy FileSetName="system_i_data_offload_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_storage_unit_1/system_storage_unit_1.xci">
          <Proxy FileSetName="system_storage_unit_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_axi_mxfe_tx_dma_0/system_axi_mxfe_tx_dma_0.xci">
          <Proxy FileSetName="system_axi_mxfe_tx_dma_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_manual_sync_or_0/system_manual_sync_or_0.xci">
          <Proxy FileSetName="system_manual_sync_or_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_cpack_rst_logic_0/system_cpack_rst_logic_0.xci">
          <Proxy FileSetName="system_cpack_rst_logic_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_rx_do_rstout_logic_0/system_rx_do_rstout_logic_0.xci">
          <Proxy FileSetName="system_rx_do_rstout_logic_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_upack_rst_logic_0/system_upack_rst_logic_0.xci">
          <Proxy FileSetName="system_upack_rst_logic_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_i_data_offload_0/system_i_data_offload_0.xci">
          <Proxy FileSetName="system_i_data_offload_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_storage_unit_0/system_storage_unit_0.xci">
          <Proxy FileSetName="system_storage_unit_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_axi_mxfe_rx_dma_0/system_axi_mxfe_rx_dma_0.xci">
          <Proxy FileSetName="system_axi_mxfe_rx_dma_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_tx_device_clk_rstgen_0/system_tx_device_clk_rstgen_0.xci">
          <Proxy FileSetName="system_tx_device_clk_rstgen_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_tx_axi_0/system_tx_axi_0.xci">
          <Proxy FileSetName="system_tx_axi_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_tx_0/system_tx_0.xci">
          <Proxy FileSetName="system_tx_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_dac_tpl_core_0/system_dac_tpl_core_0.xci">
          <Proxy FileSetName="system_dac_tpl_core_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_util_reduced_logic_cplllock_0/system_util_reduced_logic_cplllock_0.xci">
          <Proxy FileSetName="system_util_reduced_logic_cplllock_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_rx_device_clk_rstgen_0/system_rx_device_clk_rstgen_0.xci">
          <Proxy FileSetName="system_rx_device_clk_rstgen_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_rx_axi_0/system_rx_axi_0.xci">
          <Proxy FileSetName="system_rx_axi_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_rx_0/system_rx_0.xci">
          <Proxy FileSetName="system_rx_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_adc_tpl_core_0/system_adc_tpl_core_0.xci">
          <Proxy FileSetName="system_adc_tpl_core_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_axi_sysid_0_0/system_axi_sysid_0_0.xci">
          <Proxy FileSetName="system_axi_sysid_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_rom_sys_0_0/system_rom_sys_0_0.xci">
          <Proxy FileSetName="system_rom_sys_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_gt_bridge_ip_0_0/system_gt_bridge_ip_0_0.xci">
          <Proxy FileSetName="system_gt_bridge_ip_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_gt_quad_base_0_0/system_gt_quad_base_0_0.xci">
          <Proxy FileSetName="system_gt_quad_base_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_bufg_gt_rx_0_0/system_bufg_gt_rx_0_0.xci">
          <Proxy FileSetName="system_bufg_gt_rx_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_bufg_gt_tx_0_0/system_bufg_gt_tx_0_0.xci">
          <Proxy FileSetName="system_bufg_gt_tx_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_rx_adapt_0_0/system_rx_adapt_0_0.xci">
          <Proxy FileSetName="system_rx_adapt_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_rx_adapt_1_0/system_rx_adapt_1_0.xci">
          <Proxy FileSetName="system_rx_adapt_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_tx_adapt_0_0/system_tx_adapt_0_0.xci">
          <Proxy FileSetName="system_tx_adapt_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_tx_adapt_1_0/system_tx_adapt_1_0.xci">
          <Proxy FileSetName="system_tx_adapt_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_util_reduced_logic_0_0/system_util_reduced_logic_0_0.xci">
          <Proxy FileSetName="system_util_reduced_logic_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_util_reduced_logic_iloresetdone_0/system_util_reduced_logic_iloresetdone_0.xci">
          <Proxy FileSetName="system_util_reduced_logic_iloresetdone_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_util_mxfe_cpack_0/system_util_mxfe_cpack_0.xci">
          <Proxy FileSetName="system_util_mxfe_cpack_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_axi_cpu_interconnect_0/system_axi_cpu_interconnect_0.xci">
          <Proxy FileSetName="system_axi_cpu_interconnect_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_axi_gpio_0/system_axi_gpio_0.xci">
          <Proxy FileSetName="system_axi_gpio_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_sys_350m_rstgen_0/system_sys_350m_rstgen_0.xci">
          <Proxy FileSetName="system_sys_350m_rstgen_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_sys_rstgen_0/system_sys_rstgen_0.xci">
          <Proxy FileSetName="system_sys_rstgen_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_axi_noc_0_0/system_axi_noc_0_0.xci">
          <Proxy FileSetName="system_axi_noc_0_0"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PGENDIR/sources_1/common/nsln/nocattrs.dat">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/hdl/system_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PGENDIR/sources_1/bd/system/hdl/system_wrapper.v"/>
          <Attr Name="ImportTime" Val="1711532967"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/system_top.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../library/common/ad_3w_spi.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../library/common/ad_iobuf.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="system_top"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/system_constr.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/timing_constr.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../common/vck190/vck190_system_constr.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1" RelGenDir="$PGENDIR/sim_1">
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SelectedSimModel" Val="rtl"/>
        <Option Name="PamDesignTestbench" Val=""/>
        <Option Name="PamDutBypassFile" Val="xil_dut_bypass"/>
        <Option Name="PamSignalDriverFile" Val="xil_bypass_driver"/>
        <Option Name="PamPseudoTop" Val="pseudo_tb"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
      <Filter Type="Utils"/>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="system_axi_noc_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_axi_noc_0_0" RelGenDir="$PGENDIR/system_axi_noc_0_0">
      <Config>
        <Option Name="TopModule" Val="system_axi_noc_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_sys_rstgen_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_sys_rstgen_0" RelGenDir="$PGENDIR/system_sys_rstgen_0">
      <Config>
        <Option Name="TopModule" Val="system_sys_rstgen_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_sys_350m_rstgen_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_sys_350m_rstgen_0" RelGenDir="$PGENDIR/system_sys_350m_rstgen_0">
      <Config>
        <Option Name="TopModule" Val="system_sys_350m_rstgen_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_axi_gpio_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_axi_gpio_0" RelGenDir="$PGENDIR/system_axi_gpio_0">
      <Config>
        <Option Name="TopModule" Val="system_axi_gpio_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_axi_cpu_interconnect_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_axi_cpu_interconnect_0" RelGenDir="$PGENDIR/system_axi_cpu_interconnect_0">
      <Config>
        <Option Name="TopModule" Val="system_axi_cpu_interconnect_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_axi_sysid_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_axi_sysid_0_0" RelGenDir="$PGENDIR/system_axi_sysid_0_0">
      <Config>
        <Option Name="TopModule" Val="system_axi_sysid_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_rom_sys_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_rom_sys_0_0" RelGenDir="$PGENDIR/system_rom_sys_0_0">
      <Config>
        <Option Name="TopModule" Val="system_rom_sys_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_gt_bridge_ip_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_gt_bridge_ip_0_0" RelGenDir="$PGENDIR/system_gt_bridge_ip_0_0">
      <Config>
        <Option Name="TopModule" Val="system_gt_bridge_ip_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_gt_quad_base_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_gt_quad_base_0_0" RelGenDir="$PGENDIR/system_gt_quad_base_0_0">
      <Config>
        <Option Name="TopModule" Val="system_gt_quad_base_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_bufg_gt_rx_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_bufg_gt_rx_0_0" RelGenDir="$PGENDIR/system_bufg_gt_rx_0_0">
      <Config>
        <Option Name="TopModule" Val="system_bufg_gt_rx_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_bufg_gt_tx_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_bufg_gt_tx_0_0" RelGenDir="$PGENDIR/system_bufg_gt_tx_0_0">
      <Config>
        <Option Name="TopModule" Val="system_bufg_gt_tx_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_rx_adapt_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_rx_adapt_0_0" RelGenDir="$PGENDIR/system_rx_adapt_0_0">
      <Config>
        <Option Name="TopModule" Val="system_rx_adapt_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_rx_adapt_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_rx_adapt_1_0" RelGenDir="$PGENDIR/system_rx_adapt_1_0">
      <Config>
        <Option Name="TopModule" Val="system_rx_adapt_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_tx_adapt_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_tx_adapt_0_0" RelGenDir="$PGENDIR/system_tx_adapt_0_0">
      <Config>
        <Option Name="TopModule" Val="system_tx_adapt_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_tx_adapt_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_tx_adapt_1_0" RelGenDir="$PGENDIR/system_tx_adapt_1_0">
      <Config>
        <Option Name="TopModule" Val="system_tx_adapt_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_util_reduced_logic_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_util_reduced_logic_0_0" RelGenDir="$PGENDIR/system_util_reduced_logic_0_0">
      <Config>
        <Option Name="TopModule" Val="system_util_reduced_logic_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_util_reduced_logic_iloresetdone_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_util_reduced_logic_iloresetdone_0" RelGenDir="$PGENDIR/system_util_reduced_logic_iloresetdone_0">
      <Config>
        <Option Name="TopModule" Val="system_util_reduced_logic_iloresetdone_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_util_reduced_logic_cplllock_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_util_reduced_logic_cplllock_0" RelGenDir="$PGENDIR/system_util_reduced_logic_cplllock_0">
      <Config>
        <Option Name="TopModule" Val="system_util_reduced_logic_cplllock_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_rx_device_clk_rstgen_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_rx_device_clk_rstgen_0" RelGenDir="$PGENDIR/system_rx_device_clk_rstgen_0">
      <Config>
        <Option Name="TopModule" Val="system_rx_device_clk_rstgen_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_rx_axi_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_rx_axi_0" RelGenDir="$PGENDIR/system_rx_axi_0">
      <Config>
        <Option Name="TopModule" Val="system_rx_axi_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_rx_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_rx_0" RelGenDir="$PGENDIR/system_rx_0">
      <Config>
        <Option Name="TopModule" Val="system_rx_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_adc_tpl_core_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_adc_tpl_core_0" RelGenDir="$PGENDIR/system_adc_tpl_core_0">
      <Config>
        <Option Name="TopModule" Val="system_adc_tpl_core_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_util_mxfe_cpack_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_util_mxfe_cpack_0" RelGenDir="$PGENDIR/system_util_mxfe_cpack_0">
      <Config>
        <Option Name="TopModule" Val="system_util_mxfe_cpack_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_i_data_offload_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_i_data_offload_0" RelGenDir="$PGENDIR/system_i_data_offload_0">
      <Config>
        <Option Name="TopModule" Val="system_i_data_offload_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_storage_unit_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_storage_unit_0" RelGenDir="$PGENDIR/system_storage_unit_0">
      <Config>
        <Option Name="TopModule" Val="system_storage_unit_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_axi_mxfe_rx_dma_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_axi_mxfe_rx_dma_0" RelGenDir="$PGENDIR/system_axi_mxfe_rx_dma_0">
      <Config>
        <Option Name="TopModule" Val="system_axi_mxfe_rx_dma_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_tx_device_clk_rstgen_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_tx_device_clk_rstgen_0" RelGenDir="$PGENDIR/system_tx_device_clk_rstgen_0">
      <Config>
        <Option Name="TopModule" Val="system_tx_device_clk_rstgen_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_tx_axi_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_tx_axi_0" RelGenDir="$PGENDIR/system_tx_axi_0">
      <Config>
        <Option Name="TopModule" Val="system_tx_axi_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_tx_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_tx_0" RelGenDir="$PGENDIR/system_tx_0">
      <Config>
        <Option Name="TopModule" Val="system_tx_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_dac_tpl_core_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_dac_tpl_core_0" RelGenDir="$PGENDIR/system_dac_tpl_core_0">
      <Config>
        <Option Name="TopModule" Val="system_dac_tpl_core_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_util_mxfe_upack_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_util_mxfe_upack_0" RelGenDir="$PGENDIR/system_util_mxfe_upack_0">
      <Config>
        <Option Name="TopModule" Val="system_util_mxfe_upack_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_i_data_offload_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_i_data_offload_1" RelGenDir="$PGENDIR/system_i_data_offload_1">
      <Config>
        <Option Name="TopModule" Val="system_i_data_offload_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_storage_unit_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_storage_unit_1" RelGenDir="$PGENDIR/system_storage_unit_1">
      <Config>
        <Option Name="TopModule" Val="system_storage_unit_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_axi_mxfe_tx_dma_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_axi_mxfe_tx_dma_0" RelGenDir="$PGENDIR/system_axi_mxfe_tx_dma_0">
      <Config>
        <Option Name="TopModule" Val="system_axi_mxfe_tx_dma_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_manual_sync_or_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_manual_sync_or_0" RelGenDir="$PGENDIR/system_manual_sync_or_0">
      <Config>
        <Option Name="TopModule" Val="system_manual_sync_or_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_cpack_rst_logic_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_cpack_rst_logic_0" RelGenDir="$PGENDIR/system_cpack_rst_logic_0">
      <Config>
        <Option Name="TopModule" Val="system_cpack_rst_logic_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_rx_do_rstout_logic_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_rx_do_rstout_logic_0" RelGenDir="$PGENDIR/system_rx_do_rstout_logic_0">
      <Config>
        <Option Name="TopModule" Val="system_rx_do_rstout_logic_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
    <FileSet Name="system_upack_rst_logic_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_upack_rst_logic_0" RelGenDir="$PGENDIR/system_upack_rst_logic_0">
      <Config>
        <Option Name="TopModule" Val="system_upack_rst_logic_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Generic Name="JESD_MODE" Val="64B66B"/>
        <Generic Name="RX_LANE_RATE" Val="6.7584"/>
        <Generic Name="TX_LANE_RATE" Val="6.7584"/>
        <Generic Name="REF_CLK_RATE" Val="102.4"/>
        <Generic Name="RX_JESD_M" Val="8"/>
        <Generic Name="RX_JESD_L" Val="1"/>
        <Generic Name="RX_JESD_S" Val="1"/>
        <Generic Name="RX_JESD_NP" Val="16"/>
        <Generic Name="RX_NUM_LINKS" Val="1"/>
        <Generic Name="TX_JESD_M" Val="8"/>
        <Generic Name="TX_JESD_L" Val="2"/>
        <Generic Name="TX_JESD_S" Val="1"/>
        <Generic Name="TX_JESD_NP" Val="16"/>
        <Generic Name="TX_NUM_LINKS" Val="1"/>
        <Generic Name="RX_KS_PER_CHANNEL" Val="32"/>
        <Generic Name="TX_KS_PER_CHANNEL" Val="32"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="15">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_axi_noc_0_0_synth_1" Type="Ft3:Synth" SrcSet="system_axi_noc_0_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_axi_noc_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_axi_noc_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_sys_rstgen_0_synth_1" Type="Ft3:Synth" SrcSet="system_sys_rstgen_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_sys_rstgen_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_sys_rstgen_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_sys_350m_rstgen_0_synth_1" Type="Ft3:Synth" SrcSet="system_sys_350m_rstgen_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_sys_350m_rstgen_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_sys_350m_rstgen_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_axi_gpio_0_synth_1" Type="Ft3:Synth" SrcSet="system_axi_gpio_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_axi_gpio_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_axi_gpio_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_axi_cpu_interconnect_0_synth_1" Type="Ft3:Synth" SrcSet="system_axi_cpu_interconnect_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_axi_cpu_interconnect_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_axi_cpu_interconnect_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_axi_sysid_0_0_synth_1" Type="Ft3:Synth" SrcSet="system_axi_sysid_0_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_axi_sysid_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_axi_sysid_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_rom_sys_0_0_synth_1" Type="Ft3:Synth" SrcSet="system_rom_sys_0_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_rom_sys_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_rom_sys_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_gt_bridge_ip_0_0_synth_1" Type="Ft3:Synth" SrcSet="system_gt_bridge_ip_0_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_gt_bridge_ip_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_gt_bridge_ip_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_gt_quad_base_0_0_synth_1" Type="Ft3:Synth" SrcSet="system_gt_quad_base_0_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_gt_quad_base_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_gt_quad_base_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_bufg_gt_rx_0_0_synth_1" Type="Ft3:Synth" SrcSet="system_bufg_gt_rx_0_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_bufg_gt_rx_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_bufg_gt_rx_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_bufg_gt_tx_0_0_synth_1" Type="Ft3:Synth" SrcSet="system_bufg_gt_tx_0_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_bufg_gt_tx_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_bufg_gt_tx_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_rx_adapt_0_0_synth_1" Type="Ft3:Synth" SrcSet="system_rx_adapt_0_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_rx_adapt_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_rx_adapt_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_rx_adapt_1_0_synth_1" Type="Ft3:Synth" SrcSet="system_rx_adapt_1_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_rx_adapt_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_rx_adapt_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_tx_adapt_0_0_synth_1" Type="Ft3:Synth" SrcSet="system_tx_adapt_0_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_tx_adapt_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_tx_adapt_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_tx_adapt_1_0_synth_1" Type="Ft3:Synth" SrcSet="system_tx_adapt_1_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_tx_adapt_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_tx_adapt_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_util_reduced_logic_0_0_synth_1" Type="Ft3:Synth" SrcSet="system_util_reduced_logic_0_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_util_reduced_logic_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_util_reduced_logic_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_util_reduced_logic_iloresetdone_0_synth_1" Type="Ft3:Synth" SrcSet="system_util_reduced_logic_iloresetdone_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_util_reduced_logic_iloresetdone_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_util_reduced_logic_iloresetdone_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_util_reduced_logic_cplllock_0_synth_1" Type="Ft3:Synth" SrcSet="system_util_reduced_logic_cplllock_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_util_reduced_logic_cplllock_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_util_reduced_logic_cplllock_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_rx_device_clk_rstgen_0_synth_1" Type="Ft3:Synth" SrcSet="system_rx_device_clk_rstgen_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_rx_device_clk_rstgen_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_rx_device_clk_rstgen_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_rx_axi_0_synth_1" Type="Ft3:Synth" SrcSet="system_rx_axi_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_rx_axi_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_rx_axi_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_rx_0_synth_1" Type="Ft3:Synth" SrcSet="system_rx_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_rx_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_rx_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_adc_tpl_core_0_synth_1" Type="Ft3:Synth" SrcSet="system_adc_tpl_core_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_adc_tpl_core_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_adc_tpl_core_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_util_mxfe_cpack_0_synth_1" Type="Ft3:Synth" SrcSet="system_util_mxfe_cpack_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_util_mxfe_cpack_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_util_mxfe_cpack_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_i_data_offload_0_synth_1" Type="Ft3:Synth" SrcSet="system_i_data_offload_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_i_data_offload_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_i_data_offload_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_storage_unit_0_synth_1" Type="Ft3:Synth" SrcSet="system_storage_unit_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_storage_unit_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_storage_unit_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_axi_mxfe_rx_dma_0_synth_1" Type="Ft3:Synth" SrcSet="system_axi_mxfe_rx_dma_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_axi_mxfe_rx_dma_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_axi_mxfe_rx_dma_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_tx_device_clk_rstgen_0_synth_1" Type="Ft3:Synth" SrcSet="system_tx_device_clk_rstgen_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_tx_device_clk_rstgen_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_tx_device_clk_rstgen_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_tx_axi_0_synth_1" Type="Ft3:Synth" SrcSet="system_tx_axi_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_tx_axi_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_tx_axi_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_tx_0_synth_1" Type="Ft3:Synth" SrcSet="system_tx_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_tx_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_tx_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_dac_tpl_core_0_synth_1" Type="Ft3:Synth" SrcSet="system_dac_tpl_core_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_dac_tpl_core_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_dac_tpl_core_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_util_mxfe_upack_0_synth_1" Type="Ft3:Synth" SrcSet="system_util_mxfe_upack_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_util_mxfe_upack_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_util_mxfe_upack_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_i_data_offload_1_synth_1" Type="Ft3:Synth" SrcSet="system_i_data_offload_1" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_i_data_offload_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_i_data_offload_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_storage_unit_1_synth_1" Type="Ft3:Synth" SrcSet="system_storage_unit_1" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_storage_unit_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_storage_unit_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_axi_mxfe_tx_dma_0_synth_1" Type="Ft3:Synth" SrcSet="system_axi_mxfe_tx_dma_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_axi_mxfe_tx_dma_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_axi_mxfe_tx_dma_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_manual_sync_or_0_synth_1" Type="Ft3:Synth" SrcSet="system_manual_sync_or_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_manual_sync_or_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_manual_sync_or_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_cpack_rst_logic_0_synth_1" Type="Ft3:Synth" SrcSet="system_cpack_rst_logic_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_cpack_rst_logic_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_cpack_rst_logic_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_rx_do_rstout_logic_0_synth_1" Type="Ft3:Synth" SrcSet="system_rx_do_rstout_logic_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_rx_do_rstout_logic_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_rx_do_rstout_logic_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_upack_rst_logic_0_synth_1" Type="Ft3:Synth" SrcSet="system_upack_rst_logic_0" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_upack_rst_logic_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_upack_rst_logic_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="constrs_1" Description="Uses multiple algorithms for optimization, placement, and routing to get potentially better results." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Performance_Explore" Flow="Vivado Implementation 2021">
          <Desc>Uses multiple algorithms for optimization, placement, and routing to get potentially better results.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="route_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_axi_noc_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_axi_noc_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_axi_noc_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_axi_noc_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_sys_rstgen_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_sys_rstgen_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_sys_rstgen_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_sys_rstgen_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_sys_350m_rstgen_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_sys_350m_rstgen_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_sys_350m_rstgen_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_sys_350m_rstgen_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_axi_gpio_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_axi_gpio_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_axi_gpio_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_axi_gpio_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_axi_cpu_interconnect_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_axi_cpu_interconnect_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_axi_cpu_interconnect_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_axi_cpu_interconnect_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_axi_sysid_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_axi_sysid_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_axi_sysid_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_axi_sysid_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_rom_sys_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_rom_sys_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_rom_sys_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_rom_sys_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_gt_bridge_ip_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_gt_bridge_ip_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_gt_bridge_ip_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_gt_bridge_ip_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_gt_quad_base_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_gt_quad_base_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_gt_quad_base_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_gt_quad_base_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_bufg_gt_rx_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_bufg_gt_rx_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_bufg_gt_rx_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_bufg_gt_rx_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_bufg_gt_tx_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_bufg_gt_tx_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_bufg_gt_tx_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_bufg_gt_tx_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_rx_adapt_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_rx_adapt_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_rx_adapt_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_rx_adapt_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_rx_adapt_1_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_rx_adapt_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_rx_adapt_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_rx_adapt_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_tx_adapt_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_tx_adapt_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_tx_adapt_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_tx_adapt_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_tx_adapt_1_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_tx_adapt_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_tx_adapt_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_tx_adapt_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_util_reduced_logic_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_util_reduced_logic_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_util_reduced_logic_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_util_reduced_logic_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_util_reduced_logic_iloresetdone_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_util_reduced_logic_iloresetdone_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_util_reduced_logic_iloresetdone_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_util_reduced_logic_iloresetdone_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_util_reduced_logic_cplllock_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_util_reduced_logic_cplllock_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_util_reduced_logic_cplllock_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_util_reduced_logic_cplllock_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_rx_device_clk_rstgen_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_rx_device_clk_rstgen_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_rx_device_clk_rstgen_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_rx_device_clk_rstgen_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_rx_axi_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_rx_axi_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_rx_axi_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_rx_axi_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_rx_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_rx_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_rx_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_rx_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_adc_tpl_core_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_adc_tpl_core_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_adc_tpl_core_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_adc_tpl_core_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_util_mxfe_cpack_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_util_mxfe_cpack_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_util_mxfe_cpack_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_util_mxfe_cpack_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_i_data_offload_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_i_data_offload_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_i_data_offload_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_i_data_offload_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_storage_unit_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_storage_unit_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_storage_unit_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_storage_unit_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_axi_mxfe_rx_dma_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_axi_mxfe_rx_dma_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_axi_mxfe_rx_dma_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_axi_mxfe_rx_dma_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_tx_device_clk_rstgen_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_tx_device_clk_rstgen_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_tx_device_clk_rstgen_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_tx_device_clk_rstgen_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_tx_axi_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_tx_axi_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_tx_axi_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_tx_axi_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_tx_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_tx_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_tx_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_tx_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_dac_tpl_core_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_dac_tpl_core_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_dac_tpl_core_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_dac_tpl_core_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_util_mxfe_upack_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_util_mxfe_upack_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_util_mxfe_upack_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_util_mxfe_upack_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_i_data_offload_1_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_i_data_offload_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_i_data_offload_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_i_data_offload_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_storage_unit_1_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_storage_unit_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_storage_unit_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_storage_unit_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_axi_mxfe_tx_dma_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_axi_mxfe_tx_dma_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_axi_mxfe_tx_dma_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_axi_mxfe_tx_dma_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_manual_sync_or_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_manual_sync_or_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_manual_sync_or_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_manual_sync_or_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_cpack_rst_logic_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_cpack_rst_logic_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_cpack_rst_logic_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_cpack_rst_logic_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_rx_do_rstout_logic_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_rx_do_rstout_logic_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_rx_do_rstout_logic_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_rx_do_rstout_logic_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_upack_rst_logic_0_impl_1" Type="Ft2:EntireDesign" Part="xcvc1902-vsva2197-2MP-e-S" ConstrsSet="system_upack_rst_logic_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_upack_rst_logic_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/system_upack_rst_logic_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_device_image"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
  </Runs>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="1"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="WARNING"/>
    <MsgAttr Name="Id" Val="Vivado 12-1790"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="1"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="Evaluation"/>
    <MsgAttr Name="StringsToMatch" Val="features"/>
    <MsgAttr Name="StringsToMatch" Val="should"/>
    <MsgAttr Name="StringsToMatch" Val="NOT"/>
    <MsgAttr Name="StringsToMatch" Val="be"/>
    <MsgAttr Name="StringsToMatch" Val="used"/>
    <MsgAttr Name="StringsToMatch" Val="in"/>
    <MsgAttr Name="StringsToMatch" Val="production"/>
    <MsgAttr Name="StringsToMatch" Val="systems."/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="1"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="INFO"/>
    <MsgAttr Name="Id" Val="Designutils 20-3303"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="10"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="HDPYFinalizeIO"/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="1"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="WARNING"/>
    <MsgAttr Name="Id" Val="Place 30-73"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="11"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="axi_spi"/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="1"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="WARNING"/>
    <MsgAttr Name="Id" Val=""/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="12"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY"/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="1"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="WARNING"/>
    <MsgAttr Name="Id" Val="BD 41-1343"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="2"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="1"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="WARNING"/>
    <MsgAttr Name="Id" Val="BD 41-1306"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="3"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="1"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ERROR"/>
    <MsgAttr Name="Id" Val="BD 41-1276"/>
    <MsgAttr Name="Severity" Val="CRITICAL WARNING"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="4"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="1"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="INFO"/>
    <MsgAttr Name="Id" Val="IP_Flow 19-3656"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="5"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="1"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="INFO"/>
    <MsgAttr Name="Id" Val="IP_Flow 19-4623"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="6"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="1"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="INFO"/>
    <MsgAttr Name="Id" Val="IP_Flow 19-459"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="7"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="1"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="INFO"/>
    <MsgAttr Name="Id" Val="Synth 8-3331"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="8"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="1"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="WARNING"/>
    <MsgAttr Name="Id" Val="Synth 8-2490"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="9"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <Board>
    <Jumpers/>
  </Board>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
</Project>
