Fitter report for project
Mon Nov 06 08:32:08 2023
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Other Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Mon Nov 06 08:32:08 2023       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; project                                     ;
; Top-level Entity Name              ; test14                                      ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 7,180 / 10,320 ( 70 % )                     ;
;     Total combinational functions  ; 7,180 / 10,320 ( 70 % )                     ;
;     Dedicated logic registers      ; 72 / 10,320 ( < 1 % )                       ;
; Total registers                    ; 72                                          ;
; Total pins                         ; 14 / 180 ( 8 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 423,936 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 3.15        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  72.3%      ;
;     Processors 3-4         ;  71.3%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; mt_pwm   ; Missing drive strength and slew rate ;
; seg[0]   ; Missing drive strength and slew rate ;
; seg[1]   ; Missing drive strength and slew rate ;
; seg[2]   ; Missing drive strength and slew rate ;
; seg[3]   ; Missing drive strength and slew rate ;
; seg[4]   ; Missing drive strength and slew rate ;
; seg[5]   ; Missing drive strength and slew rate ;
; seg[6]   ; Missing drive strength and slew rate ;
; seg[7]   ; Missing drive strength and slew rate ;
; sel[0]   ; Missing drive strength and slew rate ;
; sel[1]   ; Missing drive strength and slew rate ;
; sel[2]   ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 7293 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 7293 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 7283    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/LearnNote/collegeNote/test_all/test14/output_files/project.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 7,180 / 10,320 ( 70 % ) ;
;     -- Combinational with no register       ; 7108                    ;
;     -- Register only                        ; 0                       ;
;     -- Combinational with a register        ; 72                      ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 2128                    ;
;     -- 3 input functions                    ; 2246                    ;
;     -- <=2 input functions                  ; 2806                    ;
;     -- Register only                        ; 0                       ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 4830                    ;
;     -- arithmetic mode                      ; 2350                    ;
;                                             ;                         ;
; Total registers*                            ; 72 / 11,172 ( < 1 % )   ;
;     -- Dedicated logic registers            ; 72 / 10,320 ( < 1 % )   ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 524 / 645 ( 81 % )      ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 14 / 180 ( 8 % )        ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )           ;
;                                             ;                         ;
; Global signals                              ; 2                       ;
; M9Ks                                        ; 0 / 46 ( 0 % )          ;
; Total block memory bits                     ; 0 / 423,936 ( 0 % )     ;
; Total block memory implementation bits      ; 0 / 423,936 ( 0 % )     ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )          ;
; PLLs                                        ; 0 / 2 ( 0 % )           ;
; Global clocks                               ; 2 / 10 ( 20 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 25% / 22% / 28%         ;
; Peak interconnect usage (total/H/V)         ; 30% / 28% / 36%         ;
; Maximum fan-out                             ; 283                     ;
; Highest non-global fan-out                  ; 283                     ;
; Total fan-out                               ; 20747                   ;
; Average fan-out                             ; 2.85                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 7180 / 10320 ( 70 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 7108                  ; 0                              ;
;     -- Register only                        ; 0                     ; 0                              ;
;     -- Combinational with a register        ; 72                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 2128                  ; 0                              ;
;     -- 3 input functions                    ; 2246                  ; 0                              ;
;     -- <=2 input functions                  ; 2806                  ; 0                              ;
;     -- Register only                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 4830                  ; 0                              ;
;     -- arithmetic mode                      ; 2350                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 72                    ; 0                              ;
;     -- Dedicated logic registers            ; 72 / 10320 ( < 1 % )  ; 0 / 10320 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 524 / 645 ( 81 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 14                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 0                     ; 0                              ;
; Total RAM block bits                        ; 0                     ; 0                              ;
; Clock control block                         ; 2 / 12 ( 16 % )       ; 0 / 12 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 20742                 ; 5                              ;
;     -- Registered Connections               ; 718                   ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 2                     ; 0                              ;
;     -- Output Ports                         ; 12                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk      ; M1    ; 2        ; 0            ; 11           ; 21           ; 42                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; mt_speed ; P1    ; 2        ; 0            ; 4            ; 21           ; 30                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; mt_pwm ; J1    ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[0] ; D16   ; 6        ; 34           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[1] ; E9    ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[2] ; C9    ; 7        ; 18           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[3] ; D9    ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[4] ; E10   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[5] ; C11   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[6] ; D11   ; 7        ; 32           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[7] ; D12   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[0] ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[1] ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[2] ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; sel[0]                  ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 4 / 17 ( 24 % ) ; 2.5V          ; --           ;
; 2        ; 3 / 19 ( 16 % ) ; 2.5V          ; --           ;
; 3        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 25 ( 0 % )  ; 2.5V          ; --           ;
; 6        ; 5 / 14 ( 36 % ) ; 2.5V          ; --           ;
; 7        ; 7 / 26 ( 27 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; seg[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; seg[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; sel[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; seg[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; seg[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 152        ; 7        ; seg[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; sel[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; seg[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; seg[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 158        ; 7        ; seg[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; sel[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; mt_pwm                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; mt_speed                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                     ; Library Name ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------+--------------+
; |test14                                ; 7180 (464)  ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 14   ; 0            ; 7108 (392)   ; 0 (0)             ; 72 (71)          ; |test14                                                                                                 ;              ;
;    |lpm_divide:Div0|                   ; 808 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 808 (0)      ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Div0                                                                                 ;              ;
;       |lpm_divide_62p:auto_generated|  ; 808 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 808 (0)      ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Div0|lpm_divide_62p:auto_generated                                                   ;              ;
;          |abs_divider_1dg:divider|     ; 808 (25)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 808 (25)     ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider                           ;              ;
;             |alt_u_div_0af:divider|    ; 744 (744)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 744 (744)    ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider     ;              ;
;             |lpm_abs_i0a:my_abs_num|   ; 39 (39)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num    ;              ;
;    |lpm_divide:Div1|                   ; 684 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 684 (0)      ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Div1                                                                                 ;              ;
;       |lpm_divide_s0p:auto_generated|  ; 684 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 684 (0)      ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Div1|lpm_divide_s0p:auto_generated                                                   ;              ;
;          |abs_divider_nbg:divider|     ; 684 (55)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 684 (55)     ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider                           ;              ;
;             |alt_u_div_c7f:divider|    ; 625 (625)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 625 (625)    ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider     ;              ;
;             |lpm_abs_i0a:my_abs_num|   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|lpm_abs_i0a:my_abs_num    ;              ;
;    |lpm_divide:Div2|                   ; 509 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 509 (0)      ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Div2                                                                                 ;              ;
;       |lpm_divide_p0p:auto_generated|  ; 509 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 509 (0)      ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Div2|lpm_divide_p0p:auto_generated                                                   ;              ;
;          |abs_divider_kbg:divider|     ; 509 (61)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 509 (61)     ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider                           ;              ;
;             |alt_u_div_67f:divider|    ; 443 (443)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 443 (443)    ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider     ;              ;
;             |lpm_abs_i0a:my_abs_num|   ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|lpm_abs_i0a:my_abs_num    ;              ;
;    |lpm_divide:Mod0|                   ; 1525 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1525 (0)     ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Mod0                                                                                 ;              ;
;       |lpm_divide_lcm:auto_generated|  ; 1525 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1525 (0)     ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Mod0|lpm_divide_lcm:auto_generated                                                   ;              ;
;          |sign_div_unsign_anh:divider| ; 1525 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1525 (0)     ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider                       ;              ;
;             |alt_u_div_8af:divider|    ; 1525 (1525) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1525 (1525)  ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider ;              ;
;    |lpm_divide:Mod1|                   ; 1591 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1591 (0)     ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Mod1                                                                                 ;              ;
;       |lpm_divide_lcm:auto_generated|  ; 1591 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1591 (0)     ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Mod1|lpm_divide_lcm:auto_generated                                                   ;              ;
;          |sign_div_unsign_anh:divider| ; 1591 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1591 (0)     ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider                       ;              ;
;             |alt_u_div_8af:divider|    ; 1591 (1591) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1591 (1591)  ; 0 (0)             ; 0 (0)            ; |test14|lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider ;              ;
;    |lpm_divide:Mod2|                   ; 1600 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1599 (0)     ; 0 (0)             ; 1 (0)            ; |test14|lpm_divide:Mod2                                                                                 ;              ;
;       |lpm_divide_lcm:auto_generated|  ; 1600 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1599 (0)     ; 0 (0)             ; 1 (0)            ; |test14|lpm_divide:Mod2|lpm_divide_lcm:auto_generated                                                   ;              ;
;          |sign_div_unsign_anh:divider| ; 1600 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1599 (0)     ; 0 (0)             ; 1 (0)            ; |test14|lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider                       ;              ;
;             |alt_u_div_8af:divider|    ; 1600 (1600) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1599 (1599)  ; 0 (0)             ; 1 (1)            ; |test14|lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider ;              ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; mt_pwm   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; mt_speed ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------+
; Pad To Core Delay Chain Fanout                     ;
+----------------------+-------------------+---------+
; Source Pin / Fanout  ; Pad To Core Index ; Setting ;
+----------------------+-------------------+---------+
; clk                  ;                   ;         ;
; mt_speed             ;                   ;         ;
;      - count_rps[0]  ; 1                 ; 0       ;
;      - count_rps[25] ; 1                 ; 0       ;
;      - count_rps[24] ; 1                 ; 0       ;
;      - count_rps[23] ; 1                 ; 0       ;
;      - count_rps[22] ; 1                 ; 0       ;
;      - count_rps[21] ; 1                 ; 0       ;
;      - count_rps[20] ; 1                 ; 0       ;
;      - count_rps[19] ; 1                 ; 0       ;
;      - count_rps[18] ; 1                 ; 0       ;
;      - count_rps[17] ; 1                 ; 0       ;
;      - count_rps[16] ; 1                 ; 0       ;
;      - count_rps[15] ; 1                 ; 0       ;
;      - count_rps[14] ; 1                 ; 0       ;
;      - count_rps[13] ; 1                 ; 0       ;
;      - count_rps[12] ; 1                 ; 0       ;
;      - count_rps[11] ; 1                 ; 0       ;
;      - count_rps[10] ; 1                 ; 0       ;
;      - count_rps[9]  ; 1                 ; 0       ;
;      - count_rps[8]  ; 1                 ; 0       ;
;      - count_rps[7]  ; 1                 ; 0       ;
;      - count_rps[6]  ; 1                 ; 0       ;
;      - count_rps[5]  ; 1                 ; 0       ;
;      - count_rps[4]  ; 1                 ; 0       ;
;      - count_rps[3]  ; 1                 ; 0       ;
;      - count_rps[2]  ; 1                 ; 0       ;
;      - count_rps[1]  ; 1                 ; 0       ;
;      - count_rps[29] ; 1                 ; 0       ;
;      - count_rps[28] ; 1                 ; 0       ;
;      - count_rps[27] ; 1                 ; 0       ;
;      - count_rps[26] ; 1                 ; 0       ;
+----------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                        ;
+-----------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name      ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Equal11~2 ; LCCOMB_X25_Y15_N2  ; 37      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; Equal12~1 ; LCCOMB_X25_Y15_N30 ; 30      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; WideNor0  ; LCCOMB_X14_Y6_N28  ; 7       ; Latch enable ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; clk       ; PIN_M1             ; 32      ; Clock        ; no     ; --                   ; --               ; --                        ;
; clk       ; PIN_M1             ; 11      ; Clock        ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; mt_speed  ; PIN_P1             ; 30      ; Clock        ; no     ; --                   ; --               ; --                        ;
+-----------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                         ;
+----------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name     ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; WideNor0 ; LCCOMB_X14_Y6_N28 ; 7       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; clk      ; PIN_M1            ; 11      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+----------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                         ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------+---------+
; mt_speed_rpm[31]                                                                                                             ; 283     ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_30_result_int[31]~60 ; 99      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_30_result_int[31]~60 ; 92      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_30_result_int[31]~60 ; 92      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_29_result_int[30]~58 ; 89      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_29_result_int[30]~58 ; 89      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_29_result_int[30]~58 ; 89      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_28_result_int[29]~56 ; 86      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_28_result_int[29]~56 ; 86      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_28_result_int[29]~56 ; 86      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_27_result_int[28]~54 ; 83      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_27_result_int[28]~54 ; 83      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_27_result_int[28]~54 ; 83      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_31_result_int[32]~62 ; 80      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_26_result_int[27]~52 ; 80      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_26_result_int[27]~52 ; 80      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_26_result_int[27]~52 ; 80      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_25_result_int[26]~50 ; 77      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_25_result_int[26]~50 ; 77      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_25_result_int[26]~50 ; 77      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_24_result_int[25]~48 ; 74      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_24_result_int[25]~48 ; 74      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_24_result_int[25]~48 ; 74      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_31_result_int[32]~62 ; 73      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_23_result_int[24]~46 ; 71      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_23_result_int[24]~46 ; 71      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_23_result_int[24]~46 ; 71      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_22_result_int[23]~44 ; 68      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_22_result_int[23]~44 ; 68      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|op_24~62                     ; 68      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_22_result_int[23]~44 ; 68      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|_~0                                                    ; 67      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_21_result_int[22]~42 ; 65      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_21_result_int[22]~42 ; 65      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_21_result_int[22]~42 ; 65      ;
; count_sel[0]                                                                                                                 ; 64      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_20_result_int[21]~40 ; 62      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_20_result_int[21]~40 ; 62      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_20_result_int[21]~40 ; 62      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_19_result_int[20]~38 ; 59      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_19_result_int[20]~38 ; 59      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_19_result_int[20]~38 ; 59      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_18_result_int[19]~36 ; 56      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_18_result_int[19]~36 ; 56      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_18_result_int[19]~36 ; 56      ;
; count_sel[1]                                                                                                                 ; 55      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|_~0                                                    ; 54      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_17_result_int[18]~34 ; 53      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_17_result_int[18]~34 ; 53      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_17_result_int[18]~34 ; 53      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_16_result_int[17]~32 ; 50      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_16_result_int[17]~32 ; 50      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_16_result_int[17]~32 ; 50      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_15_result_int[16]~30 ; 47      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_15_result_int[16]~30 ; 47      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_15_result_int[16]~30 ; 47      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[15]~28 ; 44      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[15]~28 ; 44      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[15]~28 ; 44      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[14]~26 ; 41      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[14]~26 ; 41      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[14]~26 ; 41      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[13]~24 ; 38      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[13]~24 ; 38      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[13]~24 ; 38      ;
; Equal11~2                                                                                                                    ; 37      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_11_result_int[12]~22 ; 35      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_11_result_int[12]~22 ; 35      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_11_result_int[12]~22 ; 35      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|add_sub_28_result_int[12]~18     ; 33      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|add_sub_27_result_int[12]~18     ; 33      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|add_sub_26_result_int[12]~18     ; 33      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|add_sub_25_result_int[12]~18     ; 33      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|add_sub_24_result_int[12]~18     ; 33      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|add_sub_23_result_int[12]~18     ; 33      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|add_sub_22_result_int[12]~18     ; 33      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|add_sub_21_result_int[12]~18     ; 33      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|add_sub_20_result_int[12]~18     ; 33      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|add_sub_19_result_int[12]~18     ; 33      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|add_sub_18_result_int[12]~18     ; 33      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|add_sub_17_result_int[12]~18     ; 33      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|add_sub_16_result_int[12]~18     ; 33      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|add_sub_15_result_int[12]~18     ; 33      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|add_sub_14_result_int[12]~18     ; 33      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|add_sub_13_result_int[12]~18     ; 33      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|add_sub_12_result_int[12]~18     ; 33      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|add_sub_11_result_int[12]~18     ; 33      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|add_sub_10_result_int[11]~16     ; 33      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_32_result_int[33]~64 ; 32      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_10_result_int[11]~20 ; 32      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_10_result_int[11]~20 ; 32      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_10_result_int[11]~20 ; 32      ;
; clk~input                                                                                                                    ; 31      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_32_result_int[33]~64 ; 31      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|op_25~62                     ; 31      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|add_sub_29_result_int[12]~18     ; 31      ;
; mt_speed~input                                                                                                               ; 30      ;
; Equal12~1                                                                                                                    ; 30      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_9_result_int[10]~18  ; 29      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_9_result_int[10]~18  ; 29      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_9_result_int[10]~18  ; 29      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|add_sub_9_result_int[10]~14      ; 29      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_8_result_int[9]~16   ; 26      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_8_result_int[9]~16   ; 26      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_29_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_28_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_27_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_26_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_25_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_24_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_23_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_22_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_21_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_20_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_19_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_18_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_17_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_16_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_15_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_14_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_13_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_12_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_11_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_10_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_9_result_int[9]~14       ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_8_result_int[9]~14       ; 24      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_7_result_int[8]~12       ; 24      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_7_result_int[8]~14   ; 23      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_7_result_int[8]~14   ; 23      ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_8_result_int[9]~16   ; 21      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_6_result_int[7]~10       ; 21      ;
; Mux11~0                                                                                                                      ; 20      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_6_result_int[7]~12   ; 20      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_6_result_int[7]~12   ; 20      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|op_23~18                         ; 20      ;
; mt_speed_rpm[2]                                                                                                              ; 18      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_5_result_int[6]~10   ; 17      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|op_23~14                         ; 16      ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_5_result_int[6]~10   ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_28_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_27_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_26_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_25_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_24_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_23_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_22_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_21_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_20_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_19_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_18_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_17_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_16_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_15_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_14_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_13_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_12_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_11_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_10_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_9_result_int[6]~10       ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_8_result_int[6]~10       ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_7_result_int[6]~10       ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_6_result_int[6]~10       ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_5_result_int[6]~10       ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_4_result_int[5]~8        ; 15      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_29_result_int[6]~10      ; 14      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num|cs2a[23]~58                     ; 13      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num|cs2a[20]~57                     ; 13      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num|cs2a[17]~56                     ; 13      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num|cs2a[14]~55                     ; 13      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_3_result_int[4]~6        ; 13      ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_4_result_int[5]~8    ; 13      ;
; mt_speed_rpm[24]                                                                                                             ; 13      ;
; mt_speed_rpm[21]                                                                                                             ; 13      ;
; mt_speed_rpm[18]                                                                                                             ; 13      ;
; mt_speed_rpm[15]                                                                                                             ; 13      ;
; mt_speed_rpm[7]                                                                                                              ; 13      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num|cs2a[16]~78                     ; 12      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num|cs2a[19]~77                     ; 12      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num|cs2a[22]~76                     ; 12      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|lpm_abs_i0a:my_abs_num|cs2a[4]~3                       ; 12      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|lpm_abs_i0a:my_abs_num|cs2a[6]~4                       ; 12      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|lpm_abs_i0a:my_abs_num|cs2a[8]~2                       ; 12      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|lpm_abs_i0a:my_abs_num|cs2a[10]~2                      ; 12      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num|cs2a[12]~66                     ; 12      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num|cs2a[14]~65                     ; 12      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num|cs2a[17]~64                     ; 12      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num|cs2a[20]~63                     ; 12      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num|cs2a[23]~62                     ; 12      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|lpm_abs_i0a:my_abs_num|cs2a[6]~0                       ; 12      ;
; mt_speed_rpm[5]                                                                                                              ; 12      ;
; mt_speed_rpm[3]                                                                                                              ; 12      ;
; mt_speed_rpm[13]                                                                                                             ; 12      ;
; mt_speed_rpm[11]                                                                                                             ; 12      ;
; mt_speed_rpm[9]                                                                                                              ; 12      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num|cs2a[25]~75                     ; 11      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num|cs2a[26]~61                     ; 11      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num|cs2a[12]~54                     ; 11      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|lpm_abs_i0a:my_abs_num|cs2a[10]~1                      ; 11      ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|lpm_abs_i0a:my_abs_num|cs2a[8]~1                       ; 11      ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|lpm_abs_i0a:my_abs_num|cs2a[4]~0                       ; 11      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num|cs2a[28]~74                     ; 10      ;
; mt_speed_rpm[27]                                                                                                             ; 10      ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num|cs2a[29]~80                     ; 9       ;
; Add2~261                                                                                                                     ; 9       ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num|cs2a[30]~68                     ; 9       ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num|cs2a[30]~67                     ; 9       ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num|cs2a[26]~59                     ; 9       ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|op_1~54                                                ; 9       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|op_23~10                         ; 8       ;
; Add2~264                                                                                                                     ; 7       ;
; Add2~263                                                                                                                     ; 7       ;
; Equal1~52                                                                                                                    ; 6       ;
; Add2~51                                                                                                                      ; 6       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|op_1~60                                                ; 6       ;
; count_rps[0]                                                                                                                 ; 5       ;
; Equal1~51                                                                                                                    ; 5       ;
; Equal1~38                                                                                                                    ; 5       ;
; Equal1~33                                                                                                                    ; 5       ;
; Add2~262                                                                                                                     ; 4       ;
; Add2~241                                                                                                                     ; 4       ;
; Add3~54                                                                                                                      ; 4       ;
; Add3~52                                                                                                                      ; 4       ;
; Add3~50                                                                                                                      ; 4       ;
; Add3~48                                                                                                                      ; 4       ;
; Add3~46                                                                                                                      ; 4       ;
; Add3~44                                                                                                                      ; 4       ;
; Add3~42                                                                                                                      ; 4       ;
; Add3~40                                                                                                                      ; 4       ;
; Add3~38                                                                                                                      ; 4       ;
; Add3~36                                                                                                                      ; 4       ;
; Add3~34                                                                                                                      ; 4       ;
; Add3~32                                                                                                                      ; 4       ;
; Add3~30                                                                                                                      ; 4       ;
; Add3~28                                                                                                                      ; 4       ;
; Add3~26                                                                                                                      ; 4       ;
; Add3~24                                                                                                                      ; 4       ;
; Add3~22                                                                                                                      ; 4       ;
; Add3~20                                                                                                                      ; 4       ;
; Add3~18                                                                                                                      ; 4       ;
; Add3~16                                                                                                                      ; 4       ;
; Add3~14                                                                                                                      ; 4       ;
; Add3~12                                                                                                                      ; 4       ;
; Add3~10                                                                                                                      ; 4       ;
; Add3~8                                                                                                                       ; 4       ;
; Add3~6                                                                                                                       ; 4       ;
; Add3~4                                                                                                                       ; 4       ;
; Add1~48                                                                                                                      ; 4       ;
; Add1~46                                                                                                                      ; 4       ;
; Add1~44                                                                                                                      ; 4       ;
; Add1~42                                                                                                                      ; 4       ;
; Add1~40                                                                                                                      ; 4       ;
; Add1~38                                                                                                                      ; 4       ;
; Add1~36                                                                                                                      ; 4       ;
; Add1~34                                                                                                                      ; 4       ;
; Add1~32                                                                                                                      ; 4       ;
; Add1~30                                                                                                                      ; 4       ;
; Add1~28                                                                                                                      ; 4       ;
; Add1~26                                                                                                                      ; 4       ;
; Add1~24                                                                                                                      ; 4       ;
; Add1~22                                                                                                                      ; 4       ;
; Add1~20                                                                                                                      ; 4       ;
; Add1~18                                                                                                                      ; 4       ;
; Add1~16                                                                                                                      ; 4       ;
; Add1~14                                                                                                                      ; 4       ;
; Add1~12                                                                                                                      ; 4       ;
; Add1~10                                                                                                                      ; 4       ;
; Add1~8                                                                                                                       ; 4       ;
; Add1~6                                                                                                                       ; 4       ;
; Add1~4                                                                                                                       ; 4       ;
; Add5~52                                                                                                                      ; 4       ;
; Add5~50                                                                                                                      ; 4       ;
; Add5~48                                                                                                                      ; 4       ;
; Add5~46                                                                                                                      ; 4       ;
; Add5~44                                                                                                                      ; 4       ;
; Add5~42                                                                                                                      ; 4       ;
; Add5~40                                                                                                                      ; 4       ;
; Add5~38                                                                                                                      ; 4       ;
; Add5~36                                                                                                                      ; 4       ;
; Add5~34                                                                                                                      ; 4       ;
; Add5~32                                                                                                                      ; 4       ;
; Add5~30                                                                                                                      ; 4       ;
; Add5~28                                                                                                                      ; 4       ;
; Add5~26                                                                                                                      ; 4       ;
; Add5~24                                                                                                                      ; 4       ;
; Add5~22                                                                                                                      ; 4       ;
; Add5~20                                                                                                                      ; 4       ;
; Add5~18                                                                                                                      ; 4       ;
; Add5~16                                                                                                                      ; 4       ;
; Add5~14                                                                                                                      ; 4       ;
; Add5~12                                                                                                                      ; 4       ;
; Add5~10                                                                                                                      ; 4       ;
; Add5~8                                                                                                                       ; 4       ;
; Add5~6                                                                                                                       ; 4       ;
; Add5~4                                                                                                                       ; 4       ;
; Add5~2                                                                                                                       ; 4       ;
; Add5~0                                                                                                                       ; 4       ;
; mt_speed_rpm[29]                                                                                                             ; 4       ;
; mt_speed_rpm[28]                                                                                                             ; 4       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[992]~2022           ; 3       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[993]~1869           ; 3       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[994]~1868           ; 3       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[995]~1867           ; 3       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[996]~1866           ; 3       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[997]~1865           ; 3       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[998]~1864           ; 3       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[965]~1836           ; 3       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[966]~1835           ; 3       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[967]~1834           ; 3       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[968]~1833           ; 3       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[969]~1832           ; 3       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[970]~1831           ; 3       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[971]~1830           ; 3       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[995]~1967           ; 3       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[999]~1963           ; 3       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1000]~1962          ; 3       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1002]~1960          ; 3       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1003]~1959          ; 3       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1004]~1958          ; 3       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1005]~1957          ; 3       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1007]~2069          ; 3       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1016]~2060          ; 3       ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num|cs2a[27]~69                     ; 3       ;
; tim_1s[3]                                                                                                                    ; 3       ;
; tim_1s[2]                                                                                                                    ; 3       ;
; tim_1s[1]                                                                                                                    ; 3       ;
; tim_1s[0]                                                                                                                    ; 3       ;
; tim_1s[9]                                                                                                                    ; 3       ;
; tim_1s[8]                                                                                                                    ; 3       ;
; Add2~243                                                                                                                     ; 3       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[992]~1410           ; 3       ;
; mt_speed_rpm[4]                                                                                                              ; 3       ;
; count_rps[1]                                                                                                                 ; 3       ;
; count_rps[2]                                                                                                                 ; 3       ;
; count_rps[3]                                                                                                                 ; 3       ;
; count_rps[4]                                                                                                                 ; 3       ;
; count_rps[5]                                                                                                                 ; 3       ;
; count_rps[6]                                                                                                                 ; 3       ;
; count_rps[7]                                                                                                                 ; 3       ;
; count_rps[8]                                                                                                                 ; 3       ;
; count_rps[9]                                                                                                                 ; 3       ;
; count_rps[10]                                                                                                                ; 3       ;
; count_rps[11]                                                                                                                ; 3       ;
; count_rps[12]                                                                                                                ; 3       ;
; count_rps[13]                                                                                                                ; 3       ;
; count_rps[14]                                                                                                                ; 3       ;
; count_rps[15]                                                                                                                ; 3       ;
; count_rps[16]                                                                                                                ; 3       ;
; count_rps[17]                                                                                                                ; 3       ;
; count_rps[18]                                                                                                                ; 3       ;
; count_rps[19]                                                                                                                ; 3       ;
; count_rps[20]                                                                                                                ; 3       ;
; count_rps[21]                                                                                                                ; 3       ;
; count_rps[22]                                                                                                                ; 3       ;
; count_rps[23]                                                                                                                ; 3       ;
; count_rps[24]                                                                                                                ; 3       ;
; count_rps[25]                                                                                                                ; 3       ;
; Add2~76                                                                                                                      ; 3       ;
; Add2~74                                                                                                                      ; 3       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_30_result_int[15]~28 ; 3       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_30_result_int[14]~26 ; 3       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_30_result_int[13]~24 ; 3       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_30_result_int[12]~22 ; 3       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_30_result_int[11]~20 ; 3       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_30_result_int[10]~18 ; 3       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_30_result_int[9]~16  ; 3       ;
; Add3~60                                                                                                                      ; 3       ;
; Add3~58                                                                                                                      ; 3       ;
; Add3~56                                                                                                                      ; 3       ;
; Add3~2                                                                                                                       ; 3       ;
; Add1~54                                                                                                                      ; 3       ;
; Add1~52                                                                                                                      ; 3       ;
; Add1~50                                                                                                                      ; 3       ;
; Add1~2                                                                                                                       ; 3       ;
; Add5~58                                                                                                                      ; 3       ;
; Add5~56                                                                                                                      ; 3       ;
; Add5~54                                                                                                                      ; 3       ;
; mt_speed_rpm[30]                                                                                                             ; 3       ;
; mt_speed_rpm[25]                                                                                                             ; 3       ;
; mt_speed_rpm[22]                                                                                                             ; 3       ;
; mt_speed_rpm[19]                                                                                                             ; 3       ;
; mt_speed_rpm[16]                                                                                                             ; 3       ;
; mt_speed_rpm[14]                                                                                                             ; 3       ;
; mt_speed_rpm[12]                                                                                                             ; 3       ;
; mt_speed_rpm[10]                                                                                                             ; 3       ;
; mt_speed_rpm[8]                                                                                                              ; 3       ;
; mt_speed_rpm[6]                                                                                                              ; 3       ;
; seg[6]$latch                                                                                                                 ; 2       ;
; seg[5]$latch                                                                                                                 ; 2       ;
; seg[4]$latch                                                                                                                 ; 2       ;
; seg[3]$latch                                                                                                                 ; 2       ;
; seg[2]$latch                                                                                                                 ; 2       ;
; seg[1]$latch                                                                                                                 ; 2       ;
; seg[0]$latch                                                                                                                 ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1025]~2023          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[959]~2021           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[926]~2020           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[893]~2019           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[860]~2018           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[827]~2017           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[794]~2016           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[761]~2015           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[728]~2014           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[695]~2013           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[662]~2012           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[629]~2011           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[596]~2010           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[563]~2009           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[530]~2008           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[497]~2007           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[464]~2006           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[431]~2005           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[398]~2004           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[365]~2003           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[332]~2002           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[299]~2001           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[300]~2000           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[301]~1999           ; 2       ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[263]~827                ; 2       ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[245]~826                ; 2       ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[227]~825                ; 2       ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[209]~824                ; 2       ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[191]~823                ; 2       ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[173]~822                ; 2       ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[155]~821                ; 2       ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[146]~820                ; 2       ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[128]~819                ; 2       ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[119]~818                ; 2       ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[101]~817                ; 2       ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[92]~816                 ; 2       ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[74]~815                 ; 2       ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[75]~814                 ; 2       ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[67]~813                 ; 2       ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[68]~812                 ; 2       ;
; lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|StageOut[69]~811                 ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1025]~2141          ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[992]~2140           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[959]~2139           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[926]~2138           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[893]~2137           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[860]~2136           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[827]~2135           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[794]~2134           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[761]~2133           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[728]~2132           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[695]~2131           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[662]~2130           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[629]~2129           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[596]~2128           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[563]~2127           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[530]~2126           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[497]~2125           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[464]~2124           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[431]~2123           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[398]~2122           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[365]~2121           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[332]~2120           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[299]~2119           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[266]~2118           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[233]~2117           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[200]~2116           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[167]~2115           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[168]~2114           ; 2       ;
; lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[169]~2113           ; 2       ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|StageOut[350]~995                ; 2       ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|StageOut[326]~994                ; 2       ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|StageOut[302]~993                ; 2       ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|StageOut[278]~992                ; 2       ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|StageOut[254]~991                ; 2       ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|StageOut[230]~990                ; 2       ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|StageOut[206]~989                ; 2       ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|StageOut[194]~988                ; 2       ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|StageOut[170]~987                ; 2       ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|StageOut[158]~986                ; 2       ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|StageOut[134]~985                ; 2       ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|StageOut[135]~984                ; 2       ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|StageOut[124]~983                ; 2       ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|StageOut[125]~982                ; 2       ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|StageOut[127]~981                ; 2       ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|StageOut[128]~980                ; 2       ;
; lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider|StageOut[129]~979                ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1040]~1884          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1041]~1883          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1042]~1882          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1043]~1881          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1044]~1880          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1045]~1879          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1046]~1878          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1047]~1877          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1048]~1876          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1049]~1875          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1050]~1874          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1051]~1873          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1052]~1872          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1053]~1871          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[999]~1863           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1000]~1862          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1001]~1861          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1002]~1860          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1003]~1859          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1004]~1858          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1005]~1857          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1006]~1856          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1007]~1855          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1008]~1854          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1009]~1853          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1010]~1852          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1011]~1851          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1012]~1850          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1013]~1849          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1014]~1848          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1015]~1847          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1016]~1846          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1017]~1845          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1018]~1844          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1019]~1843          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1020]~1842          ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[960]~1841           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[961]~1840           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[962]~1839           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[963]~1838           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[964]~1837           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[972]~1829           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[973]~1828           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[974]~1827           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[975]~1826           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[976]~1825           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[977]~1824           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[978]~1823           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[979]~1822           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[980]~1821           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[981]~1820           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[982]~1819           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[983]~1818           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[984]~1817           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[985]~1816           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[986]~1815           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[927]~1814           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[928]~1813           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[929]~1812           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[930]~1811           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[931]~1810           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[932]~1809           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[933]~1808           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[934]~1807           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[935]~1806           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[936]~1805           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[937]~1804           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[938]~1803           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[939]~1802           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[940]~1801           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[941]~1800           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[942]~1799           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[943]~1798           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[944]~1797           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[945]~1796           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[946]~1795           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[947]~1794           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[948]~1793           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[949]~1792           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[950]~1791           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[951]~1790           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[952]~1789           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[894]~1788           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[895]~1787           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[896]~1786           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[897]~1785           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[898]~1784           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[899]~1783           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[900]~1782           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[901]~1781           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[902]~1780           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[903]~1779           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[904]~1778           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[905]~1777           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[906]~1776           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[907]~1775           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[908]~1774           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[909]~1773           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[910]~1772           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[911]~1771           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[912]~1770           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[913]~1769           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[914]~1768           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[915]~1767           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[916]~1766           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[917]~1765           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[918]~1764           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[861]~1763           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[862]~1762           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[863]~1761           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[864]~1760           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[865]~1759           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[866]~1758           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[867]~1757           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[868]~1756           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[869]~1755           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[870]~1754           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[871]~1753           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[872]~1752           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[873]~1751           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[874]~1750           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[875]~1749           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[876]~1748           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[877]~1747           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[878]~1746           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[879]~1745           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[880]~1744           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[881]~1743           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[882]~1742           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[883]~1741           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[884]~1740           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[828]~1739           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[829]~1738           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[830]~1737           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[831]~1736           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[832]~1735           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[833]~1734           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[834]~1733           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[835]~1732           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[836]~1731           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[837]~1730           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[838]~1729           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[839]~1728           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[840]~1727           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[841]~1726           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[842]~1725           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[843]~1724           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[844]~1723           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[845]~1722           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[846]~1721           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[847]~1720           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[848]~1719           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[849]~1718           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[850]~1717           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[795]~1716           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[796]~1715           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[797]~1714           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[798]~1713           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[799]~1712           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[800]~1711           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[801]~1710           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[802]~1709           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[803]~1708           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[804]~1707           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[805]~1706           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[806]~1705           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[807]~1704           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[808]~1703           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[809]~1702           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[810]~1701           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[811]~1700           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[812]~1699           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[813]~1698           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[814]~1697           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[815]~1696           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[816]~1695           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[762]~1694           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[763]~1693           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[764]~1692           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[765]~1691           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[766]~1690           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[767]~1689           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[768]~1688           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[769]~1687           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[770]~1686           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[771]~1685           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[772]~1684           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[773]~1683           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[774]~1682           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[775]~1681           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[776]~1680           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[777]~1679           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[778]~1678           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[779]~1677           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[780]~1676           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[781]~1675           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[782]~1674           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[729]~1673           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[730]~1672           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[731]~1671           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[732]~1670           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[733]~1669           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[734]~1668           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[735]~1667           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[736]~1666           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[737]~1665           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[738]~1664           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[739]~1663           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[740]~1662           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[741]~1661           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[742]~1660           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[743]~1659           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[744]~1658           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[745]~1657           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[746]~1656           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[747]~1655           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[748]~1654           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[696]~1653           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[697]~1652           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[698]~1651           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[699]~1650           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[700]~1649           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[701]~1648           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[702]~1647           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[703]~1646           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[704]~1645           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[705]~1644           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[706]~1643           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[707]~1642           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[708]~1641           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[709]~1640           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[710]~1639           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[711]~1638           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[712]~1637           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[713]~1636           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[714]~1635           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[663]~1634           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[664]~1633           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[665]~1632           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[666]~1631           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[667]~1630           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[668]~1629           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[669]~1628           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[670]~1627           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[671]~1626           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[672]~1625           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[673]~1624           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[674]~1623           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[675]~1622           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[676]~1621           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[677]~1620           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[678]~1619           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[679]~1618           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[680]~1617           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[630]~1616           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[631]~1615           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[632]~1614           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[633]~1613           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[634]~1612           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[635]~1611           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[636]~1610           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[637]~1609           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[638]~1608           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[639]~1607           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[640]~1606           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[641]~1605           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[642]~1604           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[643]~1603           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[644]~1602           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[645]~1601           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[646]~1600           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[597]~1599           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[598]~1598           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[599]~1597           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[600]~1596           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[601]~1595           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[602]~1594           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[603]~1593           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[604]~1592           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[605]~1591           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[606]~1590           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[607]~1589           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[608]~1588           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[609]~1587           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[610]~1586           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[611]~1585           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[612]~1584           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[564]~1583           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[565]~1582           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[566]~1581           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[567]~1580           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[568]~1579           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[569]~1578           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[570]~1577           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[571]~1576           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[572]~1575           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[573]~1574           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[574]~1573           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[575]~1572           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[576]~1571           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[577]~1570           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[578]~1569           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[531]~1568           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[532]~1567           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[533]~1566           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[534]~1565           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[535]~1564           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[536]~1563           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[537]~1562           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[538]~1561           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[539]~1560           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[540]~1559           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[541]~1558           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[542]~1557           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[543]~1556           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[544]~1555           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[498]~1554           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[499]~1553           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[500]~1552           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[501]~1551           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[502]~1550           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[503]~1549           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[504]~1548           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[505]~1547           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[506]~1546           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[507]~1545           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[508]~1544           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[509]~1543           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[510]~1542           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[465]~1541           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[466]~1540           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[467]~1539           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[468]~1538           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[469]~1537           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[470]~1536           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[471]~1535           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[472]~1534           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[473]~1533           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[474]~1532           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[475]~1531           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[476]~1530           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[432]~1529           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[433]~1528           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[434]~1527           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[435]~1526           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[436]~1525           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[437]~1524           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[438]~1523           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[439]~1522           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[440]~1521           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[441]~1520           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[442]~1519           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[399]~1518           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[400]~1517           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[401]~1516           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[402]~1515           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[403]~1514           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[404]~1513           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[405]~1512           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[406]~1511           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[407]~1510           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[408]~1509           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[366]~1508           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[367]~1507           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[368]~1506           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[369]~1505           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[370]~1504           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[371]~1503           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[372]~1502           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[373]~1501           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[374]~1500           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[333]~1499           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[334]~1498           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[335]~1497           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[336]~1496           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[337]~1495           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[338]~1494           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[339]~1493           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[340]~1492           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[300]~1491           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[301]~1490           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[302]~1489           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[303]~1488           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[304]~1487           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[305]~1486           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[306]~1485           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[267]~1484           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[268]~1483           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[269]~1482           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[270]~1481           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[271]~1480           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[272]~1479           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[234]~1478           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[235]~1477           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[236]~1476           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[237]~1475           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[238]~1474           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[203]~1473           ; 2       ;
; lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[204]~1472           ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[175]~425                ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[177]~424                ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[170]~420                ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[171]~419                ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[165]~417                ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[159]~415                ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[153]~412                ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[146]~408                ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[147]~407                ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[141]~405                ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[134]~403                ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[135]~402                ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[129]~400                ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[122]~398                ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[123]~397                ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[117]~395                ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[111]~393                ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[105]~390                ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[99]~386                 ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[93]~384                 ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[87]~381                 ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[81]~377                 ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[75]~375                 ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[69]~372                 ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[63]~368                 ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[57]~366                 ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[51]~363                 ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[45]~359                 ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[39]~357                 ; 2       ;
; lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|StageOut[33]~354                 ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1027]~1997          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1028]~1996          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1030]~1994          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1031]~1993          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1032]~1992          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1035]~1989          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1040]~1984          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1041]~1983          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1042]~1982          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1043]~1981          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1044]~1980          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1045]~1979          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1046]~1978          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1047]~1977          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1048]~1976          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1049]~1975          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1050]~1974          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1051]~1973          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1052]~1972          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1053]~1971          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[993]~1969           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[994]~1968           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[996]~1966           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[997]~1965           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[998]~1964           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1001]~1961          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1006]~1956          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1007]~1955          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1008]~1954          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1009]~1953          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1010]~1952          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1011]~1951          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1012]~1950          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1013]~1949          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1014]~1948          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1015]~1947          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1016]~1946          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1017]~1945          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1018]~1944          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1019]~1943          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[1020]~1942          ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[960]~1941           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[961]~1940           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[962]~1939           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[963]~1938           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[964]~1937           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[965]~1936           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[966]~1935           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[967]~1934           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[968]~1933           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[969]~1932           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[970]~1931           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[971]~1930           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[972]~1929           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[973]~1928           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[974]~1927           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[975]~1926           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[976]~1925           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[977]~1924           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[978]~1923           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[979]~1922           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[980]~1921           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[981]~1920           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[982]~1919           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[983]~1918           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[984]~1917           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[985]~1916           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[986]~1915           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[927]~1914           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[928]~1913           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[929]~1912           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[930]~1911           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[931]~1910           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[932]~1909           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[933]~1908           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[934]~1907           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[935]~1906           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[936]~1905           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[937]~1904           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[938]~1903           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[939]~1902           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[940]~1901           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[941]~1900           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[942]~1899           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[943]~1898           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[944]~1897           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[945]~1896           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[946]~1895           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[947]~1894           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[948]~1893           ; 2       ;
; lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[949]~1892           ; 2       ;
+------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Other Routing Usage Summary                            ;
+-----------------------------+--------------------------+
; Other Routing Resource Type ; Usage                    ;
+-----------------------------+--------------------------+
; Block interconnects         ; 11,123 / 32,401 ( 34 % ) ;
; C16 interconnects           ; 122 / 1,326 ( 9 % )      ;
; C4 interconnects            ; 6,151 / 21,816 ( 28 % )  ;
; Direct links                ; 1,890 / 32,401 ( 6 % )   ;
; Global clocks               ; 2 / 10 ( 20 % )          ;
; Local interconnects         ; 2,543 / 10,320 ( 25 % )  ;
; R24 interconnects           ; 143 / 1,289 ( 11 % )     ;
; R4 interconnects            ; 6,200 / 28,186 ( 22 % )  ;
+-----------------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.70) ; Number of LABs  (Total = 524) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 15                            ;
; 2                                           ; 12                            ;
; 3                                           ; 9                             ;
; 4                                           ; 9                             ;
; 5                                           ; 3                             ;
; 6                                           ; 5                             ;
; 7                                           ; 8                             ;
; 8                                           ; 8                             ;
; 9                                           ; 11                            ;
; 10                                          ; 7                             ;
; 11                                          ; 14                            ;
; 12                                          ; 14                            ;
; 13                                          ; 18                            ;
; 14                                          ; 24                            ;
; 15                                          ; 20                            ;
; 16                                          ; 347                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.03) ; Number of LABs  (Total = 524) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 3                             ;
; 1 Clock                            ; 7                             ;
; 1 Clock enable                     ; 4                             ;
; 2 Clocks                           ; 2                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 13.67) ; Number of LABs  (Total = 524) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 15                            ;
; 2                                            ; 12                            ;
; 3                                            ; 9                             ;
; 4                                            ; 9                             ;
; 5                                            ; 3                             ;
; 6                                            ; 5                             ;
; 7                                            ; 9                             ;
; 8                                            ; 8                             ;
; 9                                            ; 12                            ;
; 10                                           ; 6                             ;
; 11                                           ; 14                            ;
; 12                                           ; 13                            ;
; 13                                           ; 20                            ;
; 14                                           ; 26                            ;
; 15                                           ; 86                            ;
; 16                                           ; 269                           ;
; 17                                           ; 1                             ;
; 18                                           ; 1                             ;
; 19                                           ; 1                             ;
; 20                                           ; 1                             ;
; 21                                           ; 0                             ;
; 22                                           ; 0                             ;
; 23                                           ; 0                             ;
; 24                                           ; 0                             ;
; 25                                           ; 0                             ;
; 26                                           ; 0                             ;
; 27                                           ; 1                             ;
; 28                                           ; 0                             ;
; 29                                           ; 1                             ;
; 30                                           ; 1                             ;
; 31                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 11.79) ; Number of LABs  (Total = 524) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 17                            ;
; 2                                                ; 14                            ;
; 3                                                ; 12                            ;
; 4                                                ; 16                            ;
; 5                                                ; 5                             ;
; 6                                                ; 11                            ;
; 7                                                ; 13                            ;
; 8                                                ; 23                            ;
; 9                                                ; 31                            ;
; 10                                               ; 27                            ;
; 11                                               ; 31                            ;
; 12                                               ; 27                            ;
; 13                                               ; 47                            ;
; 14                                               ; 55                            ;
; 15                                               ; 47                            ;
; 16                                               ; 148                           ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 19.98) ; Number of LABs  (Total = 524) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 15                            ;
; 3                                            ; 6                             ;
; 4                                            ; 7                             ;
; 5                                            ; 5                             ;
; 6                                            ; 7                             ;
; 7                                            ; 9                             ;
; 8                                            ; 13                            ;
; 9                                            ; 7                             ;
; 10                                           ; 10                            ;
; 11                                           ; 9                             ;
; 12                                           ; 4                             ;
; 13                                           ; 7                             ;
; 14                                           ; 18                            ;
; 15                                           ; 11                            ;
; 16                                           ; 18                            ;
; 17                                           ; 19                            ;
; 18                                           ; 28                            ;
; 19                                           ; 21                            ;
; 20                                           ; 23                            ;
; 21                                           ; 36                            ;
; 22                                           ; 31                            ;
; 23                                           ; 33                            ;
; 24                                           ; 29                            ;
; 25                                           ; 18                            ;
; 26                                           ; 23                            ;
; 27                                           ; 20                            ;
; 28                                           ; 28                            ;
; 29                                           ; 18                            ;
; 30                                           ; 16                            ;
; 31                                           ; 19                            ;
; 32                                           ; 14                            ;
; 33                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 14        ; 0            ; 14        ; 0            ; 0            ; 14        ; 14        ; 0            ; 14        ; 14        ; 0            ; 12           ; 0            ; 0            ; 2            ; 0            ; 12           ; 2            ; 0            ; 0            ; 0            ; 12           ; 0            ; 0            ; 0            ; 0            ; 0            ; 14        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 14           ; 0         ; 14           ; 14           ; 0         ; 0         ; 14           ; 0         ; 0         ; 14           ; 2            ; 14           ; 14           ; 12           ; 14           ; 2            ; 12           ; 14           ; 14           ; 14           ; 2            ; 14           ; 14           ; 14           ; 14           ; 14           ; 0         ; 14           ; 14           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; mt_pwm             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mt_speed           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; count_sel[0]         ; 153.9             ;
; clk             ; clk                  ; 3.2               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details               ;
+------------------+----------------------+-------------------+
; Source Register  ; Destination Register ; Delay Added in ns ;
+------------------+----------------------+-------------------+
; count_sel[0]     ; seg[0]$latch         ; 8.740             ;
; count_sel[1]     ; seg[0]$latch         ; 8.740             ;
; mt_speed_rpm[2]  ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[3]  ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[4]  ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[5]  ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[30] ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[29] ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[28] ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[27] ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[26] ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[25] ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[24] ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[23] ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[22] ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[21] ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[20] ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[19] ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[18] ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[17] ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[16] ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[15] ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[14] ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[13] ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[11] ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[12] ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[10] ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[9]  ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[7]  ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[8]  ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[6]  ; seg[4]$latch         ; 7.225             ;
; mt_speed_rpm[31] ; seg[4]$latch         ; 7.225             ;
; mt_speed         ; count_rps[15]        ; 0.268             ;
+------------------+----------------------+-------------------+
Note: This table only shows the top 33 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "project"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (335093): TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Add2~104  from: cin  to: combout
    Info (332098): Cell: Add2~104  from: dataa  to: combout
    Info (332098): Cell: Add2~112  from: cin  to: combout
    Info (332098): Cell: Add2~112  from: dataa  to: combout
    Info (332098): Cell: Add2~120  from: cin  to: combout
    Info (332098): Cell: Add2~120  from: dataa  to: combout
    Info (332098): Cell: Add2~128  from: cin  to: combout
    Info (332098): Cell: Add2~128  from: dataa  to: combout
    Info (332098): Cell: Add2~135  from: cin  to: combout
    Info (332098): Cell: Add2~135  from: dataa  to: combout
    Info (332098): Cell: Add2~158  from: datab  to: combout
    Info (332098): Cell: Add2~164  from: dataa  to: combout
    Info (332098): Cell: Add2~167  from: dataa  to: combout
    Info (332098): Cell: Add2~170  from: dataa  to: combout
    Info (332098): Cell: Add2~184  from: datad  to: combout
    Info (332098): Cell: Add2~186  from: cin  to: combout
    Info (332098): Cell: Add2~186  from: dataa  to: combout
    Info (332098): Cell: Add2~188  from: cin  to: combout
    Info (332098): Cell: Add2~188  from: dataa  to: combout
    Info (332098): Cell: Add2~190  from: cin  to: combout
    Info (332098): Cell: Add2~190  from: dataa  to: combout
    Info (332098): Cell: Add2~192  from: cin  to: combout
    Info (332098): Cell: Add2~192  from: dataa  to: combout
    Info (332098): Cell: Add2~194  from: cin  to: combout
    Info (332098): Cell: Add2~194  from: dataa  to: combout
    Info (332098): Cell: Add2~196  from: cin  to: combout
    Info (332098): Cell: Add2~196  from: dataa  to: combout
    Info (332098): Cell: Add2~198  from: cin  to: combout
    Info (332098): Cell: Add2~198  from: dataa  to: combout
    Info (332098): Cell: Add2~200  from: cin  to: combout
    Info (332098): Cell: Add2~200  from: dataa  to: combout
    Info (332098): Cell: Add2~202  from: cin  to: combout
    Info (332098): Cell: Add2~202  from: dataa  to: combout
    Info (332098): Cell: Add2~204  from: cin  to: combout
    Info (332098): Cell: Add2~204  from: dataa  to: combout
    Info (332098): Cell: Add2~206  from: cin  to: combout
    Info (332098): Cell: Add2~206  from: dataa  to: combout
    Info (332098): Cell: Add2~208  from: cin  to: combout
    Info (332098): Cell: Add2~208  from: dataa  to: combout
    Info (332098): Cell: Add2~210  from: cin  to: combout
    Info (332098): Cell: Add2~210  from: dataa  to: combout
    Info (332098): Cell: Add2~212  from: cin  to: combout
    Info (332098): Cell: Add2~212  from: dataa  to: combout
    Info (332098): Cell: Add2~214  from: cin  to: combout
    Info (332098): Cell: Add2~214  from: dataa  to: combout
    Info (332098): Cell: Add2~219  from: cin  to: combout
    Info (332098): Cell: Add2~219  from: dataa  to: combout
    Info (332098): Cell: Add2~224  from: datab  to: combout
    Info (332098): Cell: Add2~226  from: cin  to: combout
    Info (332098): Cell: Add2~226  from: dataa  to: combout
    Info (332098): Cell: Add2~228  from: cin  to: combout
    Info (332098): Cell: Add2~228  from: dataa  to: combout
    Info (332098): Cell: Add2~233  from: cin  to: combout
    Info (332098): Cell: Add2~233  from: dataa  to: combout
    Info (332098): Cell: Add2~238  from: cin  to: combout
    Info (332098): Cell: Add2~238  from: dataa  to: combout
    Info (332098): Cell: Add2~248  from: datad  to: combout
    Info (332098): Cell: Add2~259  from: datab  to: combout
    Info (332098): Cell: Add2~68  from: dataa  to: combout
    Info (332098): Cell: Add2~72  from: dataa  to: combout
    Info (332098): Cell: Add2~72  from: datab  to: combout
    Info (332098): Cell: Add2~74  from: cin  to: combout
    Info (332098): Cell: Add2~74  from: dataa  to: combout
    Info (332098): Cell: Add2~76  from: cin  to: combout
    Info (332098): Cell: Add2~76  from: dataa  to: combout
    Info (332098): Cell: Add2~78  from: cin  to: combout
    Info (332098): Cell: Add2~78  from: dataa  to: combout
    Info (332098): Cell: Add2~80  from: cin  to: combout
    Info (332098): Cell: Add2~80  from: dataa  to: combout
    Info (332098): Cell: Add2~88  from: cin  to: combout
    Info (332098): Cell: Add2~88  from: dataa  to: combout
    Info (332098): Cell: Add2~96  from: cin  to: combout
    Info (332098): Cell: Add2~96  from: dataa  to: combout
    Info (332098): Cell: WideNor0~0  from: datac  to: combout
    Info (332098): Cell: WideNor0~0  from: datad  to: combout
    Info (332098): Cell: WideNor0~1  from: datab  to: combout
    Info (332098): Cell: WideNor0~1  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN M1 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node mt_speed_rpm[2]
        Info (176357): Destination node mt_speed_rpm[3]
        Info (176357): Destination node mt_speed_rpm[4]
        Info (176357): Destination node mt_speed_rpm[5]
        Info (176357): Destination node count_sel[1]
        Info (176357): Destination node mt_speed_rpm[31]
        Info (176357): Destination node mt_speed_rpm[30]
        Info (176357): Destination node mt_speed_rpm[29]
        Info (176357): Destination node mt_speed_rpm[28]
        Info (176357): Destination node mt_speed_rpm[27]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node WideNor0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:19
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 21% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11
Info (188005): Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the "Estimated Delay Added for Hold Timing" section in the Fitter report.
Info (170194): Fitter routing operations ending: elapsed time is 00:01:04
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 4.86 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Info (144001): Generated suppressed messages file D:/LearnNote/collegeNote/test_all/test14/output_files/project.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5365 megabytes
    Info: Processing ended: Mon Nov 06 08:32:10 2023
    Info: Elapsed time: 00:01:44
    Info: Total CPU time (on all processors): 00:01:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/LearnNote/collegeNote/test_all/test14/output_files/project.fit.smsg.


