

================================================================
== Vivado HLS Report for 'relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s'
================================================================
* Date:           Wed Nov 15 11:41:51 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     1.726|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     140|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|     140|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |tmp_1_1_fu_72_p2                |   icmp   |      0|  0|  18|          18|           1|
    |tmp_1_2_fu_94_p2                |   icmp   |      0|  0|  18|          18|           1|
    |tmp_1_3_fu_116_p2               |   icmp   |      0|  0|  18|          18|           1|
    |tmp_1_fu_50_p2                  |   icmp   |      0|  0|  18|          18|           1|
    |res_0_V_write_assign_fu_60_p3   |  select  |      0|  0|  17|           1|          17|
    |res_1_V_write_assign_fu_82_p3   |  select  |      0|  0|  17|           1|          17|
    |res_2_V_write_assign_fu_104_p3  |  select  |      0|  0|  17|           1|          17|
    |res_3_V_write_assign_fu_126_p3  |  select  |      0|  0|  17|           1|          17|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 140|          76|          72|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_ready       | out |    1| ap_ctrl_hs | relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> | return value |
|ap_return_0    | out |   18| ap_ctrl_hs | relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> | return value |
|ap_return_1    | out |   18| ap_ctrl_hs | relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> | return value |
|ap_return_2    | out |   18| ap_ctrl_hs | relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> | return value |
|ap_return_3    | out |   18| ap_ctrl_hs | relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> | return value |
|data_0_V_read  |  in |   18|   ap_none  |                              data_0_V_read                             |    scalar    |
|data_1_V_read  |  in |   18|   ap_none  |                              data_1_V_read                             |    scalar    |
|data_2_V_read  |  in |   18|   ap_none  |                              data_2_V_read                             |    scalar    |
|data_3_V_read  |  in |   18|   ap_none  |                              data_3_V_read                             |    scalar    |
+---------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.72>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_3_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 2 'read' 'data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_2_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 3 'read' 'data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 4 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 5 'read' 'data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_activation.h:40]   --->   Operation 6 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.19ns)   --->   "%tmp_1 = icmp sgt i18 %data_0_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 7 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.19> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = trunc i18 %data_0_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 8 'trunc' 'tmp' <Predicate = (tmp_1)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.53ns)   --->   "%res_0_V_write_assign = select i1 %tmp_1, i17 %tmp, i17 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 9 'select' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%res_0_V_write_assign_cast = zext i17 %res_0_V_write_assign to i18" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 10 'zext' 'res_0_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.19ns)   --->   "%tmp_1_1 = icmp sgt i18 %data_1_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 11 'icmp' 'tmp_1_1' <Predicate = true> <Delay = 1.19> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i18 %data_1_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 12 'trunc' 'tmp_5' <Predicate = (tmp_1_1)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.53ns)   --->   "%res_1_V_write_assign = select i1 %tmp_1_1, i17 %tmp_5, i17 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 13 'select' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%res_1_V_write_assign_cast = zext i17 %res_1_V_write_assign to i18" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 14 'zext' 'res_1_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.19ns)   --->   "%tmp_1_2 = icmp sgt i18 %data_2_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 15 'icmp' 'tmp_1_2' <Predicate = true> <Delay = 1.19> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i18 %data_2_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 16 'trunc' 'tmp_6' <Predicate = (tmp_1_2)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.53ns)   --->   "%res_2_V_write_assign = select i1 %tmp_1_2, i17 %tmp_6, i17 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 17 'select' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%res_2_V_write_assign_cast = zext i17 %res_2_V_write_assign to i18" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 18 'zext' 'res_2_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.19ns)   --->   "%tmp_1_3 = icmp sgt i18 %data_3_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 19 'icmp' 'tmp_1_3' <Predicate = true> <Delay = 1.19> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i18 %data_3_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 20 'trunc' 'tmp_7' <Predicate = (tmp_1_3)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.53ns)   --->   "%res_3_V_write_assign = select i1 %tmp_1_3, i17 %tmp_7, i17 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 21 'select' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%res_3_V_write_assign_cast = zext i17 %res_3_V_write_assign to i18" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 22 'zext' 'res_3_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i18, i18, i18, i18 } undef, i18 %res_0_V_write_assign_cast, 0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 23 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i18, i18, i18, i18 } %mrv, i18 %res_1_V_write_assign_cast, 1" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 24 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i18, i18, i18, i18 } %mrv_1, i18 %res_2_V_write_assign_cast, 2" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 25 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i18, i18, i18, i18 } %mrv_2, i18 %res_3_V_write_assign_cast, 3" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 26 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "ret { i18, i18, i18, i18 } %mrv_3" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 27 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_3_V_read_1           (read        ) [ 00]
data_2_V_read_1           (read        ) [ 00]
data_1_V_read_1           (read        ) [ 00]
data_0_V_read_1           (read        ) [ 00]
StgValue_6                (specpipeline) [ 00]
tmp_1                     (icmp        ) [ 01]
tmp                       (trunc       ) [ 00]
res_0_V_write_assign      (select      ) [ 00]
res_0_V_write_assign_cast (zext        ) [ 00]
tmp_1_1                   (icmp        ) [ 01]
tmp_5                     (trunc       ) [ 00]
res_1_V_write_assign      (select      ) [ 00]
res_1_V_write_assign_cast (zext        ) [ 00]
tmp_1_2                   (icmp        ) [ 01]
tmp_6                     (trunc       ) [ 00]
res_2_V_write_assign      (select      ) [ 00]
res_2_V_write_assign_cast (zext        ) [ 00]
tmp_1_3                   (icmp        ) [ 01]
tmp_7                     (trunc       ) [ 00]
res_3_V_write_assign      (select      ) [ 00]
res_3_V_write_assign_cast (zext        ) [ 00]
mrv                       (insertvalue ) [ 00]
mrv_1                     (insertvalue ) [ 00]
mrv_2                     (insertvalue ) [ 00]
mrv_3                     (insertvalue ) [ 00]
StgValue_27               (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="data_3_V_read_1_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="18" slack="0"/>
<pin id="28" dir="0" index="1" bw="18" slack="0"/>
<pin id="29" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="data_2_V_read_1_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="18" slack="0"/>
<pin id="34" dir="0" index="1" bw="18" slack="0"/>
<pin id="35" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="data_1_V_read_1_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="18" slack="0"/>
<pin id="40" dir="0" index="1" bw="18" slack="0"/>
<pin id="41" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="data_0_V_read_1_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="18" slack="0"/>
<pin id="46" dir="0" index="1" bw="18" slack="0"/>
<pin id="47" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="18" slack="0"/>
<pin id="52" dir="0" index="1" bw="18" slack="0"/>
<pin id="53" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="18" slack="0"/>
<pin id="58" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="res_0_V_write_assign_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="17" slack="0"/>
<pin id="63" dir="0" index="2" bw="17" slack="0"/>
<pin id="64" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_0_V_write_assign/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="res_0_V_write_assign_cast_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="17" slack="0"/>
<pin id="70" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_0_V_write_assign_cast/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_1_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="18" slack="0"/>
<pin id="74" dir="0" index="1" bw="18" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_5_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="18" slack="0"/>
<pin id="80" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="res_1_V_write_assign_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="17" slack="0"/>
<pin id="85" dir="0" index="2" bw="17" slack="0"/>
<pin id="86" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_1_V_write_assign/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="res_1_V_write_assign_cast_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="17" slack="0"/>
<pin id="92" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_1_V_write_assign_cast/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_1_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="18" slack="0"/>
<pin id="96" dir="0" index="1" bw="18" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_6_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="18" slack="0"/>
<pin id="102" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="res_2_V_write_assign_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="17" slack="0"/>
<pin id="107" dir="0" index="2" bw="17" slack="0"/>
<pin id="108" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_2_V_write_assign/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="res_2_V_write_assign_cast_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="17" slack="0"/>
<pin id="114" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_2_V_write_assign_cast/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_1_3_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="18" slack="0"/>
<pin id="118" dir="0" index="1" bw="18" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_7_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="18" slack="0"/>
<pin id="124" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="res_3_V_write_assign_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="17" slack="0"/>
<pin id="129" dir="0" index="2" bw="17" slack="0"/>
<pin id="130" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_3_V_write_assign/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="res_3_V_write_assign_cast_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="17" slack="0"/>
<pin id="136" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_3_V_write_assign_cast/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="mrv_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="72" slack="0"/>
<pin id="140" dir="0" index="1" bw="17" slack="0"/>
<pin id="141" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="mrv_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="72" slack="0"/>
<pin id="146" dir="0" index="1" bw="17" slack="0"/>
<pin id="147" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="mrv_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="72" slack="0"/>
<pin id="152" dir="0" index="1" bw="17" slack="0"/>
<pin id="153" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="mrv_3_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="72" slack="0"/>
<pin id="158" dir="0" index="1" bw="17" slack="0"/>
<pin id="159" dir="1" index="2" bw="72" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="8" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="6" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="44" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="20" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="59"><net_src comp="44" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="50" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="56" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="22" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="38" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="38" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="72" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="32" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="32" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="94" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="115"><net_src comp="104" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="26" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="26" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="116" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="137"><net_src comp="126" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="68" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="90" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="112" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="134" pin="1"/><net_sink comp="156" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> : data_0_V_read | {1 }
	Port: relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> : data_1_V_read | {1 }
	Port: relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> : data_2_V_read | {1 }
	Port: relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> : data_3_V_read | {1 }
  - Chain level:
	State 1
		res_0_V_write_assign : 1
		res_0_V_write_assign_cast : 2
		res_1_V_write_assign : 1
		res_1_V_write_assign_cast : 2
		res_2_V_write_assign : 1
		res_2_V_write_assign_cast : 2
		res_3_V_write_assign : 1
		res_3_V_write_assign_cast : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		StgValue_27 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |            tmp_1_fu_50           |    0    |    18   |
|   icmp   |           tmp_1_1_fu_72          |    0    |    18   |
|          |           tmp_1_2_fu_94          |    0    |    18   |
|          |          tmp_1_3_fu_116          |    0    |    18   |
|----------|----------------------------------|---------|---------|
|          |    res_0_V_write_assign_fu_60    |    0    |    17   |
|  select  |    res_1_V_write_assign_fu_82    |    0    |    17   |
|          |    res_2_V_write_assign_fu_104   |    0    |    17   |
|          |    res_3_V_write_assign_fu_126   |    0    |    17   |
|----------|----------------------------------|---------|---------|
|          |    data_3_V_read_1_read_fu_26    |    0    |    0    |
|   read   |    data_2_V_read_1_read_fu_32    |    0    |    0    |
|          |    data_1_V_read_1_read_fu_38    |    0    |    0    |
|          |    data_0_V_read_1_read_fu_44    |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |             tmp_fu_56            |    0    |    0    |
|   trunc  |            tmp_5_fu_78           |    0    |    0    |
|          |           tmp_6_fu_100           |    0    |    0    |
|          |           tmp_7_fu_122           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |  res_0_V_write_assign_cast_fu_68 |    0    |    0    |
|   zext   |  res_1_V_write_assign_cast_fu_90 |    0    |    0    |
|          | res_2_V_write_assign_cast_fu_112 |    0    |    0    |
|          | res_3_V_write_assign_cast_fu_134 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |            mrv_fu_138            |    0    |    0    |
|insertvalue|           mrv_1_fu_144           |    0    |    0    |
|          |           mrv_2_fu_150           |    0    |    0    |
|          |           mrv_3_fu_156           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   140   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   140  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   140  |
+-----------+--------+--------+
