<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">


<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    
    <title>rhea.cores.spi.spi &mdash; rhea 0.1pre documentation</title>
    
    <link rel="stylesheet" href="../../../../_static/classic.css" type="text/css" />
    <link rel="stylesheet" href="../../../../_static/pygments.css" type="text/css" />
    
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    '../../../../',
        VERSION:     '0.1pre',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true
      };
    </script>
    <script type="text/javascript" src="../../../../_static/jquery.js"></script>
    <script type="text/javascript" src="../../../../_static/underscore.js"></script>
    <script type="text/javascript" src="../../../../_static/doctools.js"></script>
    <script type="text/javascript" src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
    <link rel="top" title="rhea 0.1pre documentation" href="../../../../index.html" />
    <link rel="up" title="Module code" href="../../../index.html" /> 
  </head>
  <body role="document">
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="nav-item nav-item-0"><a href="../../../../index.html">rhea 0.1pre documentation</a> &raquo;</li>
          <li class="nav-item nav-item-1"><a href="../../../index.html" accesskey="U">Module code</a> &raquo;</li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <h1>Source code for rhea.cores.spi.spi</h1><div class="highlight"><pre>
<span class="c">#</span>
<span class="c"># Copyright (c) 2006-2015 Christopher L. Felton</span>
<span class="c">#</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">SPI interface</span>
<span class="sd">-------------</span>

<span class="sd">This module is controlled / configured from the register bus.</span>
<span class="sd">data can either be transferred from the register bus or</span>
<span class="sd">it can be transferred from the streaming interface.</span>

<span class="sd">This module is register compatible with the Xilinx OPB SPI</span>
<span class="sd">controller.  The interrupt register has been removed and replaced</span>
<span class="sd">with a clock divide register.</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="kn">from</span> <span class="nn">__future__</span> <span class="kn">import</span> <span class="n">absolute_import</span><span class="p">,</span> <span class="n">division</span>

<span class="kn">from</span> <span class="nn">myhdl</span> <span class="kn">import</span> <span class="o">*</span>

<span class="kn">from</span> <span class="nn">..fifo</span> <span class="kn">import</span> <span class="n">fifo_fast</span>
<span class="kn">from</span> <span class="nn">rhea.system</span> <span class="kn">import</span> <span class="n">FIFOBus</span>

<span class="kn">from</span> <span class="nn">.cso</span> <span class="kn">import</span> <span class="n">SPIControlStatus</span>


<div class="viewcode-block" id="spi_controller"><a class="viewcode-back" href="../../../../cores/spi.html#rhea.cores.spi.spi_controller">[docs]</a><span class="k">def</span> <span class="nf">spi_controller</span><span class="p">(</span>
    <span class="c"># ---[ Module Ports]---</span>
    <span class="n">glbl</span><span class="p">,</span>          <span class="c"># global interface, clock, reset, etc.</span>
    <span class="n">spibus</span><span class="p">,</span>        <span class="c"># external SPI bus</span>
    <span class="c"># optional ports</span>
    <span class="n">fifobus</span><span class="o">=</span><span class="bp">None</span><span class="p">,</span>  <span class="c"># streaming interface, FIFO bus</span>
    <span class="n">mmbus</span><span class="o">=</span><span class="bp">None</span><span class="p">,</span>    <span class="c"># memory-mapped bus, contro status access</span>
    <span class="n">cso</span><span class="o">=</span><span class="bp">None</span><span class="p">,</span>      <span class="c"># control-status object</span>
    
    <span class="c"># ---[ Module Parameters ]---</span>
    <span class="n">include_fifo</span><span class="o">=</span><span class="bp">True</span><span class="p">,</span>    <span class="c"># include aan 8 byte deep FIFO</span>
<span class="p">):</span>
    <span class="sd">&quot;&quot;&quot; SPI (Serial Peripheral Interface) module</span>
<span class="sd">    This module is an SPI controller (master) and can be used to interface</span>
<span class="sd">    with various external SPI devices.</span>

<span class="sd">    Arguments:</span>
<span class="sd">        glbl (Global): clock and reset interface</span>
<span class="sd">        spibus (SPIBus): external (off-chip) SPI bus</span>
<span class="sd">        fifobus (FIFOBus): interface to the FIFOs, write side is to</span>
<span class="sd">          the TX the read side from the RX.</span>
<span class="sd">        mmbus (MemoryMapped): a memory-mapped bus used to access</span>
<span class="sd">          the control-status signals.</span>
<span class="sd">        cso (ControlStatus): the control-status object used to control</span>
<span class="sd">          this peripheral</span>

<span class="sd">        include_fifo (bool): include the FIFO ... this is not fully</span>
<span class="sd">          implemented</span>

<span class="sd">    Note:</span>
<span class="sd">        At last check the register-file automation was not complete, only</span>
<span class="sd">        the `cso` external control or `cso` configuration can be utilized.</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="n">clock</span><span class="p">,</span> <span class="n">reset</span> <span class="o">=</span> <span class="n">glbl</span><span class="o">.</span><span class="n">clock</span><span class="p">,</span> <span class="n">glbl</span><span class="o">.</span><span class="n">reset</span>
    <span class="k">if</span> <span class="n">cso</span> <span class="ow">is</span> <span class="bp">None</span><span class="p">:</span>
        <span class="n">cso</span> <span class="o">=</span> <span class="n">spi_controller</span><span class="o">.</span><span class="n">cso</span><span class="p">()</span>

    <span class="c"># -- local signals --</span>
    <span class="n">ena</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="bp">False</span><span class="p">)</span>
    <span class="n">clkcnt</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">modbv</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="nb">min</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="nb">max</span><span class="o">=</span><span class="mi">2</span><span class="o">**</span><span class="mi">12</span><span class="p">))</span>
    <span class="n">bcnt</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="nb">min</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="nb">max</span><span class="o">=</span><span class="mi">8</span><span class="p">))</span>

    <span class="c"># separate tx and rx shift-registers (could be one in the same)</span>
    <span class="n">treg</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="mi">8</span><span class="p">:])</span>  <span class="c"># tx shift register</span>
    <span class="n">rreg</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="mi">8</span><span class="p">:])</span>  <span class="c"># rx shift register</span>
    
    <span class="n">x_sck</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="bp">False</span><span class="p">)</span>
    <span class="n">x_ss</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="bp">False</span><span class="p">)</span>
    <span class="n">x_mosi</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="bp">False</span><span class="p">)</span>
    <span class="n">x_miso</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="bp">False</span><span class="p">)</span>

    <span class="c"># internal FIFO bus interfaces</span>
    <span class="c">#   external FIFO side (FIFO to external SPI bus)</span>
    <span class="n">itx</span> <span class="o">=</span> <span class="n">FIFOBus</span><span class="p">(</span><span class="n">size</span><span class="o">=</span><span class="n">fifobus</span><span class="o">.</span><span class="n">size</span><span class="p">,</span> <span class="n">width</span><span class="o">=</span><span class="n">fifobus</span><span class="o">.</span><span class="n">width</span><span class="p">)</span>
    <span class="c">#   internal FIFO side (FIFO to internal bus)</span>
    <span class="n">irx</span> <span class="o">=</span> <span class="n">FIFOBus</span><span class="p">(</span><span class="n">size</span><span class="o">=</span><span class="n">fifobus</span><span class="o">.</span><span class="n">size</span><span class="p">,</span> <span class="n">width</span><span class="o">=</span><span class="n">fifobus</span><span class="o">.</span><span class="n">width</span><span class="p">)</span>
    
    <span class="n">states</span> <span class="o">=</span> <span class="n">enum</span><span class="p">(</span><span class="s">&#39;idle&#39;</span><span class="p">,</span> <span class="s">&#39;wait_hclk&#39;</span><span class="p">,</span> <span class="s">&#39;data_in&#39;</span><span class="p">,</span> <span class="s">&#39;data_change&#39;</span><span class="p">,</span>
                  <span class="s">&#39;write_fifo&#39;</span><span class="p">,</span> <span class="s">&#39;end&#39;</span><span class="p">)</span>
    <span class="n">state</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">states</span><span class="o">.</span><span class="n">idle</span><span class="p">)</span>

    <span class="c"># ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</span>
    <span class="c"># memory- mapped registers</span>
    <span class="c"># add the peripheral&#39;s regfile to the bus (informational only)</span>
    <span class="c"># @todo: the automatic building of the register files is incomplete</span>
    <span class="k">if</span> <span class="n">mmbus</span> <span class="ow">is</span> <span class="ow">not</span> <span class="bp">None</span><span class="p">:</span>
        <span class="c"># the register-file (rf) will drive all the cso signals</span>
        <span class="n">rf</span> <span class="o">=</span> <span class="n">cso</span><span class="o">.</span><span class="n">get_register_file</span><span class="p">()</span>
        <span class="n">mmbus</span><span class="o">.</span><span class="n">add</span><span class="p">(</span><span class="n">rf</span><span class="p">,</span> <span class="s">&#39;spi&#39;</span><span class="p">)</span>

    <span class="c"># FIFO for the wishbone data transfer</span>
    <span class="k">if</span> <span class="n">include_fifo</span><span class="p">:</span>
        <span class="n">fifo_tx_inst</span> <span class="o">=</span> <span class="n">fifo_fast</span><span class="p">(</span><span class="n">clock</span><span class="p">,</span> <span class="n">reset</span><span class="p">,</span> <span class="n">itx</span><span class="p">)</span>
        <span class="n">fifo_rx_inst</span> <span class="o">=</span> <span class="n">fifo_fast</span><span class="p">(</span><span class="n">clock</span><span class="p">,</span> <span class="n">reset</span><span class="p">,</span> <span class="n">irx</span><span class="p">)</span>

    <span class="nd">@always_comb</span>
    <span class="k">def</span> <span class="nf">rtl_assign</span><span class="p">():</span>
        <span class="n">cso</span><span class="o">.</span><span class="n">tx_fifo_count</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">itx</span><span class="o">.</span><span class="n">count</span>
        <span class="n">cso</span><span class="o">.</span><span class="n">rx_fifo_count</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">irx</span><span class="o">.</span><span class="n">count</span>

        <span class="k">if</span> <span class="n">clkcnt</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">:</span>
            <span class="n">ena</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">ena</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">True</span>

    <span class="n">clock_counts</span> <span class="o">=</span> <span class="nb">tuple</span><span class="p">([(</span><span class="mi">2</span><span class="o">**</span><span class="n">ii</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span> <span class="k">for</span> <span class="n">ii</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">13</span><span class="p">)])</span>

    <span class="nd">@always</span><span class="p">(</span><span class="n">clock</span><span class="o">.</span><span class="n">posedge</span><span class="p">)</span>
    <span class="k">def</span> <span class="nf">rtl_clk_div</span><span class="p">():</span>
        <span class="k">if</span> <span class="n">cso</span><span class="o">.</span><span class="n">enable</span> <span class="ow">and</span> <span class="n">clkcnt</span> <span class="o">!=</span> <span class="mi">0</span> <span class="ow">and</span> <span class="n">state</span> <span class="o">!=</span> <span class="n">states</span><span class="o">.</span><span class="n">idle</span><span class="p">:</span>
            <span class="n">clkcnt</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="p">(</span><span class="n">clkcnt</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">clkcnt</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">clock_counts</span><span class="p">[</span><span class="n">cso</span><span class="o">.</span><span class="n">clock_divisor</span><span class="p">]</span>

    <span class="nd">@always_seq</span><span class="p">(</span><span class="n">clock</span><span class="o">.</span><span class="n">posedge</span><span class="p">,</span> <span class="n">reset</span><span class="o">=</span><span class="n">reset</span><span class="p">)</span>
    <span class="k">def</span> <span class="nf">rtl_state_and_more</span><span class="p">():</span>
        <span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Designed to the following timing diagram</span>

<span class="sd">        SCK   CPOL=0 ______/---\___/---\___/---\___/---\___/---\___/---\___/---\___/---\___/---\ </span>
<span class="sd">              CPOL=1 ------\___/---\___/---\___/---\___/---\___/---\___/---\___/---\___/---\___/ </span>
<span class="sd">        SS           ---\_______________________________________________________________________ </span>
<span class="sd">        CPHA=0 MOSI  ...|.0....|.1.....|.2.....|.3.....|.4.....|.5.....|.6.....|.7.....|.0.....| </span>
<span class="sd">               MISO  ...|.0....|.1.....|.2.....|.3.....|.4.....|.5.....|.6.....|.7.....|.0.....| </span>
<span class="sd">        CPHA=1 MOSI  ...|....0.....|.1.....|.2.....|.3.....|.4.....|.5.....|.6.....|.7.....|.0...</span>
<span class="sd">               MISO  ......|.0.....|.1.....|.2.....|.3.....|.4.....|.5.....|.6.....|.7.....|.0...</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="n">cso</span><span class="o">.</span><span class="n">enable</span><span class="p">:</span>
            <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">idle</span>
            <span class="n">bcnt</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="mi">0</span>
            <span class="n">treg</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="mi">0</span>
            
            <span class="n">itx</span><span class="o">.</span><span class="n">read</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
            <span class="n">irx</span><span class="o">.</span><span class="n">write</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>

            <span class="n">x_sck</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
            <span class="n">x_ss</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">if</span> <span class="ow">not</span> <span class="n">cso</span><span class="o">.</span><span class="n">freeze</span><span class="p">:</span>
                <span class="c"># ~~~~ Idle state ~~~~</span>
                <span class="k">if</span> <span class="n">state</span> <span class="o">==</span> <span class="n">states</span><span class="o">.</span><span class="n">idle</span><span class="p">:</span>
                    <span class="n">bcnt</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="mi">7</span>
                    <span class="n">treg</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">itx</span><span class="o">.</span><span class="n">read_data</span>
                    <span class="n">x_sck</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">cso</span><span class="o">.</span><span class="n">clock_polarity</span>
                    <span class="n">irx</span><span class="o">.</span><span class="n">write</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
                    
                    <span class="k">if</span> <span class="ow">not</span> <span class="n">itx</span><span class="o">.</span><span class="n">empty</span> <span class="ow">and</span> <span class="ow">not</span> <span class="n">irx</span><span class="o">.</span><span class="n">full</span><span class="p">:</span>
                        <span class="n">itx</span><span class="o">.</span><span class="n">read</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">True</span>
                        <span class="n">x_ss</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
                        <span class="k">if</span> <span class="n">cso</span><span class="o">.</span><span class="n">clock_phase</span><span class="p">:</span>  <span class="c"># Clock in on second phase</span>
                            <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">wait_hclk</span>
                        <span class="k">else</span><span class="p">:</span>  <span class="c"># Clock in on first phase</span>
                            <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">data_in</span>
                    <span class="k">else</span><span class="p">:</span>
                        <span class="n">itx</span><span class="o">.</span><span class="n">read</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
                        <span class="n">x_ss</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">True</span>

                <span class="c"># ~~~~ Wait half clock period for cpha=1 ~~~~</span>
                <span class="k">elif</span> <span class="n">state</span> <span class="o">==</span> <span class="n">states</span><span class="o">.</span><span class="n">wait_hclk</span><span class="p">:</span>
                    <span class="n">itx</span><span class="o">.</span><span class="n">read</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
                    <span class="n">irx</span><span class="o">.</span><span class="n">write</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
                    <span class="k">if</span> <span class="n">ena</span><span class="p">:</span>
                        <span class="n">x_sck</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="ow">not</span> <span class="n">x_sck</span>
                        <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">data_in</span>

                <span class="c"># ~~~~ Clock data in (and out) ~~~~</span>
                <span class="k">elif</span> <span class="n">state</span> <span class="o">==</span> <span class="n">states</span><span class="o">.</span><span class="n">data_in</span><span class="p">:</span>
                    <span class="n">itx</span><span class="o">.</span><span class="n">read</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
                    <span class="n">irx</span><span class="o">.</span><span class="n">write</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
                    <span class="k">if</span> <span class="n">ena</span><span class="p">:</span>  <span class="c"># clk div</span>
                        <span class="n">x_sck</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="ow">not</span> <span class="n">x_sck</span>
                        <span class="n">rreg</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">concat</span><span class="p">(</span><span class="n">rreg</span><span class="p">[</span><span class="mi">7</span><span class="p">:</span><span class="mi">0</span><span class="p">],</span> <span class="n">x_miso</span><span class="p">)</span>
                        
                        <span class="k">if</span> <span class="n">cso</span><span class="o">.</span><span class="n">clock_phase</span> <span class="ow">and</span> <span class="n">bcnt</span> <span class="o">==</span> <span class="mi">0</span><span class="p">:</span>
                            <span class="n">irx</span><span class="o">.</span><span class="n">write</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">True</span>
                            <span class="k">if</span> <span class="n">itx</span><span class="o">.</span><span class="n">empty</span> <span class="ow">or</span> <span class="n">irx</span><span class="o">.</span><span class="n">full</span><span class="p">:</span>
                                <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">end</span>
                            <span class="k">else</span><span class="p">:</span>
                                <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">data_change</span>
                        <span class="k">else</span><span class="p">:</span>
                            <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">data_change</span>

                <span class="c"># ~~~~ Get ready for next byte out/in ~~~~</span>
                <span class="k">elif</span> <span class="n">state</span> <span class="o">==</span> <span class="n">states</span><span class="o">.</span><span class="n">data_change</span><span class="p">:</span>
                    <span class="n">itx</span><span class="o">.</span><span class="n">read</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
                    <span class="n">irx</span><span class="o">.</span><span class="n">write</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
                    <span class="k">if</span> <span class="n">ena</span><span class="p">:</span>
                        <span class="n">x_sck</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="ow">not</span> <span class="n">x_sck</span>
                        <span class="k">if</span> <span class="n">bcnt</span> <span class="o">==</span> <span class="mi">0</span><span class="p">:</span>  
                            <span class="k">if</span> <span class="ow">not</span> <span class="n">cso</span><span class="o">.</span><span class="n">clock_phase</span><span class="p">:</span>
                                <span class="n">irx</span><span class="o">.</span><span class="n">write</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">True</span>
                                
                            <span class="k">if</span> <span class="n">itx</span><span class="o">.</span><span class="n">empty</span> <span class="ow">or</span> <span class="n">irx</span><span class="o">.</span><span class="n">full</span><span class="p">:</span>
                                <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">end</span>
                            <span class="k">else</span><span class="p">:</span>  <span class="c"># more data to transfer</span>
                                <span class="n">bcnt</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="mi">7</span>
                                <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">data_in</span>
                                <span class="n">itx</span><span class="o">.</span><span class="n">read</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">True</span>
                                <span class="n">treg</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">itx</span><span class="o">.</span><span class="n">read_data</span>
                        <span class="k">else</span><span class="p">:</span>
                            <span class="n">treg</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">concat</span><span class="p">(</span><span class="n">treg</span><span class="p">[</span><span class="mi">7</span><span class="p">:</span><span class="mi">0</span><span class="p">],</span> <span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="mi">1</span><span class="p">:])</span>
                            <span class="n">bcnt</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">bcnt</span> <span class="o">-</span> <span class="mi">1</span>                        
                            <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">data_in</span>

                <span class="c"># ~~~~ End state ~~~~</span>
                <span class="k">elif</span> <span class="n">state</span> <span class="o">==</span> <span class="n">states</span><span class="o">.</span><span class="n">end</span><span class="p">:</span>
                    <span class="n">itx</span><span class="o">.</span><span class="n">read</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
                    <span class="n">irx</span><span class="o">.</span><span class="n">write</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
                    <span class="k">if</span> <span class="n">ena</span><span class="p">:</span>  <span class="c"># Wait half clock cycle go idle</span>
                        <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">idle</span>

                <span class="c"># Shouldn&#39;t happen, error in logic</span>
                <span class="k">else</span><span class="p">:</span>
                    <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">idle</span>
                    <span class="k">assert</span> <span class="bp">False</span><span class="p">,</span> <span class="s">&quot;SPI Invalid State&quot;</span>

    <span class="nd">@always_comb</span>
    <span class="k">def</span> <span class="nf">rtl_fifo_sel</span><span class="p">():</span>
        <span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        The `itx` and `irx` FIFO interfaces are driven by different</span>
<span class="sd">        logic depending on the configuration.  This modules accesses</span>
<span class="sd">        the `itx` read side and drives the `irx` write side.  The</span>
<span class="sd">        `itx` write side is driven by the `cso` or the `fifobus` port.</span>
<span class="sd">        The `irx` read side is accessed by the `cso` or the `fifobus`</span>
<span class="sd">        port.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="n">cso</span><span class="o">.</span><span class="n">bypass_fifo</span><span class="p">:</span>
            <span class="c"># data comes from the register file</span>
            <span class="n">cso</span><span class="o">.</span><span class="n">tx_empty</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">itx</span><span class="o">.</span><span class="n">empty</span>
            <span class="n">cso</span><span class="o">.</span><span class="n">tx_full</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">itx</span><span class="o">.</span><span class="n">full</span>
            <span class="n">itx</span><span class="o">.</span><span class="n">write_data</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">cso</span><span class="o">.</span><span class="n">tx_byte</span>

            <span class="n">cso</span><span class="o">.</span><span class="n">rx_empty</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">irx</span><span class="o">.</span><span class="n">empty</span>
            <span class="n">cso</span><span class="o">.</span><span class="n">rx_full</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">irx</span><span class="o">.</span><span class="n">empty</span>
            <span class="n">cso</span><span class="o">.</span><span class="n">rx_byte</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">irx</span><span class="o">.</span><span class="n">read_data</span>

            <span class="c"># @todo: if cso.tx_byte write signal (written by bus) drive the</span>
            <span class="c"># @todo: FIFO write signals, same if the cso.rx_byte is accessed</span>
            <span class="n">itx</span><span class="o">.</span><span class="n">write</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">cso</span><span class="o">.</span><span class="n">tx_write</span>
            <span class="n">irx</span><span class="o">.</span><span class="n">read_data</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">cso</span><span class="o">.</span><span class="n">rx_read</span>

        <span class="k">else</span><span class="p">:</span>
            <span class="c"># data comes from external FIFO bus interface</span>
            <span class="n">fifobus</span><span class="o">.</span><span class="n">full</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">itx</span><span class="o">.</span><span class="n">full</span>
            <span class="n">itx</span><span class="o">.</span><span class="n">write_data</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">fifobus</span><span class="o">.</span><span class="n">write_data</span>
            <span class="n">itx</span><span class="o">.</span><span class="n">write</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">fifobus</span><span class="o">.</span><span class="n">write</span>

            <span class="n">fifobus</span><span class="o">.</span><span class="n">empty</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">irx</span><span class="o">.</span><span class="n">empty</span>
            <span class="n">fifobus</span><span class="o">.</span><span class="n">read_data</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">irx</span><span class="o">.</span><span class="n">read_data</span>
            <span class="n">fifobus</span><span class="o">.</span><span class="n">read_valid</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">irx</span><span class="o">.</span><span class="n">read_valid</span>
            <span class="n">irx</span><span class="o">.</span><span class="n">read</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">fifobus</span><span class="o">.</span><span class="n">read</span>

        <span class="c"># same for all modes</span>
        <span class="n">irx</span><span class="o">.</span><span class="n">write_data</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">rreg</span>

    <span class="nd">@always_comb</span>
    <span class="k">def</span> <span class="nf">rtl_x_mosi</span><span class="p">():</span>
        <span class="c"># @todo lsbf control signal</span>
        <span class="n">x_mosi</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">treg</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>

    <span class="nd">@always</span><span class="p">(</span><span class="n">clock</span><span class="o">.</span><span class="n">posedge</span><span class="p">)</span>
    <span class="k">def</span> <span class="nf">rtl_spi_sigs</span><span class="p">():</span>
        <span class="n">spibus</span><span class="o">.</span><span class="n">sck</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">x_sck</span>

        <span class="k">if</span> <span class="n">cso</span><span class="o">.</span><span class="n">loopback</span><span class="p">:</span>
            <span class="n">spibus</span><span class="o">.</span><span class="n">mosi</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
            <span class="n">x_miso</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">x_mosi</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">spibus</span><span class="o">.</span><span class="n">mosi</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">x_mosi</span>
            <span class="n">x_miso</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">spibus</span><span class="o">.</span><span class="n">mosi</span>

        <span class="k">if</span> <span class="n">cso</span><span class="o">.</span><span class="n">manual_slave_select</span><span class="p">:</span>
            <span class="n">spibus</span><span class="o">.</span><span class="n">ss</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="o">~</span><span class="n">cso</span><span class="o">.</span><span class="n">slave_select</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">x_ss</span><span class="p">:</span>
                <span class="n">spibus</span><span class="o">.</span><span class="n">ss</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="mh">0xFF</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">spibus</span><span class="o">.</span><span class="n">ss</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="o">~</span><span class="n">cso</span><span class="o">.</span><span class="n">slave_select</span>

    <span class="c"># myhdl generators in the __debug__ conditionals is not </span>
    <span class="c"># converted.</span>
    <span class="k">if</span> <span class="n">spi_controller</span><span class="o">.</span><span class="n">debug</span><span class="p">:</span>
        <span class="nd">@instance</span>
        <span class="k">def</span> <span class="nf">mon_state</span><span class="p">():</span>
            <span class="k">print</span><span class="p">(</span><span class="s">&quot;  :{:8d}: initial state {}&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span>
                <span class="n">now</span><span class="p">(),</span> <span class="nb">str</span><span class="p">(</span><span class="n">state</span><span class="p">)))</span>
                
            <span class="k">while</span> <span class="bp">True</span><span class="p">:</span>
                <span class="k">yield</span> <span class="n">state</span>
                <span class="k">print</span><span class="p">(</span><span class="s">&quot;  :{:8d}: state trasition --&gt; {}&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span>
                    <span class="n">now</span><span class="p">(),</span> <span class="nb">str</span><span class="p">(</span><span class="n">state</span><span class="p">)))</span>
                
        <span class="n">fbidle</span> <span class="o">=</span> <span class="n">intbv</span><span class="p">(</span><span class="s">&#39;0000&#39;</span><span class="p">)[</span><span class="mi">4</span><span class="p">:]</span>

        <span class="nd">@instance</span>
        <span class="k">def</span> <span class="nf">mon_trace</span><span class="p">():</span>
            <span class="k">while</span> <span class="bp">True</span><span class="p">:</span>
                <span class="k">yield</span> <span class="n">clock</span><span class="o">.</span><span class="n">posedge</span>
                <span class="n">ccfb</span> <span class="o">=</span> <span class="n">concat</span><span class="p">(</span><span class="n">itx</span><span class="o">.</span><span class="n">write</span><span class="p">,</span> <span class="n">itx</span><span class="o">.</span><span class="n">read</span><span class="p">,</span> <span class="n">irx</span><span class="o">.</span><span class="n">write</span><span class="p">,</span> <span class="n">irx</span><span class="o">.</span><span class="n">read</span><span class="p">)</span>
                <span class="k">if</span> <span class="n">ccfb</span> <span class="o">!=</span> <span class="n">fbidle</span><span class="p">:</span>
                    <span class="n">fstr</span> <span class="o">=</span> <span class="s">&quot;  :{:8d}: tx: w{} r{}, f{} e{}, rx: w{} r{} f{} e{}&quot;</span>
                    <span class="k">print</span><span class="p">(</span><span class="n">fstr</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">now</span><span class="p">(),</span>
                        <span class="nb">int</span><span class="p">(</span><span class="n">itx</span><span class="o">.</span><span class="n">write</span><span class="p">),</span> <span class="nb">int</span><span class="p">(</span><span class="n">itx</span><span class="o">.</span><span class="n">read</span><span class="p">),</span> <span class="nb">int</span><span class="p">(</span><span class="n">itx</span><span class="o">.</span><span class="n">full</span><span class="p">),</span> <span class="nb">int</span><span class="p">(</span><span class="n">itx</span><span class="o">.</span><span class="n">empty</span><span class="p">),</span>
                        <span class="nb">int</span><span class="p">(</span><span class="n">irx</span><span class="o">.</span><span class="n">write</span><span class="p">),</span> <span class="nb">int</span><span class="p">(</span><span class="n">irx</span><span class="o">.</span><span class="n">read</span><span class="p">),</span> <span class="nb">int</span><span class="p">(</span><span class="n">irx</span><span class="o">.</span><span class="n">full</span><span class="p">),</span> <span class="nb">int</span><span class="p">(</span><span class="n">irx</span><span class="o">.</span><span class="n">empty</span><span class="p">),)</span>
                    <span class="p">)</span>
                    
        <span class="nd">@always</span><span class="p">(</span><span class="n">clock</span><span class="o">.</span><span class="n">posedge</span><span class="p">)</span>
        <span class="k">def</span> <span class="nf">mon_tx_fifo_write</span><span class="p">():</span>
            <span class="k">if</span> <span class="n">itx</span><span class="o">.</span><span class="n">write</span><span class="p">:</span>
                <span class="k">print</span><span class="p">(</span><span class="s">&quot;   WRITE tx fifo {:02X}&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="nb">int</span><span class="p">(</span><span class="n">itx</span><span class="o">.</span><span class="n">wdata</span><span class="p">)))</span>
            <span class="k">if</span> <span class="n">itx</span><span class="o">.</span><span class="n">read</span><span class="p">:</span>
                <span class="k">print</span><span class="p">(</span><span class="s">&quot;   READ tx fifo {:02X}&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="nb">int</span><span class="p">(</span><span class="n">itx</span><span class="o">.</span><span class="n">rdata</span><span class="p">)))</span>
                
        <span class="nd">@always</span><span class="p">(</span><span class="n">clock</span><span class="o">.</span><span class="n">posedge</span><span class="p">)</span>
        <span class="k">def</span> <span class="nf">mon_rx_fifo_write</span><span class="p">():</span>
            <span class="k">if</span> <span class="n">irx</span><span class="o">.</span><span class="n">write</span><span class="p">:</span>
                <span class="k">print</span><span class="p">(</span><span class="s">&quot;   WRITE rx fifo {:02X}&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="nb">int</span><span class="p">(</span><span class="n">irx</span><span class="o">.</span><span class="n">wdata</span><span class="p">)))</span>
                
            <span class="k">if</span> <span class="n">irx</span><span class="o">.</span><span class="n">read</span><span class="p">:</span>
                <span class="k">print</span><span class="p">(</span><span class="s">&quot;   READ rx fifo {:02X}&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="nb">int</span><span class="p">(</span><span class="n">irx</span><span class="o">.</span><span class="n">rdata</span><span class="p">)))</span>

    <span class="c"># return the myhdl generators</span>
    <span class="n">gens</span> <span class="o">=</span> <span class="n">instances</span><span class="p">()</span>
    <span class="k">return</span> <span class="n">gens</span>
</div>
<span class="n">spi_controller</span><span class="o">.</span><span class="n">debug</span> <span class="o">=</span> <span class="bp">False</span>
<span class="n">spi_controller</span><span class="o">.</span><span class="n">cso</span> <span class="o">=</span> <span class="n">SPIControlStatus</span>
<span class="c"># @todo: complete the portmap</span>
<span class="n">spi_controller</span><span class="o">.</span><span class="n">portmap</span> <span class="o">=</span> <span class="nb">dict</span><span class="p">()</span>
</pre></div>

          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<div id="searchbox" style="display: none" role="search">
  <h3>Quick search</h3>
    <form class="search" action="../../../../search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    <p class="searchtip" style="font-size: 90%">
    Enter search terms or a module, class or function name.
    </p>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../../genindex.html" title="General Index"
             >index</a></li>
        <li class="nav-item nav-item-0"><a href="../../../../index.html">rhea 0.1pre documentation</a> &raquo;</li>
          <li class="nav-item nav-item-1"><a href="../../../index.html" >Module code</a> &raquo;</li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
        &copy; Copyright 2015, Christopher L. Felton.
      Created using <a href="http://sphinx-doc.org/">Sphinx</a> 1.3.1.
    </div>
  </body>
</html>