// Seed: 614458083
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  assign id_1 = id_2 << 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  genvar id_4;
  tri1 id_5 = 1;
  assign id_1 = (1);
  wire id_6, id_7;
  module_0(
      id_4, id_6, id_7, id_1, id_6
  );
  assign id_2 = 1;
endmodule
