==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 8ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.348 ; gain = 92.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.348 ; gain = 92.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.348 ; gain = 92.906
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 184.348 ; gain = 92.906
WARNING: [XFORM 203-311] Ignored reset directive (AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:72:1): variable 'internal_intr' is not static or global variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 184.348 ; gain = 92.906
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:102:16) in function 'axis_to_ddr_writer'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:95:17) in function 'axis_to_ddr_writer' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 512 on port 'base_ddr_addr' (AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:143:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 184.348 ; gain = 92.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axis_to_ddr_writer' ...
WARNING: [SYN 201-107] Renaming port name 'axis_to_ddr_writer/FRAME_BUFFER_DIM' to 'axis_to_ddr_writer/FRAME_BUFFER_DIM_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axis_to_ddr_writer/FRAME_BUFFER_NUMBER' to 'axis_to_ddr_writer/FRAME_BUFFER_NUMBER_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axis_to_ddr_writer/BASE_ADDRESS' to 'axis_to_ddr_writer/BASE_ADDRESS_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axis_to_ddr_writer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.base_ddr_addr.buffer.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.286 seconds; current allocated memory: 113.067 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buffer' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 113.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axis_to_ddr_writer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axis_to_ddr_writer/inputStream_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axis_to_ddr_writer/base_ddr_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axis_to_ddr_writer/frame_index_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'frame_index_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axis_to_ddr_writer/frame_count' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'frame_count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axis_to_ddr_writer/base_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axis_to_ddr_writer/frame_buffer_dim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axis_to_ddr_writer/frame_buffer_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axis_to_ddr_writer/frame_buffer_number' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axis_to_ddr_writer/update_intr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axis_to_ddr_writer/custom_intr' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'custom_intr' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'axis_to_ddr_writer' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'inner_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'FRAME_BUFFER_DIM_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'FRAME_BUFFER_NUMBER_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'FRAME_OFFSET' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'BASE_ADDRESS_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'frame_count_inner' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'base_address', 'frame_buffer_dim', 'frame_buffer_offset', 'frame_buffer_number' and 'update_intr' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'axis_to_ddr_writer_buffer' to 'axis_to_ddr_writebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'axis_to_ddr_writer_mul_32ns_8ns_35_2_1' to 'axis_to_ddr_writecud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'axis_to_ddr_writecud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axis_to_ddr_writer'.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 114.667 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'axis_to_ddr_writecud_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'axis_to_ddr_writebkb_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 184.348 ; gain = 92.906
INFO: [VHDL 208-304] Generating VHDL RTL for axis_to_ddr_writer.
INFO: [VLOG 209-307] Generating Verilog RTL for axis_to_ddr_writer.
INFO: [HLS 200-112] Total elapsed time: 13.34 seconds; peak allocated memory: 114.667 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.359 ; gain = 94.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.359 ; gain = 94.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 184.359 ; gain = 94.504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 184.359 ; gain = 94.504
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 184.359 ; gain = 94.504
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:98:16) in function 'axis_to_ddr_writer'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:91:17) in function 'axis_to_ddr_writer' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 512 on port 'base_ddr_addr' (AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 184.359 ; gain = 94.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axis_to_ddr_writer' ...
WARNING: [SYN 201-107] Renaming port name 'axis_to_ddr_writer/FRAME_BUFFER_DIM' to 'axis_to_ddr_writer/FRAME_BUFFER_DIM_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axis_to_ddr_writer/FRAME_BUFFER_NUMBER' to 'axis_to_ddr_writer/FRAME_BUFFER_NUMBER_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axis_to_ddr_writer/BASE_ADDRESS' to 'axis_to_ddr_writer/BASE_ADDRESS_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axis_to_ddr_writer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.base_ddr_addr.buffer.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.422 seconds; current allocated memory: 113.050 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buffer' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 113.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axis_to_ddr_writer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axis_to_ddr_writer/inputStream_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axis_to_ddr_writer/base_ddr_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axis_to_ddr_writer/frame_index_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'frame_index_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axis_to_ddr_writer/frame_count' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'frame_count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axis_to_ddr_writer/base_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axis_to_ddr_writer/frame_buffer_dim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axis_to_ddr_writer/frame_buffer_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axis_to_ddr_writer/frame_buffer_number' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axis_to_ddr_writer/update_intr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axis_to_ddr_writer' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'inner_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'FRAME_BUFFER_DIM_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'FRAME_BUFFER_NUMBER_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'FRAME_OFFSET' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'BASE_ADDRESS_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'frame_count_inner' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'base_address', 'frame_buffer_dim', 'frame_buffer_offset', 'frame_buffer_number' and 'update_intr' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'axis_to_ddr_writer_buffer' to 'axis_to_ddr_writebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'axis_to_ddr_writer_mul_32ns_8ns_35_2_1' to 'axis_to_ddr_writecud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'axis_to_ddr_writecud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axis_to_ddr_writer'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 114.605 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'axis_to_ddr_writecud_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'axis_to_ddr_writebkb_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.359 ; gain = 94.504
INFO: [VHDL 208-304] Generating VHDL RTL for axis_to_ddr_writer.
INFO: [VLOG 209-307] Generating Verilog RTL for axis_to_ddr_writer.
INFO: [HLS 200-112] Total elapsed time: 13.581 seconds; peak allocated memory: 114.605 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
