Timing Violation Report Min Delay Analysis

SmartTime Version 2025.2
Microchip Technology Inc. - Microchip Libero Software Release 2025.2 (Version 2025.2.0.14)
Date: Sun Jan 18 23:56:20 2026


Design: BaseDesign
Family: PolarFireSoC
Die: MPFS095T
Package: FCSG325
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_lt,fast_hv_lt,slow_lv_ht


Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3[0]:D
  Delay (ns):              0.288
  Slack (ns):              0.033
  Arrival (ns):            3.209
  Required (ns):           3.176
  Operating Conditions: slow_lv_lt

Path 2
  From: sram_test_module_0/exp_d1[12]:CLK
  To:   sram_test_module_0/exp_d2[12]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            2.108
  Required (ns):           2.034
  Operating Conditions: fast_hv_lt

Path 3
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[1]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            2.099
  Required (ns):           2.025
  Operating Conditions: fast_hv_lt

Path 4
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5[0]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            2.128
  Required (ns):           2.054
  Operating Conditions: fast_hv_lt

Path 5
  From: sram_test_module_0/rd_d1[13]:CLK
  To:   sram_test_module_0/rd_d2[13]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            2.123
  Required (ns):           2.047
  Operating Conditions: fast_hv_lt

Path 6
  From: sram_test_module_0/exp_d1[8]:CLK
  To:   sram_test_module_0/exp_d2[8]:D
  Delay (ns):              0.155
  Slack (ns):              0.078
  Arrival (ns):            2.117
  Required (ns):           2.039
  Operating Conditions: fast_hv_lt

Path 7
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2[0]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            2.109
  Required (ns):           2.031
  Operating Conditions: fast_hv_lt

Path 8
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[3].gpin1[3]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[3].gpin2[3]:D
  Delay (ns):              0.153
  Slack (ns):              0.080
  Arrival (ns):            2.106
  Required (ns):           2.026
  Operating Conditions: fast_hv_lt

Path 9
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6[0]:D
  Delay (ns):              0.154
  Slack (ns):              0.080
  Arrival (ns):            2.134
  Required (ns):           2.054
  Operating Conditions: fast_hv_lt

Path 10
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[5]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[5]:D
  Delay (ns):              0.158
  Slack (ns):              0.082
  Arrival (ns):            2.109
  Required (ns):           2.027
  Operating Conditions: fast_hv_lt

Path 11
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_2[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_1[0]:D
  Delay (ns):              0.156
  Slack (ns):              0.083
  Arrival (ns):            2.109
  Required (ns):           2.026
  Operating Conditions: fast_hv_lt

Path 12
  From: sram_test_module_0/exp_d1[7]:CLK
  To:   sram_test_module_0/exp_d2[7]:D
  Delay (ns):              0.161
  Slack (ns):              0.084
  Arrival (ns):            2.123
  Required (ns):           2.039
  Operating Conditions: fast_hv_lt

Path 13
  From: sram_test_module_0/exp_d1[5]:CLK
  To:   sram_test_module_0/exp_d2[5]:D
  Delay (ns):              0.161
  Slack (ns):              0.084
  Arrival (ns):            2.130
  Required (ns):           2.046
  Operating Conditions: fast_hv_lt

Path 14
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].gpin1[2]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].gpin2[2]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            2.130
  Required (ns):           2.046
  Operating Conditions: fast_hv_lt

Path 15
  From: sram_test_module_0/rd_d1[18]:CLK
  To:   sram_test_module_0/rd_d2[18]:D
  Delay (ns):              0.159
  Slack (ns):              0.085
  Arrival (ns):            2.132
  Required (ns):           2.047
  Operating Conditions: fast_hv_lt

Path 16
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:D
  Delay (ns):              0.159
  Slack (ns):              0.085
  Arrival (ns):            2.107
  Required (ns):           2.022
  Operating Conditions: fast_hv_lt

Path 17
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_0[6]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[6]:D
  Delay (ns):              0.159
  Slack (ns):              0.085
  Arrival (ns):            2.112
  Required (ns):           2.027
  Operating Conditions: fast_hv_lt

Path 18
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9[0]:D
  Delay (ns):              0.159
  Slack (ns):              0.085
  Arrival (ns):            2.139
  Required (ns):           2.054
  Operating Conditions: fast_hv_lt

Path 19
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[16]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[16]:D
  Delay (ns):              0.160
  Slack (ns):              0.086
  Arrival (ns):            2.108
  Required (ns):           2.022
  Operating Conditions: fast_hv_lt

Path 20
  From: MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_data_Z[1]:CLK
  To:   MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ie.genblk1[1].interrupt_enable_register_0/interrupt_enable_reg:D
  Delay (ns):              0.161
  Slack (ns):              0.087
  Arrival (ns):            2.132
  Required (ns):           2.045
  Operating Conditions: fast_hv_lt

Path 21
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:D
  Delay (ns):              0.162
  Slack (ns):              0.088
  Arrival (ns):            2.110
  Required (ns):           2.022
  Operating Conditions: fast_hv_lt

Path 22
  From: sram_test_module_0/exp_d1[4]:CLK
  To:   sram_test_module_0/exp_d2[4]:D
  Delay (ns):              0.163
  Slack (ns):              0.089
  Arrival (ns):            2.132
  Required (ns):           2.043
  Operating Conditions: fast_hv_lt

Path 23
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_1[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_0[0]:D
  Delay (ns):              0.162
  Slack (ns):              0.089
  Arrival (ns):            2.115
  Required (ns):           2.026
  Operating Conditions: fast_hv_lt

Path 24
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:D
  Delay (ns):              0.162
  Slack (ns):              0.089
  Arrival (ns):            2.111
  Required (ns):           2.022
  Operating Conditions: fast_hv_lt

Path 25
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8[0]:D
  Delay (ns):              0.163
  Slack (ns):              0.089
  Arrival (ns):            2.143
  Required (ns):           2.054
  Operating Conditions: fast_hv_lt

Path 26
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4[0]:D
  Delay (ns):              0.163
  Slack (ns):              0.089
  Arrival (ns):            2.143
  Required (ns):           2.054
  Operating Conditions: fast_hv_lt

Path 27
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:D
  Delay (ns):              0.163
  Slack (ns):              0.089
  Arrival (ns):            2.120
  Required (ns):           2.031
  Operating Conditions: fast_hv_lt

Path 28
  From: sram_test_module_0/rd_d1[15]:CLK
  To:   sram_test_module_0/rd_d2[15]:D
  Delay (ns):              0.164
  Slack (ns):              0.090
  Arrival (ns):            2.137
  Required (ns):           2.047
  Operating Conditions: fast_hv_lt

Path 29
  From: sram_test_module_0/exp_d1[6]:CLK
  To:   sram_test_module_0/exp_d2[6]:D
  Delay (ns):              0.164
  Slack (ns):              0.090
  Arrival (ns):            2.133
  Required (ns):           2.043
  Operating Conditions: fast_hv_lt

Path 30
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13[0]:D
  Delay (ns):              0.164
  Slack (ns):              0.090
  Arrival (ns):            2.144
  Required (ns):           2.054
  Operating Conditions: fast_hv_lt

Path 31
  From: sram_test_module_0/exp_d1[19]:CLK
  To:   sram_test_module_0/exp_d2[19]:D
  Delay (ns):              0.164
  Slack (ns):              0.091
  Arrival (ns):            2.116
  Required (ns):           2.025
  Operating Conditions: fast_hv_lt

Path 32
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/genblk1.rst_synch_reg[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/genblk1.rst_synch_reg[0]:D
  Delay (ns):              0.164
  Slack (ns):              0.091
  Arrival (ns):            2.100
  Required (ns):           2.009
  Operating Conditions: fast_hv_lt

Path 33
  From: sram_test_module_0/st1:CLK
  To:   sram_test_module_0/st_prev:D
  Delay (ns):              0.167
  Slack (ns):              0.093
  Arrival (ns):            2.135
  Required (ns):           2.042
  Operating Conditions: fast_hv_lt

Path 34
  From: sram_test_module_0/expected[12]:CLK
  To:   sram_test_module_0/data_write_portA[12]:D
  Delay (ns):              0.207
  Slack (ns):              0.104
  Arrival (ns):            2.169
  Required (ns):           2.065
  Operating Conditions: fast_hv_lt

Path 35
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:D
  Delay (ns):              0.210
  Slack (ns):              0.105
  Arrival (ns):            2.190
  Required (ns):           2.085
  Operating Conditions: fast_hv_lt

Path 36
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[22]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[22]:D
  Delay (ns):              0.253
  Slack (ns):              0.111
  Arrival (ns):            2.212
  Required (ns):           2.101
  Operating Conditions: fast_hv_lt

Path 37
  From: sram_test_module_0/expected[18]:CLK
  To:   sram_test_module_0/data_write_portA[18]:D
  Delay (ns):              0.221
  Slack (ns):              0.112
  Arrival (ns):            2.183
  Required (ns):           2.071
  Operating Conditions: fast_hv_lt

Path 38
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12[0]:D
  Delay (ns):              0.186
  Slack (ns):              0.112
  Arrival (ns):            2.166
  Required (ns):           2.054
  Operating Conditions: fast_hv_lt

Path 39
  From: sram_test_module_0/exp_d1[13]:CLK
  To:   sram_test_module_0/exp_d2[13]:D
  Delay (ns):              0.187
  Slack (ns):              0.113
  Arrival (ns):            2.146
  Required (ns):           2.033
  Operating Conditions: fast_hv_lt

Path 40
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10[0]:D
  Delay (ns):              0.187
  Slack (ns):              0.113
  Arrival (ns):            2.167
  Required (ns):           2.054
  Operating Conditions: fast_hv_lt

Path 41
  From: sram_test_module_0/expected[14]:CLK
  To:   sram_test_module_0/exp_d1[14]:D
  Delay (ns):              0.224
  Slack (ns):              0.115
  Arrival (ns):            2.186
  Required (ns):           2.071
  Operating Conditions: fast_hv_lt

Path 42
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_synch[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_in_write[1]:D
  Delay (ns):              0.189
  Slack (ns):              0.116
  Arrival (ns):            3.569
  Required (ns):           3.453
  Operating Conditions: fast_hv_lt

Path 43
  From: sram_test_module_0/exp_d1[3]:CLK
  To:   sram_test_module_0/exp_d2[3]:D
  Delay (ns):              0.192
  Slack (ns):              0.117
  Arrival (ns):            2.151
  Required (ns):           2.034
  Operating Conditions: fast_hv_lt

Path 44
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[14]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[13]:D
  Delay (ns):              0.193
  Slack (ns):              0.117
  Arrival (ns):            3.353
  Required (ns):           3.236
  Operating Conditions: fast_hv_lt

Path 45
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_0[7]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[7]:D
  Delay (ns):              0.191
  Slack (ns):              0.117
  Arrival (ns):            2.144
  Required (ns):           2.027
  Operating Conditions: fast_hv_lt

Path 46
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14[0]:D
  Delay (ns):              0.191
  Slack (ns):              0.117
  Arrival (ns):            2.171
  Required (ns):           2.054
  Operating Conditions: fast_hv_lt

Path 47
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:D
  Delay (ns):              0.192
  Slack (ns):              0.118
  Arrival (ns):            2.164
  Required (ns):           2.046
  Operating Conditions: fast_hv_lt

Path 48
  From: sram_test_module_0/rd_d1[12]:CLK
  To:   sram_test_module_0/rd_d2[12]:D
  Delay (ns):              0.193
  Slack (ns):              0.119
  Arrival (ns):            2.166
  Required (ns):           2.047
  Operating Conditions: fast_hv_lt

Path 49
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff[2]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[2]:D
  Delay (ns):              0.196
  Slack (ns):              0.119
  Arrival (ns):            2.144
  Required (ns):           2.025
  Operating Conditions: fast_hv_lt

Path 50
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[15]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[14]:D
  Delay (ns):              0.195
  Slack (ns):              0.119
  Arrival (ns):            3.355
  Required (ns):           3.236
  Operating Conditions: fast_hv_lt

Path 51
  From: sram_test_module_0/exp_d1[18]:CLK
  To:   sram_test_module_0/exp_d2[18]:D
  Delay (ns):              0.197
  Slack (ns):              0.120
  Arrival (ns):            2.159
  Required (ns):           2.039
  Operating Conditions: fast_hv_lt

Path 52
  From: sram_test_module_0/exp_d1[0]:CLK
  To:   sram_test_module_0/exp_d2[0]:D
  Delay (ns):              0.194
  Slack (ns):              0.120
  Arrival (ns):            2.153
  Required (ns):           2.033
  Operating Conditions: fast_hv_lt

Path 53
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[14]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[14]:D
  Delay (ns):              0.197
  Slack (ns):              0.120
  Arrival (ns):            2.147
  Required (ns):           2.027
  Operating Conditions: fast_hv_lt

Path 54
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_synch[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_in_write[0]:D
  Delay (ns):              0.193
  Slack (ns):              0.120
  Arrival (ns):            3.573
  Required (ns):           3.453
  Operating Conditions: fast_hv_lt

Path 55
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[24]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[23]:D
  Delay (ns):              0.196
  Slack (ns):              0.120
  Arrival (ns):            3.357
  Required (ns):           3.237
  Operating Conditions: fast_hv_lt

Path 56
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[22]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[21]:D
  Delay (ns):              0.196
  Slack (ns):              0.120
  Arrival (ns):            3.357
  Required (ns):           3.237
  Operating Conditions: fast_hv_lt

Path 57
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg[19]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[19]:D
  Delay (ns):              0.210
  Slack (ns):              0.121
  Arrival (ns):            2.158
  Required (ns):           2.037
  Operating Conditions: fast_hv_lt

Path 58
  From: sram_test_module_0/exp_d1[15]:CLK
  To:   sram_test_module_0/exp_d2[15]:D
  Delay (ns):              0.196
  Slack (ns):              0.122
  Arrival (ns):            2.161
  Required (ns):           2.039
  Operating Conditions: fast_hv_lt

Path 59
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[2]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[1]:D
  Delay (ns):              0.198
  Slack (ns):              0.122
  Arrival (ns):            3.358
  Required (ns):           3.236
  Operating Conditions: fast_hv_lt

Path 60
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[11]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[10]:D
  Delay (ns):              0.197
  Slack (ns):              0.122
  Arrival (ns):            3.361
  Required (ns):           3.239
  Operating Conditions: fast_hv_lt

Path 61
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[31]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/Load[31]:D
  Delay (ns):              0.271
  Slack (ns):              0.122
  Arrival (ns):            2.226
  Required (ns):           2.104
  Operating Conditions: fast_hv_lt

Path 62
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:D
  Delay (ns):              0.196
  Slack (ns):              0.122
  Arrival (ns):            2.168
  Required (ns):           2.046
  Operating Conditions: fast_hv_lt

Path 63
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:D
  Delay (ns):              0.195
  Slack (ns):              0.122
  Arrival (ns):            2.144
  Required (ns):           2.022
  Operating Conditions: fast_hv_lt

Path 64
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_synch[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_in_write[0]:D
  Delay (ns):              0.196
  Slack (ns):              0.123
  Arrival (ns):            2.165
  Required (ns):           2.042
  Operating Conditions: fast_hv_lt

Path 65
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[29]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[28]:D
  Delay (ns):              0.199
  Slack (ns):              0.123
  Arrival (ns):            3.360
  Required (ns):           3.237
  Operating Conditions: fast_hv_lt

Path 66
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[2]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[1]:D
  Delay (ns):              0.198
  Slack (ns):              0.124
  Arrival (ns):            2.152
  Required (ns):           2.028
  Operating Conditions: fast_hv_lt

Path 67
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[18]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[17]:D
  Delay (ns):              0.200
  Slack (ns):              0.124
  Arrival (ns):            3.360
  Required (ns):           3.236
  Operating Conditions: fast_hv_lt

Path 68
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:D
  Delay (ns):              0.199
  Slack (ns):              0.124
  Arrival (ns):            2.147
  Required (ns):           2.023
  Operating Conditions: fast_hv_lt

Path 69
  From: sram_test_module_0/state[0]:CLK
  To:   sram_test_module_0/state[0]:D
  Delay (ns):              0.193
  Slack (ns):              0.125
  Arrival (ns):            2.161
  Required (ns):           2.036
  Operating Conditions: fast_hv_lt

Path 70
  From: sram_test_module_0/exp_d1[9]:CLK
  To:   sram_test_module_0/exp_d2[9]:D
  Delay (ns):              0.210
  Slack (ns):              0.125
  Arrival (ns):            2.172
  Required (ns):           2.047
  Operating Conditions: fast_hv_lt

Path 71
  From: sram_test_module_0/exp_d1[10]:CLK
  To:   sram_test_module_0/exp_d2[10]:D
  Delay (ns):              0.199
  Slack (ns):              0.125
  Arrival (ns):            2.158
  Required (ns):           2.033
  Operating Conditions: fast_hv_lt

Path 72
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[8]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr[8]:D
  Delay (ns):              0.199
  Slack (ns):              0.125
  Arrival (ns):            2.154
  Required (ns):           2.029
  Operating Conditions: fast_hv_lt

Path 73
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[0]:D
  Delay (ns):              0.200
  Slack (ns):              0.125
  Arrival (ns):            3.363
  Required (ns):           3.238
  Operating Conditions: fast_hv_lt

Path 74
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[22]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[21]:D
  Delay (ns):              0.200
  Slack (ns):              0.125
  Arrival (ns):            3.361
  Required (ns):           3.236
  Operating Conditions: fast_hv_lt

Path 75
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[13]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[12]:D
  Delay (ns):              0.200
  Slack (ns):              0.125
  Arrival (ns):            3.364
  Required (ns):           3.239
  Operating Conditions: fast_hv_lt

Path 76
  From: CoreTimer_C0_0/CoreTimer_C0_0/CountIsZeroReg:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/RawTimInt:D
  Delay (ns):              0.202
  Slack (ns):              0.125
  Arrival (ns):            2.176
  Required (ns):           2.051
  Operating Conditions: fast_hv_lt

Path 77
  From: sram_test_module_0/valid_cnt[1]:CLK
  To:   sram_test_module_0/valid_cnt[1]:D
  Delay (ns):              0.197
  Slack (ns):              0.126
  Arrival (ns):            2.166
  Required (ns):           2.040
  Operating Conditions: fast_hv_lt

Path 78
  From: sram_test_module_0/expected[9]:CLK
  To:   sram_test_module_0/exp_d1[9]:D
  Delay (ns):              0.213
  Slack (ns):              0.126
  Arrival (ns):            2.176
  Required (ns):           2.050
  Operating Conditions: fast_hv_lt

Path 79
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[17]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/Load[17]:D
  Delay (ns):              0.221
  Slack (ns):              0.126
  Arrival (ns):            2.175
  Required (ns):           2.049
  Operating Conditions: fast_hv_lt

Path 80
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:D
  Delay (ns):              0.201
  Slack (ns):              0.126
  Arrival (ns):            2.149
  Required (ns):           2.023
  Operating Conditions: fast_hv_lt

Path 81
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:D
  Delay (ns):              0.200
  Slack (ns):              0.126
  Arrival (ns):            2.180
  Required (ns):           2.054
  Operating Conditions: fast_hv_lt

Path 82
  From: sram_test_module_0/valid_cnt[1]:CLK
  To:   sram_test_module_0/valid_cnt[0]:D
  Delay (ns):              0.204
  Slack (ns):              0.127
  Arrival (ns):            2.173
  Required (ns):           2.046
  Operating Conditions: fast_hv_lt

Path 83
  From: sram_test_module_0/state[0]:CLK
  To:   sram_test_module_0/error_latch:D
  Delay (ns):              0.201
  Slack (ns):              0.127
  Arrival (ns):            2.169
  Required (ns):           2.042
  Operating Conditions: fast_hv_lt

Path 84
  From: sram_test_module_0/expected[1]:CLK
  To:   sram_test_module_0/exp_d1[1]:D
  Delay (ns):              0.201
  Slack (ns):              0.127
  Arrival (ns):            2.164
  Required (ns):           2.037
  Operating Conditions: fast_hv_lt

Path 85
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[34]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[33]:D
  Delay (ns):              0.201
  Slack (ns):              0.127
  Arrival (ns):            2.151
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 86
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[3]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[2]:D
  Delay (ns):              0.202
  Slack (ns):              0.127
  Arrival (ns):            3.365
  Required (ns):           3.238
  Operating Conditions: fast_hv_lt

Path 87
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[3]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[2]:D
  Delay (ns):              0.203
  Slack (ns):              0.127
  Arrival (ns):            3.363
  Required (ns):           3.236
  Operating Conditions: fast_hv_lt

Path 88
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[25]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[24]:D
  Delay (ns):              0.203
  Slack (ns):              0.127
  Arrival (ns):            3.364
  Required (ns):           3.237
  Operating Conditions: fast_hv_lt

Path 89
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[5]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[4]:D
  Delay (ns):              0.202
  Slack (ns):              0.127
  Arrival (ns):            3.367
  Required (ns):           3.240
  Operating Conditions: fast_hv_lt

Path 90
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[38]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[37]:D
  Delay (ns):              0.205
  Slack (ns):              0.127
  Arrival (ns):            3.381
  Required (ns):           3.254
  Operating Conditions: fast_hv_lt

Path 91
  From: sram_test_module_0/exp_d1[2]:CLK
  To:   sram_test_module_0/exp_d2[2]:D
  Delay (ns):              0.202
  Slack (ns):              0.128
  Arrival (ns):            2.161
  Required (ns):           2.033
  Operating Conditions: fast_hv_lt

Path 92
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[3]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[2]:D
  Delay (ns):              0.202
  Slack (ns):              0.128
  Arrival (ns):            2.156
  Required (ns):           2.028
  Operating Conditions: fast_hv_lt

Path 93
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[13]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[12]:D
  Delay (ns):              0.204
  Slack (ns):              0.128
  Arrival (ns):            3.364
  Required (ns):           3.236
  Operating Conditions: fast_hv_lt

Path 94
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[31]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[30]:D
  Delay (ns):              0.203
  Slack (ns):              0.128
  Arrival (ns):            3.375
  Required (ns):           3.247
  Operating Conditions: fast_hv_lt

Path 95
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[26]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[25]:D
  Delay (ns):              0.204
  Slack (ns):              0.128
  Arrival (ns):            3.376
  Required (ns):           3.248
  Operating Conditions: fast_hv_lt

Path 96
  From: sram_test_module_0/exp_d1[17]:CLK
  To:   sram_test_module_0/exp_d2[17]:D
  Delay (ns):              0.203
  Slack (ns):              0.129
  Arrival (ns):            2.168
  Required (ns):           2.039
  Operating Conditions: fast_hv_lt

Path 97
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[19]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[18]:D
  Delay (ns):              0.205
  Slack (ns):              0.129
  Arrival (ns):            3.365
  Required (ns):           3.236
  Operating Conditions: fast_hv_lt

Path 98
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:D
  Delay (ns):              0.198
  Slack (ns):              0.130
  Arrival (ns):            2.151
  Required (ns):           2.021
  Operating Conditions: fast_hv_lt

Path 99
  From: CoreTimer_C0_0/CoreTimer_C0_0/Count[18]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[18]:D
  Delay (ns):              0.238
  Slack (ns):              0.130
  Arrival (ns):            2.219
  Required (ns):           2.089
  Operating Conditions: fast_hv_lt

Path 100
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7[0]:D
  Delay (ns):              0.204
  Slack (ns):              0.130
  Arrival (ns):            2.184
  Required (ns):           2.054
  Operating Conditions: fast_hv_lt

