Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/jinyeobo/Documents/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ID_Stage_Testbench_behav xil_defaultlib.ID_Stage_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.id_latch
Compiling module xil_defaultlib.final_ID_stage
Compiling module xil_defaultlib.ID_Stage_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot ID_Stage_Testbench_behav
