// Seed: 658516455
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  uwire id_11;
  id_12 :
  assert property (@(posedge id_7 + id_4) id_11)
  else $display;
  assign id_9 = id_8;
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    input uwire id_2,
    input supply0 id_3
);
  wire id_5;
  wire id_6;
  module_0(
      id_5, id_6, id_6, id_6, id_6, id_6, id_5, id_5, id_6, id_6
  );
endmodule
