{
  "Top": "dut",
  "RtlTop": "dut",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": [
      "unroll perform_conv\/Lc {} {}",
      "unroll perform_conv\/Lr {} {}",
      "pipeline perform_conv\/Lm {} {}",
      "array_partition cnn_xcel {{partition positionBooleanCmd} {variable positionBooleanTextRequiredmem_conv2} {cyclic positionBoolean0type} {factor 5} {dim 1}} {}",
      "array_partition cnn_xcel {{partition positionBooleanCmd} {variable positionBooleanTextRequiredmem_conv1} {cyclic positionBoolean0type} {factor 3} {dim 1}} {}"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "125731",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dut",
    "Version": "1.0",
    "DisplayName": "Dut",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "..\/..\/layer.cpp",
      "..\/..\/cnn.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/cnn_xcel.vhd",
      "impl\/vhdl\/cnn_xcel_mem_convqcK.vhd",
      "impl\/vhdl\/cnn_xcel_mem_convsc4.vhd",
      "impl\/vhdl\/cnn_xcel_mem_convtde.vhd",
      "impl\/vhdl\/cnn_xcel_mem_convyd2.vhd",
      "impl\/vhdl\/dut_mac_muladd_6nibs.vhd",
      "impl\/vhdl\/dut_mul_mul_11ns_jbC.vhd",
      "impl\/vhdl\/dut_mul_mul_12ns_kbM.vhd",
      "impl\/vhdl\/dut_mul_mul_12s_1lbW.vhd",
      "impl\/vhdl\/dut_mul_mul_14s_1pcA.vhd",
      "impl\/vhdl\/dut_mux_532_14_1_1.vhd",
      "impl\/vhdl\/dut_result.vhd",
      "impl\/vhdl\/dut_uitofp_32ns_3Aem.vhd",
      "impl\/vhdl\/dut_urem_6ns_3ns_fYi.vhd",
      "impl\/vhdl\/dut_urem_6ns_4ns_g8j.vhd",
      "impl\/vhdl\/dut_urem_9ns_3ns_eOg.vhd",
      "impl\/vhdl\/dut_urem_10ns_4nsdEe.vhd",
      "impl\/vhdl\/dut_urem_10ns_4nshbi.vhd",
      "impl\/vhdl\/dut_urem_10ns_4nsocq.vhd",
      "impl\/vhdl\/perform_conv.vhd",
      "impl\/vhdl\/perform_conv_1.vhd",
      "impl\/vhdl\/perform_conv_1_b_cud.vhd",
      "impl\/vhdl\/perform_conv_1_w_bkb.vhd",
      "impl\/vhdl\/perform_conv_b_concg.vhd",
      "impl\/vhdl\/perform_conv_w_comb6.vhd",
      "impl\/vhdl\/reshape.vhd",
      "impl\/vhdl\/dut.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cnn_xcel.v",
      "impl\/verilog\/cnn_xcel_mem_convqcK.v",
      "impl\/verilog\/cnn_xcel_mem_convsc4.v",
      "impl\/verilog\/cnn_xcel_mem_convtde.v",
      "impl\/verilog\/cnn_xcel_mem_convyd2.v",
      "impl\/verilog\/dut_mac_muladd_6nibs.v",
      "impl\/verilog\/dut_mul_mul_11ns_jbC.v",
      "impl\/verilog\/dut_mul_mul_12ns_kbM.v",
      "impl\/verilog\/dut_mul_mul_12s_1lbW.v",
      "impl\/verilog\/dut_mul_mul_14s_1pcA.v",
      "impl\/verilog\/dut_mux_532_14_1_1.v",
      "impl\/verilog\/dut_result.v",
      "impl\/verilog\/dut_uitofp_32ns_3Aem.v",
      "impl\/verilog\/dut_urem_6ns_3ns_fYi.v",
      "impl\/verilog\/dut_urem_6ns_4ns_g8j.v",
      "impl\/verilog\/dut_urem_9ns_3ns_eOg.v",
      "impl\/verilog\/dut_urem_10ns_4nsdEe.v",
      "impl\/verilog\/dut_urem_10ns_4nshbi.v",
      "impl\/verilog\/dut_urem_10ns_4nsocq.v",
      "impl\/verilog\/perform_conv.v",
      "impl\/verilog\/perform_conv_1.v",
      "impl\/verilog\/perform_conv_1_b_cud.v",
      "impl\/verilog\/perform_conv_1_b_cud_rom.dat",
      "impl\/verilog\/perform_conv_1_w_bkb.v",
      "impl\/verilog\/perform_conv_1_w_bkb_rom.dat",
      "impl\/verilog\/perform_conv_b_concg.v",
      "impl\/verilog\/perform_conv_b_concg_rom.dat",
      "impl\/verilog\/perform_conv_w_comb6.v",
      "impl\/verilog\/perform_conv_w_comb6_rom.dat",
      "impl\/verilog\/reshape.v",
      "impl\/verilog\/dut.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/dut_ap_uitofp_4_no_dsp_32_ip.tcl"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [{
        "name": "dut_ap_uitofp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dut_ap_uitofp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "strm_in_V_V": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "strm_out_V_V": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "strm_in_V_V_dout": {
      "dir": "in",
      "width": "32"
    },
    "strm_in_V_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "strm_in_V_V_read": {
      "dir": "out",
      "width": "1"
    },
    "strm_out_V_V_din": {
      "dir": "out",
      "width": "32"
    },
    "strm_out_V_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "strm_out_V_V_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "strm_in_V_V": {
      "interfaceRef": "strm_in_V_V",
      "dir": "in"
    },
    "strm_out_V_V": {
      "interfaceRef": "strm_out_V_V",
      "dir": "out",
      "firstOutLatency": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "dut",
      "Instances": [{
          "ModuleName": "cnn_xcel",
          "InstanceName": "grp_cnn_xcel_fu_114",
          "Instances": [
            {
              "ModuleName": "perform_conv_1",
              "InstanceName": "grp_perform_conv_1_fu_258"
            },
            {
              "ModuleName": "perform_conv",
              "InstanceName": "grp_perform_conv_fu_274"
            },
            {
              "ModuleName": "reshape",
              "InstanceName": "grp_reshape_fu_288"
            }
          ]
        }]
    },
    "Metrics": {
      "perform_conv_1": {
        "Latency": {
          "LatencyBest": "21234",
          "LatencyAvg": "21234",
          "LatencyWorst": "21234",
          "PipelineII": "21234",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "11.21"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "800",
            "Latency": "800",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "L_Ln_Lm",
            "TripCount": "800",
            "Latency": "8014",
            "PipelineII": "10",
            "PipelineDepth": "25"
          },
          {
            "Name": "Loop 3",
            "TripCount": "32",
            "Latency": "12416",
            "PipelineII": "",
            "PipelineDepth": "388",
            "Loops": [{
                "Name": "Loop 3.1",
                "TripCount": "5",
                "Latency": "385",
                "PipelineII": "",
                "PipelineDepth": "77",
                "Loops": [{
                    "Name": "Loop 3.1.1",
                    "TripCount": "5",
                    "Latency": "75",
                    "PipelineII": "",
                    "PipelineDepth": "15"
                  }]
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "24",
          "DSP48E": "17",
          "FF": "3561",
          "LUT": "4136"
        }
      },
      "perform_conv": {
        "Latency": {
          "LatencyBest": "95285",
          "LatencyAvg": "95285",
          "LatencyWorst": "95285",
          "PipelineII": "95285",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.43"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "800",
            "Latency": "800",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "L_Ln_Lm",
            "TripCount": "18432",
            "Latency": "92177",
            "PipelineII": "5",
            "PipelineDepth": "23"
          },
          {
            "Name": "Loop 3",
            "TripCount": "64",
            "Latency": "2304",
            "PipelineII": "",
            "PipelineDepth": "36",
            "Loops": [{
                "Name": "Loop 3.1",
                "TripCount": "3",
                "Latency": "33",
                "PipelineII": "",
                "PipelineDepth": "11",
                "Loops": [{
                    "Name": "Loop 3.1.1",
                    "TripCount": "3",
                    "Latency": "9",
                    "PipelineII": "",
                    "PipelineDepth": "3"
                  }]
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "24",
          "DSP48E": "18",
          "FF": "4392",
          "LUT": "4262"
        }
      },
      "reshape": {
        "Latency": {
          "LatencyBest": "1665",
          "LatencyAvg": "1665",
          "LatencyWorst": "1665",
          "PipelineII": "1665",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.77"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "64",
            "Latency": "1664",
            "PipelineII": "",
            "PipelineDepth": "26",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "3",
                "Latency": "24",
                "PipelineII": "",
                "PipelineDepth": "8",
                "Loops": [{
                    "Name": "Loop 1.1.1",
                    "TripCount": "3",
                    "Latency": "6",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }]
              }]
          }],
        "Area": {
          "FF": "66",
          "LUT": "234",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "cnn_xcel": {
        "Latency": {
          "LatencyBest": "124576",
          "LatencyAvg": "124576",
          "LatencyWorst": "124576",
          "PipelineII": "124576",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "11.21"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "49",
            "Latency": "49",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "576",
            "Latency": "6336",
            "PipelineII": "",
            "PipelineDepth": "11"
          }
        ],
        "Area": {
          "BRAM_18K": "58",
          "DSP48E": "35",
          "FF": "8634",
          "LUT": "10303"
        }
      },
      "dut": {
        "Latency": {
          "LatencyBest": "125731",
          "LatencyAvg": "125731",
          "LatencyWorst": "125731",
          "PipelineII": "125732",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "11.21"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "576",
            "Latency": "1152",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "60",
          "DSP48E": "35",
          "FF": "8741",
          "LUT": "10431"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-06-09 17:03:43 PDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
