
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.01

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.10 source latency mem[9][4]$_DFFE_PP_/CK ^
  -0.11 target latency rd_data[4]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: mem[9][3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[9][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.26    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.79    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_0_0_clk/A (CLKBUF_X3)
     8   11.82    0.01    0.05    0.10 ^ clkbuf_4_0_0_clk/Z (CLKBUF_X3)
                                         clknet_4_0_0_clk (net)
                  0.01    0.00    0.10 ^ mem[9][3]$_DFFE_PP_/CK (DFF_X1)
     2    2.10    0.01    0.09    0.20 ^ mem[9][3]$_DFFE_PP_/Q (DFF_X1)
                                         mem[9][3] (net)
                  0.01    0.00    0.20 ^ _1044_/B (MUX2_X1)
     1    1.33    0.01    0.03    0.23 ^ _1044_/Z (MUX2_X1)
                                         _0239_ (net)
                  0.01    0.00    0.23 ^ mem[9][3]$_DFFE_PP_/D (DFF_X1)
                                  0.23   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.26    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.79    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_0_0_clk/A (CLKBUF_X3)
     8   11.82    0.01    0.05    0.10 ^ clkbuf_4_0_0_clk/Z (CLKBUF_X3)
                                         clknet_4_0_0_clk (net)
                  0.01    0.00    0.10 ^ mem[9][3]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.10   clock reconvergence pessimism
                          0.01    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: peek_data[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.26    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.79    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_13_0_clk/A (CLKBUF_X3)
     8   13.23    0.01    0.05    0.10 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
                                         clknet_4_13_0_clk (net)
                  0.01    0.00    0.10 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     4   14.28    0.02    0.13    0.23 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.23 ^ _1498_/B (HA_X1)
     2    3.73    0.01    0.04    0.27 ^ _1498_/CO (HA_X1)
                                         _0806_ (net)
                  0.01    0.00    0.27 ^ _0857_/A (INV_X1)
     1    2.80    0.01    0.01    0.28 v _0857_/ZN (INV_X1)
                                         _0795_ (net)
                  0.01    0.00    0.28 v _1494_/CI (FA_X1)
     1    6.75    0.02    0.12    0.40 ^ _1494_/S (FA_X1)
                                         _0797_ (net)
                  0.02    0.00    0.41 ^ _1322_/A (BUF_X8)
    10   36.40    0.01    0.03    0.44 ^ _1322_/Z (BUF_X8)
                                         _0730_ (net)
                  0.01    0.00    0.44 ^ _1352_/A (BUF_X4)
    10   27.61    0.02    0.03    0.47 ^ _1352_/Z (BUF_X4)
                                         _0759_ (net)
                  0.02    0.00    0.48 ^ _1353_/S (MUX2_X1)
     1    1.35    0.01    0.06    0.53 v _1353_/Z (MUX2_X1)
                                         _0760_ (net)
                  0.01    0.00    0.53 v _1356_/A (MUX2_X1)
     1    3.91    0.01    0.06    0.60 v _1356_/Z (MUX2_X1)
                                         _0262_ (net)
                  0.01    0.00    0.60 v _1357_/A2 (AND2_X1)
     1    0.99    0.01    0.03    0.63 v _1357_/ZN (AND2_X1)
                                         _0263_ (net)
                  0.01    0.00    0.63 v _1364_/A (MUX2_X1)
     1    1.83    0.01    0.06    0.69 v _1364_/Z (MUX2_X1)
                                         _0270_ (net)
                  0.01    0.00    0.69 v _1378_/A3 (NOR4_X1)
     1    2.41    0.05    0.08    0.77 ^ _1378_/ZN (NOR4_X1)
                                         net15 (net)
                  0.05    0.00    0.77 ^ output15/A (BUF_X1)
     1    0.18    0.01    0.03    0.79 ^ output15/Z (BUF_X1)
                                         peek_data[1] (net)
                  0.01    0.00    0.79 ^ peek_data[1] (out)
                                  0.79   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: peek_data[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.26    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.79    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_13_0_clk/A (CLKBUF_X3)
     8   13.23    0.01    0.05    0.10 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
                                         clknet_4_13_0_clk (net)
                  0.01    0.00    0.10 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     4   14.28    0.02    0.13    0.23 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.23 ^ _1498_/B (HA_X1)
     2    3.73    0.01    0.04    0.27 ^ _1498_/CO (HA_X1)
                                         _0806_ (net)
                  0.01    0.00    0.27 ^ _0857_/A (INV_X1)
     1    2.80    0.01    0.01    0.28 v _0857_/ZN (INV_X1)
                                         _0795_ (net)
                  0.01    0.00    0.28 v _1494_/CI (FA_X1)
     1    6.75    0.02    0.12    0.40 ^ _1494_/S (FA_X1)
                                         _0797_ (net)
                  0.02    0.00    0.41 ^ _1322_/A (BUF_X8)
    10   36.40    0.01    0.03    0.44 ^ _1322_/Z (BUF_X8)
                                         _0730_ (net)
                  0.01    0.00    0.44 ^ _1352_/A (BUF_X4)
    10   27.61    0.02    0.03    0.47 ^ _1352_/Z (BUF_X4)
                                         _0759_ (net)
                  0.02    0.00    0.48 ^ _1353_/S (MUX2_X1)
     1    1.35    0.01    0.06    0.53 v _1353_/Z (MUX2_X1)
                                         _0760_ (net)
                  0.01    0.00    0.53 v _1356_/A (MUX2_X1)
     1    3.91    0.01    0.06    0.60 v _1356_/Z (MUX2_X1)
                                         _0262_ (net)
                  0.01    0.00    0.60 v _1357_/A2 (AND2_X1)
     1    0.99    0.01    0.03    0.63 v _1357_/ZN (AND2_X1)
                                         _0263_ (net)
                  0.01    0.00    0.63 v _1364_/A (MUX2_X1)
     1    1.83    0.01    0.06    0.69 v _1364_/Z (MUX2_X1)
                                         _0270_ (net)
                  0.01    0.00    0.69 v _1378_/A3 (NOR4_X1)
     1    2.41    0.05    0.08    0.77 ^ _1378_/ZN (NOR4_X1)
                                         net15 (net)
                  0.05    0.00    0.77 ^ output15/A (BUF_X1)
     1    0.18    0.01    0.03    0.79 ^ output15/Z (BUF_X1)
                                         peek_data[1] (net)
                  0.01    0.00    0.79 ^ peek_data[1] (out)
                                  0.79   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.10884419083595276

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5482

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
5.432245254516602

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.4731

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[10][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.13    0.23 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.04    0.27 ^ _1507_/CO (HA_X1)
   0.01    0.28 v _0831_/ZN (INV_X1)
   0.09    0.37 v _1493_/S (FA_X1)
   0.04    0.41 v _0826_/Z (CLKBUF_X2)
   0.03    0.44 ^ _0827_/ZN (INV_X1)
   0.03    0.47 v _0849_/ZN (NAND4_X1)
   0.07    0.54 v _0850_/Z (MUX2_X1)
   0.04    0.57 v _0851_/Z (BUF_X4)
   0.03    0.61 v _0852_/Z (BUF_X8)
   0.05    0.66 ^ _0892_/ZN (OAI21_X4)
   0.06    0.73 v _0896_/Z (MUX2_X1)
   0.00    0.73 v mem[10][3]$_DFFE_PP_/D (DFF_X1)
           0.73   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.06    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.10 ^ clkbuf_4_0_0_clk/Z (CLKBUF_X3)
   0.00    1.10 ^ mem[10][3]$_DFFE_PP_/CK (DFF_X1)
   0.00    1.10   clock reconvergence pessimism
  -0.04    1.07   library setup time
           1.07   data required time
---------------------------------------------------------
           1.07   data required time
          -0.73   data arrival time
---------------------------------------------------------
           0.34   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[9][3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[9][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_0_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ mem[9][3]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.20 ^ mem[9][3]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.23 ^ _1044_/Z (MUX2_X1)
   0.00    0.23 ^ mem[9][3]$_DFFE_PP_/D (DFF_X1)
           0.23   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_0_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ mem[9][3]$_DFFE_PP_/CK (DFF_X1)
   0.00    0.10   clock reconvergence pessimism
   0.01    0.11   library hold time
           0.11   data required time
---------------------------------------------------------
           0.11   data required time
          -0.23   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.1037

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.1048

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.7944

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.0056

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
0.704935

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.45e-03   1.74e-04   1.15e-05   1.64e-03  28.2%
Combinational          1.85e-03   1.77e-03   2.44e-05   3.64e-03  62.7%
Clock                  2.18e-04   3.07e-04   7.65e-07   5.26e-04   9.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.52e-03   2.25e-03   3.67e-05   5.81e-03 100.0%
                          60.6%      38.8%       0.6%
