

================================================================
== Vivado HLS Report for 'U_drain_IO_L1_out_boundary_7_7_s'
================================================================
* Date:           Thu May 27 10:45:17 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 1.217 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       30|       30| 99.990 ns | 99.990 ns |   30|   30|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       13|       13|         2|          1|          1|    13|    yes   |
        |- Loop 2  |       13|       13|         2|          1|          1|    13|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       52|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      302|    -|
|Register             |        -|      -|      894|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      894|      354|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |c2_V_fu_256_p2                    |     +    |      0|  0|   6|           5|           1|
    |c3_fu_333_p2                      |     +    |      0|  0|   6|           4|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_131                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln587_fu_250_p2              |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln637_fu_327_p2              |   icmp   |      0|  0|   9|           4|           3|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_condition_235                  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  52|          30|          22|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  33|          6|    1|          6|
    |ap_done                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                 |  15|          3|    1|          3|
    |ap_phi_mux_c3_0_i_phi_fu_171_p4         |   9|          2|    4|          8|
    |ap_phi_mux_p_02_0_i_phi_fu_159_p4       |   9|          2|    5|         10|
    |ap_phi_reg_pp1_iter1_fifo_data_reg_179  |  59|         14|   32|        448|
    |ap_sig_allocacmp_local_U_0_0_064_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_69_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_70_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_71_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_72_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_73_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_74_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_75_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_76_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_77_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_78_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_79_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_80_load            |   9|          2|   32|         64|
    |c3_0_i_reg_167                          |   9|          2|    4|          8|
    |fifo_U_drain_local_in_V_blk_n           |   9|          2|    1|          2|
    |fifo_U_drain_out_V_blk_n                |   9|          2|    1|          2|
    |p_02_0_i_reg_155                        |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 302|         66|  472|       1334|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   5|   0|    5|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_fifo_data_reg_179  |  32|   0|   32|          0|
    |c2_V_reg_486                            |   5|   0|    5|          0|
    |c3_0_i_reg_167                          |   4|   0|    4|          0|
    |c3_reg_495                              |   4|   0|    4|          0|
    |icmp_ln587_reg_482                      |   1|   0|    1|          0|
    |icmp_ln637_reg_491                      |   1|   0|    1|          0|
    |local_U_0_0_064_load_reg_417            |  32|   0|   32|          0|
    |p_02_0_i_reg_155                        |   5|   0|    5|          0|
    |tmp_69_fu_94                            |  32|   0|   32|          0|
    |tmp_69_load_reg_422                     |  32|   0|   32|          0|
    |tmp_70_fu_98                            |  32|   0|   32|          0|
    |tmp_70_load_reg_427                     |  32|   0|   32|          0|
    |tmp_71_fu_102                           |  32|   0|   32|          0|
    |tmp_71_load_reg_432                     |  32|   0|   32|          0|
    |tmp_72_fu_106                           |  32|   0|   32|          0|
    |tmp_72_load_reg_437                     |  32|   0|   32|          0|
    |tmp_73_fu_110                           |  32|   0|   32|          0|
    |tmp_73_load_reg_442                     |  32|   0|   32|          0|
    |tmp_74_fu_114                           |  32|   0|   32|          0|
    |tmp_74_load_reg_447                     |  32|   0|   32|          0|
    |tmp_75_fu_118                           |  32|   0|   32|          0|
    |tmp_75_load_reg_452                     |  32|   0|   32|          0|
    |tmp_76_fu_122                           |  32|   0|   32|          0|
    |tmp_76_load_reg_457                     |  32|   0|   32|          0|
    |tmp_77_fu_126                           |  32|   0|   32|          0|
    |tmp_77_load_reg_462                     |  32|   0|   32|          0|
    |tmp_78_fu_130                           |  32|   0|   32|          0|
    |tmp_78_load_reg_467                     |  32|   0|   32|          0|
    |tmp_79_fu_134                           |  32|   0|   32|          0|
    |tmp_79_load_reg_472                     |  32|   0|   32|          0|
    |tmp_80_fu_138                           |  32|   0|   32|          0|
    |tmp_80_load_reg_477                     |  32|   0|   32|          0|
    |tmp_fu_90                               |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 894|   0|  894|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+----------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<7, 7> | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<7, 7> | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<7, 7> | return value |
|ap_done                          | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<7, 7> | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<7, 7> | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<7, 7> | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<7, 7> | return value |
|fifo_U_drain_out_V_din           | out |   32|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_out_V_full_n        |  in |    1|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_out_V_write         | out |    1|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_local_in_V_dout     |  in |   32|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
|fifo_U_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
|fifo_U_drain_local_in_V_read     | out |    1|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
+---------------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = alloca float"   --->   Operation 8 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_69 = alloca float"   --->   Operation 9 'alloca' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_70 = alloca float"   --->   Operation 10 'alloca' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_71 = alloca float"   --->   Operation 11 'alloca' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_72 = alloca float"   --->   Operation 12 'alloca' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_73 = alloca float"   --->   Operation 13 'alloca' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_74 = alloca float"   --->   Operation 14 'alloca' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_75 = alloca float"   --->   Operation 15 'alloca' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_76 = alloca float"   --->   Operation 16 'alloca' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_77 = alloca float"   --->   Operation 17 'alloca' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_78 = alloca float"   --->   Operation 18 'alloca' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_79 = alloca float"   --->   Operation 19 'alloca' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_80 = alloca float"   --->   Operation 20 'alloca' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.63>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_02_0_i = phi i5 [ 7, %0 ], [ %c2_V, %hls_label_533_end ]"   --->   Operation 24 'phi' 'p_02_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%local_U_0_0_064_load = load float* %tmp" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 25 'load' 'local_U_0_0_064_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_69_load = load float* %tmp_69" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 26 'load' 'tmp_69_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_70_load = load float* %tmp_70" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 27 'load' 'tmp_70_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_71_load = load float* %tmp_71" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 28 'load' 'tmp_71_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_72_load = load float* %tmp_72" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 29 'load' 'tmp_72_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_73_load = load float* %tmp_73" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 30 'load' 'tmp_73_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_74_load = load float* %tmp_74" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 31 'load' 'tmp_74_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_75_load = load float* %tmp_75" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 32 'load' 'tmp_75_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_76_load = load float* %tmp_76" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 33 'load' 'tmp_76_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_77_load = load float* %tmp_77" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 34 'load' 'tmp_77_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_78_load = load float* %tmp_78" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 35 'load' 'tmp_78_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_79_load = load float* %tmp_79" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 36 'load' 'tmp_79_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_80_load = load float* %tmp_80" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 37 'load' 'tmp_80_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.63ns)   --->   "%icmp_ln587 = icmp eq i5 %p_02_0_i, -12" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 38 'icmp' 'icmp_ln587' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln587, label %"U_drain_IO_L1_out_intra_trans<7, 7>.exit.preheader", label %hls_label_533_begin" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.63ns)   --->   "switch i5 %p_02_0_i, label %branch32 [
    i5 7, label %hls_label_533_begin.hls_label_533_end_crit_edge
    i5 8, label %branch21
    i5 9, label %branch22
    i5 10, label %branch23
    i5 11, label %branch24
    i5 12, label %branch25
    i5 13, label %branch26
    i5 14, label %branch27
    i5 15, label %branch28
    i5 -16, label %branch29
    i5 -15, label %branch30
    i5 -14, label %branch31
  ]" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 41 'switch' <Predicate = (!icmp_ln587)> <Delay = 0.63>
ST_2 : Operation 42 [1/1] (0.34ns)   --->   "%c2_V = add i5 %p_02_0_i, 1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 42 'add' 'c2_V' <Predicate = (!icmp_ln587)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str76)" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 43 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:588->src/kernel_kernel.cpp:682]   --->   Operation 44 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.21ns)   --->   "%tmp_83 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_drain_local_in_V)" [src/kernel_kernel.cpp:591->src/kernel_kernel.cpp:682]   --->   Operation 45 'read' 'tmp_83' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "store float %tmp_83, float* %tmp_79" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 46 'store' <Predicate = (p_02_0_i == 18)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %hls_label_533_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 47 'br' <Predicate = (p_02_0_i == 18)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "store float %tmp_83, float* %tmp_78" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 48 'store' <Predicate = (p_02_0_i == 17)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %hls_label_533_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 49 'br' <Predicate = (p_02_0_i == 17)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "store float %tmp_83, float* %tmp_77" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 50 'store' <Predicate = (p_02_0_i == 16)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %hls_label_533_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 51 'br' <Predicate = (p_02_0_i == 16)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "store float %tmp_83, float* %tmp_76" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 52 'store' <Predicate = (p_02_0_i == 15)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %hls_label_533_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 53 'br' <Predicate = (p_02_0_i == 15)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "store float %tmp_83, float* %tmp_75" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 54 'store' <Predicate = (p_02_0_i == 14)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %hls_label_533_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 55 'br' <Predicate = (p_02_0_i == 14)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "store float %tmp_83, float* %tmp_74" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 56 'store' <Predicate = (p_02_0_i == 13)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %hls_label_533_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 57 'br' <Predicate = (p_02_0_i == 13)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "store float %tmp_83, float* %tmp_73" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 58 'store' <Predicate = (p_02_0_i == 12)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %hls_label_533_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 59 'br' <Predicate = (p_02_0_i == 12)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "store float %tmp_83, float* %tmp_72" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 60 'store' <Predicate = (p_02_0_i == 11)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %hls_label_533_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 61 'br' <Predicate = (p_02_0_i == 11)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "store float %tmp_83, float* %tmp_71" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 62 'store' <Predicate = (p_02_0_i == 10)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %hls_label_533_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 63 'br' <Predicate = (p_02_0_i == 10)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "store float %tmp_83, float* %tmp_70" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 64 'store' <Predicate = (p_02_0_i == 9)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br label %hls_label_533_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 65 'br' <Predicate = (p_02_0_i == 9)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "store float %tmp_83, float* %tmp_69" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 66 'store' <Predicate = (p_02_0_i == 8)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %hls_label_533_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 67 'br' <Predicate = (p_02_0_i == 8)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "store float %tmp_83, float* %tmp" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 68 'store' <Predicate = (p_02_0_i == 7)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %hls_label_533_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 69 'br' <Predicate = (p_02_0_i == 7)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "store float %tmp_83, float* %tmp_80" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 70 'store' <Predicate = (p_02_0_i != 7 & p_02_0_i != 8 & p_02_0_i != 9 & p_02_0_i != 10 & p_02_0_i != 11 & p_02_0_i != 12 & p_02_0_i != 13 & p_02_0_i != 14 & p_02_0_i != 15 & p_02_0_i != 16 & p_02_0_i != 17 & p_02_0_i != 18)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %hls_label_533_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 71 'br' <Predicate = (p_02_0_i != 7 & p_02_0_i != 8 & p_02_0_i != 9 & p_02_0_i != 10 & p_02_0_i != 11 & p_02_0_i != 12 & p_02_0_i != 13 & p_02_0_i != 14 & p_02_0_i != 15 & p_02_0_i != 16 & p_02_0_i != 17 & p_02_0_i != 18)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%empty_1007 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str76, i32 %tmp_s)" [src/kernel_kernel.cpp:593->src/kernel_kernel.cpp:682]   --->   Operation 72 'specregionend' 'empty_1007' <Predicate = (!icmp_ln587)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 73 'br' <Predicate = (!icmp_ln587)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.60>
ST_4 : Operation 74 [1/1] (0.60ns)   --->   "br label %"U_drain_IO_L1_out_intra_trans<7, 7>.exit"" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.60>

State 5 <SV = 3> <Delay = 0.83>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%c3_0_i = phi i4 [ %c3, %hls_label_534_end ], [ 0, %"U_drain_IO_L1_out_intra_trans<7, 7>.exit.preheader" ]"   --->   Operation 75 'phi' 'c3_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.65ns)   --->   "%icmp_ln637 = icmp eq i4 %c3_0_i, -3" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 76 'icmp' 'icmp_ln637' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%empty_1008 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 77 'speclooptripcount' 'empty_1008' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.33ns)   --->   "%c3 = add i4 %c3_0_i, 1" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 78 'add' 'c3' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln637, label %"U_drain_IO_L1_out_inter_trans_boundary<7, 7>.exit", label %hls_label_534_begin" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.83ns)   --->   "switch i4 %c3_0_i, label %branch12 [
    i4 0, label %hls_label_534_end
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
  ]" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 80 'switch' <Predicate = (!icmp_ln637)> <Delay = 0.83>
ST_5 : Operation 81 [1/1] (0.83ns)   --->   "br label %hls_label_534_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 81 'br' <Predicate = (!icmp_ln637 & c3_0_i == 11)> <Delay = 0.83>
ST_5 : Operation 82 [1/1] (0.83ns)   --->   "br label %hls_label_534_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 82 'br' <Predicate = (!icmp_ln637 & c3_0_i == 10)> <Delay = 0.83>
ST_5 : Operation 83 [1/1] (0.83ns)   --->   "br label %hls_label_534_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 83 'br' <Predicate = (!icmp_ln637 & c3_0_i == 9)> <Delay = 0.83>
ST_5 : Operation 84 [1/1] (0.83ns)   --->   "br label %hls_label_534_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 84 'br' <Predicate = (!icmp_ln637 & c3_0_i == 8)> <Delay = 0.83>
ST_5 : Operation 85 [1/1] (0.83ns)   --->   "br label %hls_label_534_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 85 'br' <Predicate = (!icmp_ln637 & c3_0_i == 7)> <Delay = 0.83>
ST_5 : Operation 86 [1/1] (0.83ns)   --->   "br label %hls_label_534_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 86 'br' <Predicate = (!icmp_ln637 & c3_0_i == 6)> <Delay = 0.83>
ST_5 : Operation 87 [1/1] (0.83ns)   --->   "br label %hls_label_534_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 87 'br' <Predicate = (!icmp_ln637 & c3_0_i == 5)> <Delay = 0.83>
ST_5 : Operation 88 [1/1] (0.83ns)   --->   "br label %hls_label_534_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 88 'br' <Predicate = (!icmp_ln637 & c3_0_i == 4)> <Delay = 0.83>
ST_5 : Operation 89 [1/1] (0.83ns)   --->   "br label %hls_label_534_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 89 'br' <Predicate = (!icmp_ln637 & c3_0_i == 3)> <Delay = 0.83>
ST_5 : Operation 90 [1/1] (0.83ns)   --->   "br label %hls_label_534_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 90 'br' <Predicate = (!icmp_ln637 & c3_0_i == 2)> <Delay = 0.83>
ST_5 : Operation 91 [1/1] (0.83ns)   --->   "br label %hls_label_534_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 91 'br' <Predicate = (!icmp_ln637 & c3_0_i == 1)> <Delay = 0.83>
ST_5 : Operation 92 [1/1] (0.83ns)   --->   "br label %hls_label_534_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 92 'br' <Predicate = (!icmp_ln637 & c3_0_i == 15) | (!icmp_ln637 & c3_0_i == 14) | (!icmp_ln637 & c3_0_i == 13) | (!icmp_ln637 & c3_0_i == 12)> <Delay = 0.83>

State 6 <SV = 4> <Delay = 1.21>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str75)" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 93 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:638->src/kernel_kernel.cpp:686]   --->   Operation 94 'specpipeline' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%fifo_data = phi float [ %tmp_69_load, %branch1 ], [ %tmp_70_load, %branch2 ], [ %tmp_71_load, %branch3 ], [ %tmp_72_load, %branch4 ], [ %tmp_73_load, %branch5 ], [ %tmp_74_load, %branch6 ], [ %tmp_75_load, %branch7 ], [ %tmp_76_load, %branch8 ], [ %tmp_77_load, %branch9 ], [ %tmp_78_load, %branch10 ], [ %tmp_79_load, %branch11 ], [ %tmp_80_load, %branch12 ], [ %local_U_0_0_064_load, %hls_label_534_begin ]" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 95 'phi' 'fifo_data' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_U_drain_out_V, float %fifo_data)" [src/kernel_kernel.cpp:641->src/kernel_kernel.cpp:686]   --->   Operation 96 'write' <Predicate = (!icmp_ln637)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%empty_1009 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str75, i32 %tmp_3)" [src/kernel_kernel.cpp:642->src/kernel_kernel.cpp:686]   --->   Operation 97 'specregionend' 'empty_1009' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "br label %"U_drain_IO_L1_out_intra_trans<7, 7>.exit"" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 98 'br' <Predicate = (!icmp_ln637)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:690]   --->   Operation 99 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_U_drain_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_U_drain_local_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                  (alloca           ) [ 00110000]
tmp_69               (alloca           ) [ 00110000]
tmp_70               (alloca           ) [ 00110000]
tmp_71               (alloca           ) [ 00110000]
tmp_72               (alloca           ) [ 00110000]
tmp_73               (alloca           ) [ 00110000]
tmp_74               (alloca           ) [ 00110000]
tmp_75               (alloca           ) [ 00110000]
tmp_76               (alloca           ) [ 00110000]
tmp_77               (alloca           ) [ 00110000]
tmp_78               (alloca           ) [ 00110000]
tmp_79               (alloca           ) [ 00110000]
tmp_80               (alloca           ) [ 00110000]
specinterface_ln0    (specinterface    ) [ 00000000]
specinterface_ln0    (specinterface    ) [ 00000000]
br_ln587             (br               ) [ 01110000]
p_02_0_i             (phi              ) [ 00110000]
local_U_0_0_064_load (load             ) [ 00001110]
tmp_69_load          (load             ) [ 00001110]
tmp_70_load          (load             ) [ 00001110]
tmp_71_load          (load             ) [ 00001110]
tmp_72_load          (load             ) [ 00001110]
tmp_73_load          (load             ) [ 00001110]
tmp_74_load          (load             ) [ 00001110]
tmp_75_load          (load             ) [ 00001110]
tmp_76_load          (load             ) [ 00001110]
tmp_77_load          (load             ) [ 00001110]
tmp_78_load          (load             ) [ 00001110]
tmp_79_load          (load             ) [ 00001110]
tmp_80_load          (load             ) [ 00001110]
icmp_ln587           (icmp             ) [ 00110000]
empty                (speclooptripcount) [ 00000000]
br_ln587             (br               ) [ 00000000]
switch_ln592         (switch           ) [ 00000000]
c2_V                 (add              ) [ 01110000]
tmp_s                (specregionbegin  ) [ 00000000]
specpipeline_ln588   (specpipeline     ) [ 00000000]
tmp_83               (read             ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
empty_1007           (specregionend    ) [ 00000000]
br_ln587             (br               ) [ 01110000]
br_ln637             (br               ) [ 00001110]
c3_0_i               (phi              ) [ 00000110]
icmp_ln637           (icmp             ) [ 00000110]
empty_1008           (speclooptripcount) [ 00000000]
c3                   (add              ) [ 00001110]
br_ln637             (br               ) [ 00000000]
switch_ln640         (switch           ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
tmp_3                (specregionbegin  ) [ 00000000]
specpipeline_ln638   (specpipeline     ) [ 00000000]
fifo_data            (phi              ) [ 00000110]
write_ln641          (write            ) [ 00000000]
empty_1009           (specregionend    ) [ 00000000]
br_ln637             (br               ) [ 00001110]
ret_ln690            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_U_drain_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_drain_out_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_U_drain_local_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_drain_local_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_69_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_69/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_70_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_70/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_71_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_71/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_72_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_72/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_73_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_73/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_74_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_74/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_75_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_75/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_76_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_76/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_77_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_77/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_78_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_78/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_79_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_79/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_80_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_80/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_83_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_83/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln641_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln641/6 "/>
</bind>
</comp>

<comp id="155" class="1005" name="p_02_0_i_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="1"/>
<pin id="157" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_02_0_i (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="p_02_0_i_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_02_0_i/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="c3_0_i_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="1"/>
<pin id="169" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_0_i (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="c3_0_i_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_0_i/5 "/>
</bind>
</comp>

<comp id="179" class="1005" name="fifo_data_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="181" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="fifo_data (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="fifo_data_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="3"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="32" slack="3"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="4" bw="32" slack="3"/>
<pin id="188" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="6" bw="32" slack="3"/>
<pin id="190" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="8" bw="32" slack="3"/>
<pin id="192" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="10" bw="32" slack="3"/>
<pin id="194" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="12" bw="32" slack="3"/>
<pin id="196" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="14" bw="32" slack="3"/>
<pin id="198" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="16" bw="32" slack="3"/>
<pin id="200" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="18" bw="32" slack="3"/>
<pin id="202" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="20" bw="32" slack="3"/>
<pin id="204" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="22" bw="32" slack="3"/>
<pin id="206" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="24" bw="32" slack="3"/>
<pin id="208" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="26" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fifo_data/6 "/>
</bind>
</comp>

<comp id="211" class="1004" name="local_U_0_0_064_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_U_0_0_064_load/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_69_load_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_69_load/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_70_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_70_load/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_71_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_71_load/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_72_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_72_load/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_73_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_73_load/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_74_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_74_load/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_75_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_75_load/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_76_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_76_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_77_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_77_load/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_78_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_78_load/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_79_load_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_79_load/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_80_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_80_load/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln587_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="0" index="1" bw="5" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln587/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="c2_V_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln592_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="2"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln592_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="2"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln592_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="2"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln592_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="2"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln592_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="2"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln592_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="2"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln592_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="2"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln592_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="2"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln592_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="2"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln592_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="2"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln592_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="2"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln592_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="2"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln592_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="2"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln637_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln637/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="c3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3/5 "/>
</bind>
</comp>

<comp id="339" class="1005" name="tmp_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="345" class="1005" name="tmp_69_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="351" class="1005" name="tmp_70_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="357" class="1005" name="tmp_71_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="363" class="1005" name="tmp_72_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_72 "/>
</bind>
</comp>

<comp id="369" class="1005" name="tmp_73_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_74_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="381" class="1005" name="tmp_75_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="387" class="1005" name="tmp_76_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="393" class="1005" name="tmp_77_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77 "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_78_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78 "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp_79_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_79 "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_80_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="417" class="1005" name="local_U_0_0_064_load_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="3"/>
<pin id="419" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="local_U_0_0_064_load "/>
</bind>
</comp>

<comp id="422" class="1005" name="tmp_69_load_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="3"/>
<pin id="424" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_69_load "/>
</bind>
</comp>

<comp id="427" class="1005" name="tmp_70_load_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="3"/>
<pin id="429" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_70_load "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_71_load_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="3"/>
<pin id="434" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_71_load "/>
</bind>
</comp>

<comp id="437" class="1005" name="tmp_72_load_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="3"/>
<pin id="439" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_72_load "/>
</bind>
</comp>

<comp id="442" class="1005" name="tmp_73_load_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="3"/>
<pin id="444" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_73_load "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_74_load_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="3"/>
<pin id="449" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_74_load "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_75_load_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="3"/>
<pin id="454" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_75_load "/>
</bind>
</comp>

<comp id="457" class="1005" name="tmp_76_load_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="3"/>
<pin id="459" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_76_load "/>
</bind>
</comp>

<comp id="462" class="1005" name="tmp_77_load_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="3"/>
<pin id="464" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_77_load "/>
</bind>
</comp>

<comp id="467" class="1005" name="tmp_78_load_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="3"/>
<pin id="469" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_78_load "/>
</bind>
</comp>

<comp id="472" class="1005" name="tmp_79_load_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="3"/>
<pin id="474" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_79_load "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_80_load_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="3"/>
<pin id="479" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_80_load "/>
</bind>
</comp>

<comp id="482" class="1005" name="icmp_ln587_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln587 "/>
</bind>
</comp>

<comp id="486" class="1005" name="c2_V_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c2_V "/>
</bind>
</comp>

<comp id="491" class="1005" name="icmp_ln637_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln637 "/>
</bind>
</comp>

<comp id="495" class="1005" name="c3_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="0"/>
<pin id="497" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="56" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="88" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="159" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="170"><net_src comp="60" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="178"><net_src comp="171" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="210"><net_src comp="182" pin="26"/><net_sink comp="148" pin=2"/></net>

<net id="254"><net_src comp="159" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="159" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="142" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="142" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="142" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="142" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="142" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="142" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="142" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="142" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="142" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="142" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="142" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="142" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="142" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="171" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="62" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="171" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="64" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="90" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="348"><net_src comp="94" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="354"><net_src comp="98" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="360"><net_src comp="102" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="366"><net_src comp="106" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="372"><net_src comp="110" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="378"><net_src comp="114" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="384"><net_src comp="118" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="390"><net_src comp="122" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="396"><net_src comp="126" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="402"><net_src comp="130" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="408"><net_src comp="134" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="414"><net_src comp="138" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="420"><net_src comp="211" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="182" pin=24"/></net>

<net id="425"><net_src comp="214" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="430"><net_src comp="217" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="435"><net_src comp="220" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="182" pin=4"/></net>

<net id="440"><net_src comp="223" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="182" pin=6"/></net>

<net id="445"><net_src comp="226" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="182" pin=8"/></net>

<net id="450"><net_src comp="229" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="182" pin=10"/></net>

<net id="455"><net_src comp="232" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="182" pin=12"/></net>

<net id="460"><net_src comp="235" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="182" pin=14"/></net>

<net id="465"><net_src comp="238" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="182" pin=16"/></net>

<net id="470"><net_src comp="241" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="182" pin=18"/></net>

<net id="475"><net_src comp="244" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="182" pin=20"/></net>

<net id="480"><net_src comp="247" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="182" pin=22"/></net>

<net id="485"><net_src comp="250" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="256" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="494"><net_src comp="327" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="333" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="171" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_U_drain_out_V | {6 }
 - Input state : 
	Port: U_drain_IO_L1_out_boundary<7, 7> : fifo_U_drain_local_in_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln587 : 1
		br_ln587 : 2
		switch_ln592 : 1
		c2_V : 1
	State 3
		empty_1007 : 1
	State 4
	State 5
		icmp_ln637 : 1
		c3 : 1
		br_ln637 : 2
		switch_ln640 : 1
	State 6
		write_ln641 : 1
		empty_1009 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln587_fu_250    |    0    |    11   |
|          |     icmp_ln637_fu_327    |    0    |    9    |
|----------|--------------------------|---------|---------|
|    add   |        c2_V_fu_256       |    0    |    6    |
|          |         c3_fu_333        |    0    |    6    |
|----------|--------------------------|---------|---------|
|   read   |    tmp_83_read_fu_142    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln641_write_fu_148 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    32   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        c2_V_reg_486        |    5   |
|       c3_0_i_reg_167       |    4   |
|         c3_reg_495         |    4   |
|      fifo_data_reg_179     |   32   |
|     icmp_ln587_reg_482     |    1   |
|     icmp_ln637_reg_491     |    1   |
|local_U_0_0_064_load_reg_417|   32   |
|      p_02_0_i_reg_155      |    5   |
|     tmp_69_load_reg_422    |   32   |
|       tmp_69_reg_345       |   32   |
|     tmp_70_load_reg_427    |   32   |
|       tmp_70_reg_351       |   32   |
|     tmp_71_load_reg_432    |   32   |
|       tmp_71_reg_357       |   32   |
|     tmp_72_load_reg_437    |   32   |
|       tmp_72_reg_363       |   32   |
|     tmp_73_load_reg_442    |   32   |
|       tmp_73_reg_369       |   32   |
|     tmp_74_load_reg_447    |   32   |
|       tmp_74_reg_375       |   32   |
|     tmp_75_load_reg_452    |   32   |
|       tmp_75_reg_381       |   32   |
|     tmp_76_load_reg_457    |   32   |
|       tmp_76_reg_387       |   32   |
|     tmp_77_load_reg_462    |   32   |
|       tmp_77_reg_393       |   32   |
|     tmp_78_load_reg_467    |   32   |
|       tmp_78_reg_399       |   32   |
|     tmp_79_load_reg_472    |   32   |
|       tmp_79_reg_405       |   32   |
|     tmp_80_load_reg_477    |   32   |
|       tmp_80_reg_411       |   32   |
|         tmp_reg_339        |   32   |
+----------------------------+--------+
|            Total           |   884  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| p_02_0_i_reg_155 |  p0  |   2  |   5  |   10   ||    9    |
|  c3_0_i_reg_167  |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   18   ||  1.206  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   32   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   884  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   884  |   50   |
+-----------+--------+--------+--------+
