# Reading pref.tcl
# do CPU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/aryav/Desktop/lifeofpi/Gates.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:19:22 on May 06,2023
# vcom -reportprogress 300 -93 -work work C:/Users/aryav/Desktop/lifeofpi/Gates.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Gates
# -- Compiling entity INVERTER
# -- Compiling architecture Equations of INVERTER
# -- Compiling entity AND_2
# -- Compiling architecture Equations of AND_2
# -- Compiling entity NAND_2
# -- Compiling architecture Equations of NAND_2
# -- Compiling entity OR_2
# -- Compiling architecture Equations of OR_2
# -- Compiling entity NOR_2
# -- Compiling architecture Equations of NOR_2
# -- Compiling entity XOR_2
# -- Compiling architecture Equations of XOR_2
# -- Compiling entity XNOR_2
# -- Compiling architecture Equations of XNOR_2
# -- Compiling entity HALF_ADDER
# -- Compiling architecture Equations of HALF_ADDER
# End time: 20:19:22 on May 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/aryav/Desktop/lifeofpi/CPU_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:19:22 on May 06,2023
# vcom -reportprogress 300 -93 -work work C:/Users/aryav/Desktop/lifeofpi/CPU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU_tb
# -- Compiling architecture bhv of CPU_tb
# End time: 20:19:23 on May 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/aryav/Desktop/lifeofpi/CPU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:19:23 on May 06,2023
# vcom -reportprogress 300 -93 -work work C:/Users/aryav/Desktop/lifeofpi/CPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find work.components.
# ** Error (suppressible): C:/Users/aryav/Desktop/lifeofpi/CPU.vhd(5): (vcom-1195) Cannot find expanded name "work.Components".
# ** Error: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd(5): Unknown expanded name.
# -- Loading package Gates
# ** Note: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd(9): VHDL Compiler exiting
# End time: 20:19:23 on May 06,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./CPU_run_msim_rtl_vhdl.do line 10
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/aryav/Desktop/lifeofpi/CPU.vhd}"
