Library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

Entity top is
    Port(
        SW   : in  std_logic_vector(17 downto 0);
        HEX0 : out std_logic_vector(6 downto 0);
        HEX1 : out std_logic_vector(6 downto 0);
        HEX2 : out std_logic_vector(6 downto 0);
        HEX3 : out std_logic_vector(6 downto 0);
        HEX4 : out std_logic_vector(6 downto 0);
        HEX5 : out std_logic_vector(6 downto 0);
        LEDR : out std_logic_vector(17 downto 0)
    );
end top;

architecture estrutural of top is

component ULA
    Port(
        A, B     : in  std_logic_vector(5 downto 0);
        select   : in  std_logic_vector(3 downto 0);
        S        : out std_logic_vector(5 downto 0);
        overflow : out std_logic;
        negativo : out std_logic;
        zero     : out std_logic;
        A_igual_B: out std_logic;
        A_menor_B: out std_logic
    );
end component;

component decodificador
    Port(
        x : in std_logic_vector(5 downto 0);
        display7_0 : out std_logic_vector(6 downto 0);
        display7_1 : out std_logic_vector(6 downto 0);
        display7_2 : out std_logic_vector(6 downto 0)
    );
end component;

signal A, B, S : std_logic_vector(5 downto 0);
signal sel : std_logic_vector(3 downto 0);
signal overflow_s, negativo_s, zero_s : std_logic;
signal igual_s, menor_s : std_logic;

begin

-- Liga chaves
A <= SW(5 downto 0);
B <= SW(11 downto 6);
sel <= SW(15 downto 12);

-- ULA
ula1: ULA
port map(
    A, B, sel, S,
    overflow_s,
    negativo_s,
    zero_s,
    igual_s,
    menor_s
);

-- Mostra resultado nos displays
dec_saida: decodificador
port map(
    S,
    HEX0,
    HEX1,
    HEX2
);

-- LEDs para flags
LEDR(0) <= overflow_s;
LEDR(1) <= negativo_s;
LEDR(2) <= zero_s;
LEDR(3) <= igual_s;
LEDR(4) <= menor_s;

end estrutural;