

================================================================
== Vitis HLS Report for 'forward_Pipeline_VITIS_LOOP_45_1'
================================================================
* Date:           Mon Dec 26 02:54:13 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.926 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      378|      378|  1.890 us|  1.890 us|  378|  378|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |      376|      376|         2|          1|          1|   376|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     17|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      53|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      53|     62|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln45_fu_77_p2                 |         +|   0|  0|   9|           9|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   1|           1|           1|
    |icmp_ln45_fu_71_p2                |      icmp|   0|  0|   4|           9|           9|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  17|          21|          14|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_4     |   9|          2|    9|         18|
    |in_x_TDATA_blk_n         |   9|          2|    1|          2|
    |j_fu_40                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   21|         42|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |in_x_read_reg_111        |  32|   0|   32|          0|
    |j_4_reg_103              |   9|   0|    9|          0|
    |j_fu_40                  |   9|   0|    9|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  53|   0|   53|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_45_1|  return value|
|in_x_TVALID   |   in|    1|        axis|                              in_x|       pointer|
|in_x_TDATA    |   in|   32|        axis|                              in_x|       pointer|
|in_x_TREADY   |  out|    1|        axis|                              in_x|       pointer|
|x_4_address0  |  out|    9|   ap_memory|                               x_4|         array|
|x_4_ce0       |  out|    1|   ap_memory|                               x_4|         array|
|x_4_we0       |  out|    1|   ap_memory|                               x_4|         array|
|x_4_d0        |  out|   32|   ap_memory|                               x_4|         array|
+--------------+-----+-----+------------+----------------------------------+--------------+

