Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Mon Apr 11 03:09:56 2016
| Host              : Daedalus running 64-bit Ubuntu 14.04.4 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file Interface_Master_BD_wrapper_timing_summary_routed.rpt -rpx Interface_Master_BD_wrapper_timing_summary_routed.rpx
| Design            : Interface_Master_BD_wrapper
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/memory_calculate_on_reg/C (HIGH)

 There are 14 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 3 unexpandable clock pairs. (HIGH)


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.779     -271.811                     82                 3497       -0.485       -0.485                      1                 3497        4.020        0.000                       0                  1796  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                       ------------         ----------      --------------
Interface_Master_BD_i/clk_wiz_0/U0/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_Interface_Master_BD_clk_wiz_0_0  {0.000 6.983}        13.966          71.602          
  clk_out2_Interface_Master_BD_clk_wiz_0_0  {0.000 69.424}       138.847         7.202           
  clkfbout_Interface_Master_BD_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          
clk_fpga_0                                  {0.000 5.000}        10.000          100.000         
clk_fpga_1                                  {0.000 3.333}        6.666           150.015         
clk_fpga_2                                  {0.000 40.769}       81.538          12.264          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Interface_Master_BD_i/clk_wiz_0/U0/clk_in1                                                                                                                                                    8.751        0.000                       0                     1  
  clk_out1_Interface_Master_BD_clk_wiz_0_0        2.536        0.000                      0                  642        0.082        0.000                      0                  642        6.483        0.000                       0                   372  
  clk_out2_Interface_Master_BD_clk_wiz_0_0      136.789        0.000                      0                   12        0.067        0.000                      0                   12       68.924        0.000                       0                    15  
  clkfbout_Interface_Master_BD_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  
clk_fpga_0                                        1.418        0.000                      0                 2819        0.060        0.000                      0                 2819        4.020        0.000                       0                  1405  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                To Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                --------                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_Interface_Master_BD_clk_wiz_0_0  clk_out1_Interface_Master_BD_clk_wiz_0_0       -3.369       -3.369                      1                    1       -0.485       -0.485                      1                    1  
clk_fpga_0                                clk_out1_Interface_Master_BD_clk_wiz_0_0       -3.777     -193.272                     57                   57        0.067        0.000                      0                   57  
clk_out1_Interface_Master_BD_clk_wiz_0_0  clk_fpga_0                                     -3.779      -75.170                     24                   24        0.068        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
  To Clock:  Interface_Master_BD_i/clk_wiz_0/U0/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { Interface_Master_BD_i/clk_wiz_0/U0/clk_in1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                                      
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Interface_Master_BD_clk_wiz_0_0
  To Clock:  clk_out1_Interface_Master_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.966ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@13.966ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.314ns  (logic 1.977ns (17.474%)  route 9.337ns (82.526%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 15.461 - 13.966 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.676     1.676    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y36                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     2.194 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/Q
                         net (fo=1, routed)           0.840     3.034    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_op_code_retimed_reg[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.149     3.183 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/instruction_info_reg[8]_i_3/O
                         net (fo=123, routed)         3.076     6.259    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code[0]
    SLICE_X26Y17         LUT4 (Prop_lut4_I2_O)        0.358     6.617 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_84/O
                         net (fo=1, routed)           0.311     6.928    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_84
    SLICE_X26Y18         LUT6 (Prop_lut6_I5_O)        0.332     7.260 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_46/O
                         net (fo=23, routed)          0.834     8.094    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_46
    SLICE_X23Y17         LUT3 (Prop_lut3_I0_O)        0.124     8.218 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_17/O
                         net (fo=45, routed)          0.808     9.026    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_17
    SLICE_X27Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.150 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_16/O
                         net (fo=2, routed)           1.448    10.599    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_16
    SLICE_X16Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.723 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[0]_i_6/O
                         net (fo=2, routed)           0.962    11.685    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[0]_i_6
    SLICE_X8Y22          LUT3 (Prop_lut3_I2_O)        0.124    11.809 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[0]_i_2/O
                         net (fo=1, routed)           1.057    12.866    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[0]_i_2
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.124    12.990 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[0]_i_1/O
                         net (fo=1, routed)           0.000    12.990    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[0]_i_1
    SLICE_X6Y28          FDPE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                     13.966    13.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487    15.454    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    12.276 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    13.875    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.494    15.461    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X6Y28                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[0]/C
                         clock pessimism              0.115    15.575    
                         clock uncertainty           -0.128    15.447    
    SLICE_X6Y28          FDPE (Setup_fdpe_C_D)        0.079    15.526    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[0]
  -------------------------------------------------------------------
                         required time                         15.526    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.966ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@13.966ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.180ns  (logic 1.971ns (17.629%)  route 9.209ns (82.371%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 15.459 - 13.966 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.676     1.676    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y36                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     2.194 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/Q
                         net (fo=1, routed)           0.840     3.034    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_op_code_retimed_reg[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.149     3.183 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/instruction_info_reg[8]_i_3/O
                         net (fo=123, routed)         2.871     6.055    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code[0]
    SLICE_X18Y17         LUT2 (Prop_lut2_I1_O)        0.358     6.413 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/instruction_info_reg[9]_i_15/O
                         net (fo=6, routed)           0.920     7.333    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_instruction_info_reg[9]_i_15
    SLICE_X28Y21         LUT6 (Prop_lut6_I4_O)        0.326     7.659 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[15]_i_13/O
                         net (fo=1, routed)           0.466     8.125    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[15]_i_13
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.249 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[15]_i_5/O
                         net (fo=39, routed)          1.037     9.286    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[15]_i_5
    SLICE_X24Y26         LUT4 (Prop_lut4_I1_O)        0.124     9.410 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[1]_i_26/O
                         net (fo=2, routed)           1.007    10.417    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[1]_i_26
    SLICE_X17Y22         LUT3 (Prop_lut3_I2_O)        0.124    10.541 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[1]_i_10/O
                         net (fo=1, routed)           0.997    11.538    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[1]_i_10
    SLICE_X14Y22         LUT6 (Prop_lut6_I3_O)        0.124    11.662 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[1]_i_2/O
                         net (fo=1, routed)           1.070    12.732    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[1]_i_2
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.856 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[1]_i_1/O
                         net (fo=1, routed)           0.000    12.856    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[1]_i_1
    SLICE_X9Y26          FDCE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                     13.966    13.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487    15.454    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    12.276 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    13.875    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.492    15.459    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X9Y26                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[1]/C
                         clock pessimism              0.115    15.573    
                         clock uncertainty           -0.128    15.445    
    SLICE_X9Y26          FDCE (Setup_fdce_C_D)        0.031    15.476    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[1]
  -------------------------------------------------------------------
                         required time                         15.476    
                         arrival time                         -12.856    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.966ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@13.966ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.976ns  (logic 2.070ns (18.860%)  route 8.906ns (81.140%))
  Logic Levels:           9  (LUT2=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 15.455 - 13.966 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.676     1.676    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y36                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     2.194 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/Q
                         net (fo=1, routed)           0.840     3.034    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_op_code_retimed_reg[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.149     3.183 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/instruction_info_reg[8]_i_3/O
                         net (fo=123, routed)         3.071     6.255    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code[0]
    SLICE_X21Y17         LUT6 (Prop_lut6_I0_O)        0.332     6.587 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_87/O
                         net (fo=1, routed)           0.667     7.254    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_87
    SLICE_X21Y17         LUT6 (Prop_lut6_I4_O)        0.124     7.378 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_47/O
                         net (fo=23, routed)          1.101     8.478    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_47
    SLICE_X25Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.602 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[14]_i_9/O
                         net (fo=2, routed)           0.762     9.364    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[14]_i_9
    SLICE_X26Y26         LUT5 (Prop_lut5_I0_O)        0.119     9.483 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[14]_i_22/O
                         net (fo=3, routed)           0.669    10.152    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[14]_i_22
    SLICE_X26Y25         LUT6 (Prop_lut6_I0_O)        0.332    10.484 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value[14]_i_9/O
                         net (fo=1, routed)           0.667    11.151    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_write_back_value[14]_i_9
    SLICE_X26Y25         LUT6 (Prop_lut6_I3_O)        0.124    11.275 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value[14]_i_4/O
                         net (fo=1, routed)           0.587    11.862    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_write_back_value[14]_i_4
    SLICE_X25Y31         LUT6 (Prop_lut6_I2_O)        0.124    11.986 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value[14]_i_2/O
                         net (fo=1, routed)           0.542    12.528    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_write_back_value[14]_i_2
    SLICE_X25Y33         LUT6 (Prop_lut6_I2_O)        0.124    12.652 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value[14]_i_1/O
                         net (fo=1, routed)           0.000    12.652    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value[14]
    SLICE_X25Y33         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                     13.966    13.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487    15.454    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    12.276 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    13.875    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.488    15.455    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X25Y33                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[14]/C
                         clock pessimism              0.014    15.469    
                         clock uncertainty           -0.128    15.341    
    SLICE_X25Y33         FDRE (Setup_fdre_C_D)        0.029    15.370    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[14]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.966ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@13.966ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.785ns  (logic 2.083ns (19.315%)  route 8.702ns (80.685%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 15.450 - 13.966 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.676     1.676    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y36                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     2.194 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/Q
                         net (fo=1, routed)           0.840     3.034    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_op_code_retimed_reg[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.149     3.183 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/instruction_info_reg[8]_i_3/O
                         net (fo=123, routed)         3.076     6.259    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code[0]
    SLICE_X26Y17         LUT4 (Prop_lut4_I2_O)        0.358     6.617 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_84/O
                         net (fo=1, routed)           0.311     6.928    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_84
    SLICE_X26Y18         LUT6 (Prop_lut6_I5_O)        0.332     7.260 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_46/O
                         net (fo=23, routed)          0.834     8.094    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_46
    SLICE_X23Y17         LUT3 (Prop_lut3_I0_O)        0.124     8.218 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_17/O
                         net (fo=45, routed)          1.974    10.192    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_17
    SLICE_X26Y28         LUT3 (Prop_lut3_I2_O)        0.152    10.344 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[12]_i_11/O
                         net (fo=1, routed)           0.611    10.955    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[12]_i_11
    SLICE_X26Y30         LUT6 (Prop_lut6_I4_O)        0.326    11.281 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[12]_i_4/O
                         net (fo=1, routed)           0.520    11.801    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[12]_i_4
    SLICE_X23Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.925 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[12]_i_1/O
                         net (fo=2, routed)           0.535    12.461    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[12]_i_1
    SLICE_X23Y28         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                     13.966    13.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487    15.454    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    12.276 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    13.875    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.483    15.450    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X23Y28                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp_reg[12]/C
                         clock pessimism              0.014    15.464    
                         clock uncertainty           -0.128    15.336    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)       -0.067    15.269    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp_reg[12]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -12.461    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.966ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@13.966ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.838ns  (logic 1.979ns (18.259%)  route 8.859ns (81.741%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 15.457 - 13.966 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.676     1.676    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y36                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     2.194 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/Q
                         net (fo=1, routed)           0.840     3.034    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_op_code_retimed_reg[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.149     3.183 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/instruction_info_reg[8]_i_3/O
                         net (fo=123, routed)         3.153     6.336    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code[0]
    SLICE_X26Y20         LUT4 (Prop_lut4_I0_O)        0.332     6.668 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/X_REG[15]_i_18/O
                         net (fo=5, routed)           0.441     7.109    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_X_REG[15]_i_18
    SLICE_X27Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.233 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[14]_i_9/O
                         net (fo=33, routed)          1.626     8.859    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[14]_i_9
    SLICE_X21Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.983 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[13]_i_13/O
                         net (fo=1, routed)           1.077    10.060    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[13]_i_13
    SLICE_X26Y30         LUT2 (Prop_lut2_I0_O)        0.152    10.212 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[13]_i_7/O
                         net (fo=1, routed)           0.424    10.636    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[13]_i_7
    SLICE_X26Y29         LUT6 (Prop_lut6_I0_O)        0.332    10.968 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[13]_i_4/O
                         net (fo=1, routed)           0.658    11.626    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[13]_i_4
    SLICE_X22Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.750 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[13]_i_1/O
                         net (fo=2, routed)           0.641    12.390    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[13]_i_1
    SLICE_X25Y36         LUT6 (Prop_lut6_I1_O)        0.124    12.514 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value[13]_i_1/O
                         net (fo=1, routed)           0.000    12.514    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value[13]
    SLICE_X25Y36         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                     13.966    13.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487    15.454    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    12.276 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    13.875    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.490    15.457    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X25Y36                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[13]/C
                         clock pessimism              0.014    15.471    
                         clock uncertainty           -0.128    15.343    
    SLICE_X25Y36         FDRE (Setup_fdre_C_D)        0.029    15.372    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[13]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                         -12.514    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.966ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@13.966ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.824ns  (logic 2.207ns (20.391%)  route 8.617ns (79.609%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 15.456 - 13.966 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.676     1.676    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y36                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     2.194 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/Q
                         net (fo=1, routed)           0.840     3.034    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_op_code_retimed_reg[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.149     3.183 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/instruction_info_reg[8]_i_3/O
                         net (fo=123, routed)         3.076     6.259    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code[0]
    SLICE_X26Y17         LUT4 (Prop_lut4_I2_O)        0.358     6.617 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_84/O
                         net (fo=1, routed)           0.311     6.928    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_84
    SLICE_X26Y18         LUT6 (Prop_lut6_I5_O)        0.332     7.260 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_46/O
                         net (fo=23, routed)          0.834     8.094    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_46
    SLICE_X23Y17         LUT3 (Prop_lut3_I0_O)        0.124     8.218 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_17/O
                         net (fo=45, routed)          1.974    10.192    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_17
    SLICE_X26Y28         LUT3 (Prop_lut3_I2_O)        0.152    10.344 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[12]_i_11/O
                         net (fo=1, routed)           0.611    10.955    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[12]_i_11
    SLICE_X26Y30         LUT6 (Prop_lut6_I4_O)        0.326    11.281 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[12]_i_4/O
                         net (fo=1, routed)           0.520    11.801    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[12]_i_4
    SLICE_X23Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.925 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[12]_i_1/O
                         net (fo=2, routed)           0.450    12.376    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[12]_i_1
    SLICE_X23Y34         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value[12]_i_1/O
                         net (fo=1, routed)           0.000    12.500    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value[12]
    SLICE_X23Y34         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                     13.966    13.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487    15.454    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    12.276 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    13.875    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.489    15.456    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X23Y34                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[12]/C
                         clock pessimism              0.014    15.470    
                         clock uncertainty           -0.128    15.342    
    SLICE_X23Y34         FDRE (Setup_fdre_C_D)        0.032    15.374    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[12]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.966ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@13.966ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.786ns  (logic 1.977ns (18.328%)  route 8.809ns (81.672%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 15.455 - 13.966 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.676     1.676    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y36                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     2.194 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/Q
                         net (fo=1, routed)           0.840     3.034    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_op_code_retimed_reg[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.149     3.183 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/instruction_info_reg[8]_i_3/O
                         net (fo=123, routed)         3.076     6.259    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code[0]
    SLICE_X26Y17         LUT4 (Prop_lut4_I2_O)        0.358     6.617 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_84/O
                         net (fo=1, routed)           0.311     6.928    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_84
    SLICE_X26Y18         LUT6 (Prop_lut6_I5_O)        0.332     7.260 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_46/O
                         net (fo=23, routed)          0.834     8.094    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_46
    SLICE_X23Y17         LUT3 (Prop_lut3_I0_O)        0.124     8.218 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_17/O
                         net (fo=45, routed)          1.716     9.934    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_17
    SLICE_X27Y25         LUT5 (Prop_lut5_I3_O)        0.124    10.058 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[15]_i_15/O
                         net (fo=1, routed)           0.730    10.789    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[15]_i_15
    SLICE_X25Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.913 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[15]_i_7/O
                         net (fo=2, routed)           0.866    11.779    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[15]_i_7
    SLICE_X25Y30         LUT6 (Prop_lut6_I4_O)        0.124    11.903 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value[15]_i_5/O
                         net (fo=1, routed)           0.436    12.338    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_write_back_value[15]_i_5
    SLICE_X25Y33         LUT6 (Prop_lut6_I2_O)        0.124    12.462 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value[15]_i_2/O
                         net (fo=1, routed)           0.000    12.462    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value[15]
    SLICE_X25Y33         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                     13.966    13.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487    15.454    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    12.276 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    13.875    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.488    15.455    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X25Y33                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[15]/C
                         clock pessimism              0.014    15.469    
                         clock uncertainty           -0.128    15.341    
    SLICE_X25Y33         FDRE (Setup_fdre_C_D)        0.031    15.372    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[15]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             3.045ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.966ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@13.966ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.568ns  (logic 1.855ns (17.553%)  route 8.713ns (82.447%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 15.450 - 13.966 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.676     1.676    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y36                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     2.194 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/Q
                         net (fo=1, routed)           0.840     3.034    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_op_code_retimed_reg[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.149     3.183 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/instruction_info_reg[8]_i_3/O
                         net (fo=123, routed)         3.153     6.336    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code[0]
    SLICE_X26Y20         LUT4 (Prop_lut4_I0_O)        0.332     6.668 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/X_REG[15]_i_18/O
                         net (fo=5, routed)           0.441     7.109    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_X_REG[15]_i_18
    SLICE_X27Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.233 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[14]_i_9/O
                         net (fo=33, routed)          1.626     8.859    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[14]_i_9
    SLICE_X21Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.983 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[13]_i_13/O
                         net (fo=1, routed)           1.077    10.060    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[13]_i_13
    SLICE_X26Y30         LUT2 (Prop_lut2_I0_O)        0.152    10.212 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[13]_i_7/O
                         net (fo=1, routed)           0.424    10.636    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[13]_i_7
    SLICE_X26Y29         LUT6 (Prop_lut6_I0_O)        0.332    10.968 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[13]_i_4/O
                         net (fo=1, routed)           0.658    11.626    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[13]_i_4
    SLICE_X22Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.750 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[13]_i_1/O
                         net (fo=2, routed)           0.494    12.244    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[13]_i_1
    SLICE_X25Y28         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                     13.966    13.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487    15.454    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    12.276 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    13.875    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.483    15.450    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X25Y28                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp_reg[13]/C
                         clock pessimism              0.014    15.464    
                         clock uncertainty           -0.128    15.336    
    SLICE_X25Y28         FDRE (Setup_fdre_C_D)       -0.047    15.289    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp_reg[13]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -12.244    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.966ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@13.966ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.743ns  (logic 2.063ns (19.204%)  route 8.680ns (80.796%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 15.463 - 13.966 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.676     1.676    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y36                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     2.194 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/Q
                         net (fo=1, routed)           0.840     3.034    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_op_code_retimed_reg[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.149     3.183 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/instruction_info_reg[8]_i_3/O
                         net (fo=123, routed)         2.703     5.886    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code[0]
    SLICE_X27Y21         LUT6 (Prop_lut6_I1_O)        0.332     6.218 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[15]_i_21/O
                         net (fo=2, routed)           0.645     6.863    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[15]_i_21
    SLICE_X26Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.987 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_50/O
                         net (fo=18, routed)          1.488     8.475    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_50
    SLICE_X22Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.599 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value[2]_i_15/O
                         net (fo=1, routed)           0.606     9.205    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_write_back_value[2]_i_15
    SLICE_X22Y18         LUT5 (Prop_lut5_I4_O)        0.118     9.323 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value[2]_i_13/O
                         net (fo=1, routed)           0.441     9.764    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_write_back_value[2]_i_13
    SLICE_X22Y18         LUT6 (Prop_lut6_I5_O)        0.326    10.090 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value[2]_i_8/O
                         net (fo=1, routed)           0.584    10.674    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_write_back_value[2]_i_8
    SLICE_X17Y18         LUT6 (Prop_lut6_I1_O)        0.124    10.798 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value[2]_i_4/O
                         net (fo=1, routed)           0.517    11.315    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_write_back_value[2]_i_4
    SLICE_X16Y18         LUT6 (Prop_lut6_I2_O)        0.124    11.439 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value[2]_i_2/O
                         net (fo=1, routed)           0.856    12.295    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_write_back_value[2]_i_2
    SLICE_X11Y19         LUT6 (Prop_lut6_I2_O)        0.124    12.419 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value[2]_i_1/O
                         net (fo=1, routed)           0.000    12.419    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value[2]
    SLICE_X11Y19         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                     13.966    13.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487    15.454    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    12.276 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    13.875    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.496    15.463    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X11Y19                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[2]/C
                         clock pessimism              0.115    15.577    
                         clock uncertainty           -0.128    15.449    
    SLICE_X11Y19         FDRE (Setup_fdre_C_D)        0.029    15.478    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[2]
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                         -12.419    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.966ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@13.966ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 1.946ns (18.368%)  route 8.649ns (81.632%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 15.450 - 13.966 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.676     1.676    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y36                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     2.194 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/Q
                         net (fo=1, routed)           0.840     3.034    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_op_code_retimed_reg[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.149     3.183 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/instruction_info_reg[8]_i_3/O
                         net (fo=123, routed)         3.071     6.255    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code[0]
    SLICE_X21Y17         LUT6 (Prop_lut6_I0_O)        0.332     6.587 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_87/O
                         net (fo=1, routed)           0.667     7.254    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_87
    SLICE_X21Y17         LUT6 (Prop_lut6_I4_O)        0.124     7.378 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_47/O
                         net (fo=23, routed)          1.101     8.478    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_47
    SLICE_X25Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.602 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[14]_i_9/O
                         net (fo=2, routed)           0.762     9.364    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[14]_i_9
    SLICE_X26Y26         LUT5 (Prop_lut5_I0_O)        0.119     9.483 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[14]_i_22/O
                         net (fo=3, routed)           0.954    10.436    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[14]_i_22
    SLICE_X26Y26         LUT6 (Prop_lut6_I3_O)        0.332    10.768 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[14]_i_8/O
                         net (fo=1, routed)           0.586    11.354    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[14]_i_8
    SLICE_X26Y31         LUT6 (Prop_lut6_I1_O)        0.124    11.478 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[14]_i_3/O
                         net (fo=1, routed)           0.668    12.147    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[14]_i_3
    SLICE_X25Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.271 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp[14]_i_1/O
                         net (fo=1, routed)           0.000    12.271    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_temp[14]_i_1
    SLICE_X25Y28         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                     13.966    13.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487    15.454    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    12.276 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    13.875    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.483    15.450    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X25Y28                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp_reg[14]/C
                         clock pessimism              0.014    15.464    
                         clock uncertainty           -0.128    15.336    
    SLICE_X25Y28         FDRE (Setup_fdre_C_D)        0.029    15.365    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_temp_reg[14]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  3.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.472%)  route 0.231ns (52.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.559     0.559    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X24Y40                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[22]/Q
                         net (fo=1, routed)           0.231     0.954    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location[22]
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.045     0.999 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out[22]_i_1/O
                         net (fo=1, routed)           0.000     0.999    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out[22]
    SLICE_X15Y41         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.830     0.830    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X15Y41                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[22]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X15Y41         FDRE (Hold_fdre_C_D)         0.092     0.917    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.646%)  route 0.239ns (53.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.558     0.558    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X24Y38                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[16]/Q
                         net (fo=1, routed)           0.239     0.961    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location[16]
    SLICE_X14Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.006 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out[16]_i_1/O
                         net (fo=1, routed)           0.000     1.006    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out[16]
    SLICE_X14Y39         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.829     0.829    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X14Y39                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[16]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X14Y39         FDRE (Hold_fdre_C_D)         0.092     0.916    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_bank_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.775%)  route 0.289ns (67.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.558     0.558    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X22Y38                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[16]/Q
                         net (fo=9, routed)           0.289     0.988    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/p_0_in[0]
    SLICE_X15Y38         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_bank_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.829     0.829    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X15Y38                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_bank_reg[0]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X15Y38         FDRE (Hold_fdre_C_D)         0.070     0.894    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_bank_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.029ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.362    -0.146    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     0.144    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X21Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     0.285 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.161     0.446    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg1[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1                                                     r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/I0
                         clock pessimism              0.049     0.020    
                         clock uncertainty            0.128     0.148    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     0.307    Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/read_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.814%)  route 0.332ns (70.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.555     0.555    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X25Y33                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_value_reg[14]/Q
                         net (fo=1, routed)           0.332     1.028    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_write_back_value_reg[14]
    SLICE_X18Y38         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/read_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.829     0.829    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X18Y38                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/read_out_reg[14]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X18Y38         FDRE (Hold_fdre_C_D)         0.059     0.883    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/read_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/type_info_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.561     0.561    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X13Y16                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/type_info_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/type_info_reg[0]/Q
                         net (fo=6, routed)           0.103     0.805    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/type_info[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I3_O)        0.045     0.850 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/FSM_onehot_state[10]_i_1/O
                         net (fo=1, routed)           0.000     0.850    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_FSM_onehot_state[10]_i_1
    SLICE_X12Y16         FDCE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.827     0.827    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X12Y16                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/FSM_onehot_state_reg[10]/C
                         clock pessimism             -0.253     0.574    
    SLICE_X12Y16         FDCE (Hold_fdce_C_D)         0.121     0.695    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/FSM_onehot_state_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/pc_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.556     0.556    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X7Y22                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/FSM_onehot_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.141     0.697 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/FSM_onehot_state_reg[17]/Q
                         net (fo=42, routed)          0.114     0.811    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_FSM_onehot_state_reg[17]
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.045     0.856 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/pc_done_i_1/O
                         net (fo=1, routed)           0.000     0.856    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_pc_done_i_1
    SLICE_X6Y22          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/pc_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.821     0.821    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X6Y22                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/pc_done_reg/C
                         clock pessimism             -0.252     0.569    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.121     0.690    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/pc_done_reg
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.670%)  route 0.116ns (38.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.554     0.554    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X7Y26                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.141     0.695 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[6]/Q
                         net (fo=13, routed)          0.116     0.810    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_StackPointer_reg[6]
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.045     0.855 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.855    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out[6]
    SLICE_X6Y26          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.819     0.819    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X6Y26                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[6]/C
                         clock pessimism             -0.252     0.567    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.121     0.688    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/effective_memory_pointer_retimed_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.227%)  route 0.314ns (62.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.559     0.559    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X15Y36                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/effective_memory_pointer_retimed_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/effective_memory_pointer_retimed_reg[15]/Q
                         net (fo=1, routed)           0.185     0.885    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_effective_memory_pointer_retimed_reg[15]
    SLICE_X24Y36         LUT2 (Prop_lut2_I0_O)        0.045     0.930 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location[15]_i_1/O
                         net (fo=2, routed)           0.128     1.058    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/effective_memory_pointer[15]
    SLICE_X24Y38         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.826     0.826    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X24Y38                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[15]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X24Y38         FDRE (Hold_fdre_C_D)         0.063     0.884    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.090%)  route 0.146ns (43.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.553     0.553    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X7Y25                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     0.694 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[1]/Q
                         net (fo=1, routed)           0.146     0.839    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location[1]
    SLICE_X8Y24          LUT6 (Prop_lut6_I3_O)        0.045     0.884 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.884    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out[1]
    SLICE_X8Y24          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.818     0.818    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X8Y24                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[1]/C
                         clock pessimism             -0.233     0.585    
    SLICE_X8Y24          FDRE (Hold_fdre_C_D)         0.120     0.705    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Interface_Master_BD_clk_wiz_0_0
Waveform:           { 0 6.98305 }
Period:             13.966
Sources:            { Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                      
Min Period        n/a     BUFGCTRL/I0         n/a            2.155     13.966  11.811   BUFGCTRL_X0Y1    Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/I0                                                                                        
Min Period        n/a     BUFH/I              n/a            2.155     13.966  11.811   BUFHCE_X0Y0      Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf_en/I                                                                                      
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     13.966  12.717   MMCME2_ADV_X0Y0  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0                                                                                 
Min Period        n/a     FDCE/C              n/a            1.000     13.966  12.966   SLICE_X6Y27      Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[0]/C                              
Min Period        n/a     FDCE/C              n/a            1.000     13.966  12.966   SLICE_X23Y32     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[10]/C                             
Min Period        n/a     FDCE/C              n/a            1.000     13.966  12.966   SLICE_X14Y35     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[11]/C                             
Min Period        n/a     FDCE/C              n/a            1.000     13.966  12.966   SLICE_X22Y39     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[12]/C                             
Min Period        n/a     FDCE/C              n/a            1.000     13.966  12.966   SLICE_X21Y37     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[13]/C                             
Min Period        n/a     FDCE/C              n/a            1.000     13.966  12.966   SLICE_X16Y38     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[14]/C                             
Min Period        n/a     FDCE/C              n/a            1.000     13.966  12.966   SLICE_X24Y36     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[15]/C                             
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   13.966  199.394  MMCME2_ADV_X0Y0  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0                                                                                 
Low Pulse Width   Slow    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X22Y30     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[8]/C                              
Low Pulse Width   Slow    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X25Y30     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[8]/C                                 
Low Pulse Width   Slow    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X25Y30     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[9]/C                                 
Low Pulse Width   Slow    FDPE/C              n/a            0.500     6.983   6.483    SLICE_X23Y30     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[8]/C                       
Low Pulse Width   Slow    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X23Y30     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[9]/C                       
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.983   6.483    SLICE_X13Y37     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[11]/C                       
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.983   6.483    SLICE_X8Y37      Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[18]/C                       
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.983   6.483    SLICE_X12Y36     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/effective_memory_pointer_retimed_reg[11]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.983   6.483    SLICE_X12Y36     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/effective_memory_pointer_retimed_reg[12]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.983   6.483    SLICE_X12Y36     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/effective_memory_pointer_retimed_reg[9]/C   
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X4Y29      Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[4]/C                              
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X4Y20      Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/FSM_onehot_state_reg[7]/C                   
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X6Y28      Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[0]/C                                 
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X8Y28      Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[5]/C                                 
High Pulse Width  Fast    FDPE/C              n/a            0.500     6.983   6.483    SLICE_X6Y28      Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[0]/C                                  
High Pulse Width  Fast    FDPE/C              n/a            0.500     6.983   6.483    SLICE_X6Y28      Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[5]/C                                  
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X7Y28      Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/X_REG_reg[0]/C                              
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X24Y34     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/X_REG_reg[10]/C                             
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X5Y29      Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/X_REG_reg[4]/C                              
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X7Y28      Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/X_REG_reg[5]/C                              



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Interface_Master_BD_clk_wiz_0_0
  To Clock:  clk_out2_Interface_Master_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      136.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       68.924ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             136.789ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            138.847ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@138.847ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.580ns (30.280%)  route 1.335ns (69.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 140.348 - 138.847 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           1.673     1.673    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X11Y16                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     2.129 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/Q
                         net (fo=5, routed)           1.335     3.464    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg__0[0]
    SLICE_X10Y16         LUT4 (Prop_lut4_I1_O)        0.124     3.588 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr[3]_i_1/O
                         net (fo=1, routed)           0.000     3.588    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/plusOp[3]
    SLICE_X10Y16         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    138.847   138.847 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   138.847 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487   140.335    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178   137.157 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599   138.756    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   138.847 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           1.500   140.348    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X10Y16                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/C
                         clock pessimism              0.151   140.498    
                         clock uncertainty           -0.200   140.299    
    SLICE_X10Y16         FDRE (Setup_fdre_C_D)        0.079   140.378    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                        140.378    
                         arrival time                          -3.588    
  -------------------------------------------------------------------
                         slack                                136.789    

Slack (MET) :             136.919ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            138.847ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@138.847ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.456ns (51.982%)  route 0.421ns (48.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns = ( 138.756 - 138.847 ) 
    Source Clock Delay      (SCD):    0.416ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.307    -0.554    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -0.422 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.838     0.416    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X21Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     0.872 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.421     1.293    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    138.847   138.847 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   138.847 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487   140.335    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178   137.157 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599   138.756    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3                                                     r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/I0
                         clock pessimism             -0.171   138.586    
                         clock uncertainty           -0.200   138.386    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174   138.212    Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf
  -------------------------------------------------------------------
                         required time                        138.212    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                136.919    

Slack (MET) :             137.306ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            138.847ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@138.847ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.580ns (42.311%)  route 0.791ns (57.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 140.348 - 138.847 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           1.673     1.673    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X11Y16                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     2.129 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/Q
                         net (fo=5, routed)           0.791     2.920    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg__0[0]
    SLICE_X11Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.044 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr[0]_i_1/O
                         net (fo=1, routed)           0.000     3.044    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/plusOp[0]
    SLICE_X11Y16         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    138.847   138.847 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   138.847 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487   140.335    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178   137.157 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599   138.756    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   138.847 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           1.500   140.348    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X11Y16                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C
                         clock pessimism              0.173   140.520    
                         clock uncertainty           -0.200   140.321    
    SLICE_X11Y16         FDRE (Setup_fdre_C_D)        0.029   140.350    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                        140.350    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                137.306    

Slack (MET) :             137.321ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            138.847ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@138.847ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.580ns (41.974%)  route 0.802ns (58.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 140.348 - 138.847 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           1.673     1.673    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X11Y16                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     2.129 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/Q
                         net (fo=5, routed)           0.802     2.931    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg__0[0]
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124     3.055 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr[1]_i_1/O
                         net (fo=1, routed)           0.000     3.055    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/plusOp[1]
    SLICE_X10Y16         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    138.847   138.847 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   138.847 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487   140.335    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178   137.157 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599   138.756    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   138.847 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           1.500   140.348    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X10Y16                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/C
                         clock pessimism              0.151   140.498    
                         clock uncertainty           -0.200   140.299    
    SLICE_X10Y16         FDRE (Setup_fdre_C_D)        0.077   140.376    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                        140.376    
                         arrival time                          -3.055    
  -------------------------------------------------------------------
                         slack                                137.321    

Slack (MET) :             137.328ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            138.847ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@138.847ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.580ns (42.066%)  route 0.799ns (57.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 140.348 - 138.847 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           1.673     1.673    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X11Y16                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     2.129 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/Q
                         net (fo=5, routed)           0.799     2.928    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg__0[0]
    SLICE_X10Y16         LUT3 (Prop_lut3_I0_O)        0.124     3.052 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr[2]_i_1/O
                         net (fo=1, routed)           0.000     3.052    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/plusOp[2]
    SLICE_X10Y16         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    138.847   138.847 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   138.847 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487   140.335    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178   137.157 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599   138.756    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   138.847 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           1.500   140.348    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X10Y16                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]/C
                         clock pessimism              0.151   140.498    
                         clock uncertainty           -0.200   140.299    
    SLICE_X10Y16         FDRE (Setup_fdre_C_D)        0.081   140.380    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                        140.380    
                         arrival time                          -3.052    
  -------------------------------------------------------------------
                         slack                                137.328    

Slack (MET) :             137.457ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            138.847ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@138.847ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.518ns (44.537%)  route 0.645ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.340ns = ( 139.187 - 138.847 ) 
    Source Clock Delay      (SCD):    0.416ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.307    -0.554    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -0.422 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.838     0.416    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     0.934 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.645     1.579    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[2]
    SLICE_X20Y45         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    138.847   138.847 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   138.847 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487   140.335    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178   137.157 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.170   138.327    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081   138.408 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.779   139.187    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[3]/C
                         clock pessimism              0.076   139.263    
                         clock uncertainty           -0.200   139.064    
    SLICE_X20Y45         FDRE (Setup_fdre_C_D)       -0.028   139.036    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                        139.036    
                         arrival time                          -1.579    
  -------------------------------------------------------------------
                         slack                                137.457    

Slack (MET) :             137.481ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            138.847ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@138.847ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.456ns (42.014%)  route 0.629ns (57.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.340ns = ( 139.187 - 138.847 ) 
    Source Clock Delay      (SCD):    0.416ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.307    -0.554    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -0.422 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.838     0.416    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X21Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     0.872 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.629     1.501    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[4]
    SLICE_X21Y45         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    138.847   138.847 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   138.847 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487   140.335    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178   137.157 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.170   138.327    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081   138.408 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.779   139.187    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X21Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/C
                         clock pessimism              0.076   139.263    
                         clock uncertainty           -0.200   139.064    
    SLICE_X21Y45         FDRE (Setup_fdre_C_D)       -0.081   138.983    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                        138.983    
                         arrival time                          -1.501    
  -------------------------------------------------------------------
                         slack                                137.481    

Slack (MET) :             137.491ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            138.847ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@138.847ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.456ns (41.603%)  route 0.640ns (58.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.340ns = ( 139.187 - 138.847 ) 
    Source Clock Delay      (SCD):    0.416ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.307    -0.554    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -0.422 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.838     0.416    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X21Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     0.872 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.640     1.512    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[5]
    SLICE_X21Y45         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    138.847   138.847 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   138.847 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487   140.335    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178   137.157 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.170   138.327    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081   138.408 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.779   139.187    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X21Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]/C
                         clock pessimism              0.076   139.263    
                         clock uncertainty           -0.200   139.064    
    SLICE_X21Y45         FDRE (Setup_fdre_C_D)       -0.061   139.003    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                        139.003    
                         arrival time                          -1.512    
  -------------------------------------------------------------------
                         slack                                137.491    

Slack (MET) :             137.501ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            138.847ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@138.847ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.873%)  route 0.633ns (58.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.340ns = ( 139.187 - 138.847 ) 
    Source Clock Delay      (SCD):    0.416ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.307    -0.554    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -0.422 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.838     0.416    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X21Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     0.872 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.633     1.505    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[6]
    SLICE_X21Y45         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    138.847   138.847 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   138.847 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487   140.335    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178   137.157 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.170   138.327    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081   138.408 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.779   139.187    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X21Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/C
                         clock pessimism              0.076   139.263    
                         clock uncertainty           -0.200   139.064    
    SLICE_X21Y45         FDRE (Setup_fdre_C_D)       -0.058   139.006    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                        139.006    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                137.501    

Slack (MET) :             137.535ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            138.847ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@138.847ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.518ns (50.581%)  route 0.506ns (49.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.340ns = ( 139.187 - 138.847 ) 
    Source Clock Delay      (SCD):    0.416ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.307    -0.554    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -0.422 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.838     0.416    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     0.934 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.506     1.440    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[3]
    SLICE_X21Y45         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    138.847   138.847 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   138.847 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487   140.335    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178   137.157 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.170   138.327    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081   138.408 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.779   139.187    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X21Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/C
                         clock pessimism              0.054   139.241    
                         clock uncertainty           -0.200   139.042    
    SLICE_X21Y45         FDRE (Setup_fdre_C_D)       -0.067   138.975    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                        138.975    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                137.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.809%)  route 0.160ns (53.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.029ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.362    -0.146    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     0.144    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X21Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     0.285 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.160     0.445    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3                                                     r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/I0
                         clock pessimism              0.049     0.020    
                         clock uncertainty            0.200     0.220    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     0.379    Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.660%)  route 0.180ns (52.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.362    -0.146    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     0.144    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     0.308 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.180     0.488    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[3]
    SLICE_X21Y45         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.406    -0.151    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.108 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     0.389    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X21Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/C
                         clock pessimism             -0.232     0.157    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.070     0.227    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.362    -0.146    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     0.144    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     0.308 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.170     0.478    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[1]
    SLICE_X20Y45         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.406    -0.151    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.108 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     0.389    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/C
                         clock pessimism             -0.245     0.144    
    SLICE_X20Y45         FDRE (Hold_fdre_C_D)         0.063     0.207    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           0.561     0.561    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X10Y16                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/Q
                         net (fo=4, routed)           0.186     0.911    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg__0[1]
    SLICE_X10Y16         LUT3 (Prop_lut3_I1_O)        0.045     0.956 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.956    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/plusOp[2]
    SLICE_X10Y16         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           0.827     0.827    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X10Y16                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]/C
                         clock pessimism             -0.266     0.561    
    SLICE_X10Y16         FDRE (Hold_fdre_C_D)         0.121     0.682    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           0.561     0.561    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X10Y16                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/Q
                         net (fo=4, routed)           0.186     0.911    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg__0[1]
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.956 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.956    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/plusOp[1]
    SLICE_X10Y16         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           0.827     0.827    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X10Y16                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/C
                         clock pessimism             -0.266     0.561    
    SLICE_X10Y16         FDRE (Hold_fdre_C_D)         0.120     0.681    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.362    -0.146    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     0.144    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     0.308 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.170     0.478    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[0]
    SLICE_X20Y45         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.406    -0.151    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.108 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     0.389    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/C
                         clock pessimism             -0.245     0.144    
    SLICE_X20Y45         FDRE (Hold_fdre_C_D)         0.052     0.196    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.004%)  route 0.230ns (61.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.362    -0.146    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     0.144    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X21Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     0.285 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.230     0.515    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[6]
    SLICE_X21Y45         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.406    -0.151    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.108 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     0.389    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X21Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/C
                         clock pessimism             -0.245     0.144    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.072     0.216    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.968%)  route 0.230ns (62.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.362    -0.146    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     0.144    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X21Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     0.285 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.230     0.515    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[4]
    SLICE_X21Y45         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.406    -0.151    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.108 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     0.389    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X21Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/C
                         clock pessimism             -0.245     0.144    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.066     0.210    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.392%)  route 0.236ns (62.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.362    -0.146    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     0.144    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X21Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     0.285 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.236     0.521    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[5]
    SLICE_X21Y45         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.406    -0.151    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.108 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     0.389    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X21Y45                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]/C
                         clock pessimism             -0.245     0.144    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.070     0.214    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.022%)  route 0.235ns (52.978%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           0.561     0.561    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X10Y16                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/Q
                         net (fo=2, routed)           0.235     0.960    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg__0[3]
    SLICE_X10Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.005 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.005    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/plusOp[3]
    SLICE_X10Y16         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           0.827     0.827    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X10Y16                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/C
                         clock pessimism             -0.266     0.561    
    SLICE_X10Y16         FDRE (Hold_fdre_C_D)         0.121     0.682    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Interface_Master_BD_clk_wiz_0_0
Waveform:           { 0 69.4237 }
Period:             138.847
Sources:            { Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin                                                                                                                 
Min Period        n/a     BUFGCTRL/I0         n/a            2.155     138.847  136.692  BUFGCTRL_X0Y3    Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/I0                                                                   
Min Period        n/a     BUFH/I              n/a            2.155     138.847  136.692  BUFHCE_X0Y1      Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/I                                                                 
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     138.847  137.598  MMCME2_ADV_X0Y0  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1                                                            
Min Period        n/a     FDRE/C              n/a            1.000     138.847  137.847  SLICE_X11Y16     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C  
Min Period        n/a     FDRE/C              n/a            1.000     138.847  137.847  SLICE_X10Y16     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/C  
Min Period        n/a     FDRE/C              n/a            1.000     138.847  137.847  SLICE_X10Y16     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]/C  
Min Period        n/a     FDRE/C              n/a            1.000     138.847  137.847  SLICE_X10Y16     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/C  
Min Period        n/a     FDRE/C              n/a            1.000     138.847  137.847  SLICE_X20Y45     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[0]/C                                                                
Min Period        n/a     FDRE/C              n/a            1.000     138.847  137.847  SLICE_X20Y45     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/C                                                                
Min Period        n/a     FDRE/C              n/a            1.000     138.847  137.847  SLICE_X20Y45     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/C                                                                
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   138.847  74.513   MMCME2_ADV_X0Y0  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1                                                            
Low Pulse Width   Slow    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X11Y16     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X10Y16     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X10Y16     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X10Y16     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X20Y45     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[0]/C                                                                
Low Pulse Width   Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X20Y45     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[0]/C                                                                
Low Pulse Width   Slow    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X20Y45     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/C                                                                
Low Pulse Width   Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X20Y45     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/C                                                                
Low Pulse Width   Slow    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X20Y45     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/C                                                                
Low Pulse Width   Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X20Y45     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/C                                                                
High Pulse Width  Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X11Y16     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X10Y16     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X10Y16     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X10Y16     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X20Y45     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[0]/C                                                                
High Pulse Width  Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X20Y45     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/C                                                                
High Pulse Width  Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X20Y45     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/C                                                                
High Pulse Width  Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X20Y45     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[3]/C                                                                
High Pulse Width  Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X21Y45     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/C                                                                
High Pulse Width  Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X21Y45     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/C                                                                



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Interface_Master_BD_clk_wiz_0_0
  To Clock:  clkfbout_Interface_Master_BD_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Interface_Master_BD_clk_wiz_0_0
Waveform:           { 0 20 }
Period:             40.000
Sources:            { Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                        
Min Period  n/a     BUFG/I               n/a            2.155     40.000  37.845   BUFGCTRL_X0Y4    Interface_Master_BD_i/clk_wiz_0/U0/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y0  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y0  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   40.000  60.000   MMCME2_ADV_X0Y0  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y0  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg14_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.724ns  (logic 0.580ns (7.509%)  route 7.144ns (92.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.671     2.979    Interface_Master_BD_i/rst_processing_system7_0_71M/U0/slowest_sync_clk
    SLICE_X9Y52                                                       r  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     3.435 f  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.452     3.887    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X9Y49          LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=630, routed)         6.693    10.703    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_awready_i_1
    SLICE_X24Y37         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg14_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.491    12.683    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y37                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg14_reg[15]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X24Y37         FDRE (Setup_fdre_C_R)       -0.524    12.121    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg14_reg[15]
  -------------------------------------------------------------------
                         required time                         12.121    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg15_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.724ns  (logic 0.580ns (7.509%)  route 7.144ns (92.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.671     2.979    Interface_Master_BD_i/rst_processing_system7_0_71M/U0/slowest_sync_clk
    SLICE_X9Y52                                                       r  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     3.435 f  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.452     3.887    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X9Y49          LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=630, routed)         6.693    10.703    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_awready_i_1
    SLICE_X24Y37         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg15_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.491    12.683    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y37                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg15_reg[15]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X24Y37         FDRE (Setup_fdre_C_R)       -0.524    12.121    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg15_reg[15]
  -------------------------------------------------------------------
                         required time                         12.121    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg14_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 0.580ns (7.440%)  route 7.215ns (92.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.671     2.979    Interface_Master_BD_i/rst_processing_system7_0_71M/U0/slowest_sync_clk
    SLICE_X9Y52                                                       r  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     3.435 f  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.452     3.887    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X9Y49          LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=630, routed)         6.764    10.774    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_awready_i_1
    SLICE_X26Y32         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg14_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.491    12.683    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y32                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg14_reg[9]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X26Y32         FDRE (Setup_fdre_C_R)       -0.429    12.216    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg14_reg[9]
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg15_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 0.580ns (7.440%)  route 7.215ns (92.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.671     2.979    Interface_Master_BD_i/rst_processing_system7_0_71M/U0/slowest_sync_clk
    SLICE_X9Y52                                                       r  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     3.435 f  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.452     3.887    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X9Y49          LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=630, routed)         6.764    10.774    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_awready_i_1
    SLICE_X26Y32         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg15_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.491    12.683    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y32                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg15_reg[9]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X26Y32         FDRE (Setup_fdre_C_R)       -0.429    12.216    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg15_reg[9]
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg14_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 0.580ns (7.580%)  route 7.071ns (92.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.671     2.979    Interface_Master_BD_i/rst_processing_system7_0_71M/U0/slowest_sync_clk
    SLICE_X9Y52                                                       r  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     3.435 f  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.452     3.887    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X9Y49          LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=630, routed)         6.620    10.630    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_awready_i_1
    SLICE_X26Y34         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg14_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.493    12.685    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y34                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg14_reg[10]/C
                         clock pessimism              0.116    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X26Y34         FDRE (Setup_fdre_C_R)       -0.429    12.218    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg14_reg[10]
  -------------------------------------------------------------------
                         required time                         12.218    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.064ns  (logic 1.107ns (13.727%)  route 6.957ns (86.273%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.681     2.989    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y46                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDSE (Prop_fdse_C_Q)         0.518     3.507 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q
                         net (fo=120, routed)         5.591     9.098    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Q[2]
    SLICE_X8Y28          MUXF7 (Prop_muxf7_S_O)       0.292     9.390 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[5]_i_5/O
                         net (fo=1, routed)           1.366    10.756    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[5]_i_5
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.297    11.053 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    11.053    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X8Y26          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.492    12.684    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y26                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.231    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X8Y26          FDRE (Setup_fdre_C_D)        0.081    12.842    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.878ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.263ns  (logic 0.580ns (7.985%)  route 6.683ns (92.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.671     2.979    Interface_Master_BD_i/rst_processing_system7_0_71M/U0/slowest_sync_clk
    SLICE_X9Y52                                                       r  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     3.435 f  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.452     3.887    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X9Y49          LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=630, routed)         6.232    10.242    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_awready_i_1
    SLICE_X24Y35         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.490    12.682    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y35                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X24Y35         FDRE (Setup_fdre_C_R)       -0.524    12.120    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.120    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                  1.878    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg20_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 0.580ns (8.029%)  route 6.644ns (91.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.671     2.979    Interface_Master_BD_i/rst_processing_system7_0_71M/U0/slowest_sync_clk
    SLICE_X9Y52                                                       r  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     3.435 f  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.452     3.887    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X9Y49          LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=630, routed)         6.193    10.203    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_awready_i_1
    SLICE_X28Y37         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg20_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.495    12.688    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y37                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg20_reg[10]/C
                         clock pessimism              0.116    12.803    
                         clock uncertainty           -0.154    12.649    
    SLICE_X28Y37         FDRE (Setup_fdre_C_R)       -0.524    12.125    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg20_reg[10]
  -------------------------------------------------------------------
                         required time                         12.125    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg23_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 0.580ns (8.029%)  route 6.644ns (91.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.671     2.979    Interface_Master_BD_i/rst_processing_system7_0_71M/U0/slowest_sync_clk
    SLICE_X9Y52                                                       r  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     3.435 f  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.452     3.887    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X9Y49          LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=630, routed)         6.193    10.203    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_awready_i_1
    SLICE_X28Y37         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg23_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.495    12.688    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y37                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg23_reg[10]/C
                         clock pessimism              0.116    12.803    
                         clock uncertainty           -0.154    12.649    
    SLICE_X28Y37         FDRE (Setup_fdre_C_R)       -0.524    12.125    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg23_reg[10]
  -------------------------------------------------------------------
                         required time                         12.125    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg17_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 0.580ns (8.180%)  route 6.511ns (91.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.671     2.979    Interface_Master_BD_i/rst_processing_system7_0_71M/U0/slowest_sync_clk
    SLICE_X9Y52                                                       r  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     3.435 f  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.452     3.887    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X9Y49          LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=630, routed)         6.059    10.070    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_awready_i_1
    SLICE_X28Y38         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg17_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.496    12.688    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y38                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg17_reg[10]/C
                         clock pessimism              0.116    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X28Y38         FDRE (Setup_fdre_C_R)       -0.524    12.126    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg17_reg[10]
  -------------------------------------------------------------------
                         required time                         12.126    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  2.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.118%)  route 0.236ns (55.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.584     0.925    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y50                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.236     1.301    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/n_0_skid_buffer_reg[0]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.346 r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.346    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/n_0_m_payload_i[0]_i_1__0
    SLICE_X2Y49          FDRE                                         r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.854     1.224    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y49                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.565     0.905    Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y42                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.116     1.163    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X6Y42          SRLC32E                                      r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.833     1.203    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y42                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.285     0.919    
    SLICE_X6Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.537%)  route 0.265ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.565     0.906    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X7Y50                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.128     1.034 r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.265     1.299    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X6Y49          SRL16E                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.835     1.205    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y49                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.054     1.230    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.241%)  route 0.248ns (63.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.584     0.925    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y50                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.248     1.314    Interface_Master_BD_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.893     1.263    Interface_Master_BD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    Interface_Master_BD_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.222%)  route 0.265ns (58.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.584     0.925    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y50                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]/Q
                         net (fo=1, routed)           0.265     1.331    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/n_0_skid_buffer_reg[13]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.376 r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[13]_i_2/O
                         net (fo=1, routed)           0.000     1.376    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/n_0_m_payload_i[13]_i_2
    SLICE_X2Y49          FDRE                                         r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.854     1.224    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y49                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.004%)  route 0.262ns (64.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.584     0.925    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y50                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.262     1.327    Interface_Master_BD_i/processing_system7_0/inst/M_AXI_GP0_BID[1]
    PS7_X0Y0             PS7                                          r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.893     1.263    Interface_Master_BD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[1])
                                                      0.000     1.234    Interface_Master_BD_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.251%)  route 0.225ns (63.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.584     0.925    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y50                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.225     1.278    Interface_Master_BD_i/processing_system7_0/inst/M_AXI_GP0_BID[3]
    PS7_X0Y0             PS7                                          r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.893     1.263    Interface_Master_BD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[3])
                                                     -0.053     1.181    Interface_Master_BD_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.268%)  route 0.225ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.584     0.925    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y50                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.225     1.278    Interface_Master_BD_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.893     1.263    Interface_Master_BD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                     -0.054     1.180    Interface_Master_BD_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.014%)  route 0.179ns (55.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.582     0.923    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y37                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.179     1.243    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X0Y39          SRLC32E                                      r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.849     1.219    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y39                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.263     0.956    
    SLICE_X0Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.139    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.564     0.905    Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y38                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.116     1.161    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X6Y38          SRLC32E                                      r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.832     1.202    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y38                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.263     0.939    
    SLICE_X6Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.056    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                                                                                              
Min Period        n/a     BUFG/I       n/a            2.155     10.000  7.845  BUFGCTRL_X0Y0  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I                                                                                              
Min Period        n/a     FDSE/C       n/a            1.000     10.000  9.000  SLICE_X8Y44    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C                                                                       
Min Period        n/a     FDSE/C       n/a            1.000     10.000  9.000  SLICE_X8Y44    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C                                                                   
Min Period        n/a     FDSE/C       n/a            1.000     10.000  9.000  SLICE_X6Y46    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C                                                                       
Min Period        n/a     FDSE/C       n/a            1.000     10.000  9.000  SLICE_X6Y45    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C                                                                   
Min Period        n/a     FDSE/C       n/a            1.000     10.000  9.000  SLICE_X6Y46    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C                                                                       
Min Period        n/a     FDSE/C       n/a            1.000     10.000  9.000  SLICE_X8Y44    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C                                                                       
Min Period        n/a     FDSE/C       n/a            1.000     10.000  9.000  SLICE_X6Y45    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C                                                                       
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000  SLICE_X8Y47    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_arready_reg/C                                                                         
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000  SLICE_X6Y41    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C                                                                       
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X6Y50    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK         
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X6Y50    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK         
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X8Y50    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK       
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X8Y50    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK       
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X8Y53    Interface_Master_BD_i/rst_processing_system7_0_71M/U0/EXT_LPF/POR_SRL_I/CLK                                                                                                      
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X6Y38    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK  
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X8Y40    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK  
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X8Y40    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK  
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X6Y38    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK   
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X6Y38    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK  
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X4Y39    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK  
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X4Y39    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK  
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X4Y40    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK  
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X4Y40    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK  
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X4Y40    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK  
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X4Y40    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK  
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X6Y38    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK  
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X4Y40    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK  
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X4Y40    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK  
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X4Y40    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Interface_Master_BD_clk_wiz_0_0
  To Clock:  clk_out1_Interface_Master_BD_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.369ns,  Total Violation       -3.369ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.485ns,  Total Violation       -0.485ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.369ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.136ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@11941.017ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@11940.882ns)
  Data Path Delay:        2.919ns  (logic 0.704ns (24.116%)  route 2.215ns (75.884%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11942.518 - 11941.017 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 11942.555 - 11940.882 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                  11940.882 11940.882 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 11940.882 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677 11942.559    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538 11939.021 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760 11940.780    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101 11940.881 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           1.673 11942.554    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X11Y16                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456 11943.010 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/Q
                         net (fo=5, routed)           0.937 11943.946    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg__0[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I0_O)        0.124 11944.070 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_i_2/O
                         net (fo=1, routed)           1.278 11945.349    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_ready_up_i_2
    SLICE_X10Y15         LUT4 (Prop_lut4_I0_O)        0.124 11945.473 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_i_1/O
                         net (fo=1, routed)           0.000 11945.473    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_ready_up_i_1
    SLICE_X10Y15         FDCE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                  11941.017 11941.017 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 11941.017 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487 11942.504    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178 11939.326 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599 11940.925    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 11941.016 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.501 11942.517    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y15                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_reg/C
                         clock pessimism             -0.171 11942.346    
                         clock uncertainty           -0.320 11942.026    
    SLICE_X10Y15         FDCE (Setup_fdce_C_D)        0.077 11942.104    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_reg
  -------------------------------------------------------------------
                         required time                      11942.104    
                         arrival time                       -11945.474    
  -------------------------------------------------------------------
                         slack                                 -3.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.485ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_Interface_Master_BD_clk_wiz_0_0'  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@7150.644ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 fall@7150.644ns)
  Data Path Delay:        1.340ns  (logic 0.071ns (5.297%)  route 1.269ns (94.703%))
  Logic Levels:           2  (BUFGCTRL=1 LUT4=1)
  Clock Path Skew:        1.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 7151.472 - 7150.644 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 7150.136 - 7150.644 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 fall edge)
                                                   7150.644  7150.644 f  
    BUFGCTRL_X0Y0        BUFG                         0.000  7150.644 f  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546  7151.189    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053  7150.135 f  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482  7150.617    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026  7150.643 f  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           0.787  7151.431    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X10Y15         LUT4 (Prop_lut4_I2_O)        0.045  7151.476 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_i_1/O
                         net (fo=1, routed)           0.000  7151.476    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_ready_up_i_1
    SLICE_X10Y15         FDCE                                         f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                   7150.644  7150.644 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  7150.644 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812  7151.456    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369  7150.087 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528  7150.615    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029  7150.644 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.828  7151.472    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y15                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_reg/C
                         clock pessimism              0.049  7151.521    
                         clock uncertainty            0.320  7151.841    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.120  7151.961    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_reg
  -------------------------------------------------------------------
                         required time                      -7151.961    
                         arrival time                        7151.477    
  -------------------------------------------------------------------
                         slack                                 -0.485    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_Interface_Master_BD_clk_wiz_0_0

Setup :           57  Failing Endpoints,  Worst Slack       -3.777ns,  Total Violation     -193.272ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.777ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@810.034ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        1.757ns  (logic 0.580ns (33.016%)  route 1.177ns (66.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 811.573 - 810.034 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 813.018 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   811.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   811.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.710   813.018    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y26                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456   813.474 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=5, routed)           0.470   813.944    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/DATA_RDY
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124   814.068 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull[31]_i_1/O
                         net (fo=24, routed)          0.707   814.775    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_chunk_pull[31]_i_1
    SLICE_X1Y32          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    810.034   810.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   810.034 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487   811.521    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178   808.344 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   809.943    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   810.034 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.539   811.573    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X1Y32                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[28]/C
                         clock pessimism              0.000   811.573    
                         clock uncertainty           -0.371   811.203    
    SLICE_X1Y32          FDRE (Setup_fdre_C_CE)      -0.205   810.998    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[28]
  -------------------------------------------------------------------
                         required time                        810.998    
                         arrival time                        -814.775    
  -------------------------------------------------------------------
                         slack                                 -3.777    

Slack (VIOLATED) :        -3.743ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@810.034ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        1.724ns  (logic 0.580ns (33.652%)  route 1.144ns (66.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 811.574 - 810.034 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 813.018 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   811.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   811.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.710   813.018    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y26                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456   813.474 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=5, routed)           0.470   813.944    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/DATA_RDY
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124   814.068 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull[31]_i_1/O
                         net (fo=24, routed)          0.673   814.742    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_chunk_pull[31]_i_1
    SLICE_X5Y30          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    810.034   810.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   810.034 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487   811.521    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178   808.344 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   809.943    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   810.034 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.540   811.574    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X5Y30                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[13]/C
                         clock pessimism              0.000   811.574    
                         clock uncertainty           -0.371   811.204    
    SLICE_X5Y30          FDRE (Setup_fdre_C_CE)      -0.205   810.999    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[13]
  -------------------------------------------------------------------
                         required time                        810.999    
                         arrival time                        -814.742    
  -------------------------------------------------------------------
                         slack                                 -3.743    

Slack (VIOLATED) :        -3.743ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@810.034ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        1.724ns  (logic 0.580ns (33.652%)  route 1.144ns (66.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 811.574 - 810.034 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 813.018 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   811.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   811.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.710   813.018    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y26                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456   813.474 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=5, routed)           0.470   813.944    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/DATA_RDY
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124   814.068 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull[31]_i_1/O
                         net (fo=24, routed)          0.673   814.742    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_chunk_pull[31]_i_1
    SLICE_X5Y30          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    810.034   810.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   810.034 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487   811.521    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178   808.344 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   809.943    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   810.034 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.540   811.574    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X5Y30                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[15]/C
                         clock pessimism              0.000   811.574    
                         clock uncertainty           -0.371   811.204    
    SLICE_X5Y30          FDRE (Setup_fdre_C_CE)      -0.205   810.999    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[15]
  -------------------------------------------------------------------
                         required time                        810.999    
                         arrival time                        -814.742    
  -------------------------------------------------------------------
                         slack                                 -3.743    

Slack (VIOLATED) :        -3.743ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@810.034ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        1.724ns  (logic 0.580ns (33.652%)  route 1.144ns (66.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 811.574 - 810.034 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 813.018 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   811.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   811.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.710   813.018    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y26                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456   813.474 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=5, routed)           0.470   813.944    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/DATA_RDY
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124   814.068 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull[31]_i_1/O
                         net (fo=24, routed)          0.673   814.742    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_chunk_pull[31]_i_1
    SLICE_X5Y30          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    810.034   810.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   810.034 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487   811.521    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178   808.344 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   809.943    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   810.034 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.540   811.574    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X5Y30                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[8]/C
                         clock pessimism              0.000   811.574    
                         clock uncertainty           -0.371   811.204    
    SLICE_X5Y30          FDRE (Setup_fdre_C_CE)      -0.205   810.999    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[8]
  -------------------------------------------------------------------
                         required time                        810.999    
                         arrival time                        -814.742    
  -------------------------------------------------------------------
                         slack                                 -3.743    

Slack (VIOLATED) :        -3.743ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@810.034ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        1.724ns  (logic 0.580ns (33.652%)  route 1.144ns (66.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 811.574 - 810.034 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 813.018 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   811.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   811.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.710   813.018    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y26                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456   813.474 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=5, routed)           0.470   813.944    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/DATA_RDY
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124   814.068 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull[31]_i_1/O
                         net (fo=24, routed)          0.673   814.742    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_chunk_pull[31]_i_1
    SLICE_X5Y30          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    810.034   810.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   810.034 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487   811.521    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178   808.344 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   809.943    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   810.034 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.540   811.574    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X5Y30                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[9]/C
                         clock pessimism              0.000   811.574    
                         clock uncertainty           -0.371   811.204    
    SLICE_X5Y30          FDRE (Setup_fdre_C_CE)      -0.205   810.999    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[9]
  -------------------------------------------------------------------
                         required time                        810.999    
                         arrival time                        -814.742    
  -------------------------------------------------------------------
                         slack                                 -3.743    

Slack (VIOLATED) :        -3.637ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@810.034ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        1.614ns  (logic 0.580ns (35.944%)  route 1.034ns (64.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 811.570 - 810.034 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 813.018 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   811.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   811.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.710   813.018    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y26                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456   813.474 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=5, routed)           0.470   813.944    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/DATA_RDY
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124   814.068 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull[31]_i_1/O
                         net (fo=24, routed)          0.564   814.632    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_chunk_pull[31]_i_1
    SLICE_X1Y30          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    810.034   810.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   810.034 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487   811.521    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178   808.344 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   809.943    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   810.034 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.536   811.570    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X1Y30                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[27]/C
                         clock pessimism              0.000   811.570    
                         clock uncertainty           -0.371   811.200    
    SLICE_X1Y30          FDRE (Setup_fdre_C_CE)      -0.205   810.995    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[27]
  -------------------------------------------------------------------
                         required time                        810.995    
                         arrival time                        -814.632    
  -------------------------------------------------------------------
                         slack                                 -3.637    

Slack (VIOLATED) :        -3.637ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@810.034ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        1.614ns  (logic 0.580ns (35.944%)  route 1.034ns (64.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 811.570 - 810.034 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 813.018 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   811.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   811.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.710   813.018    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y26                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456   813.474 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=5, routed)           0.470   813.944    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/DATA_RDY
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124   814.068 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull[31]_i_1/O
                         net (fo=24, routed)          0.564   814.632    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_chunk_pull[31]_i_1
    SLICE_X1Y30          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    810.034   810.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   810.034 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487   811.521    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178   808.344 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   809.943    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   810.034 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.536   811.570    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X1Y30                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[29]/C
                         clock pessimism              0.000   811.570    
                         clock uncertainty           -0.371   811.200    
    SLICE_X1Y30          FDRE (Setup_fdre_C_CE)      -0.205   810.995    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[29]
  -------------------------------------------------------------------
                         required time                        810.995    
                         arrival time                        -814.632    
  -------------------------------------------------------------------
                         slack                                 -3.637    

Slack (VIOLATED) :        -3.637ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@810.034ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        1.614ns  (logic 0.580ns (35.944%)  route 1.034ns (64.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 811.570 - 810.034 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 813.018 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   811.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   811.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.710   813.018    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y26                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456   813.474 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=5, routed)           0.470   813.944    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/DATA_RDY
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124   814.068 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull[31]_i_1/O
                         net (fo=24, routed)          0.564   814.632    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_chunk_pull[31]_i_1
    SLICE_X1Y30          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    810.034   810.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   810.034 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487   811.521    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178   808.344 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   809.943    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   810.034 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.536   811.570    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X1Y30                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[30]/C
                         clock pessimism              0.000   811.570    
                         clock uncertainty           -0.371   811.200    
    SLICE_X1Y30          FDRE (Setup_fdre_C_CE)      -0.205   810.995    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[30]
  -------------------------------------------------------------------
                         required time                        810.995    
                         arrival time                        -814.632    
  -------------------------------------------------------------------
                         slack                                 -3.637    

Slack (VIOLATED) :        -3.637ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@810.034ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        1.614ns  (logic 0.580ns (35.944%)  route 1.034ns (64.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 811.570 - 810.034 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 813.018 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   811.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   811.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.710   813.018    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y26                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456   813.474 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=5, routed)           0.470   813.944    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/DATA_RDY
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124   814.068 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull[31]_i_1/O
                         net (fo=24, routed)          0.564   814.632    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_chunk_pull[31]_i_1
    SLICE_X1Y30          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    810.034   810.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   810.034 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487   811.521    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178   808.344 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   809.943    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   810.034 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.536   811.570    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X1Y30                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[31]/C
                         clock pessimism              0.000   811.570    
                         clock uncertainty           -0.371   811.200    
    SLICE_X1Y30          FDRE (Setup_fdre_C_CE)      -0.205   810.995    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[31]
  -------------------------------------------------------------------
                         required time                        810.995    
                         arrival time                        -814.632    
  -------------------------------------------------------------------
                         slack                                 -3.637    

Slack (VIOLATED) :        -3.609ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/state_machine_onehot_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@810.034ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        1.587ns  (logic 0.580ns (36.543%)  route 1.007ns (63.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 811.571 - 810.034 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 813.018 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   811.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   811.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.710   813.018    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y26                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456   813.474 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=5, routed)           0.518   813.992    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/DATA_RDY
    SLICE_X5Y25          LUT6 (Prop_lut6_I4_O)        0.124   814.116 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/state_machine_onehot[15]_i_1/O
                         net (fo=8, routed)           0.489   814.605    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_state_machine_onehot[15]_i_1
    SLICE_X3Y27          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/state_machine_onehot_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    810.034   810.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   810.034 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.487   811.521    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178   808.344 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   809.943    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   810.034 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.537   811.571    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X3Y27                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/state_machine_onehot_reg[0]/C
                         clock pessimism              0.000   811.571    
                         clock uncertainty           -0.371   811.201    
    SLICE_X3Y27          FDRE (Setup_fdre_C_CE)      -0.205   810.996    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/state_machine_onehot_reg[0]
  -------------------------------------------------------------------
                         required time                        810.996    
                         arrival time                        -814.605    
  -------------------------------------------------------------------
                         slack                                 -3.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.718%)  route 0.271ns (62.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.573     0.913    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X0Y28                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.164     1.077 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[22]/Q
                         net (fo=3, routed)           0.271     1.348    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I30[22]
    SLICE_X1Y28          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.839     0.839    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X1Y28                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[22]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.371     1.210    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.072     1.282    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.819%)  route 0.270ns (62.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.573     0.913    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X0Y28                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.164     1.077 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[21]/Q
                         net (fo=3, routed)           0.270     1.347    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I30[21]
    SLICE_X1Y28          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.839     0.839    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X1Y28                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[21]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.371     1.210    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.070     1.280    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.810%)  route 0.270ns (62.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.578     0.918    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X0Y33                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.164     1.082 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[28]/Q
                         net (fo=3, routed)           0.270     1.352    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I30[28]
    SLICE_X1Y32          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.843     0.843    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X1Y32                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[28]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.371     1.214    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.070     1.284    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.421%)  route 0.294ns (67.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.574     0.914    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X1Y29                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.056 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[19]/Q
                         net (fo=3, routed)           0.294     1.349    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I30[19]
    SLICE_X2Y29          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.842     0.842    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X2Y29                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[19]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.371     1.213    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.066     1.279    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.858%)  route 0.302ns (68.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.574     0.914    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X1Y29                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.056 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[20]/Q
                         net (fo=3, routed)           0.302     1.357    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I30[20]
    SLICE_X2Y29          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.842     0.842    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X2Y29                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[20]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.371     1.213    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.070     1.283    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.758%)  route 0.259ns (61.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.578     0.918    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y31                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.164     1.082 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[17]/Q
                         net (fo=3, routed)           0.259     1.342    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I30[17]
    SLICE_X4Y30          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.843     0.843    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X4Y30                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[17]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.371     1.214    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.052     1.266    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.394%)  route 0.294ns (67.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.577     0.918    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y30                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[25]/Q
                         net (fo=3, routed)           0.294     1.353    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I30[25]
    SLICE_X4Y30          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.843     0.843    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X4Y30                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[25]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.371     1.214    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.063     1.277    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.554%)  route 0.306ns (68.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.574     0.914    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X1Y29                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.056 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[26]/Q
                         net (fo=3, routed)           0.306     1.361    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I30[26]
    SLICE_X1Y28          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.839     0.839    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X1Y28                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[26]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.371     1.210    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.075     1.285    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.508%)  route 0.280ns (66.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.577     0.918    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y30                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[11]/Q
                         net (fo=3, routed)           0.280     1.338    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I30[11]
    SLICE_X2Y29          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.842     0.842    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X2Y29                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[11]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.371     1.213    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.046     1.259    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.341%)  route 0.287ns (63.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.575     0.915    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X0Y30                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.164     1.079 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[27]/Q
                         net (fo=3, routed)           0.287     1.367    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I30[27]
    SLICE_X1Y30          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.841     0.841    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X1Y30                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[27]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.371     1.212    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.070     1.282    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Interface_Master_BD_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :           24  Failing Endpoints,  Worst Slack       -3.779ns,  Total Violation      -75.170ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.779ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@3310.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@3309.966ns)
  Data Path Delay:        4.493ns  (logic 1.096ns (24.394%)  route 3.397ns (75.606%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 3312.727 - 3310.000 ) 
    Source Clock Delay      (SCD):    1.708ns = ( 3311.674 - 3309.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                   3309.966  3309.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  3309.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677  3311.643    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538  3308.105 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760  3309.865    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101  3309.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.708  3311.674    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X2Y24                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.456  3312.130 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[2]/Q
                         net (fo=13, routed)          2.287  3314.418    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_StackPointer_reg[2]
    SLICE_X2Y25          LUT6 (Prop_lut6_I3_O)        0.124  3314.542 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[2]_i_13/O
                         net (fo=1, routed)           0.000  3314.542    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[2]_i_13
    SLICE_X2Y25          MUXF7 (Prop_muxf7_I1_O)      0.217  3314.759 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[2]_i_5/O
                         net (fo=1, routed)           1.109  3315.868    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[2]_i_5
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.299  3316.167 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000  3316.167    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X3Y25          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3310.000  3310.000 r  
    PS7_X0Y0             PS7                          0.000  3310.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  3311.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3311.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.534  3312.727    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y25                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000  3312.727    
                         clock uncertainty           -0.371  3312.356    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)        0.032  3312.388    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                       3312.388    
                         arrival time                       -3316.167    
  -------------------------------------------------------------------
                         slack                                 -3.779    

Slack (VIOLATED) :        -3.661ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/X_REG_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@3310.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@3309.966ns)
  Data Path Delay:        4.420ns  (logic 1.086ns (24.572%)  route 3.334ns (75.428%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 3312.689 - 3310.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 3311.637 - 3309.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                   3309.966  3309.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  3309.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677  3311.643    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538  3308.105 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760  3309.865    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101  3309.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.671  3311.637    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X21Y40                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/X_REG_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDCE (Prop_fdce_C_Q)         0.456  3312.093 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/X_REG_reg[13]/Q
                         net (fo=18, routed)          2.011  3314.104    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_X_REG_reg[13]
    SLICE_X20Y39         LUT5 (Prop_lut5_I0_O)        0.124  3314.228 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[13]_i_11/O
                         net (fo=1, routed)           0.000  3314.228    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[13]_i_11
    SLICE_X20Y39         MUXF7 (Prop_muxf7_I0_O)      0.209  3314.437 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[13]_i_5/O
                         net (fo=1, routed)           1.323  3315.760    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[13]_i_5
    SLICE_X20Y40         LUT6 (Prop_lut6_I5_O)        0.297  3316.057 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000  3316.057    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X20Y40         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3310.000  3310.000 r  
    PS7_X0Y0             PS7                          0.000  3310.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  3311.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3311.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.497  3312.689    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y40                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000  3312.689    
                         clock uncertainty           -0.371  3312.319    
    SLICE_X20Y40         FDRE (Setup_fdre_C_D)        0.077  3312.396    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                       3312.396    
                         arrival time                       -3316.057    
  -------------------------------------------------------------------
                         slack                                 -3.661    

Slack (VIOLATED) :        -3.597ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@3310.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@3309.966ns)
  Data Path Delay:        4.353ns  (logic 1.125ns (25.843%)  route 3.228ns (74.157%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 3312.729 - 3310.000 ) 
    Source Clock Delay      (SCD):    1.714ns = ( 3311.680 - 3309.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                   3309.966  3309.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  3309.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677  3311.643    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538  3308.105 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760  3309.865    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101  3309.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.714  3311.680    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X2Y28                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.456  3312.136 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[4]/Q
                         net (fo=7, routed)           2.125  3314.261    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_PC_reg[4]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124  3314.385 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[4]_i_13/O
                         net (fo=1, routed)           0.000  3314.385    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[4]_i_13
    SLICE_X4Y28          MUXF7 (Prop_muxf7_I1_O)      0.247  3314.632 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[4]_i_5/O
                         net (fo=1, routed)           1.104  3315.736    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[4]_i_5
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.298  3316.034 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000  3316.034    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X4Y27          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3310.000  3310.000 r  
    PS7_X0Y0             PS7                          0.000  3310.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  3311.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3311.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.537  3312.729    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y27                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000  3312.729    
                         clock uncertainty           -0.371  3312.359    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)        0.077  3312.436    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                       3312.436    
                         arrival time                       -3316.033    
  -------------------------------------------------------------------
                         slack                                 -3.597    

Slack (VIOLATED) :        -3.546ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@3310.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@3309.966ns)
  Data Path Delay:        4.259ns  (logic 1.158ns (27.190%)  route 3.101ns (72.810%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 3312.727 - 3310.000 ) 
    Source Clock Delay      (SCD):    1.708ns = ( 3311.674 - 3309.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                   3309.966  3309.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  3309.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677  3311.643    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538  3308.105 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760  3309.865    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101  3309.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.708  3311.674    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X4Y25                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.518  3312.192 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[3]/Q
                         net (fo=8, routed)           1.944  3314.136    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_PC_reg[3]
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124  3314.260 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[3]_i_13/O
                         net (fo=1, routed)           0.000  3314.260    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[3]_i_13
    SLICE_X3Y24          MUXF7 (Prop_muxf7_I1_O)      0.217  3314.478 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[3]_i_5/O
                         net (fo=1, routed)           1.157  3315.634    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[3]_i_5
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.299  3315.933 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000  3315.933    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X3Y25          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3310.000  3310.000 r  
    PS7_X0Y0             PS7                          0.000  3310.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  3311.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3311.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.534  3312.727    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y25                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000  3312.727    
                         clock uncertainty           -0.371  3312.356    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)        0.031  3312.387    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                       3312.387    
                         arrival time                       -3315.933    
  -------------------------------------------------------------------
                         slack                                 -3.546    

Slack (VIOLATED) :        -3.496ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@3310.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@3309.966ns)
  Data Path Delay:        4.261ns  (logic 1.148ns (26.942%)  route 3.113ns (73.058%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 3312.685 - 3310.000 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 3311.630 - 3309.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                   3309.966  3309.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  3309.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677  3311.643    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538  3308.105 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760  3309.865    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101  3309.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.664  3311.630    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X6Y27                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.518  3312.148 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[5]/Q
                         net (fo=31, routed)          1.747  3313.895    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG_reg[5]
    SLICE_X8Y28          LUT5 (Prop_lut5_I1_O)        0.124  3314.019 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[5]_i_12/O
                         net (fo=1, routed)           0.000  3314.019    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[5]_i_12
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I0_O)      0.209  3314.228 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[5]_i_5/O
                         net (fo=1, routed)           1.366  3315.594    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[5]_i_5
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.297  3315.891 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000  3315.891    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X8Y26          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3310.000  3310.000 r  
    PS7_X0Y0             PS7                          0.000  3310.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  3311.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3311.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.492  3312.685    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y26                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000  3312.685    
                         clock uncertainty           -0.371  3312.314    
    SLICE_X8Y26          FDRE (Setup_fdre_C_D)        0.081  3312.395    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                       3312.395    
                         arrival time                       -3315.891    
  -------------------------------------------------------------------
                         slack                                 -3.496    

Slack (VIOLATED) :        -3.433ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@3310.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@3309.966ns)
  Data Path Delay:        4.144ns  (logic 1.091ns (26.325%)  route 3.053ns (73.675%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 3312.688 - 3310.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 3311.635 - 3309.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                   3309.966  3309.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  3309.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677  3311.643    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538  3308.105 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760  3309.865    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101  3309.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.669  3311.635    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X17Y35                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.456  3312.091 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[14]/Q
                         net (fo=8, routed)           1.950  3314.042    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_PC_reg[14]
    SLICE_X16Y37         LUT5 (Prop_lut5_I0_O)        0.124  3314.166 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[14]_i_12/O
                         net (fo=1, routed)           0.000  3314.166    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[14]_i_12
    SLICE_X16Y37         MUXF7 (Prop_muxf7_I1_O)      0.214  3314.380 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[14]_i_5/O
                         net (fo=1, routed)           1.103  3315.482    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[14]_i_5
    SLICE_X17Y36         LUT6 (Prop_lut6_I5_O)        0.297  3315.780 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000  3315.780    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X17Y36         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3310.000  3310.000 r  
    PS7_X0Y0             PS7                          0.000  3310.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  3311.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3311.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.495  3312.688    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y36                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000  3312.688    
                         clock uncertainty           -0.371  3312.317    
    SLICE_X17Y36         FDRE (Setup_fdre_C_D)        0.029  3312.346    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                       3312.346    
                         arrival time                       -3315.779    
  -------------------------------------------------------------------
                         slack                                 -3.433    

Slack (VIOLATED) :        -3.373ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@3310.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@3309.966ns)
  Data Path Delay:        4.179ns  (logic 1.158ns (27.707%)  route 3.021ns (72.293%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 3312.729 - 3310.000 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 3311.633 - 3309.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                   3309.966  3309.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  3309.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677  3311.643    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538  3308.105 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760  3309.865    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101  3309.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.667  3311.633    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X6Y28                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDPE (Prop_fdpe_C_Q)         0.518  3312.151 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[0]/Q
                         net (fo=12, routed)          1.626  3313.777    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P_reg[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.124  3313.901 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[0]_i_13/O
                         net (fo=1, routed)           0.000  3313.901    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[0]_i_13
    SLICE_X7Y27          MUXF7 (Prop_muxf7_I1_O)      0.217  3314.118 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[0]_i_5/O
                         net (fo=1, routed)           1.395  3315.514    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[0]_i_5
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.299  3315.813 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000  3315.813    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X4Y27          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3310.000  3310.000 r  
    PS7_X0Y0             PS7                          0.000  3310.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  3311.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3311.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.537  3312.729    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y27                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000  3312.729    
                         clock uncertainty           -0.371  3312.359    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)        0.081  3312.440    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                       3312.440    
                         arrival time                       -3315.812    
  -------------------------------------------------------------------
                         slack                                 -3.373    

Slack (VIOLATED) :        -3.362ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@3310.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@3309.966ns)
  Data Path Delay:        4.073ns  (logic 1.096ns (26.907%)  route 2.977ns (73.093%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 3312.686 - 3310.000 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 3311.633 - 3309.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                   3309.966  3309.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  3309.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677  3311.643    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538  3308.105 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760  3309.865    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101  3309.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.667  3311.633    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X23Y39                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.456  3312.089 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[12]/Q
                         net (fo=14, routed)          1.798  3313.887    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_StackPointer_reg[12]
    SLICE_X22Y39         LUT5 (Prop_lut5_I2_O)        0.124  3314.011 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[12]_i_12/O
                         net (fo=1, routed)           0.000  3314.011    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[12]_i_12
    SLICE_X22Y39         MUXF7 (Prop_muxf7_I1_O)      0.217  3314.228 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[12]_i_5/O
                         net (fo=1, routed)           1.179  3315.407    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[12]_i_5
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.299  3315.707 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000  3315.707    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X22Y40         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3310.000  3310.000 r  
    PS7_X0Y0             PS7                          0.000  3310.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  3311.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3311.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.493  3312.686    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y40                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000  3312.686    
                         clock uncertainty           -0.371  3312.315    
    SLICE_X22Y40         FDRE (Setup_fdre_C_D)        0.029  3312.344    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                       3312.344    
                         arrival time                       -3315.706    
  -------------------------------------------------------------------
                         slack                                 -3.362    

Slack (VIOLATED) :        -3.361ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Y_REG_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@3310.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@3309.966ns)
  Data Path Delay:        4.079ns  (logic 1.158ns (28.386%)  route 2.921ns (71.614%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 3312.686 - 3310.000 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 3311.627 - 3309.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                   3309.966  3309.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  3309.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677  3311.643    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538  3308.105 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760  3309.865    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101  3309.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.661  3311.627    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X24Y33                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Y_REG_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y33         FDCE (Prop_fdce_C_Q)         0.518  3312.145 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Y_REG_reg[10]/Q
                         net (fo=17, routed)          1.769  3313.914    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_Y_REG_reg[10]
    SLICE_X23Y34         LUT5 (Prop_lut5_I4_O)        0.124  3314.038 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[10]_i_12/O
                         net (fo=1, routed)           0.000  3314.038    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[10]_i_12
    SLICE_X23Y34         MUXF7 (Prop_muxf7_I1_O)      0.217  3314.255 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[10]_i_5/O
                         net (fo=1, routed)           1.152  3315.407    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[10]_i_5
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.299  3315.707 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000  3315.707    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X21Y34         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3310.000  3310.000 r  
    PS7_X0Y0             PS7                          0.000  3310.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  3311.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3311.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.493  3312.686    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y34                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000  3312.686    
                         clock uncertainty           -0.371  3312.315    
    SLICE_X21Y34         FDRE (Setup_fdre_C_D)        0.031  3312.346    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                       3312.346    
                         arrival time                       -3315.707    
  -------------------------------------------------------------------
                         slack                                 -3.361    

Slack (VIOLATED) :        -3.339ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/X_REG_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@3310.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@3309.966ns)
  Data Path Delay:        4.055ns  (logic 1.086ns (26.780%)  route 2.969ns (73.220%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 3312.683 - 3310.000 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 3311.627 - 3309.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                   3309.966  3309.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  3309.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.677  3311.643    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538  3308.105 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760  3309.865    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101  3309.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         1.661  3311.627    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X9Y25                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/X_REG_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDCE (Prop_fdce_C_Q)         0.456  3312.083 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/X_REG_reg[6]/Q
                         net (fo=16, routed)          2.034  3314.117    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_X_REG_reg[6]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.124  3314.241 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[6]_i_12/O
                         net (fo=1, routed)           0.000  3314.241    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[6]_i_12
    SLICE_X6Y25          MUXF7 (Prop_muxf7_I0_O)      0.209  3314.450 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[6]_i_5/O
                         net (fo=1, routed)           0.935  3315.385    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[6]_i_5
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.297  3315.682 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000  3315.682    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X9Y24          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3310.000  3310.000 r  
    PS7_X0Y0             PS7                          0.000  3310.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  3311.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3311.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        1.490  3312.683    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y24                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000  3312.683    
                         clock uncertainty           -0.371  3312.312    
    SLICE_X9Y24          FDRE (Setup_fdre_C_D)        0.031  3312.343    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                       3312.343    
                         arrival time                       -3315.683    
  -------------------------------------------------------------------
                         slack                                 -3.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.254ns (21.249%)  route 0.941ns (78.751%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.563     0.563    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X8Y37                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     0.727 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[18]/Q
                         net (fo=1, routed)           0.391     1.118    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Addr_Bus[18]
    SLICE_X8Y36          LUT4 (Prop_lut4_I1_O)        0.045     1.163 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[18]_i_5/O
                         net (fo=1, routed)           0.550     1.713    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[18]_i_5
    SLICE_X8Y35          LUT6 (Prop_lut6_I5_O)        0.045     1.758 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.758    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X8Y35          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.829     1.199    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y35                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.371     1.570    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.120     1.690    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/read_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.369ns (31.461%)  route 0.804ns (68.539%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.573     0.573    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X2Y23                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/read_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.141     0.714 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/read_out_reg[3]/Q
                         net (fo=1, routed)           0.398     1.111    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/D_BUS_out[3]
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.045     1.156 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[3]_i_11/O
                         net (fo=1, routed)           0.000     1.156    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[3]_i_11
    SLICE_X0Y24          MUXF7 (Prop_muxf7_I1_O)      0.075     1.231 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[3]_i_4/O
                         net (fo=1, routed)           0.406     1.637    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[3]_i_4
    SLICE_X3Y25          LUT6 (Prop_lut6_I3_O)        0.108     1.745 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.745    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X3Y25          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.837     1.207    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y25                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.207    
                         clock uncertainty            0.371     1.578    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.092     1.670    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.381ns (31.715%)  route 0.820ns (68.285%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.556     0.556    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X8Y27                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164     0.720 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[5]/Q
                         net (fo=13, routed)          0.329     1.049    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_StackPointer_reg[5]
    SLICE_X8Y28          LUT6 (Prop_lut6_I3_O)        0.045     1.094 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[5]_i_13/O
                         net (fo=1, routed)           0.000     1.094    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[5]_i_13
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I1_O)      0.064     1.158 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[5]_i_5/O
                         net (fo=1, routed)           0.491     1.649    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[5]_i_5
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.108     1.757 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.757    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X8Y26          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.819     1.189    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y26                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.371     1.560    
    SLICE_X8Y26          FDRE (Hold_fdre_C_D)         0.121     1.681    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.231ns (19.359%)  route 0.962ns (80.641%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.562     0.562    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X15Y41                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[22]/Q
                         net (fo=1, routed)           0.569     1.271    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Addr_Bus[22]
    SLICE_X12Y40         LUT4 (Prop_lut4_I1_O)        0.045     1.316 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[22]_i_5/O
                         net (fo=1, routed)           0.394     1.710    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[22]_i_5
    SLICE_X13Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.755 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     1.755    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X13Y40         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.833     1.203    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y40                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.371     1.574    
    SLICE_X13Y40         FDRE (Hold_fdre_C_D)         0.092     1.666    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.254ns (21.229%)  route 0.942ns (78.771%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.565     0.565    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X12Y41                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[23]/Q
                         net (fo=1, routed)           0.602     1.331    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Addr_Bus[23]
    SLICE_X12Y40         LUT4 (Prop_lut4_I1_O)        0.045     1.376 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[23]_i_5/O
                         net (fo=1, routed)           0.341     1.716    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[23]_i_5
    SLICE_X13Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.761 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     1.761    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X13Y40         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.833     1.203    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y40                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.371     1.574    
    SLICE_X13Y40         FDRE (Hold_fdre_C_D)         0.092     1.666    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.231ns (19.221%)  route 0.971ns (80.779%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.561     0.561    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X14Y39                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[19]/Q
                         net (fo=1, routed)           0.602     1.303    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Addr_Bus[19]
    SLICE_X14Y41         LUT4 (Prop_lut4_I1_O)        0.045     1.348 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[19]_i_5/O
                         net (fo=1, routed)           0.369     1.717    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[19]_i_5
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.762 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     1.762    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X14Y40         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.830     1.200    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y40                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.371     1.571    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.092     1.663    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/read_out_bank_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.276ns (22.893%)  route 0.930ns (77.107%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.561     0.561    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X15Y39                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/read_out_bank_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/read_out_bank_reg[0]/Q
                         net (fo=1, routed)           0.340     1.041    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/D_BUS_out[16]
    SLICE_X15Y38         LUT5 (Prop_lut5_I4_O)        0.045     1.086 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[16]_i_10/O
                         net (fo=1, routed)           0.334     1.420    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[16]_i_10
    SLICE_X15Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.465 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[16]_i_4/O
                         net (fo=1, routed)           0.256     1.721    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[16]_i_4
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.766 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     1.766    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X14Y40         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.830     1.200    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y40                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.371     1.571    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.091     1.662    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/read_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.368ns (30.545%)  route 0.837ns (69.455%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.573     0.573    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X2Y23                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/read_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.141     0.714 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/read_out_reg[2]/Q
                         net (fo=1, routed)           0.357     1.071    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/D_BUS_out[2]
    SLICE_X3Y24          LUT5 (Prop_lut5_I4_O)        0.045     1.116 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[2]_i_11/O
                         net (fo=1, routed)           0.000     1.116    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[2]_i_11
    SLICE_X3Y24          MUXF7 (Prop_muxf7_I1_O)      0.074     1.190 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[2]_i_4/O
                         net (fo=1, routed)           0.480     1.669    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[2]_i_4
    SLICE_X3Y25          LUT6 (Prop_lut6_I3_O)        0.108     1.777 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.777    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X3Y25          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.837     1.207    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y25                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.207    
                         clock uncertainty            0.371     1.578    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.092     1.670    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.231ns (18.611%)  route 1.010ns (81.389%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.564     0.564    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X13Y38                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[21]/Q
                         net (fo=1, routed)           0.364     1.069    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Addr_Bus[21]
    SLICE_X13Y38         LUT4 (Prop_lut4_I1_O)        0.045     1.114 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[21]_i_5/O
                         net (fo=1, routed)           0.646     1.760    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[21]_i_5
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.805 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     1.805    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X12Y38         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.832     1.202    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y38                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.371     1.573    
    SLICE_X12Y38         FDRE (Hold_fdre_C_D)         0.121     1.694    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.359ns (29.515%)  route 0.857ns (70.485%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=362, routed)         0.556     0.556    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X25Y35                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[10]/Q
                         net (fo=8, routed)           0.453     1.150    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_PC_reg[10]
    SLICE_X23Y34         LUT5 (Prop_lut5_I0_O)        0.045     1.195 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[10]_i_12/O
                         net (fo=1, routed)           0.000     1.195    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[10]_i_12
    SLICE_X23Y34         MUXF7 (Prop_muxf7_I1_O)      0.065     1.260 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[10]_i_5/O
                         net (fo=1, routed)           0.404     1.664    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[10]_i_5
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.108     1.772 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     1.772    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X21Y34         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1406, routed)        0.824     1.194    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y34                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.371     1.565    
    SLICE_X21Y34         FDRE (Hold_fdre_C_D)         0.092     1.657    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.115    





