Warning (10268): Verilog HDL information at q_8_10.sv(17): always construct contains both blocking and non-blocking assignments File: C:/Users/home/Downloads/digital_design/q_8_10_fig_p_8_10/q_8_10.sv Line: 17
