{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530247839743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530247839743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 29 01:50:39 2018 " "Processing started: Fri Jun 29 01:50:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530247839743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530247839743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530247839743 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530247841553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dp-rtl2 " "Found design unit 1: dp-rtl2" {  } { { "dp.vhdl" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/dp.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530247843146 ""} { "Info" "ISGN_ENTITY_NAME" "1 dp " "Found entity 1: dp" {  } { { "dp.vhdl" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/dp.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530247843146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530247843146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-fsm " "Found design unit 1: ctrl-fsm" {  } { { "ctrl.vhdl" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/ctrl.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530247843146 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhdl" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/ctrl.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530247843146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530247843146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-struc " "Found design unit 1: cpu-struc" {  } { { "cpu.vhdl" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/cpu.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530247843162 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhdl" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/cpu.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530247843162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530247843162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf-bhv " "Found design unit 1: rf-bhv" {  } { { "rf.vhd" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/rf.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530247843162 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.vhd" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/rf.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530247843162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530247843162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-bhv " "Found design unit 1: alu-bhv" {  } { { "alu.vhd" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530247843162 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530247843162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530247843162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acc-bhv " "Found design unit 1: acc-bhv" {  } { { "acc.vhd" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/acc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530247843162 ""} { "Info" "ISGN_ENTITY_NAME" "1 acc " "Found entity 1: acc" {  } { { "acc.vhd" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/acc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530247843162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530247843162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dp " "Elaborating entity \"dp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530247843240 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu_out dp.vhdl(47) " "VHDL Signal Declaration warning at dp.vhdl(47): used implicit default value for signal \"alu_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dp.vhdl" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/dp.vhdl" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530247843256 "|dp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out dp.vhdl(66) " "VHDL Process Statement warning at dp.vhdl(66): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dp.vhdl" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/dp.vhdl" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530247843256 "|dp"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_4\[0\] GND " "Pin \"output_4\[0\]\" is stuck at GND" {  } { { "dp.vhdl" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/dp.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530247843927 "|dp|output_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_4\[1\] GND " "Pin \"output_4\[1\]\" is stuck at GND" {  } { { "dp.vhdl" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/dp.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530247843927 "|dp|output_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_4\[2\] GND " "Pin \"output_4\[2\]\" is stuck at GND" {  } { { "dp.vhdl" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/dp.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530247843927 "|dp|output_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_4\[3\] GND " "Pin \"output_4\[3\]\" is stuck at GND" {  } { { "dp.vhdl" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/dp.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530247843927 "|dp|output_4[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530247843927 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530247844849 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530247844849 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "dp.vhdl" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/dp.vhdl" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530247846177 "|dp|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "dp.vhdl" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/dp.vhdl" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530247846177 "|dp|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[0\] " "No output dependent on input pin \"imm\[0\]\"" {  } { { "dp.vhdl" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/dp.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530247846177 "|dp|imm[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[1\] " "No output dependent on input pin \"imm\[1\]\"" {  } { { "dp.vhdl" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/dp.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530247846177 "|dp|imm[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[2\] " "No output dependent on input pin \"imm\[2\]\"" {  } { { "dp.vhdl" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/dp.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530247846177 "|dp|imm[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[3\] " "No output dependent on input pin \"imm\[3\]\"" {  } { { "dp.vhdl" "" { Text "C:/Users/Hemerson Rafael/ProjetoProcessador/processador/dp.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530247846177 "|dp|imm[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1530247846177 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530247846208 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530247846208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530247846208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530247846396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 29 01:50:46 2018 " "Processing ended: Fri Jun 29 01:50:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530247846396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530247846396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530247846396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530247846396 ""}
