# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:37:21 on Dec 24,2025
# vlog -reportprogress 300 half_top.sv "+acc" 
# -- Compiling module halfadder
# -- Compiling interface half_intf
# -- Compiling package half_top_sv_unit
# ** Error: input_moni.sv(12): (vlog-13216) Illegal assignment to type 'virtual interface half_intf' from type 'virtual interface half_pack': Virtual interface type 'half_intf' cannot be assigned type 'half_pack'.
# ** Error: half_env.sv(32): (vlog-13216) Arg. 'i' of 'new':  Illegal assignment to type 'virtual interface half_pack' from type 'virtual interface half_intf': Virtual interface type 'half_pack' cannot be assigned type 'half_intf'.
# ** Error: half_env.sv(32): (vlog-13217) Arg. 'i' of 'new':  Illegal operation on types 'virtual interface half_pack' and 'virtual interface half_intf': Virtual interfaces 'half_pack' and 'half_intf' are not the same.
# ** Error: half_env.sv(33): (vlog-13216) Arg. 'i' of 'new':  Illegal assignment to type 'virtual interface half_pack' from type 'virtual interface half_intf': Virtual interface type 'half_pack' cannot be assigned type 'half_intf'.
# ** Error: half_env.sv(33): (vlog-13217) Arg. 'i' of 'new':  Illegal operation on types 'virtual interface half_pack' and 'virtual interface half_intf': Virtual interfaces 'half_pack' and 'half_intf' are not the same.
# -- Compiling program half_tb
# ** Error: input_moni.sv(12): (vlog-13216) Illegal assignment to type 'virtual interface half_intf' from type 'virtual interface half_pack': Virtual interface type 'half_intf' cannot be assigned type 'half_pack'.
# ** Error: half_env.sv(32): (vlog-13216) Arg. 'i' of 'new':  Illegal assignment to type 'virtual interface half_pack' from type 'virtual interface half_intf': Virtual interface type 'half_pack' cannot be assigned type 'half_intf'.
# ** Error: half_env.sv(32): (vlog-13217) Arg. 'i' of 'new':  Illegal operation on types 'virtual interface half_pack' and 'virtual interface half_intf': Virtual interfaces 'half_pack' and 'half_intf' are not the same.
# ** Error: half_env.sv(33): (vlog-13216) Arg. 'i' of 'new':  Illegal assignment to type 'virtual interface half_pack' from type 'virtual interface half_intf': Virtual interface type 'half_pack' cannot be assigned type 'half_intf'.
# ** Error: half_env.sv(33): (vlog-13217) Arg. 'i' of 'new':  Illegal operation on types 'virtual interface half_pack' and 'virtual interface half_intf': Virtual interfaces 'half_pack' and 'half_intf' are not the same.
# -- Compiling module top
# End time: 17:37:21 on Dec 24,2025, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog half_top.sv +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:38:09 on Dec 24,2025
# vlog -reportprogress 300 half_top.sv "+acc" 
# -- Compiling module halfadder
# -- Compiling interface half_intf
# -- Compiling package half_top_sv_unit
# ** Error: half_env.sv(33): (vlog-13216) Arg. 'i' of 'new':  Illegal assignment to type 'virtual interface half_pack' from type 'virtual interface half_intf': Virtual interface type 'half_pack' cannot be assigned type 'half_intf'.
# ** Error: half_env.sv(33): (vlog-13217) Arg. 'i' of 'new':  Illegal operation on types 'virtual interface half_pack' and 'virtual interface half_intf': Virtual interfaces 'half_pack' and 'half_intf' are not the same.
# -- Compiling program half_tb
# ** Error: half_env.sv(33): (vlog-13216) Arg. 'i' of 'new':  Illegal assignment to type 'virtual interface half_pack' from type 'virtual interface half_intf': Virtual interface type 'half_pack' cannot be assigned type 'half_intf'.
# ** Error: half_env.sv(33): (vlog-13217) Arg. 'i' of 'new':  Illegal operation on types 'virtual interface half_pack' and 'virtual interface half_intf': Virtual interfaces 'half_pack' and 'half_intf' are not the same.
# -- Compiling module top
# End time: 17:38:09 on Dec 24,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog half_top.sv +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:39:06 on Dec 24,2025
# vlog -reportprogress 300 half_top.sv "+acc" 
# -- Compiling module halfadder
# -- Compiling interface half_intf
# -- Compiling package half_top_sv_unit
# ** Error: output_moni.sv(11): (vlog-13216) Illegal assignment to type 'virtual interface half_pack' from type 'virtual interface half_intf': Virtual interface type 'half_pack' cannot be assigned type 'half_intf'.
# -- Compiling program half_tb
# ** Error: output_moni.sv(11): (vlog-13216) Illegal assignment to type 'virtual interface half_pack' from type 'virtual interface half_intf': Virtual interface type 'half_pack' cannot be assigned type 'half_intf'.
# -- Compiling module top
# End time: 17:39:06 on Dec 24,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog half_top.sv +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:39:44 on Dec 24,2025
# vlog -reportprogress 300 half_top.sv "+acc" 
# -- Compiling module halfadder
# -- Compiling interface half_intf
# -- Compiling package half_top_sv_unit
# -- Compiling program half_tb
# -- Compiling module top
# 
# Top level modules:
# 	halfadder
# 	top
# End time: 17:39:44 on Dec 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 17:39:44 on Dec 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: half_top.sv(15): Module 'half_adder' is not defined.
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:40:56 on Dec 24,2025
# vlog -reportprogress 300 half_top.sv "+acc" 
# -- Compiling module half_adder
# -- Compiling interface half_intf
# -- Compiling package half_top_sv_unit
# -- Compiling program half_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:40:56 on Dec 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 17:39:44 on Dec 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.half_top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.half_intf(fast)
# Loading work.half_adder(fast)
# Loading work.half_tb(fast)
# Loading work.half_intf(fast)
# Name : From Genrator
# a = 1 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 1 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Output Monitor
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# ** Info: ============TEST PASSED====================
#    Time: 10 ns  Scope: half_top_sv_unit.half_sb.sb File: half_sb.sv Line: 23
# Name : Input Monitor BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : Output Monitor From DUT
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 1 
# b = 1 
# sum = 0 
# carry = 1 
# Name : From Output Monitor
# a = 0 
# b = 0 
# sum = 0 
# carry = 1 
# ** Info: ============TEST PASSED====================
#    Time: 40 ns  Scope: half_top_sv_unit.half_sb.sb File: half_sb.sv Line: 23
# Name : Input Monitor BFM
# a = 1 
# b = 1 
# sum = 0 
# carry = 1 
# Name : Output Monitor From DUT
# a = 0 
# b = 0 
# sum = 0 
# carry = 1 
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:46:24 on Dec 24,2025
# vlog -reportprogress 300 half_top.sv "+acc" 
# -- Compiling module half_adder
# -- Compiling interface half_intf
# -- Compiling package half_top_sv_unit
# -- Compiling program half_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:46:24 on Dec 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:46:26 on Dec 24,2025, Elapsed time: 0:06:42
# Errors: 1, Warnings: 0
# vsim top 
# Start time: 17:46:26 on Dec 24,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.half_top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.half_intf(fast)
# Loading work.half_adder(fast)
# Loading work.half_tb(fast)
# Loading work.half_intf(fast)
# Name : From Genrator
# a = 1 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 1 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Output Monitor
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# ** Info: ============TEST PASSED====================
#    Time: 10 ns  Scope: half_top_sv_unit.half_sb.sb File: half_sb.sv Line: 23
# Name : Input Monitor BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : Output Monitor From DUT
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 1 
# b = 1 
# sum = 0 
# carry = 1 
# Name : From Output Monitor
# a = 0 
# b = 0 
# sum = 0 
# carry = 1 
# ** Info: ============TEST PASSED====================
#    Time: 40 ns  Scope: half_top_sv_unit.half_sb.sb File: half_sb.sv Line: 23
# Name : Input Monitor BFM
# a = 1 
# b = 1 
# sum = 0 
# carry = 1 
# Name : Output Monitor From DUT
# a = 0 
# b = 0 
# sum = 0 
# carry = 1 
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:52:34 on Dec 24,2025
# vlog -reportprogress 300 half_top.sv "+acc" 
# -- Compiling module half_adder
# -- Compiling interface half_intf
# -- Compiling package half_top_sv_unit
# -- Compiling program half_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:52:34 on Dec 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:52:35 on Dec 24,2025, Elapsed time: 0:06:09
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 17:52:35 on Dec 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.half_top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.half_intf(fast)
# Loading work.half_adder(fast)
# Loading work.half_tb(fast)
# Loading work.half_intf(fast)
# Name : From Genrator
# a = 1 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 1 
# b = 0 
# sum = 0 
# carry = 0 
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:07:25 on Dec 24,2025
# vlog -reportprogress 300 half_top.sv "+acc" 
# -- Compiling module half_adder
# -- Compiling interface half_intf
# -- Compiling package half_top_sv_unit
# -- Compiling program half_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:07:25 on Dec 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:07:25 on Dec 24,2025, Elapsed time: 0:14:50
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 18:07:25 on Dec 24,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.half_top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.half_intf(fast)
# Loading work.half_adder(fast)
# Loading work.half_tb(fast)
# Loading work.half_intf(fast)
# Name : From Genrator
# a = 1 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 1 
# b = 0 
# sum = 0 
# carry = 0 
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:07:40 on Dec 24,2025
# vlog -reportprogress 300 half_top.sv "+acc" 
# -- Compiling module half_adder
# -- Compiling interface half_intf
# -- Compiling package half_top_sv_unit
# -- Compiling program half_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:07:40 on Dec 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:07:41 on Dec 24,2025, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 18:07:41 on Dec 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.half_top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.half_intf(fast)
# Loading work.half_adder(fast)
# Loading work.half_tb(fast)
# Loading work.half_intf(fast)
# Name : From Genrator
# a = 1 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 1 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Output Monitor
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# ** Info: ============TEST PASSED====================
#    Time: 10 ns  Scope: half_top_sv_unit.half_sb.sb File: half_sb.sv Line: 23
# Name : Input Monitor BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : Output Monitor From DUT
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 1 
# b = 1 
# sum = 0 
# carry = 1 
# Name : From Output Monitor
# a = 0 
# b = 0 
# sum = 0 
# carry = 1 
# ** Info: ============TEST PASSED====================
#    Time: 40 ns  Scope: half_top_sv_unit.half_sb.sb File: half_sb.sv Line: 23
# Name : Input Monitor BFM
# a = 1 
# b = 1 
# sum = 0 
# carry = 1 
# Name : Output Monitor From DUT
# a = 0 
# b = 0 
# sum = 0 
# carry = 1 
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:11:27 on Dec 24,2025
# vlog -reportprogress 300 half_top.sv "+acc" 
# -- Compiling module half_adder
# -- Compiling interface half_intf
# ** Error: (vlog-13069) ** while parsing file included at half_top.sv(3)
# ** at half_packet.sv(28): near ",": syntax error, unexpected ','.
# End time: 18:11:27 on Dec 24,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog half_top.sv +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:12:00 on Dec 24,2025
# vlog -reportprogress 300 half_top.sv "+acc" 
# -- Compiling module half_adder
# -- Compiling interface half_intf
# ** Error: (vlog-13069) ** while parsing file included at half_top.sv(3)
# ** at half_packet.sv(11): near "extern": syntax error, unexpected "SystemVerilog keyword 'extern'", expecting ';'.
# End time: 18:12:00 on Dec 24,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog half_top.sv +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:12:35 on Dec 24,2025
# vlog -reportprogress 300 half_top.sv "+acc" 
# -- Compiling module half_adder
# -- Compiling interface half_intf
# -- Compiling package half_top_sv_unit
# -- Compiling program half_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:12:35 on Dec 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:12:35 on Dec 24,2025, Elapsed time: 0:04:54
# Errors: 8, Warnings: 0
# vsim top 
# Start time: 18:12:35 on Dec 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.half_top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.half_intf(fast)
# Loading work.half_adder(fast)
# Loading work.half_tb(fast)
# Loading work.half_intf(fast)
# Name : From Genrator
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Output Monitor
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# ** Info: ============TEST PASSED====================
#    Time: 10 ns  Scope: half_top_sv_unit.half_sb.sb File: half_sb.sv Line: 23
# Name : Input Monitor BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : Output Monitor From DUT
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 1 
# b = 1 
# sum = 0 
# carry = 1 
# Name : From Output Monitor
# a = 0 
# b = 0 
# sum = 0 
# carry = 1 
# ** Info: ============TEST PASSED====================
#    Time: 20 ns  Scope: half_top_sv_unit.half_sb.sb File: half_sb.sv Line: 23
# Name : Input Monitor BFM
# a = 1 
# b = 1 
# sum = 0 
# carry = 1 
# Name : Output Monitor From DUT
# a = 0 
# b = 0 
# sum = 0 
# carry = 1 
# Name : From Genrator
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Output Monitor
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# ** Info: ============TEST PASSED====================
#    Time: 30 ns  Scope: half_top_sv_unit.half_sb.sb File: half_sb.sv Line: 23
# Name : Input Monitor BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : Output Monitor From DUT
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 1 
# b = 1 
# sum = 0 
# carry = 1 
# Name : From Output Monitor
# a = 0 
# b = 0 
# sum = 0 
# carry = 1 
# ** Info: ============TEST PASSED====================
#    Time: 40 ns  Scope: half_top_sv_unit.half_sb.sb File: half_sb.sv Line: 23
# Name : Input Monitor BFM
# a = 1 
# b = 1 
# sum = 0 
# carry = 1 
# Name : Output Monitor From DUT
# a = 0 
# b = 0 
# sum = 0 
# carry = 1 
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:13:26 on Dec 24,2025
# vlog -reportprogress 300 half_top.sv "+acc" 
# -- Compiling module half_adder
# -- Compiling interface half_intf
# -- Compiling package half_top_sv_unit
# -- Compiling program half_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:13:26 on Dec 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:13:26 on Dec 24,2025, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 18:13:26 on Dec 24,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.half_top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.half_intf(fast)
# Loading work.half_adder(fast)
# Loading work.half_tb(fast)
# Loading work.half_intf(fast)
# Name : From Genrator
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Output Monitor
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# ** Info: ============TEST PASSED====================
#    Time: 10 ns  Scope: half_top_sv_unit.half_sb.sb File: half_sb.sv Line: 23
# Name : Input Monitor BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : Output Monitor From DUT
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 1 
# b = 1 
# sum = 0 
# carry = 1 
# Name : From Output Monitor
# a = 0 
# b = 0 
# sum = 0 
# carry = 1 
# ** Info: ============TEST PASSED====================
#    Time: 20 ns  Scope: half_top_sv_unit.half_sb.sb File: half_sb.sv Line: 23
# Name : Input Monitor BFM
# a = 1 
# b = 1 
# sum = 0 
# carry = 1 
# Name : Output Monitor From DUT
# a = 0 
# b = 0 
# sum = 0 
# carry = 1 
# Name : From Genrator
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Output Monitor
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# ** Info: ============TEST PASSED====================
#    Time: 30 ns  Scope: half_top_sv_unit.half_sb.sb File: half_sb.sv Line: 23
# Name : Input Monitor BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : Output Monitor From DUT
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 1 
# b = 1 
# sum = 0 
# carry = 1 
# Name : From Output Monitor
# a = 0 
# b = 0 
# sum = 0 
# carry = 1 
# ** Info: ============TEST PASSED====================
#    Time: 40 ns  Scope: half_top_sv_unit.half_sb.sb File: half_sb.sv Line: 23
# Name : Input Monitor BFM
# a = 1 
# b = 1 
# sum = 0 
# carry = 1 
# Name : Output Monitor From DUT
# a = 0 
# b = 0 
# sum = 0 
# carry = 1 
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:30:42 on Dec 24,2025
# vlog -reportprogress 300 half_top.sv "+acc" 
# -- Compiling module half_adder
# -- Compiling interface half_intf
# -- Compiling package half_top_sv_unit
# -- Compiling program half_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:30:42 on Dec 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:30:43 on Dec 24,2025, Elapsed time: 0:17:17
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 18:30:43 on Dec 24,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.half_top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.half_intf(fast)
# Loading work.half_adder(fast)
# Loading work.half_tb(fast)
# Loading work.half_intf(fast)
# Name : From Genrator
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Output Monitor
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# ** Info: ============TEST PASSED====================
#    Time: 10 ns  Scope: half_top_sv_unit.half_sb.sb File: half_sb.sv Line: 23
# Name : Input Monitor BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : Output Monitor From DUT
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 1 
# b = 1 
# sum = 0 
# carry = 1 
# Name : From Output Monitor
# a = 0 
# b = 0 
# sum = 0 
# carry = 1 
# ** Info: ============TEST PASSED====================
#    Time: 20 ns  Scope: half_top_sv_unit.half_sb.sb File: half_sb.sv Line: 23
# Name : Input Monitor BFM
# a = 1 
# b = 1 
# sum = 0 
# carry = 1 
# Name : Output Monitor From DUT
# a = 0 
# b = 0 
# sum = 0 
# carry = 1 
# Name : From Genrator
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Output Monitor
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# ** Info: ============TEST PASSED====================
#    Time: 30 ns  Scope: half_top_sv_unit.half_sb.sb File: half_sb.sv Line: 23
# Name : Input Monitor BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : Output Monitor From DUT
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 1 
# b = 1 
# sum = 0 
# carry = 1 
# Name : From Output Monitor
# a = 0 
# b = 0 
# sum = 0 
# carry = 1 
# ** Info: ============TEST PASSED====================
#    Time: 40 ns  Scope: half_top_sv_unit.half_sb.sb File: half_sb.sv Line: 23
# Name : Input Monitor BFM
# a = 1 
# b = 1 
# sum = 0 
# carry = 1 
# Name : Output Monitor From DUT
# a = 0 
# b = 0 
# sum = 0 
# carry = 1 
