# Sequence_Detector_1011
This is a Verilog FSM design to catch sequence 1011. 
