# do seq_mult_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/luiza.k12/eld2/aula-35/seq_mult.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:07:54 on Aug 16,2024
# vcom -reportprogress 300 -93 -work work /home/luiza.k12/eld2/aula-35/seq_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity seq_mult
# -- Compiling architecture mult_seg_arch of seq_mult
# -- Compiling architecture four_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture two_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture one_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture sharing_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture mealy_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling configuration ifsc_v1
# -- Loading entity seq_mult
# -- Loading architecture mult_seg_arch of seq_mult
# End time: 11:07:54 on Aug 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.seq_mult(mult_seg_arch)
# vsim work.seq_mult(mult_seg_arch) 
# Start time: 11:07:59 on Aug 16,2024
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 4.19.0-27-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.seq_mult(mult_seg_arch)
add wave -position end  sim:/seq_mult/clk
add wave -position end  sim:/seq_mult/reset
add wave -position end  sim:/seq_mult/start
add wave -position end  sim:/seq_mult/a_in
add wave -position end  sim:/seq_mult/b_in
add wave -position end  sim:/seq_mult/ready
add wave -position end  sim:/seq_mult/r
add wave -position end  sim:/seq_mult/state_reg
add wave -position end  sim:/seq_mult/state_next
add wave -position end  sim:/seq_mult/a_is_0
add wave -position end  sim:/seq_mult/b_is_0
add wave -position end  sim:/seq_mult/count_0
add wave -position end  sim:/seq_mult/a_reg
add wave -position end  sim:/seq_mult/a_next
add wave -position end  sim:/seq_mult/n_reg
add wave -position end  sim:/seq_mult/n_next
add wave -position end  sim:/seq_mult/r_reg
add wave -position end  sim:/seq_mult/r_next
add wave -position end  sim:/seq_mult/adder_out
add wave -position end  sim:/seq_mult/sub_out
add wave -position end  sim:/seq_mult/WIDTH
do tb_mult_seg_arch.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:44 on Aug 16,2024
# vcom -reportprogress 300 -93 -work work ../../seq_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity seq_mult
# -- Compiling architecture mult_seg_arch of seq_mult
# -- Compiling architecture four_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture two_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture one_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture sharing_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture mealy_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling configuration ifsc_v1
# -- Loading entity seq_mult
# -- Loading architecture mult_seg_arch of seq_mult
# End time: 11:10:44 on Aug 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:10:46 on Aug 16,2024, Elapsed time: 0:02:47
# Errors: 0, Warnings: 0
# vsim work.seq_mult(mult_seg_arch) 
# Start time: 11:10:46 on Aug 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.seq_mult(mult_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /seq_mult
# WARNING: No extended dataflow license exists
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/luiza.k12/eld2/aula-35/simulation/modelsim/wave.do
do tb_mult_seg_arch.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:53 on Aug 16,2024
# vcom -reportprogress 300 -93 -work work ../../seq_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity seq_mult
# -- Compiling architecture mult_seg_arch of seq_mult
# -- Compiling architecture four_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture two_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture one_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture sharing_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture mealy_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling configuration ifsc_v1
# -- Loading entity seq_mult
# -- Loading architecture mult_seg_arch of seq_mult
# End time: 11:16:53 on Aug 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:16:54 on Aug 16,2024, Elapsed time: 0:06:08
# Errors: 0, Warnings: 1
# vsim work.seq_mult(mult_seg_arch) 
# Start time: 11:16:54 on Aug 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.seq_mult(mult_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /seq_mult
do tb_mult_seg_arch.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:21:29 on Aug 16,2024
# vcom -reportprogress 300 -93 -work work ../../seq_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity seq_mult
# -- Compiling architecture mult_seg_arch of seq_mult
# -- Compiling architecture four_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture two_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture one_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture sharing_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture mealy_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling configuration ifsc_v1
# -- Loading entity seq_mult
# -- Loading architecture mult_seg_arch of seq_mult
# End time: 11:21:29 on Aug 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:21:30 on Aug 16,2024, Elapsed time: 0:04:36
# Errors: 0, Warnings: 1
# vsim work.seq_mult(mult_seg_arch) 
# Start time: 11:21:30 on Aug 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.seq_mult(mult_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /seq_mult
do tb_mult_seg_arch.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:21:45 on Aug 16,2024
# vcom -reportprogress 300 -93 -work work ../../seq_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity seq_mult
# -- Compiling architecture mult_seg_arch of seq_mult
# -- Compiling architecture four_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture two_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture one_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture sharing_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture mealy_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling configuration ifsc_v1
# -- Loading entity seq_mult
# -- Loading architecture mult_seg_arch of seq_mult
# End time: 11:21:45 on Aug 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:21:46 on Aug 16,2024, Elapsed time: 0:00:16
# Errors: 0, Warnings: 1
# vsim work.seq_mult(mult_seg_arch) 
# Start time: 11:21:46 on Aug 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.seq_mult(mult_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /seq_mult
do tb_mult_seg_arch.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:05 on Aug 16,2024
# vcom -reportprogress 300 -93 -work work ../../seq_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity seq_mult
# -- Compiling architecture mult_seg_arch of seq_mult
# -- Compiling architecture four_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture two_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture one_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture sharing_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture mealy_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling configuration ifsc_v1
# -- Loading entity seq_mult
# -- Loading architecture mult_seg_arch of seq_mult
# End time: 11:22:05 on Aug 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:22:06 on Aug 16,2024, Elapsed time: 0:00:20
# Errors: 0, Warnings: 1
# vsim work.seq_mult(mult_seg_arch) 
# Start time: 11:22:06 on Aug 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.seq_mult(mult_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /seq_mult
do tb_mult_seg_arch.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:16 on Aug 16,2024
# vcom -reportprogress 300 -93 -work work ../../seq_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity seq_mult
# -- Compiling architecture mult_seg_arch of seq_mult
# -- Compiling architecture four_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture two_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture one_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture sharing_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture mealy_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling configuration ifsc_v1
# -- Loading entity seq_mult
# -- Loading architecture mult_seg_arch of seq_mult
# End time: 11:22:16 on Aug 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:22:17 on Aug 16,2024, Elapsed time: 0:00:11
# Errors: 0, Warnings: 1
# vsim work.seq_mult(mult_seg_arch) 
# Start time: 11:22:17 on Aug 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.seq_mult(mult_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /seq_mult
do tb_mult_seg_arch.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:46 on Aug 16,2024
# vcom -reportprogress 300 -93 -work work ../../seq_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity seq_mult
# -- Compiling architecture mult_seg_arch of seq_mult
# -- Compiling architecture four_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture two_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture one_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture sharing_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture mealy_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling configuration ifsc_v1
# -- Loading entity seq_mult
# -- Loading architecture mult_seg_arch of seq_mult
# End time: 11:22:46 on Aug 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:22:46 on Aug 16,2024, Elapsed time: 0:00:29
# Errors: 0, Warnings: 1
# vsim work.seq_mult(mult_seg_arch) 
# Start time: 11:22:46 on Aug 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.seq_mult(mult_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /seq_mult
do tb_mult_seg_arch.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:58 on Aug 16,2024
# vcom -reportprogress 300 -93 -work work ../../seq_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity seq_mult
# -- Compiling architecture mult_seg_arch of seq_mult
# -- Compiling architecture four_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture two_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture one_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture sharing_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture mealy_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling configuration ifsc_v1
# -- Loading entity seq_mult
# -- Loading architecture mult_seg_arch of seq_mult
# End time: 11:22:58 on Aug 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:22:59 on Aug 16,2024, Elapsed time: 0:00:13
# Errors: 0, Warnings: 1
# vsim work.seq_mult(mult_seg_arch) 
# Start time: 11:22:59 on Aug 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.seq_mult(mult_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /seq_mult
do tb_mult_seg_arch.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:26:55 on Aug 16,2024
# vcom -reportprogress 300 -93 -work work ../../seq_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity seq_mult
# -- Compiling architecture mult_seg_arch of seq_mult
# -- Compiling architecture four_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture two_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture one_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture sharing_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture mealy_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling configuration ifsc_v1
# -- Loading entity seq_mult
# -- Loading architecture mult_seg_arch of seq_mult
# End time: 11:26:55 on Aug 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:26:56 on Aug 16,2024, Elapsed time: 0:03:57
# Errors: 0, Warnings: 1
# vsim work.seq_mult(mult_seg_arch) 
# Start time: 11:26:56 on Aug 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.seq_mult(mult_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /seq_mult
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 11:40:33 on Aug 16,2024, Elapsed time: 0:13:37
# Errors: 0, Warnings: 1
