

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 266 clock pin(s) of sequential element(s)
0 instances converted, 266 sequential instances remain driven by gated/generated clocks

=================================================================== Gated/Generated Clocks ====================================================================
Clock Tree ID     Driving Element            Drive Element Type     Unconverted Fanout     Sample Instance           Explanation                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       BCD00.D01.oscout.Q[0]      dffe                   212                    BCD01.aux0                Derived clock on input (not legal for GCC)
@KP:ckid0_2       BCD00.D02.outdiv1.Q[0]     dffe                   8                      BCD14.outr[3:0]           Derived clock on input (not legal for GCC)
@KP:ckid0_4       BCD00.D00.OSCinst0.OSC     OSCH                   46                     BCD00.D02.sdiv1[20:0]     Black box on clock path                   
===============================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

