INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/reports/link
	Log files: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/build_dir_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin.link_summary, at Fri Nov  1 18:02:12 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Nov  1 18:02:12 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/reports/link/v++_link_krnl_vaddmul.link_guidance.html', at Fri Nov  1 18:02:15 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.2
INFO: [v++ 60-1302] Platform 'xilinx_u280_xdma_201920_3.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [18:02:37] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.xo -keep --config /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/int --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Fri Nov  1 18:02:41 2024
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [18:03:07] build_xd_ip_db started: /tools/Xilinx/Vitis/2021.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/sys_link/iprepo/xilinx_com_hls_krnl_vaddmul_1_0,krnl_vaddmul -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [18:03:19] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2168.238 ; gain = 0.000 ; free physical = 57894 ; free virtual = 503174
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [18:03:19] cfgen started: /tools/Xilinx/Vitis/2021.2/bin/cfgen  -nk krnl_vaddmul:8 -sp krnl_vaddmul_1.in1:HBM[0] -sp krnl_vaddmul_1.in2:HBM[1] -sp krnl_vaddmul_1.out_add:HBM[2] -sp krnl_vaddmul_1.out_mul:HBM[3] -sp krnl_vaddmul_2.in1:HBM[4] -sp krnl_vaddmul_2.in2:HBM[5] -sp krnl_vaddmul_2.out_add:HBM[6] -sp krnl_vaddmul_2.out_mul:HBM[7] -sp krnl_vaddmul_3.in1:HBM[8] -sp krnl_vaddmul_3.in2:HBM[9] -sp krnl_vaddmul_3.out_add:HBM[10] -sp krnl_vaddmul_3.out_mul:HBM[11] -sp krnl_vaddmul_4.in1:HBM[12] -sp krnl_vaddmul_4.in2:HBM[13] -sp krnl_vaddmul_4.out_add:HBM[15] -sp krnl_vaddmul_4.out_mul:HBM[14] -sp krnl_vaddmul_5.in1:HBM[16] -sp krnl_vaddmul_5.in2:HBM[17] -sp krnl_vaddmul_5.out_add:HBM[18] -sp krnl_vaddmul_5.out_mul:HBM[19] -sp krnl_vaddmul_6.in1:HBM[20] -sp krnl_vaddmul_6.in2:HBM[21] -sp krnl_vaddmul_6.out_add:HBM[22] -sp krnl_vaddmul_6.out_mul:HBM[23] -sp krnl_vaddmul_7.in1:HBM[24] -sp krnl_vaddmul_7.in2:HBM[25] -sp krnl_vaddmul_7.out_add:HBM[26] -sp krnl_vaddmul_7.out_mul:HBM[27] -sp krnl_vaddmul_8.in1:HBM[28] -sp krnl_vaddmul_8.in2:HBM[29] -sp krnl_vaddmul_8.out_add:HBM[30] -sp krnl_vaddmul_8.out_mul:HBM[31] -dmclkid 0 -r /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul, num: 8  {krnl_vaddmul_1 krnl_vaddmul_2 krnl_vaddmul_3 krnl_vaddmul_4 krnl_vaddmul_5 krnl_vaddmul_6 krnl_vaddmul_7 krnl_vaddmul_8}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: in1, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: in2, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: out_add, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: out_mul, sptag: HBM[3]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: in1, sptag: HBM[4]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: in2, sptag: HBM[5]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: out_add, sptag: HBM[6]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: out_mul, sptag: HBM[7]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: in1, sptag: HBM[8]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: in2, sptag: HBM[9]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: out_add, sptag: HBM[10]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: out_mul, sptag: HBM[11]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: in1, sptag: HBM[12]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: in2, sptag: HBM[13]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: out_add, sptag: HBM[15]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: out_mul, sptag: HBM[14]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_5, k_port: in1, sptag: HBM[16]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_5, k_port: in2, sptag: HBM[17]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_5, k_port: out_add, sptag: HBM[18]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_5, k_port: out_mul, sptag: HBM[19]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_6, k_port: in1, sptag: HBM[20]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_6, k_port: in2, sptag: HBM[21]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_6, k_port: out_add, sptag: HBM[22]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_6, k_port: out_mul, sptag: HBM[23]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_7, k_port: in1, sptag: HBM[24]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_7, k_port: in2, sptag: HBM[25]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_7, k_port: out_add, sptag: HBM[26]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_7, k_port: out_mul, sptag: HBM[27]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_8, k_port: in1, sptag: HBM[28]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_8, k_port: in2, sptag: HBM[29]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_8, k_port: out_add, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_8, k_port: out_mul, sptag: HBM[31]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.in1 to HBM[0] for directive krnl_vaddmul_1.in1:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.in2 to HBM[1] for directive krnl_vaddmul_1.in2:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.out_add to HBM[2] for directive krnl_vaddmul_1.out_add:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.out_mul to HBM[3] for directive krnl_vaddmul_1.out_mul:HBM[3]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.in1 to HBM[4] for directive krnl_vaddmul_2.in1:HBM[4]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.in2 to HBM[5] for directive krnl_vaddmul_2.in2:HBM[5]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.out_add to HBM[6] for directive krnl_vaddmul_2.out_add:HBM[6]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.out_mul to HBM[7] for directive krnl_vaddmul_2.out_mul:HBM[7]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.in1 to HBM[8] for directive krnl_vaddmul_3.in1:HBM[8]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.in2 to HBM[9] for directive krnl_vaddmul_3.in2:HBM[9]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.out_add to HBM[10] for directive krnl_vaddmul_3.out_add:HBM[10]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.out_mul to HBM[11] for directive krnl_vaddmul_3.out_mul:HBM[11]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.in1 to HBM[12] for directive krnl_vaddmul_4.in1:HBM[12]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.in2 to HBM[13] for directive krnl_vaddmul_4.in2:HBM[13]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.out_add to HBM[15] for directive krnl_vaddmul_4.out_add:HBM[15]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.out_mul to HBM[14] for directive krnl_vaddmul_4.out_mul:HBM[14]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_5.in1 to HBM[16] for directive krnl_vaddmul_5.in1:HBM[16]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_5.in2 to HBM[17] for directive krnl_vaddmul_5.in2:HBM[17]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_5.out_add to HBM[18] for directive krnl_vaddmul_5.out_add:HBM[18]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_5.out_mul to HBM[19] for directive krnl_vaddmul_5.out_mul:HBM[19]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_6.in1 to HBM[20] for directive krnl_vaddmul_6.in1:HBM[20]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_6.in2 to HBM[21] for directive krnl_vaddmul_6.in2:HBM[21]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_6.out_add to HBM[22] for directive krnl_vaddmul_6.out_add:HBM[22]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_6.out_mul to HBM[23] for directive krnl_vaddmul_6.out_mul:HBM[23]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_7.in1 to HBM[24] for directive krnl_vaddmul_7.in1:HBM[24]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_7.in2 to HBM[25] for directive krnl_vaddmul_7.in2:HBM[25]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_7.out_add to HBM[26] for directive krnl_vaddmul_7.out_add:HBM[26]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_7.out_mul to HBM[27] for directive krnl_vaddmul_7.out_mul:HBM[27]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_8.in1 to HBM[28] for directive krnl_vaddmul_8.in1:HBM[28]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_8.in2 to HBM[29] for directive krnl_vaddmul_8.in2:HBM[29]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_8.out_add to HBM[30] for directive krnl_vaddmul_8.out_add:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_8.out_mul to HBM[31] for directive krnl_vaddmul_8.out_mul:HBM[31]
INFO: [SYSTEM_LINK 82-37] [18:03:27] cfgen finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2168.238 ; gain = 0.000 ; free physical = 57899 ; free virtual = 503184
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [18:03:27] cf2bd started: /tools/Xilinx/Vitis/2021.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.xsd --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/sys_link --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [18:03:34] cf2bd finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2168.238 ; gain = 0.000 ; free physical = 57884 ; free virtual = 503177
INFO: [v++ 60-1441] [18:03:35] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:22 ; elapsed = 00:00:57 . Memory (MB): peak = 2062.203 ; gain = 0.000 ; free physical = 57927 ; free virtual = 503221
INFO: [v++ 60-1443] [18:03:35] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/int/sdsl.dat -rtd /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/int/cf2sw.rtd -nofilter /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/int/cf2sw_full.rtd -xclbin /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/int/xclbin_orig.xml -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [18:03:44] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2062.203 ; gain = 0.000 ; free physical = 57926 ; free virtual = 503222
INFO: [v++ 60-1443] [18:03:44] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [18:03:45] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2062.203 ; gain = 0.000 ; free physical = 57918 ; free virtual = 503214
INFO: [v++ 60-1443] [18:03:45] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 --remote_ip_cache /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/.ipcache -s --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/int --log_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/logs/link --report_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/reports/link --config /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/int/vplConfig.ini -k /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link --no-info --iprepo /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vaddmul_1_0 --messageDb /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/run_link/vpl.pb /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/run_link

****** vpl v2021.2 (64-bit)
  **** SW Build 3363252 on 2021-10-14-04:41:01
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2021.2
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform
[18:24:59] Run vpl: Step create_project: Started
Creating Vivado project.
[18:25:33] Run vpl: Step create_project: Completed
[18:25:33] Run vpl: Step create_bd: Started
[18:26:53] Run vpl: Step create_bd: RUNNING...
[18:28:12] Run vpl: Step create_bd: RUNNING...
[18:29:29] Run vpl: Step create_bd: RUNNING...
[18:30:48] Run vpl: Step create_bd: RUNNING...
[18:32:06] Run vpl: Step create_bd: RUNNING...
[18:33:24] Run vpl: Step create_bd: RUNNING...
[18:34:42] Run vpl: Step create_bd: RUNNING...
[18:36:10] Run vpl: Step create_bd: RUNNING...
[18:37:54] Run vpl: Step create_bd: RUNNING...
[18:39:15] Run vpl: Step create_bd: RUNNING...
[18:40:33] Run vpl: Step create_bd: RUNNING...
[18:41:52] Run vpl: Step create_bd: RUNNING...
[18:43:10] Run vpl: Step create_bd: RUNNING...
[18:44:29] Run vpl: Step create_bd: RUNNING...
[18:45:46] Run vpl: Step create_bd: RUNNING...
[18:47:05] Run vpl: Step create_bd: RUNNING...
[18:48:23] Run vpl: Step create_bd: RUNNING...
[18:49:43] Run vpl: Step create_bd: RUNNING...
[18:51:00] Run vpl: Step create_bd: RUNNING...
[18:52:18] Run vpl: Step create_bd: RUNNING...
[18:53:35] Run vpl: Step create_bd: RUNNING...
[18:54:44] Run vpl: Step create_bd: Completed
[18:54:44] Run vpl: Step update_bd: Started
[18:54:52] Run vpl: Step update_bd: Completed
[18:54:52] Run vpl: Step generate_target: Started
[18:56:09] Run vpl: Step generate_target: RUNNING...
[18:57:27] Run vpl: Step generate_target: RUNNING...
[18:58:44] Run vpl: Step generate_target: RUNNING...
[19:00:02] Run vpl: Step generate_target: RUNNING...
[19:01:23] Run vpl: Step generate_target: RUNNING...
[19:02:44] Run vpl: Step generate_target: RUNNING...
[19:04:01] Run vpl: Step generate_target: RUNNING...
[19:05:19] Run vpl: Step generate_target: RUNNING...
[19:06:37] Run vpl: Step generate_target: RUNNING...
[19:07:56] Run vpl: Step generate_target: RUNNING...
[19:09:15] Run vpl: Step generate_target: RUNNING...
[19:10:35] Run vpl: Step generate_target: RUNNING...
[19:11:53] Run vpl: Step generate_target: RUNNING...
[19:13:12] Run vpl: Step generate_target: RUNNING...
[19:14:31] Run vpl: Step generate_target: RUNNING...
[19:15:23] Run vpl: Step generate_target: Completed
[19:15:23] Run vpl: Step config_hw_runs: Started
[19:16:43] Run vpl: Step config_hw_runs: RUNNING...
[19:17:11] Run vpl: Step config_hw_runs: Completed
[19:17:11] Run vpl: Step synth: Started
[19:19:21] Block-level synthesis in progress, 0 of 42 jobs complete, 2 jobs running.
[19:19:53] Block-level synthesis in progress, 0 of 42 jobs complete, 8 jobs running.
[19:20:28] Block-level synthesis in progress, 0 of 42 jobs complete, 8 jobs running.
[19:21:03] Block-level synthesis in progress, 0 of 42 jobs complete, 8 jobs running.
[19:21:36] Block-level synthesis in progress, 0 of 42 jobs complete, 8 jobs running.
[19:22:11] Block-level synthesis in progress, 0 of 42 jobs complete, 8 jobs running.
[19:22:43] Block-level synthesis in progress, 0 of 42 jobs complete, 8 jobs running.
[19:23:18] Block-level synthesis in progress, 1 of 42 jobs complete, 7 jobs running.
[19:23:50] Block-level synthesis in progress, 1 of 42 jobs complete, 8 jobs running.
[19:24:22] Block-level synthesis in progress, 1 of 42 jobs complete, 8 jobs running.
[19:24:55] Block-level synthesis in progress, 3 of 42 jobs complete, 6 jobs running.
[19:25:27] Block-level synthesis in progress, 7 of 42 jobs complete, 4 jobs running.
[19:25:59] Block-level synthesis in progress, 7 of 42 jobs complete, 8 jobs running.
[19:26:32] Block-level synthesis in progress, 7 of 42 jobs complete, 8 jobs running.
[19:27:04] Block-level synthesis in progress, 7 of 42 jobs complete, 8 jobs running.
[19:27:37] Block-level synthesis in progress, 7 of 42 jobs complete, 8 jobs running.
[19:28:09] Block-level synthesis in progress, 7 of 42 jobs complete, 8 jobs running.
[19:28:45] Block-level synthesis in progress, 7 of 42 jobs complete, 8 jobs running.
[19:29:16] Block-level synthesis in progress, 8 of 42 jobs complete, 7 jobs running.
[19:29:49] Block-level synthesis in progress, 8 of 42 jobs complete, 7 jobs running.
[19:30:22] Block-level synthesis in progress, 8 of 42 jobs complete, 8 jobs running.
[19:30:55] Block-level synthesis in progress, 8 of 42 jobs complete, 8 jobs running.
[19:31:28] Block-level synthesis in progress, 15 of 42 jobs complete, 2 jobs running.
[19:32:01] Block-level synthesis in progress, 15 of 42 jobs complete, 5 jobs running.
[19:32:34] Block-level synthesis in progress, 15 of 42 jobs complete, 8 jobs running.
[19:33:07] Block-level synthesis in progress, 15 of 42 jobs complete, 8 jobs running.
[19:33:40] Block-level synthesis in progress, 15 of 42 jobs complete, 8 jobs running.
[19:34:12] Block-level synthesis in progress, 15 of 42 jobs complete, 8 jobs running.
[19:34:46] Block-level synthesis in progress, 15 of 42 jobs complete, 8 jobs running.
[19:35:19] Block-level synthesis in progress, 15 of 42 jobs complete, 8 jobs running.
[19:35:50] Block-level synthesis in progress, 16 of 42 jobs complete, 7 jobs running.
[19:36:32] Block-level synthesis in progress, 16 of 42 jobs complete, 8 jobs running.
[19:37:03] Block-level synthesis in progress, 16 of 42 jobs complete, 8 jobs running.
[19:37:38] Block-level synthesis in progress, 23 of 42 jobs complete, 1 job running.
[19:38:10] Block-level synthesis in progress, 23 of 42 jobs complete, 6 jobs running.
[19:38:43] Block-level synthesis in progress, 23 of 42 jobs complete, 8 jobs running.
[19:39:26] Block-level synthesis in progress, 23 of 42 jobs complete, 8 jobs running.
[19:39:59] Block-level synthesis in progress, 23 of 42 jobs complete, 8 jobs running.
[19:40:32] Block-level synthesis in progress, 23 of 42 jobs complete, 8 jobs running.
[19:41:07] Block-level synthesis in progress, 23 of 42 jobs complete, 8 jobs running.
[19:41:39] Block-level synthesis in progress, 24 of 42 jobs complete, 7 jobs running.
[19:42:12] Block-level synthesis in progress, 24 of 42 jobs complete, 8 jobs running.
[19:42:45] Block-level synthesis in progress, 24 of 42 jobs complete, 8 jobs running.
[19:43:18] Block-level synthesis in progress, 24 of 42 jobs complete, 8 jobs running.
[19:45:14] Block-level synthesis in progress, 31 of 42 jobs complete, 3 jobs running.
[19:45:48] Block-level synthesis in progress, 31 of 42 jobs complete, 3 jobs running.
[19:46:22] Block-level synthesis in progress, 31 of 42 jobs complete, 3 jobs running.
[19:47:07] Block-level synthesis in progress, 32 of 42 jobs complete, 2 jobs running.
[19:47:39] Block-level synthesis in progress, 33 of 42 jobs complete, 1 job running.
[19:48:14] Block-level synthesis in progress, 33 of 42 jobs complete, 2 jobs running.
[19:48:46] Block-level synthesis in progress, 33 of 42 jobs complete, 2 jobs running.
[19:49:20] Block-level synthesis in progress, 33 of 42 jobs complete, 2 jobs running.
[19:49:52] Block-level synthesis in progress, 33 of 42 jobs complete, 2 jobs running.
[19:50:25] Block-level synthesis in progress, 33 of 42 jobs complete, 2 jobs running.
[19:50:58] Block-level synthesis in progress, 33 of 42 jobs complete, 2 jobs running.
[19:51:29] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[19:52:03] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[19:52:35] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[19:53:08] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[19:53:39] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[19:54:12] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[19:54:44] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[19:55:17] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[19:55:49] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[19:56:23] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[19:56:55] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[19:57:28] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[19:58:01] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[19:58:35] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[19:59:06] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[19:59:39] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[20:00:11] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[20:00:44] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[20:01:16] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[20:01:50] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[20:02:23] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[20:02:57] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[20:03:28] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[20:04:01] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[20:04:35] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[20:05:10] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[20:05:43] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[20:06:17] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[20:06:49] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[20:07:22] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[20:07:57] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[20:08:31] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[20:09:05] Block-level synthesis in progress, 34 of 42 jobs complete, 1 job running.
[20:09:39] Block-level synthesis in progress, 35 of 42 jobs complete, 0 jobs running.
[20:10:11] Block-level synthesis in progress, 35 of 42 jobs complete, 0 jobs running.
[20:10:44] Block-level synthesis in progress, 35 of 42 jobs complete, 7 jobs running.
[20:12:16] Block-level synthesis in progress, 35 of 42 jobs complete, 7 jobs running.
[20:13:37] Block-level synthesis in progress, 42 of 42 jobs complete, 0 jobs running.
[20:14:08] Top-level synthesis in progress.
[20:14:42] Top-level synthesis in progress.
[20:15:19] Top-level synthesis in progress.
[20:15:56] Top-level synthesis in progress.
[20:16:27] Top-level synthesis in progress.
[20:16:58] Top-level synthesis in progress.
[20:17:33] Top-level synthesis in progress.
[20:18:05] Top-level synthesis in progress.
[20:18:31] Run vpl: Step synth: Completed
[20:18:32] Run vpl: Step impl: Started
[21:57:08] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 03h 53m 20s 

[21:57:08] Starting logic optimization..
[22:12:20] Phase 1 Retarget
[22:15:02] Phase 2 Constant propagation
[22:16:06] Phase 3 Sweep
[22:23:08] Phase 4 BUFG optimization
[22:26:22] Phase 5 Shift Register Optimization
[22:26:54] Phase 6 Post Processing Netlist
[23:00:46] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 01h 03m 38s 

[23:00:46] Starting logic placement..
[23:18:35] Run vpl: Step impl: Failed
[23:18:38] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: CARRY8 over-utilized in Pblock pblock_dynamic_region (This design requires more CARRY8 cells than are available in Pblock 'pblock_dynamic_region'. This design requires 308935 of such cell types but only 145440 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: CARRY8 over-utilized in Top Level Design (This design requires more CARRY8 cells than are available in the target device. This design requires 310468 of such cell types but only 162840 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: FDRE over-utilized in Pblock pblock_dynamic_region (This design requires more FDRE cells than are available in Pblock 'pblock_dynamic_region'. This design requires 4533849 of such cell types but only 2327872 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: FDRE over-utilized in Top Level Design (This design requires more FDRE cells than are available in the target device. This design requires 4767328 of such cell types but only 2606688 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Logic over-utilized in Top Level Design (This design requires more LUT as Logic cells than are available in the target device. This design requires 3470185 of such cell types but only 1302720 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: Register as Flip Flop over-utilized in Pblock pblock_dynamic_region (This design requires more Register as Flip Flop cells than are available in Pblock 'pblock_dynamic_region'. This design requires 4535388 of such cell types but only 2328960 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: Register as Flip Flop over-utilized in Top Level Design (This design requires more Register as Flip Flop cells than are available in the target device. This design requires 4778428 of such cell types but only 2607360 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 3620708 of such cell types but only 1302720 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: Slice Registers over-utilized in Pblock pblock_dynamic_region (This design requires more Slice Registers cells than are available in Pblock 'pblock_dynamic_region'. This design requires 4535388 of such cell types but only 2328960 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: Slice Registers over-utilized in Top Level Design (This design requires more Slice Registers cells than are available in the target device. This design requires 4778430 of such cell types but only 2607360 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.
ERROR: [VPL 60-773] In '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
WARNING: [VPL 60-732] Link warning: The available LUTs may not be sufficient to accommodate the kernels
WARNING: [VPL 60-732] Link warning: The available Registers may not be sufficient to accommodate the kernels
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_64.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [23:18:51] Run run_link: Step vpl: Failed
Time (s): cpu = 00:03:24 ; elapsed = 05:15:06 . Memory (MB): peak = 2062.203 ; gain = 0.000 ; free physical = 39988 ; free virtual = 487868
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
