module instruction_fetch(clock,reset, Branchreg, alu_result,read_data_1,
						instruction, PC_out, PC_branch_link_out,or_out);
input clock, Branchreg,or_out,reset;
input [63:0] read_data_1, alu_result;
output [31:0] instruction;
output [63:0] PC_out, PC_branch_link_out;
wire [63:0] PC_out, PC_in, PC_inc;
wire [31:0] instruction;
wire mux_pc_is_wat_out;
assign PC_branch_link_out = PC_inc;

pc pc(.clock(clock),.reset(reset),.in(PC_in),.out(PC_out));

alu_add add_pc_met_4(.in1(PC_out),.in2(4),.out(PC_inc));

instruction_memory instruction_memory(.address(PC_out),.data_out(instruction));

n_mux mux_met_branchreg(.in1(read_data_1),.in2(mux_pc_is_wat_out),.out(PC_in),.select(Branchreg));

n_mux mux_pc_is_wat(.in1(PC_inc),.in2(alu_result),.out(mux_pc_is_wat_out),.select(or_out));

endmodule