<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'D:/GIT/Arquitectura_de_Computadoras/ram00/ram0/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file 'D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package 'standard'
(VHDL-1481) Analyzing VHDL file 'D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package 'std_logic_1164'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body 'std_logic_1164'
(VHDL-1481) Analyzing VHDL file 'D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package 'qsim_logic'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body 'qsim_logic'
(VHDL-1481) Analyzing VHDL file 'D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package 'numeric_bit'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package 'numeric_std'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body 'numeric_std'
(VHDL-1481) Analyzing VHDL file 'D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package 'textio'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body 'textio'
(VHDL-1481) Analyzing VHDL file 'D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package 'std_logic_textio'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body 'std_logic_textio'
(VHDL-1481) Analyzing VHDL file 'D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package 'attributes'
(VHDL-1481) Analyzing VHDL file 'D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package 'std_logic_misc'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body 'std_logic_misc'
(VHDL-1481) Analyzing VHDL file 'D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(56,9-56,18) (VHDL-1014) analyzing package 'math_real'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(685,14-685,23) (VHDL-1013) analyzing package body 'math_real'
(VHDL-1481) Analyzing VHDL file 'D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package 'vl_types'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body 'vl_types'
(VHDL-1481) Analyzing VHDL file 'D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package 'std_logic_signed'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body 'std_logic_signed'
(VHDL-1481) Analyzing VHDL file 'D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package 'std_logic_unsigned'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body 'std_logic_unsigned'
(VHDL-1481) Analyzing VHDL file 'D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd'
INFO - D:/Programas/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package 'attributes'
(VERI-1482) Analyzing Verilog file 'D:/Programas/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v'
(VHDL-1481) Analyzing VHDL file 'D:/Programas/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd'
(VHDL-1481) Analyzing VHDL file 'D:/GIT/Arquitectura_de_Computadoras/ram00/contring00.vhdl'
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/contring00.vhdl(4,8-4,18) (VHDL-1012) analyzing entity 'contring00'
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/contring00.vhdl(12,14-12,23) (VHDL-1010) analyzing architecture 'contring0'
ERROR - D:/GIT/Arquitectura_de_Computadoras/ram00/contring00.vhdl(17,2-17,7) (VHDL-1261) syntax error near 'pcont'
ERROR - D:/GIT/Arquitectura_de_Computadoras/ram00/contring00.vhdl(21,10-21,14) (VHDL-1276) type 'boolean' does not match with a string literal
ERROR - D:/GIT/Arquitectura_de_Computadoras/ram00/contring00.vhdl(24,5-24,9) (VHDL-1261) syntax error near 'when'
ERROR - D:/GIT/Arquitectura_de_Computadoras/ram00/contring00.vhdl(28,5-28,9) (VHDL-1261) syntax error near 'when'
(VHDL-1482) VHDL file 'D:/GIT/Arquitectura_de_Computadoras/ram00/contring00.vhdl' ignored due to errors
(VHDL-1481) Analyzing VHDL file 'D:/GIT/Arquitectura_de_Computadoras/ram00/coder00.vhdl'
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/coder00.vhdl(8,8-8,15) (VHDL-1012) analyzing entity 'coder00'
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/coder00.vhdl(20,14-20,20) (VHDL-1010) analyzing architecture 'coder0'
ERROR - D:/GIT/Arquitectura_de_Computadoras/ram00/coder00.vhdl(55,9-55,21) (VHDL-1241) 'outcontwrite' is not declared
ERROR - D:/GIT/Arquitectura_de_Computadoras/ram00/coder00.vhdl(65,9-65,21) (VHDL-1241) 'outcontwrite' is not declared
ERROR - D:/GIT/Arquitectura_de_Computadoras/ram00/coder00.vhdl(75,9-75,21) (VHDL-1241) 'outcontwrite' is not declared
ERROR - D:/GIT/Arquitectura_de_Computadoras/ram00/coder00.vhdl(85,9-85,21) (VHDL-1241) 'outcontwrite' is not declared
ERROR - D:/GIT/Arquitectura_de_Computadoras/ram00/coder00.vhdl(97,7-97,9) (VHDL-1261) syntax error near 'if'
(VHDL-1482) VHDL file 'D:/GIT/Arquitectura_de_Computadoras/ram00/coder00.vhdl' ignored due to errors
(VHDL-1481) Analyzing VHDL file 'D:/GIT/Arquitectura_de_Computadoras/ram00/memram00.vhdl'
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/memram00.vhdl(6,8-6,16) (VHDL-1012) analyzing entity 'memram00'
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/memram00.vhdl(18,14-18,21) (VHDL-1010) analyzing architecture 'memram0'
(VHDL-1481) Analyzing VHDL file 'D:/GIT/Arquitectura_de_Computadoras/ram00/contread00.vhdl'
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/contread00.vhdl(6,8-6,18) (VHDL-1012) analyzing entity 'contread00'
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/contread00.vhdl(15,14-15,23) (VHDL-1010) analyzing architecture 'contread0'
(VHDL-1481) Analyzing VHDL file 'D:/GIT/Arquitectura_de_Computadoras/ram00/muxram00.vhdl'
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/muxram00.vhdl(4,8-4,16) (VHDL-1012) analyzing entity 'muxram00'
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/muxram00.vhdl(13,14-13,21) (VHDL-1010) analyzing architecture 'muxram0'
(VHDL-1481) Analyzing VHDL file 'D:/GIT/Arquitectura_de_Computadoras/ram00/packageram00.vhdl'
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/packageram00.vhdl(4,9-4,21) (VHDL-1014) analyzing package 'packageram00'
(VHDL-1481) Analyzing VHDL file 'D:/GIT/Arquitectura_de_Computadoras/ram00/ram00.vhdl'
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/ram00.vhdl(6,8-6,13) (VHDL-1012) analyzing entity 'ram00'
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/ram00.vhdl(20,14-20,18) (VHDL-1010) analyzing architecture 'ram0'
ERROR - D:/GIT/Arquitectura_de_Computadoras/ram00/ram00.vhdl(24,1-24,12) (VHDL-1241) 'outtransist' is not declared
ERROR - D:/GIT/Arquitectura_de_Computadoras/ram00/ram00.vhdl(26,2-26,6) (VHDL-1084) formal clkr is not declared
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/ram00.vhdl(25,1-30,3) (VHDL-9000) input pin 'clkc' has no actual or default value
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/packageram00.vhdl(7,2-7,6) (VHDL-1259) 'clkc' is declared here
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/ram00.vhdl(25,1-30,3) (VHDL-9000) input pin 'resetr' has no actual or default value
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/packageram00.vhdl(8,2-8,8) (VHDL-1259) 'resetr' is declared here
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/ram00.vhdl(25,1-30,3) (VHDL-9000) input pin 'rwr' has no actual or default value
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/packageram00.vhdl(9,2-9,5) (VHDL-1259) 'rwr' is declared here
ERROR - D:/GIT/Arquitectura_de_Computadoras/ram00/ram00.vhdl(68,1-68,2) (VHDL-1261) syntax error near ')'
ERROR - D:/GIT/Arquitectura_de_Computadoras/ram00/ram00.vhdl(20,1-69,18) (VHDL-1284) unit 'ram0' ignored due to previous errors
(VHDL-1482) VHDL file 'D:/GIT/Arquitectura_de_Computadoras/ram00/ram00.vhdl' ignored due to errors
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/memram00.vhdl(6,8-6,16) (VHDL-1067) elaborating 'memram00(memram0)'
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/contread00.vhdl(6,8-6,18) (VHDL-1067) elaborating 'contread00(contread0)'
INFO - D:/GIT/Arquitectura_de_Computadoras/ram00/muxram00.vhdl(4,8-4,16) (VHDL-1067) elaborating 'muxram00(muxram0)'
Done: design load finished with (13) errors, and (0) warnings

</PRE></BODY></HTML>