# Poznatky 26.02.2023

## Brainstorm program flow for presentation

![Program Flow](./images/20230226/20230226_brainstorm-program-flow.png)

- podařilo se mi optimalizovat kód v kernelu a hostu na to abych využil na RK4 (pouze RK4) FPGA `8 559 LUT` - screen je níže

![Number of LUTs for a basic kernel](./images/20230226/20230226_kernel_number_luts.png)

- pro zpracování 10 000 hodnot v FPGA na RK4 je třeba cca `10.0547 ms`, to vychází na `1 mikro sekundu` jedna hodnota, dát hodnoty do kernelu, spustit a ukončit kernel trvá `2.071 ms`

![Kernel runtime 10 k values](./images/20230226/20230226_kernel_runtime_10k_values.png)

- pro kernel zpracování jedné hodnoty - emulace vstupu z čidla pomocí vstupu klávesnice
- pro zpacování jedné hodnoty RK4 v kernelu je třeba `0.461 ms`, to je kvůli režii dat, využito `8 699 LUT`
- od začátku spouštění kernelu do jeho konce v host programu bylo naměřeno `1.594 ms`

- zjištění, které je napsáno v branch `soc-code` ohledně profilování kernelu - pokud se použije flag `--profile profile.cfg` (je lepší absolutní cesta, házelo mi to random chybu po chvíli, i když před tím to šlo i relativně - prostě IDE zabugované) kdy `profile.cfg` obsahuje informace profilování kernelu jako např.

```cfg
#zybo-pmod-gpio-app_system/Hardware/profile.cfg
[profile]
data=all:all:all
memory=all
stall=all:all
exec=all:all
aie=all
```

- když se to dává do upraveného kernelu vlastně, po tom co došlo k jeho změně - třeba jen smazání komentáře, no tak to hází chybu, že je využito moc LUTs, více než 17,6 K, ve `vitis_analyzer` je i však v tomto případě uvedená estimated nižší hodnota LUTs, než uvádí linker, je to prostě divné, musel jsem tento profilovací soubor vyřadit z příkazů pro `v++`

- snaha zprovoznit timery a interrupty, sice v dokumentaci zynq něco o tom je, mluví se jen o registrech ale nikde jsem nenašel, jak se do nich vlastně zapisuje, což je divné... hledal jsem tudíž postupy ohledně toho, jak může takový interrupt a timer fungovat, protože v oficiální xilinx dokumentaci, dostupné na [xilinx](https://xilinx.github.io/Embedded-Design-Tutorials/docs/2021.1/build/html/docs/Introduction/ZynqMPSoC-EDT/7-design1-using-gpio-timer-interrupts.html) prostě zase nefungují odkazy na referenční design, z toho se nedá nic poté vyčíst

- našel jsem nějakou prezenaci s postupem ohledně bare-metal aplikace a interruptů, zkusím to aplikovat na linux, ale jak už je u vivado klasické, pokud zkopíruji celý projekt, přidám jen timer a udělám vše jako vždy, tak to u buildění linuxu spadne, takže musím celé od znova, je to nepříjemný způsob řešení...

- odkaz na prezentaci, ze které se budu pokoušet čerpat

  - [Prezentace ohledně interrupts](https://people-ece.vse.gmu.edu/coursewebpages/ECE/ECE699_SW_HW/S16/viewgraphs/ECE699_lecture_5.pdf)

- zkopírovaný kód z prezentace, který se budu snažit pochopit, vygooglit a implementovat
- **UPDATE Z 20230227** - nepůjde to u jiné, než u bare-metal aplikace, pro linux aplikaci to bude třeba si napsat sám ten driver

```c++
/*******************************************************************************
Vendor: Xilinx
Associated Filename: vadd.cpp
Purpose: VITIS vector addition

*******************************************************************************
Copyright (C) 2019 XILINX, Inc.

This file contains confidential and proprietary information of Xilinx, Inc. and
is protected under U.S. and international copyright and other intellectual
property laws.

DISCLAIMER
This disclaimer is not a license and does not grant any rights to the materials
distributed herewith. Except as otherwise provided in a valid license issued to
you by Xilinx, and to the maximum extent permitted by applicable law:
(1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX
HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY,
INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR
FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether
in contract or tort, including negligence, or under any other theory of
liability) for any loss or damage of any kind or nature related to, arising under
or in connection with these materials, including for any direct, or any indirect,
special, incidental, or consequential loss or damage (including loss of data,
profits, goodwill, or any type of loss or damage suffered as a result of any
action brought by a third party) even if such damage or loss was reasonably
foreseeable or Xilinx had been advised of the possibility of the same.

CRITICAL APPLICATIONS
Xilinx products are not designed or intended to be fail-safe, or for use in any
application requiring fail-safe performance, such as life-support or safety
devices or systems, Class III medical devices, nuclear facilities, applications
related to the deployment of airbags, or any other applications that could lead
to death, personal injury, or severe property or environmental damage
(individually and collectively, "Critical Applications"). Customer assumes the
sole risk and liability of any use of Xilinx products in Critical Applications,
subject only to applicable laws and regulations governing limitations on product
liability.

THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT
ALL TIMES.

*******************************************************************************/

#define OCL_CHECK(error, call)                                                                   \
    call;                                                                                        \
    if (error != CL_SUCCESS) {                                                                   \
        printf("%s:%d Error calling " #call ", error code is: %d\n", __FILE__, __LINE__, error); \
        exit(EXIT_FAILURE);                                                                      \
    }

#include "vadd.h"
#include <fstream>
#include <iostream>
#include <stdlib.h>


#include "../../zyby-timer/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/include/xparameters.h"
#include "../../zyby-timer/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/include/xgpio.h"
#include "../../zyby-timer/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/include/xil_types.h"
#include "../../zyby-timer/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/include/xtmrctr.h"
// #include "../../zyby-timer/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tmrctr_v4_9/src/xtmrctr.h"
// #include "../../zyby-timer/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tmrctr_v4_9/src/xtmrctr.c"
#include "../../zyby-timer/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/include/xscugic.h"
#include "../../zyby-timer/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/include/xil_exception.h"
#include "../../zyby-timer/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/include/xil_printf.h"


// Parameter definitions
#define INTC_DEVICE_ID XPAR_PS7_SCUGIC_0_DEVICE_ID
#define TMR_DEVICE_ID XPAR_TMRCTR_0_DEVICE_ID

// C Program (1)
#define INTC_TMR_INTERRUPT_ID XPAR_FABRIC_AXI_TIMER_0_INTERRUPT_INTR
#define BTN_INT XGPIO_IR_CH1_MASK
#define TMR_LOAD 0xF8000000

XGpio LEDInst, BTNInst; XScuGic INTCInst; XTmrCtr TMRInst;
static int tmr_count;
static int led_data;
//----------------------------------------------------
// PROTOTYPE FUNCTIONS
//----------------------------------------------------
static void BTN_Intr_Handler(void *InstancePtr);
static int InterruptSystemSetup(XScuGic *XScuGicInstancePtr);
static int IntcInitFunction(u16 DeviceId, XTmrCtr *TmrInstancePtr, XGpio *GpioInstancePtr);


void TMR_Intr_Handler(void *InstancePtr) {
if (XTmrCtr_IsExpired(&TMRInst, 0)){
// Once timer has expired 3 times, stop, increment counter
// reset timer and start running again
if(tmr_count == 3){
XTmrCtr_Stop(&TMRInst, 0);
tmr_count = 0;
led_data++;
}
else tmr_count++;
}
}




int InterruptSystemSetup(XScuGic *XScuGicInstancePtr) {
// Enable interrupt XGpio_InterruptEnable(&BTNInst, BTN_INT); XGpio_InterruptGlobalEnable(&BTNInst);
Xil_ExceptionRegisterHandler(XIL_EXCEPTION_ID_INT, (Xil_ExceptionHandler) XScuGic_InterruptHandler,
XScuGicInstancePtr);
Xil_ExceptionEnable();
return XST_SUCCESS; }
static const int DATA_SIZE = 4096;

static const std::string error_message =
    "Error: Result mismatch:\n"
    "i = %d CPU result = %d Device result = %d\n";

int main(int argc, char* argv[]) {
    // TARGET_DEVICE macro needs to be passed from gcc command line
    if (argc != 2) {
        std::cout << "Usage: " << argv[0] << " <xclbin>" << std::endl;
        return EXIT_FAILURE;
    }

    std::string xclbinFilename = argv[1];

    // Compute the size of array in bytes
    size_t size_in_bytes = DATA_SIZE * sizeof(int);

    // Creates a vector of DATA_SIZE elements with an initial value of 10 and 32
    // using customized allocator for getting buffer alignment to 4k boundary

    std::vector<cl::Device> devices;
    cl_int err;
    cl::Context context;
    cl::CommandQueue q;
    cl::Kernel krnl_vector_add;
    cl::Program program;
    std::vector<cl::Platform> platforms;
    bool found_device = false;

    // traversing all Platforms To find Xilinx Platform and targeted
    // Device in Xilinx Platform
    cl::Platform::get(&platforms);
    for (size_t i = 0; (i < platforms.size()) & (found_device == false); i++) {
        cl::Platform platform = platforms[i];
        std::string platformName = platform.getInfo<CL_PLATFORM_NAME>();
        if (platformName == "Xilinx") {
            devices.clear();
            platform.getDevices(CL_DEVICE_TYPE_ACCELERATOR, &devices);
            if (devices.size()) {
                found_device = true;
                break;
            }
        }
    }
    if (found_device == false) {
        std::cout << "Error: Unable to find Target Device " << std::endl;
        return EXIT_FAILURE;
    }

    std::cout << "INFO: Reading " << xclbinFilename << std::endl;
    FILE* fp;
    if ((fp = fopen(xclbinFilename.c_str(), "r")) == nullptr) {
        printf("ERROR: %s xclbin not available please build\n", xclbinFilename.c_str());
        exit(EXIT_FAILURE);
    }
    // Load xclbin
    std::cout << "Loading: '" << xclbinFilename << "'\n";
    std::ifstream bin_file(xclbinFilename, std::ifstream::binary);
    bin_file.seekg(0, bin_file.end);
    unsigned nb = bin_file.tellg();
    bin_file.seekg(0, bin_file.beg);
    char* buf = new char[nb];
    bin_file.read(buf, nb);

    // Creating Program from Binary File
    cl::Program::Binaries bins;
    bins.push_back({buf, nb});
    bool valid_device = false;
    for (unsigned int i = 0; i < devices.size(); i++) {
        auto device = devices[i];
        // Creating Context and Command Queue for selected Device
        OCL_CHECK(err, context = cl::Context(device, nullptr, nullptr, nullptr, &err));
        OCL_CHECK(err, q = cl::CommandQueue(context, device, CL_QUEUE_PROFILING_ENABLE, &err));
        std::cout << "Trying to program device[" << i << "]: " << device.getInfo<CL_DEVICE_NAME>() << std::endl;
        cl::Program program(context, {device}, bins, nullptr, &err);
        if (err != CL_SUCCESS) {
            std::cout << "Failed to program device[" << i << "] with xclbin file!\n";
        } else {
            std::cout << "Device[" << i << "]: program successful!\n";
            OCL_CHECK(err, krnl_vector_add = cl::Kernel(program, "krnl_vadd", &err));
            valid_device = true;
            break; // we break because we found a valid device
        }
    }
    if (!valid_device) {
        std::cout << "Failed to program any device found, exit!\n";
        exit(EXIT_FAILURE);
    }

    // These commands will allocate memory on the Device. The cl::Buffer objects can
    // be used to reference the memory locations on the device.
    OCL_CHECK(err, cl::Buffer buffer_a(context, CL_MEM_READ_ONLY, size_in_bytes, NULL, &err));
    OCL_CHECK(err, cl::Buffer buffer_b(context, CL_MEM_READ_ONLY, size_in_bytes, NULL, &err));
    OCL_CHECK(err, cl::Buffer buffer_result(context, CL_MEM_WRITE_ONLY, size_in_bytes, NULL, &err));

    // set the kernel Arguments
    int narg = 0;
    OCL_CHECK(err, err = krnl_vector_add.setArg(narg++, buffer_a));
    OCL_CHECK(err, err = krnl_vector_add.setArg(narg++, buffer_b));
    OCL_CHECK(err, err = krnl_vector_add.setArg(narg++, buffer_result));
    OCL_CHECK(err, err = krnl_vector_add.setArg(narg++, DATA_SIZE));

    // We then need to map our OpenCL buffers to get the pointers
    int* ptr_a;
    int* ptr_b;
    int* ptr_result;
    OCL_CHECK(err,
              ptr_a = (int*)q.enqueueMapBuffer(buffer_a, CL_TRUE, CL_MAP_WRITE, 0, size_in_bytes, NULL, NULL, &err));
    OCL_CHECK(err,
              ptr_b = (int*)q.enqueueMapBuffer(buffer_b, CL_TRUE, CL_MAP_WRITE, 0, size_in_bytes, NULL, NULL, &err));
    OCL_CHECK(err, ptr_result = (int*)q.enqueueMapBuffer(buffer_result, CL_TRUE, CL_MAP_READ, 0, size_in_bytes, NULL,
                                                         NULL, &err));

    // Initialize the vectors used in the test
    for (int i = 0; i < DATA_SIZE; i++) {
        ptr_a[i] = rand() % DATA_SIZE;
        ptr_b[i] = rand() % DATA_SIZE;
    }

    // Data will be migrated to kernel space
    OCL_CHECK(err, err = q.enqueueMigrateMemObjects({buffer_a, buffer_b}, 0 /* 0 means from host*/));

    // Launch the Kernel
    OCL_CHECK(err, err = q.enqueueTask(krnl_vector_add));

    // The result of the previous kernel execution will need to be retrieved in
    // order to view the results. This call will transfer the data from FPGA to
    // source_results vector
    OCL_CHECK(err, q.enqueueMigrateMemObjects({buffer_result}, CL_MIGRATE_MEM_OBJECT_HOST));

    OCL_CHECK(err, q.finish());

    // Verify the result
    int match = 0;
    for (int i = 0; i < DATA_SIZE; i++) {
        int host_result = ptr_a[i] + ptr_b[i];
        if (ptr_result[i] != host_result) {
            printf(error_message.c_str(), i, host_result, ptr_result[i]);
            match = 1;
            break;
        }
    }

    OCL_CHECK(err, err = q.enqueueUnmapMemObject(buffer_a, ptr_a));
    OCL_CHECK(err, err = q.enqueueUnmapMemObject(buffer_b, ptr_b));
    OCL_CHECK(err, err = q.enqueueUnmapMemObject(buffer_result, ptr_result));
    OCL_CHECK(err, err = q.finish());

    std::cout << "TEST " << (match ? "FAILED" : "PASSED") << std::endl;

    // testing interrupts
    int status;
    status = XTmrCtr_Initialize(&TMRInst, TMR_DEVICE_ID); if(status != XST_SUCCESS)
    return XST_FAILURE;

    XTmrCtr_SetHandler(&TMRInst, (XTmrCtr_Handler)TMR_Intr_Handler, &TMRInst); XTmrCtr_SetResetValue(&TMRInst, 0, TMR_LOAD); XTmrCtr_SetOptions(&TMRInst, 0, XTC_INT_MODE_OPTION | XTC_AUTO_RELOAD_OPTION);


    return (match ? EXIT_FAILURE : EXIT_SUCCESS);
}

int IntcInitFunction(u16 DeviceId, XTmrCtr *TmrInstancePtr, XGpio *GpioInstancePtr)
{
XScuGic_Config *IntcConfig; int status;
// Interrupt controller initialization
IntcConfig = XScuGic_LookupConfig(DeviceId); status = XScuGic_CfgInitialize(&INTCInst, IntcConfig,
IntcConfig->CpuBaseAddress); if(status != XST_SUCCESS) return XST_FAILURE;
// Call to interrupt setup
status = InterruptSystemSetup(&INTCInst); if(status != XST_SUCCESS) return XST_FAILURE;


// Connect timer interrupt to handler
status = XScuGic_Connect(&INTCInst, INTC_TMR_INTERRUPT_ID,
(Xil_ExceptionHandler)TMR_Intr_Handler, (void *)TmrInstancePtr);
if(status != XST_SUCCESS) return XST_FAILURE;
// Enable GPIO interrupts interrupt XGpio_InterruptEnable(GpioInstancePtr, 1); XGpio_InterruptGlobalEnable(GpioInstancePtr);
// Enable GPIO and timer interrupts in the controller XScuGic_Enable(&INTCInst, INTC_GPIO_INTERRUPT_ID);
XScuGic_Enable(&INTCInst, INTC_TMR_INTERRUPT_ID);
return XST_SUCCESS; }
```

- přidat do header souborů

```c++
#ifndef REGULATOR_H
#define	REGULATOR_H

// code


#endif	/* REGULATOR_H */
```

## Regulátor

- regulátor s anti-windupem vychází ze zapojení z DEP [moodle.fel.cvut.cz](https://moodle.fel.cvut.cz/pluginfile.php/343391/mod_resource/content/3/B1M14DEP-2022-08z-cislicovy-regulator-2.pdf)

![regulátor obrázek klasicky](./images/20230226/20230226_dep_regulator_klasicke_zapojeni.png)

![regulátor obrázek pro mikroprocesor](./images/20230226/20230226_dep_regulator_mikroprocesor_zapojeni.png)
