(PCB RelogioVFD
 (parser
  (host_cad ARES)
  (host_version 8.15 SP1)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -53.55080 -22.55080 53.55080 22.55080))
  (boundary (path signal 0.10160 -53.50000 -22.50000 53.50000 -22.50000 53.50000 22.50000
   -53.50000 22.50000 -53.50000 -22.50000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "QFP80P900X900X120-32_U1" (place U1 -0.40000 0.40000 front 0))
  (component "CONN-SIL2_J1" (place J1 -1.20000 -18.60000 front 0))
  (component RES40_R1 (place R1 -5.10000 -11.40000 front 0))
  (component CAP20_C1 (place C1 -2.40000 -14.90000 front 0))
  (component "CONN-SIL2_J2" (place J2 -41.30000 16.10000 front 180))
  (component RES40_R2 (place R2 -38.30000 6.60000 front 0))
  (component ELINE_Q1 (place Q1 -28.20000 18.70000 front 180))
  (component "CONN-SIL3_J7" (place J7 39.70000 -18.70000 front 0))
  (component RES40_R20 (place R20 47.40000 -13.90000 front 180))
  (component RES40_R21 (place R21 37.20000 -11.10000 front 0))
  (component "CONN-SIL4_U2" (place U2 -27.10000 -0.70000 front 0))
  (component RES40_R3 (place R3 -27.40000 2.80000 front 0))
  (component "ARDUINO-SIL8_J3" (place J3 31.30000 4.00000 front 180))
  (component "CONN-SIL3_J4" (place J4 -46.30000 -18.50000 front 0))
  (component "ARDUINO-SIL6_J5" (place J5 -6.00000 14.50000 front 0))
  (component RES40_R4 (place R4 26.20000 -1.90000 front -180))
  (component RES40_R5 (place R5 16.00000 0.50000 front 0))
  (component "TBLOCK-I2_J6" (place J6 42.80000 19.60000 front -90))
  (component "CONN-SIL2_J8" (place J8 33.20000 18.10000 front 0))
  (component DO41_D1 (place D1 18.20000 12.30000 front 0))
  (component "CONN-SIL2_D2" (place D2 33.70000 14.40000 front -90))
  (component RES40_R6 (place R6 37.30000 10.80000 front 0))
  (component CAPPRD200W50D500H1250_C2 (place C2 22.90000 18.70000 front 0))
 )
 (library
  (image "QFP80P900X900X120-32_U1" (side front)
   (outline (rect TOP -4.82500 -5.62500 5.62500 4.82500))
   (pin PS0 (rotate 90) 0 -3.80000 2.40000)
   (pin PS0 (rotate 90) 1 -3.80000 1.60000)
   (pin PS0 (rotate 90) 2 -3.80000 0.80000)
   (pin PS0 (rotate 90) 3 -3.80000 0.00000)
   (pin PS0 (rotate 90) 4 -3.80000 -0.80000)
   (pin PS0 (rotate 90) 5 -3.80000 -1.60000)
   (pin PS0 (rotate 90) 6 -3.80000 -2.40000)
   (pin PS0 (rotate 90) 7 -3.80000 -3.20000)
   (pin PS0 (rotate 0) 8 -2.40000 -4.60000)
   (pin PS0 (rotate 0) 9 -1.60000 -4.60000)
   (pin PS0 (rotate 0) 10 -0.80000 -4.60000)
   (pin PS0 (rotate 0) 11 0.00000 -4.60000)
   (pin PS0 (rotate 0) 12 0.80000 -4.60000)
   (pin PS0 (rotate 0) 13 1.60000 -4.60000)
   (pin PS0 (rotate 0) 14 2.40000 -4.60000)
   (pin PS0 (rotate 0) 15 3.20000 -4.60000)
   (pin PS0 (rotate 90) 16 4.60000 -3.20000)
   (pin PS0 (rotate 90) 17 4.60000 -2.40000)
   (pin PS0 (rotate 90) 18 4.60000 -1.60000)
   (pin PS0 (rotate 90) 19 4.60000 -0.80000)
   (pin PS0 (rotate 90) 20 4.60000 0.00000)
   (pin PS0 (rotate 90) 21 4.60000 0.80000)
   (pin PS0 (rotate 90) 22 4.60000 1.60000)
   (pin PS0 (rotate 90) 23 4.60000 2.40000)
   (pin PS0 (rotate 0) 24 3.20000 3.80000)
   (pin PS0 (rotate 0) 25 2.40000 3.80000)
   (pin PS0 (rotate 0) 26 1.60000 3.80000)
   (pin PS0 (rotate 0) 27 0.80000 3.80000)
   (pin PS0 (rotate 0) 28 0.00000 3.80000)
   (pin PS0 (rotate 0) 29 -0.80000 3.80000)
   (pin PS0 (rotate 0) 30 -1.60000 3.80000)
   (pin PS0 (rotate 0) 31 -2.40000 3.80000)
  )
  (image "CONN-SIL2_J1" (side front)
   (outline (rect TOP -1.32080 -1.32080 3.86080 1.32080))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image CAP20_C1 (side front)
   (outline (rect TOP -1.32080 -1.32080 6.40080 1.32080))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 5.08000 0.00000)
  )
  (image "CONN-SIL2_J2" (side front)
   (outline (rect TOP -1.32080 -1.32080 3.86080 1.32080))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R2 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image ELINE_Q1 (side front)
   (outline (rect TOP -3.22580 -1.32080 3.22580 1.32080))
   (pin PS3 (rotate 0) 0 -2.03200 0.00000)
   (pin PS3 (rotate 0) 1 0.00000 0.00000)
   (pin PS3 (rotate 0) 2 2.03200 0.00000)
  )
  (image "CONN-SIL3_J7" (side front)
   (outline (rect TOP -1.32080 -1.32080 6.40080 1.32080))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
  )
  (image RES40_R20 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R21 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image "CONN-SIL4_U2" (side front)
   (outline (rect TOP -1.32080 -1.32080 8.94080 1.32080))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
  )
  (image RES40_R3 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image "ARDUINO-SIL8_J3" (side front)
   (outline (rect TOP -1.32080 -1.95580 19.10080 1.95580))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 2.54000 0.00000)
   (pin PS4 (rotate 0) 2 5.08000 0.00000)
   (pin PS4 (rotate 0) 3 7.62000 0.00000)
   (pin PS4 (rotate 0) 4 10.16000 0.00000)
   (pin PS4 (rotate 0) 5 12.70000 0.00000)
   (pin PS4 (rotate 0) 6 15.24000 0.00000)
   (pin PS4 (rotate 0) 7 17.78000 0.00000)
  )
  (image "CONN-SIL3_J4" (side front)
   (outline (rect TOP -1.32080 -1.32080 6.40080 1.32080))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
  )
  (image "ARDUINO-SIL6_J5" (side front)
   (outline (rect TOP -1.32080 -1.95580 14.02080 1.95580))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 2.54000 0.00000)
   (pin PS4 (rotate 0) 2 5.08000 0.00000)
   (pin PS4 (rotate 0) 3 7.62000 0.00000)
   (pin PS4 (rotate 0) 4 10.16000 0.00000)
   (pin PS4 (rotate 0) 5 12.70000 0.00000)
  )
  (image RES40_R4 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R5 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image "TBLOCK-I2_J6" (side front)
   (outline (rect TOP -2.59080 -5.13080 7.67080 5.13080))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 5.08000 0.00000)
  )
  (image "CONN-SIL2_J8" (side front)
   (outline (rect TOP -1.32080 -1.32080 3.86080 1.32080))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
  )
  (image DO41_D1 (side front)
   (outline (rect TOP -1.14300 -1.37160 11.30300 1.39700))
   (pin PS6 (rotate 0) 0 10.16000 0.00000)
   (pin PS6 (rotate 0) 1 0.00000 0.00000)
  )
  (image "CONN-SIL2_D2" (side front)
   (outline (rect TOP -1.32080 -1.32080 3.86080 1.32080))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R6 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image CAPPRD200W50D500H1250_C2 (side front)
   (outline (rect TOP -2.77500 -2.77500 2.77500 2.77500))
   (pin PS7 (rotate 0) 0 -1.00000 0.00000)
   (pin PS8 (rotate 0) 1 1.00000 0.00000)
  )
  (padstack PS0 (absolute on) (shape (rect TOP -0.25400 -0.88900 0.25400 0.88900)))
  (padstack PS1 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 1.52400 0 0))
   (shape (circle I1 1.52400 0 0))
   (shape (circle I2 1.52400 0 0))
   (shape (circle I3 1.52400 0 0))
   (shape (circle I4 1.52400 0 0))
   (shape (circle I5 1.52400 0 0))
   (shape (circle I6 1.52400 0 0))
   (shape (circle I7 1.52400 0 0))
   (shape (circle I8 1.52400 0 0))
   (shape (circle I9 1.52400 0 0))
   (shape (circle I10 1.52400 0 0))
   (shape (circle I11 1.52400 0 0))
   (shape (circle I12 1.52400 0 0))
   (shape (circle I13 1.52400 0 0))
   (shape (circle I14 1.52400 0 0))
   (shape (circle BOT 1.52400 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (rect TOP -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I1 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I2 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I3 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I4 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I5 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I6 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I7 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I8 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I9 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I10 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I11 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I12 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I13 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I14 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect BOT -0.76200 -1.27000 0.76200 1.27000))
  )
  (padstack PS5 (absolute on)
   (shape (circle TOP 3.04800 0 0))
   (shape (circle I1 3.04800 0 0))
   (shape (circle I2 3.04800 0 0))
   (shape (circle I3 3.04800 0 0))
   (shape (circle I4 3.04800 0 0))
   (shape (circle I5 3.04800 0 0))
   (shape (circle I6 3.04800 0 0))
   (shape (circle I7 3.04800 0 0))
   (shape (circle I8 3.04800 0 0))
   (shape (circle I9 3.04800 0 0))
   (shape (circle I10 3.04800 0 0))
   (shape (circle I11 3.04800 0 0))
   (shape (circle I12 3.04800 0 0))
   (shape (circle I13 3.04800 0 0))
   (shape (circle I14 3.04800 0 0))
   (shape (circle BOT 3.04800 0 0))
  )
  (padstack PS6 (absolute on)
   (shape (circle TOP 2.28600 0 0))
   (shape (circle I1 2.28600 0 0))
   (shape (circle I2 2.28600 0 0))
   (shape (circle I3 2.28600 0 0))
   (shape (circle I4 2.28600 0 0))
   (shape (circle I5 2.28600 0 0))
   (shape (circle I6 2.28600 0 0))
   (shape (circle I7 2.28600 0 0))
   (shape (circle I8 2.28600 0 0))
   (shape (circle I9 2.28600 0 0))
   (shape (circle I10 2.28600 0 0))
   (shape (circle I11 2.28600 0 0))
   (shape (circle I12 2.28600 0 0))
   (shape (circle I13 2.28600 0 0))
   (shape (circle I14 2.28600 0 0))
   (shape (circle BOT 2.28600 0 0))
  )
  (padstack PS7 (absolute on)
   (shape (rect TOP -0.56000 -0.56000 0.56000 0.56000))
   (shape (circle I1 1.12000 0 0))
   (shape (circle I2 1.12000 0 0))
   (shape (circle I3 1.12000 0 0))
   (shape (circle I4 1.12000 0 0))
   (shape (circle I5 1.12000 0 0))
   (shape (circle I6 1.12000 0 0))
   (shape (circle I7 1.12000 0 0))
   (shape (circle I8 1.12000 0 0))
   (shape (circle I9 1.12000 0 0))
   (shape (circle I10 1.12000 0 0))
   (shape (circle I11 1.12000 0 0))
   (shape (circle I12 1.12000 0 0))
   (shape (circle I13 1.12000 0 0))
   (shape (circle I14 1.12000 0 0))
   (shape (rect BOT -0.56000 -0.56000 0.56000 0.56000))
  )
  (padstack PS8 (absolute on)
   (shape (circle TOP 1.12000 0 0))
   (shape (circle I1 1.12000 0 0))
   (shape (circle I2 1.12000 0 0))
   (shape (circle I3 1.12000 0 0))
   (shape (circle I4 1.12000 0 0))
   (shape (circle I5 1.12000 0 0))
   (shape (circle I6 1.12000 0 0))
   (shape (circle I7 1.12000 0 0))
   (shape (circle I8 1.12000 0 0))
   (shape (circle I9 1.12000 0 0))
   (shape (circle I10 1.12000 0 0))
   (shape (circle I11 1.12000 0 0))
   (shape (circle I12 1.12000 0 0))
   (shape (circle I13 1.12000 0 0))
   (shape (circle I14 1.12000 0 0))
   (shape (circle BOT 1.12000 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00033"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J7-2 R20-0 R21-1)
  )
  (net "#00035"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J2-0 Q1-2)
  )
  (net "#00038"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R2-1 Q1-1)
  )
  (net "#00064"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J6-0 J8-0)
  )
  (net "#00067"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins D2-1 R6-0)
  )
  (net "A6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-18 J1-0 R1-0 C1-0)
  )
  (net "BAT"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J3-6 R4-0)
  )
  (net "D12"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-15 R2-0 J5-4)
  )
  (net "D7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-10 U2-1 R3-1)
  )
  (net "D9"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-12 J7-0 R20-1)
  )
  (net "DSX"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J3-1)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins U1-2 U1-4 U1-20 Q1-0 J7-1 U2-3 J3-5 J4-2 J5-1 R5-1 J6-1 D1-0 R6-1 C2-1)
  )
  (net "MOSI"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-14 J5-5)
  )
  (net "RESET"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-28 J5-2)
  )
  (net "SCK"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-16 J5-3)
  )
  (net "SCL"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-27 J3-2)
  )
  (net "SDA"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-26 J3-3)
  )
  (net "SQX"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J3-0)
  )
  (net "TX1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-30 J4-1)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
    (pins U1-3 U1-5 J1-1 R1-1 C1-1 J2-1 R21-0 U2-0 R3-0 J3-4 J4-0 J5-0 J8-1 D1-1 D2-0
    C2-0)
  )
  (net "VOLTBAT"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-22 R4-1 R5-0)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.25400)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00033"
   "#00035"
   "#00038"
   "#00064"
   "#00067"
   "A6"
   "BAT"
   "D12"
   "D7"
   "D9"
   "DSX"
   "MOSI"
   "RESET"
   "SCK"
   "SCL"
   "SDA"
   "SQX"
   "TX1"
   "VOLTBAT"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.25400)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
