# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T12_signedUnsignedTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T12_SignedUnsignedTb
# -- Compiling architecture sim of T12_SignedUnsignedTb
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T13_ConcurrentProcs.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T13_ConcurrentProcs
# -- Compiling architecture sim of T13_ConcurrentProcs
# ** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T13_ConcurrentProcs.vhd(29): near "wait": (vcom-1576) expecting ';'.
# ** Warning: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T13_ConcurrentProcs.vhd(31): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Note: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T13_ConcurrentProcs.vhd(32): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T13_ConcurrentProcs.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T13_ConcurrentProcs
# -- Compiling architecture sim of T13_ConcurrentProcs
# ** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T13_ConcurrentProcs.vhd(29): near "wait": (vcom-1576) expecting ';'.
# ** Warning: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T13_ConcurrentProcs.vhd(31): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Note: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T13_ConcurrentProcs.vhd(32): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T13_ConcurrentProcs.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T13_ConcurrentProcs
# -- Compiling architecture sim of T13_ConcurrentProcs
# 
# 
vsim -gui work.t13_concurrentprocs
# vsim -gui work.t13_concurrentprocs 
# Start time: 12:12:37 on Jun 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.t13_concurrentprocs(sim)
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/t13_concurrentprocs/Uns \
sim:/t13_concurrentprocs/Mul1
run
# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T13_ConcurrentProcs.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T13_ConcurrentProcs
# -- Compiling architecture sim of T13_ConcurrentProcs
# 
# 
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.t13_concurrentprocs(sim)
add wave -position insertpoint  \
sim:/t13_concurrentprocs/Uns \
sim:/t13_concurrentprocs/Mul1 \
sim:/t13_concurrentprocs/Mul2 \
sim:/t13_concurrentprocs/Mul3
run
