5 16 fd81 4 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (report8.vcd) 2 -v (report8.v) 2 -o (report8.cdd)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 report8.v 8 27 1 
2 1 12 12 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 2 18 18 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 a 1 10 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0 1
4 2 1 0 0 2
3 1 main.u$0 "main.u$0" 0 report8.v 12 16 1 
2 3 13 13 50008 1 0 21004 0 0 1 16 0 0
2 4 13 13 10001 0 1 1410 0 0 1 1 a
2 5 13 13 10008 1 37 16 3 4
2 6 14 14 20002 1 0 1008 0 0 32 48 5 0
2 7 14 14 10002 2 2c 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 15 15 50008 1 0 21008 0 0 1 16 1 0
2 9 15 15 10001 0 1 1410 0 0 1 1 a
2 10 15 15 10008 1 37 1a 8 9
4 5 11 7 7 5
4 7 0 10 0 5
4 10 0 0 0 5
3 1 main.u$1 "main.u$1" 0 report8.v 18 25 1 
2 11 23 23 9000a 1 0 1008 0 0 32 48 a 0
2 12 23 23 8000a 2 2c 900a 11 0 32 18 0 ffffffff 0 0 0 0
2 13 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 13 0 0 0 12
4 12 11 13 0 12
