<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Configuration Report for MSS, SERDES(s), Fabric DDR and Fabric CCC(s)</h1>
        <p>Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)</p>
        <p>Date: Tue Sep  7 12:51:55 2021
</p>
        <h2>top_sb_0/CCC_0/CCC_INST/INST_CCC_IP</h2>
        <table cellpadding="4">
            <tr>
                <th>Register</th>
                <th>Field</th>
                <th>INIT</th>
                <th>Value</th>
            </tr>
            <tr>
                <td>FCCC_RFDIV_CR</td>
                <td>RFDIV[7:0]</td>
                <td>INIT[7:0]</td>
                <td>8'h5</td>
            </tr>
            <tr>
                <td>FCCC_FBDIV_CR0</td>
                <td>FBDIV[7:0]</td>
                <td>INIT[15:8]</td>
                <td>8'h18</td>
            </tr>
            <tr>
                <td>FCCC_FBDIV_CR1</td>
                <td>FBDIV[13:8]</td>
                <td>INIT[21:16]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[29:22]</td>
                <td>8'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[37:30]</td>
                <td>8'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[45:38]</td>
                <td>8'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[53:46]</td>
                <td>8'h1</td>
            </tr>
            <tr>
                <td>FCCC_RFMUX_CR</td>
                <td>SELRF[3:0]</td>
                <td>INIT[57:54]</td>
                <td>4'h9</td>
            </tr>
            <tr>
                <td>FCCC_FBMUX_CR</td>
                <td>SELFB[3:0]</td>
                <td>INIT[61:58]</td>
                <td>4'h7</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX0_CR</td>
                <td>SEL_GPMUX0[4:0]</td>
                <td>INIT[66:62]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX1_CR</td>
                <td>SEL_GPMUX1[4:0]</td>
                <td>INIT[71:67]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX2_CR</td>
                <td>SEL_GPMUX2[4:0]</td>
                <td>INIT[76:72]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX3_CR</td>
                <td>SEL_GPMUX3[4:0]</td>
                <td>INIT[81:77]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX0_CR0</td>
                <td>SELGL[4:0]</td>
                <td>INIT[86:82]</td>
                <td>5'h7</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX0_CR1</td>
                <td>SELGL[9:5]</td>
                <td>INIT[91:87]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX1_CR0</td>
                <td>SELGL[14:10]</td>
                <td>INIT[96:92]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX1_CR1</td>
                <td>SELGL[19:15]</td>
                <td>INIT[101:97]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX2_CR0</td>
                <td>SELGL[24:20]</td>
                <td>INIT[106:102]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX2_CR1</td>
                <td>SELGL[29:25]</td>
                <td>INIT[111:107]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX3_CR0</td>
                <td>SELGL[34:30]</td>
                <td>INIT[116:112]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX3_CR1</td>
                <td>SELGL[39:35]</td>
                <td>INIT[121:117]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_SYNC_CR</td>
                <td>RESET_GENEN[0]</td>
                <td>INIT[122:122]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_SYNC_CR</td>
                <td>RESET_GENEN[1]</td>
                <td>INIT[123:123]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_SYNC_CR</td>
                <td>RESET_GENEN[2]</td>
                <td>INIT[124:124]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_SYNC_CR</td>
                <td>RESET_GENEN[3]</td>
                <td>INIT[125:125]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_RFMUX_CR</td>
                <td>INVRF[3:0]</td>
                <td>INIT[131:126]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_PDLY_CR</td>
                <td>SEL_PLL_DLINE[5:0]</td>
                <td>INIT[137:132]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_PDLY_CR</td>
                <td>RF_DLINE</td>
                <td>INIT[138:138]</td>
                <td>1'h1</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR0</td>
                <td>LOCKWIN[2:0]</td>
                <td>INIT[141:139]</td>
                <td>3'h6</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR1</td>
                <td>LOCKCNT[3:0]</td>
                <td>INIT[145:142]</td>
                <td>4'h5</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR7</td>
                <td>DIVQ[2:0]</td>
                <td>INIT[148:146]</td>
                <td>3'h4</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR5</td>
                <td>MODE32K</td>
                <td>INIT[149:149]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR5</td>
                <td>MODE_1V2</td>
                <td>INIT[150:150]</td>
                <td>1'h1</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR5</td>
                <td>MODE_3V3</td>
                <td>INIT[151:151]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR6</td>
                <td>FSE</td>
                <td>INIT[152:152]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR4</td>
                <td>SSE</td>
                <td>INIT[153:153]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR3</td>
                <td>SSMD[1:0]</td>
                <td>INIT[155:154]</td>
                <td>2'h1</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR2</td>
                <td>SSMF[4:0]</td>
                <td>INIT[160:156]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR8</td>
                <td>DIVR[5:0]</td>
                <td>INIT[166:161]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR9</td>
                <td>DIVF[5:0]</td>
                <td>INIT[174:167]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR10</td>
                <td>RANGE</td>
                <td>INIT[178:175]</td>
                <td>4'h2</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX0_CR</td>
                <td>NOPIPE_SYNCRST0</td>
                <td>INIT[179:179]</td>
                <td>1'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX1_CR</td>
                <td>NOPIPE_SYNCRST1</td>
                <td>INIT[180:180]</td>
                <td>1'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX2_CR</td>
                <td>NOPIPE_SYNCRST2</td>
                <td>INIT[181:181]</td>
                <td>1'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX3_CR</td>
                <td>NOPIPE_SYNCRST3</td>
                <td>INIT[182:182]</td>
                <td>1'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_SYNC_CR</td>
                <td>SRESET_GENEN[0]</td>
                <td>INIT[183:183]</td>
                <td>1'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_SYNC_CR</td>
                <td>SRESET_GENEN[1]</td>
                <td>INIT[184:184]</td>
                <td>1'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_SYNC_CR</td>
                <td>SRESET_GENEN[2]</td>
                <td>INIT[185:185]</td>
                <td>1'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_SYNC_CR</td>
                <td>SRESET_GENEN[3]</td>
                <td>INIT[186:186]</td>
                <td>1'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPDS_SYNC_CR</td>
                <td>SW_RESYNC_GPD</td>
                <td>INIT[187:187]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX0_CR</td>
                <td>INV_GPMUX0</td>
                <td>INIT[188:188]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX1_CR</td>
                <td>INV_GPMUX1</td>
                <td>INIT[189:189]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX2_CR</td>
                <td>INV_GPMUX2</td>
                <td>INIT[190:190]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX3_CR</td>
                <td>INV_GPMUX3</td>
                <td>INIT[191:191]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>RESERVED_0</td>
                <td>RESERVED[0]</td>
                <td>INIT[192:192]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>RESERVED_0</td>
                <td>RESERVED[1]</td>
                <td>INIT[193:193]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_SYNC_CR</td>
                <td>GPD_MODE_N[0]</td>
                <td>INIT[194:194]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_SYNC_CR</td>
                <td>GPD_MODE_N[1]</td>
                <td>INIT[195:195]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_SYNC_CR</td>
                <td>GPD_MODE_N[2]</td>
                <td>INIT[196:196]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_SYNC_CR</td>
                <td>GPD_MODE_N[3]</td>
                <td>INIT[197:197]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX0_CR1</td>
                <td>SELOUT_0</td>
                <td>INIT[198:198]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX1_CR1</td>
                <td>SELOUT_1</td>
                <td>INIT[199:199]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX2_CR1</td>
                <td>SELOUT_2</td>
                <td>INIT[200:200]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX3_CR1</td>
                <td>SELOUT_3</td>
                <td>INIT[201:201]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>RESERVED_1</td>
                <td>RESERVED[7:0]</td>
                <td>INIT[209:202]</td>
                <td>8'h0</td>
            </tr>
        </table>
        <h2>CCC-NE0 ( Unused )</h2>
        <table cellpadding="4">
            <tr>
                <th>Register</th>
                <th>Field</th>
                <th>INIT</th>
                <th>Value</th>
            </tr>
            <tr>
                <td>FCCC_RFDIV_CR</td>
                <td>RFDIV[7:0]</td>
                <td>INIT[7:0]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_FBDIV_CR0</td>
                <td>FBDIV[7:0]</td>
                <td>INIT[15:8]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_FBDIV_CR1</td>
                <td>FBDIV[13:8]</td>
                <td>INIT[21:16]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[29:22]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[37:30]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[45:38]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[53:46]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_RFMUX_CR</td>
                <td>SELRF[3:0]</td>
                <td>INIT[57:54]</td>
                <td>4'h0</td>
            </tr>
            <tr>
                <td>FCCC_FBMUX_CR</td>
                <td>SELFB[3:0]</td>
                <td>INIT[61:58]</td>
                <td>4'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX0_CR</td>
                <td>SEL_GPMUX0[4:0]</td>
                <td>INIT[66:62]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX1_CR</td>
                <td>SEL_GPMUX1[4:0]</td>
                <td>INIT[71:67]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX2_CR</td>
                <td>SEL_GPMUX2[4:0]</td>
                <td>INIT[76:72]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX3_CR</td>
                <td>SEL_GPMUX3[4:0]</td>
                <td>INIT[81:77]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX0_CR0</td>
                <td>SELGL[4:0]</td>
                <td>INIT[86:82]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX0_CR1</td>
                <td>SELGL[9:5]</td>
                <td>INIT[91:87]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX1_CR0</td>
                <td>SELGL[14:10]</td>
                <td>INIT[96:92]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX1_CR1</td>
                <td>SELGL[19:15]</td>
                <td>INIT[101:97]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX2_CR0</td>
                <td>SELGL[24:20]</td>
                <td>INIT[106:102]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX2_CR1</td>
                <td>SELGL[29:25]</td>
                <td>INIT[111:107]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX3_CR0</td>
                <td>SELGL[34:30]</td>
                <td>INIT[116:112]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX3_CR1</td>
                <td>SELGL[39:35]</td>
                <td>INIT[121:117]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_SYNC_CR</td>
                <td>RESET_GENEN[0]</td>
                <td>INIT[122:122]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_SYNC_CR</td>
                <td>RESET_GENEN[1]</td>
                <td>INIT[123:123]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_SYNC_CR</td>
                <td>RESET_GENEN[2]</td>
                <td>INIT[124:124]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_SYNC_CR</td>
                <td>RESET_GENEN[3]</td>
                <td>INIT[125:125]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_RFMUX_CR</td>
                <td>INVRF[3:0]</td>
                <td>INIT[131:126]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_PDLY_CR</td>
                <td>SEL_PLL_DLINE[5:0]</td>
                <td>INIT[137:132]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_PDLY_CR</td>
                <td>RF_DLINE</td>
                <td>INIT[138:138]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR0</td>
                <td>LOCKWIN[2:0]</td>
                <td>INIT[141:139]</td>
                <td>3'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR1</td>
                <td>LOCKCNT[3:0]</td>
                <td>INIT[145:142]</td>
                <td>4'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR7</td>
                <td>DIVQ[2:0]</td>
                <td>INIT[148:146]</td>
                <td>3'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR5</td>
                <td>MODE32K</td>
                <td>INIT[149:149]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR5</td>
                <td>MODE_1V2</td>
                <td>INIT[150:150]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR5</td>
                <td>MODE_3V3</td>
                <td>INIT[151:151]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR6</td>
                <td>FSE</td>
                <td>INIT[152:152]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR4</td>
                <td>SSE</td>
                <td>INIT[153:153]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR3</td>
                <td>SSMD[1:0]</td>
                <td>INIT[155:154]</td>
                <td>2'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR2</td>
                <td>SSMF[4:0]</td>
                <td>INIT[160:156]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR8</td>
                <td>DIVR[5:0]</td>
                <td>INIT[166:161]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR9</td>
                <td>DIVF[5:0]</td>
                <td>INIT[174:167]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR10</td>
                <td>RANGE</td>
                <td>INIT[178:175]</td>
                <td>4'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX0_CR</td>
                <td>NOPIPE_SYNCRST0</td>
                <td>INIT[179:179]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX1_CR</td>
                <td>NOPIPE_SYNCRST1</td>
                <td>INIT[180:180]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX2_CR</td>
                <td>NOPIPE_SYNCRST2</td>
                <td>INIT[181:181]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX3_CR</td>
                <td>NOPIPE_SYNCRST3</td>
                <td>INIT[182:182]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_SYNC_CR</td>
                <td>SRESET_GENEN[0]</td>
                <td>INIT[183:183]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_SYNC_CR</td>
                <td>SRESET_GENEN[1]</td>
                <td>INIT[184:184]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_SYNC_CR</td>
                <td>SRESET_GENEN[2]</td>
                <td>INIT[185:185]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_SYNC_CR</td>
                <td>SRESET_GENEN[3]</td>
                <td>INIT[186:186]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPDS_SYNC_CR</td>
                <td>SW_RESYNC_GPD</td>
                <td>INIT[187:187]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX0_CR</td>
                <td>INV_GPMUX0</td>
                <td>INIT[188:188]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX1_CR</td>
                <td>INV_GPMUX1</td>
                <td>INIT[189:189]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX2_CR</td>
                <td>INV_GPMUX2</td>
                <td>INIT[190:190]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX3_CR</td>
                <td>INV_GPMUX3</td>
                <td>INIT[191:191]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>RESERVED_0</td>
                <td>RESERVED[0]</td>
                <td>INIT[192:192]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>RESERVED_0</td>
                <td>RESERVED[1]</td>
                <td>INIT[193:193]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_SYNC_CR</td>
                <td>GPD_MODE_N[0]</td>
                <td>INIT[194:194]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_SYNC_CR</td>
                <td>GPD_MODE_N[1]</td>
                <td>INIT[195:195]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_SYNC_CR</td>
                <td>GPD_MODE_N[2]</td>
                <td>INIT[196:196]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_SYNC_CR</td>
                <td>GPD_MODE_N[3]</td>
                <td>INIT[197:197]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX0_CR1</td>
                <td>SELOUT_0</td>
                <td>INIT[198:198]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX1_CR1</td>
                <td>SELOUT_1</td>
                <td>INIT[199:199]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX2_CR1</td>
                <td>SELOUT_2</td>
                <td>INIT[200:200]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX3_CR1</td>
                <td>SELOUT_3</td>
                <td>INIT[201:201]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>RESERVED_1</td>
                <td>RESERVED[7:0]</td>
                <td>INIT[209:202]</td>
                <td>8'h0</td>
            </tr>
        </table>
        <h2>CCC-NW0 ( Unused )</h2>
        <table cellpadding="4">
            <tr>
                <th>Register</th>
                <th>Field</th>
                <th>INIT</th>
                <th>Value</th>
            </tr>
            <tr>
                <td>FCCC_RFDIV_CR</td>
                <td>RFDIV[7:0]</td>
                <td>INIT[7:0]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_FBDIV_CR0</td>
                <td>FBDIV[7:0]</td>
                <td>INIT[15:8]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_FBDIV_CR1</td>
                <td>FBDIV[13:8]</td>
                <td>INIT[21:16]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[29:22]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[37:30]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[45:38]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[53:46]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_RFMUX_CR</td>
                <td>SELRF[3:0]</td>
                <td>INIT[57:54]</td>
                <td>4'h0</td>
            </tr>
            <tr>
                <td>FCCC_FBMUX_CR</td>
                <td>SELFB[3:0]</td>
                <td>INIT[61:58]</td>
                <td>4'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX0_CR</td>
                <td>SEL_GPMUX0[4:0]</td>
                <td>INIT[66:62]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX1_CR</td>
                <td>SEL_GPMUX1[4:0]</td>
                <td>INIT[71:67]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX2_CR</td>
                <td>SEL_GPMUX2[4:0]</td>
                <td>INIT[76:72]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX3_CR</td>
                <td>SEL_GPMUX3[4:0]</td>
                <td>INIT[81:77]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX0_CR0</td>
                <td>SELGL[4:0]</td>
                <td>INIT[86:82]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX0_CR1</td>
                <td>SELGL[9:5]</td>
                <td>INIT[91:87]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX1_CR0</td>
                <td>SELGL[14:10]</td>
                <td>INIT[96:92]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX1_CR1</td>
                <td>SELGL[19:15]</td>
                <td>INIT[101:97]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX2_CR0</td>
                <td>SELGL[24:20]</td>
                <td>INIT[106:102]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX2_CR1</td>
                <td>SELGL[29:25]</td>
                <td>INIT[111:107]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX3_CR0</td>
                <td>SELGL[34:30]</td>
                <td>INIT[116:112]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX3_CR1</td>
                <td>SELGL[39:35]</td>
                <td>INIT[121:117]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_SYNC_CR</td>
                <td>RESET_GENEN[0]</td>
                <td>INIT[122:122]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_SYNC_CR</td>
                <td>RESET_GENEN[1]</td>
                <td>INIT[123:123]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_SYNC_CR</td>
                <td>RESET_GENEN[2]</td>
                <td>INIT[124:124]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_SYNC_CR</td>
                <td>RESET_GENEN[3]</td>
                <td>INIT[125:125]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_RFMUX_CR</td>
                <td>INVRF[3:0]</td>
                <td>INIT[131:126]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_PDLY_CR</td>
                <td>SEL_PLL_DLINE[5:0]</td>
                <td>INIT[137:132]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_PDLY_CR</td>
                <td>RF_DLINE</td>
                <td>INIT[138:138]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR0</td>
                <td>LOCKWIN[2:0]</td>
                <td>INIT[141:139]</td>
                <td>3'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR1</td>
                <td>LOCKCNT[3:0]</td>
                <td>INIT[145:142]</td>
                <td>4'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR7</td>
                <td>DIVQ[2:0]</td>
                <td>INIT[148:146]</td>
                <td>3'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR5</td>
                <td>MODE32K</td>
                <td>INIT[149:149]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR5</td>
                <td>MODE_1V2</td>
                <td>INIT[150:150]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR5</td>
                <td>MODE_3V3</td>
                <td>INIT[151:151]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR6</td>
                <td>FSE</td>
                <td>INIT[152:152]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR4</td>
                <td>SSE</td>
                <td>INIT[153:153]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR3</td>
                <td>SSMD[1:0]</td>
                <td>INIT[155:154]</td>
                <td>2'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR2</td>
                <td>SSMF[4:0]</td>
                <td>INIT[160:156]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR8</td>
                <td>DIVR[5:0]</td>
                <td>INIT[166:161]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR9</td>
                <td>DIVF[5:0]</td>
                <td>INIT[174:167]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR10</td>
                <td>RANGE</td>
                <td>INIT[178:175]</td>
                <td>4'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX0_CR</td>
                <td>NOPIPE_SYNCRST0</td>
                <td>INIT[179:179]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX1_CR</td>
                <td>NOPIPE_SYNCRST1</td>
                <td>INIT[180:180]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX2_CR</td>
                <td>NOPIPE_SYNCRST2</td>
                <td>INIT[181:181]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX3_CR</td>
                <td>NOPIPE_SYNCRST3</td>
                <td>INIT[182:182]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_SYNC_CR</td>
                <td>SRESET_GENEN[0]</td>
                <td>INIT[183:183]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_SYNC_CR</td>
                <td>SRESET_GENEN[1]</td>
                <td>INIT[184:184]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_SYNC_CR</td>
                <td>SRESET_GENEN[2]</td>
                <td>INIT[185:185]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_SYNC_CR</td>
                <td>SRESET_GENEN[3]</td>
                <td>INIT[186:186]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPDS_SYNC_CR</td>
                <td>SW_RESYNC_GPD</td>
                <td>INIT[187:187]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX0_CR</td>
                <td>INV_GPMUX0</td>
                <td>INIT[188:188]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX1_CR</td>
                <td>INV_GPMUX1</td>
                <td>INIT[189:189]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX2_CR</td>
                <td>INV_GPMUX2</td>
                <td>INIT[190:190]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX3_CR</td>
                <td>INV_GPMUX3</td>
                <td>INIT[191:191]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>RESERVED_0</td>
                <td>RESERVED[0]</td>
                <td>INIT[192:192]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>RESERVED_0</td>
                <td>RESERVED[1]</td>
                <td>INIT[193:193]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_SYNC_CR</td>
                <td>GPD_MODE_N[0]</td>
                <td>INIT[194:194]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_SYNC_CR</td>
                <td>GPD_MODE_N[1]</td>
                <td>INIT[195:195]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_SYNC_CR</td>
                <td>GPD_MODE_N[2]</td>
                <td>INIT[196:196]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_SYNC_CR</td>
                <td>GPD_MODE_N[3]</td>
                <td>INIT[197:197]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX0_CR1</td>
                <td>SELOUT_0</td>
                <td>INIT[198:198]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX1_CR1</td>
                <td>SELOUT_1</td>
                <td>INIT[199:199]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX2_CR1</td>
                <td>SELOUT_2</td>
                <td>INIT[200:200]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX3_CR1</td>
                <td>SELOUT_3</td>
                <td>INIT[201:201]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>RESERVED_1</td>
                <td>RESERVED[7:0]</td>
                <td>INIT[209:202]</td>
                <td>8'h0</td>
            </tr>
        </table>
        <h2>CCC-NW1 ( Unused )</h2>
        <table cellpadding="4">
            <tr>
                <th>Register</th>
                <th>Field</th>
                <th>INIT</th>
                <th>Value</th>
            </tr>
            <tr>
                <td>FCCC_RFDIV_CR</td>
                <td>RFDIV[7:0]</td>
                <td>INIT[7:0]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_FBDIV_CR0</td>
                <td>FBDIV[7:0]</td>
                <td>INIT[15:8]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_FBDIV_CR1</td>
                <td>FBDIV[13:8]</td>
                <td>INIT[21:16]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[29:22]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[37:30]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[45:38]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[53:46]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_RFMUX_CR</td>
                <td>SELRF[3:0]</td>
                <td>INIT[57:54]</td>
                <td>4'h0</td>
            </tr>
            <tr>
                <td>FCCC_FBMUX_CR</td>
                <td>SELFB[3:0]</td>
                <td>INIT[61:58]</td>
                <td>4'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX0_CR</td>
                <td>SEL_GPMUX0[4:0]</td>
                <td>INIT[66:62]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX1_CR</td>
                <td>SEL_GPMUX1[4:0]</td>
                <td>INIT[71:67]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX2_CR</td>
                <td>SEL_GPMUX2[4:0]</td>
                <td>INIT[76:72]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX3_CR</td>
                <td>SEL_GPMUX3[4:0]</td>
                <td>INIT[81:77]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX0_CR0</td>
                <td>SELGL[4:0]</td>
                <td>INIT[86:82]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX0_CR1</td>
                <td>SELGL[9:5]</td>
                <td>INIT[91:87]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX1_CR0</td>
                <td>SELGL[14:10]</td>
                <td>INIT[96:92]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX1_CR1</td>
                <td>SELGL[19:15]</td>
                <td>INIT[101:97]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX2_CR0</td>
                <td>SELGL[24:20]</td>
                <td>INIT[106:102]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX2_CR1</td>
                <td>SELGL[29:25]</td>
                <td>INIT[111:107]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX3_CR0</td>
                <td>SELGL[34:30]</td>
                <td>INIT[116:112]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX3_CR1</td>
                <td>SELGL[39:35]</td>
                <td>INIT[121:117]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_SYNC_CR</td>
                <td>RESET_GENEN[0]</td>
                <td>INIT[122:122]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_SYNC_CR</td>
                <td>RESET_GENEN[1]</td>
                <td>INIT[123:123]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_SYNC_CR</td>
                <td>RESET_GENEN[2]</td>
                <td>INIT[124:124]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_SYNC_CR</td>
                <td>RESET_GENEN[3]</td>
                <td>INIT[125:125]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_RFMUX_CR</td>
                <td>INVRF[3:0]</td>
                <td>INIT[131:126]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_PDLY_CR</td>
                <td>SEL_PLL_DLINE[5:0]</td>
                <td>INIT[137:132]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_PDLY_CR</td>
                <td>RF_DLINE</td>
                <td>INIT[138:138]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR0</td>
                <td>LOCKWIN[2:0]</td>
                <td>INIT[141:139]</td>
                <td>3'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR1</td>
                <td>LOCKCNT[3:0]</td>
                <td>INIT[145:142]</td>
                <td>4'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR7</td>
                <td>DIVQ[2:0]</td>
                <td>INIT[148:146]</td>
                <td>3'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR5</td>
                <td>MODE32K</td>
                <td>INIT[149:149]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR5</td>
                <td>MODE_1V2</td>
                <td>INIT[150:150]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR5</td>
                <td>MODE_3V3</td>
                <td>INIT[151:151]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR6</td>
                <td>FSE</td>
                <td>INIT[152:152]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR4</td>
                <td>SSE</td>
                <td>INIT[153:153]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR3</td>
                <td>SSMD[1:0]</td>
                <td>INIT[155:154]</td>
                <td>2'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR2</td>
                <td>SSMF[4:0]</td>
                <td>INIT[160:156]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR8</td>
                <td>DIVR[5:0]</td>
                <td>INIT[166:161]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR9</td>
                <td>DIVF[5:0]</td>
                <td>INIT[174:167]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR10</td>
                <td>RANGE</td>
                <td>INIT[178:175]</td>
                <td>4'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX0_CR</td>
                <td>NOPIPE_SYNCRST0</td>
                <td>INIT[179:179]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX1_CR</td>
                <td>NOPIPE_SYNCRST1</td>
                <td>INIT[180:180]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX2_CR</td>
                <td>NOPIPE_SYNCRST2</td>
                <td>INIT[181:181]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX3_CR</td>
                <td>NOPIPE_SYNCRST3</td>
                <td>INIT[182:182]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_SYNC_CR</td>
                <td>SRESET_GENEN[0]</td>
                <td>INIT[183:183]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_SYNC_CR</td>
                <td>SRESET_GENEN[1]</td>
                <td>INIT[184:184]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_SYNC_CR</td>
                <td>SRESET_GENEN[2]</td>
                <td>INIT[185:185]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_SYNC_CR</td>
                <td>SRESET_GENEN[3]</td>
                <td>INIT[186:186]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPDS_SYNC_CR</td>
                <td>SW_RESYNC_GPD</td>
                <td>INIT[187:187]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX0_CR</td>
                <td>INV_GPMUX0</td>
                <td>INIT[188:188]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX1_CR</td>
                <td>INV_GPMUX1</td>
                <td>INIT[189:189]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX2_CR</td>
                <td>INV_GPMUX2</td>
                <td>INIT[190:190]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX3_CR</td>
                <td>INV_GPMUX3</td>
                <td>INIT[191:191]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>RESERVED_0</td>
                <td>RESERVED[0]</td>
                <td>INIT[192:192]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>RESERVED_0</td>
                <td>RESERVED[1]</td>
                <td>INIT[193:193]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_SYNC_CR</td>
                <td>GPD_MODE_N[0]</td>
                <td>INIT[194:194]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_SYNC_CR</td>
                <td>GPD_MODE_N[1]</td>
                <td>INIT[195:195]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_SYNC_CR</td>
                <td>GPD_MODE_N[2]</td>
                <td>INIT[196:196]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_SYNC_CR</td>
                <td>GPD_MODE_N[3]</td>
                <td>INIT[197:197]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX0_CR1</td>
                <td>SELOUT_0</td>
                <td>INIT[198:198]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX1_CR1</td>
                <td>SELOUT_1</td>
                <td>INIT[199:199]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX2_CR1</td>
                <td>SELOUT_2</td>
                <td>INIT[200:200]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX3_CR1</td>
                <td>SELOUT_3</td>
                <td>INIT[201:201]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>RESERVED_1</td>
                <td>RESERVED[7:0]</td>
                <td>INIT[209:202]</td>
                <td>8'h0</td>
            </tr>
        </table>
        <h2>CCC-SW0 ( Unused )</h2>
        <table cellpadding="4">
            <tr>
                <th>Register</th>
                <th>Field</th>
                <th>INIT</th>
                <th>Value</th>
            </tr>
            <tr>
                <td>FCCC_RFDIV_CR</td>
                <td>RFDIV[7:0]</td>
                <td>INIT[7:0]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_FBDIV_CR0</td>
                <td>FBDIV[7:0]</td>
                <td>INIT[15:8]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_FBDIV_CR1</td>
                <td>FBDIV[13:8]</td>
                <td>INIT[21:16]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[29:22]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[37:30]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[45:38]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[53:46]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_RFMUX_CR</td>
                <td>SELRF[3:0]</td>
                <td>INIT[57:54]</td>
                <td>4'h0</td>
            </tr>
            <tr>
                <td>FCCC_FBMUX_CR</td>
                <td>SELFB[3:0]</td>
                <td>INIT[61:58]</td>
                <td>4'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX0_CR</td>
                <td>SEL_GPMUX0[4:0]</td>
                <td>INIT[66:62]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX1_CR</td>
                <td>SEL_GPMUX1[4:0]</td>
                <td>INIT[71:67]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX2_CR</td>
                <td>SEL_GPMUX2[4:0]</td>
                <td>INIT[76:72]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX3_CR</td>
                <td>SEL_GPMUX3[4:0]</td>
                <td>INIT[81:77]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX0_CR0</td>
                <td>SELGL[4:0]</td>
                <td>INIT[86:82]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX0_CR1</td>
                <td>SELGL[9:5]</td>
                <td>INIT[91:87]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX1_CR0</td>
                <td>SELGL[14:10]</td>
                <td>INIT[96:92]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX1_CR1</td>
                <td>SELGL[19:15]</td>
                <td>INIT[101:97]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX2_CR0</td>
                <td>SELGL[24:20]</td>
                <td>INIT[106:102]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX2_CR1</td>
                <td>SELGL[29:25]</td>
                <td>INIT[111:107]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX3_CR0</td>
                <td>SELGL[34:30]</td>
                <td>INIT[116:112]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX3_CR1</td>
                <td>SELGL[39:35]</td>
                <td>INIT[121:117]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_SYNC_CR</td>
                <td>RESET_GENEN[0]</td>
                <td>INIT[122:122]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_SYNC_CR</td>
                <td>RESET_GENEN[1]</td>
                <td>INIT[123:123]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_SYNC_CR</td>
                <td>RESET_GENEN[2]</td>
                <td>INIT[124:124]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_SYNC_CR</td>
                <td>RESET_GENEN[3]</td>
                <td>INIT[125:125]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_RFMUX_CR</td>
                <td>INVRF[3:0]</td>
                <td>INIT[131:126]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_PDLY_CR</td>
                <td>SEL_PLL_DLINE[5:0]</td>
                <td>INIT[137:132]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_PDLY_CR</td>
                <td>RF_DLINE</td>
                <td>INIT[138:138]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR0</td>
                <td>LOCKWIN[2:0]</td>
                <td>INIT[141:139]</td>
                <td>3'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR1</td>
                <td>LOCKCNT[3:0]</td>
                <td>INIT[145:142]</td>
                <td>4'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR7</td>
                <td>DIVQ[2:0]</td>
                <td>INIT[148:146]</td>
                <td>3'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR5</td>
                <td>MODE32K</td>
                <td>INIT[149:149]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR5</td>
                <td>MODE_1V2</td>
                <td>INIT[150:150]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR5</td>
                <td>MODE_3V3</td>
                <td>INIT[151:151]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR6</td>
                <td>FSE</td>
                <td>INIT[152:152]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR4</td>
                <td>SSE</td>
                <td>INIT[153:153]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR3</td>
                <td>SSMD[1:0]</td>
                <td>INIT[155:154]</td>
                <td>2'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR2</td>
                <td>SSMF[4:0]</td>
                <td>INIT[160:156]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR8</td>
                <td>DIVR[5:0]</td>
                <td>INIT[166:161]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR9</td>
                <td>DIVF[5:0]</td>
                <td>INIT[174:167]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR10</td>
                <td>RANGE</td>
                <td>INIT[178:175]</td>
                <td>4'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX0_CR</td>
                <td>NOPIPE_SYNCRST0</td>
                <td>INIT[179:179]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX1_CR</td>
                <td>NOPIPE_SYNCRST1</td>
                <td>INIT[180:180]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX2_CR</td>
                <td>NOPIPE_SYNCRST2</td>
                <td>INIT[181:181]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX3_CR</td>
                <td>NOPIPE_SYNCRST3</td>
                <td>INIT[182:182]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_SYNC_CR</td>
                <td>SRESET_GENEN[0]</td>
                <td>INIT[183:183]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_SYNC_CR</td>
                <td>SRESET_GENEN[1]</td>
                <td>INIT[184:184]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_SYNC_CR</td>
                <td>SRESET_GENEN[2]</td>
                <td>INIT[185:185]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_SYNC_CR</td>
                <td>SRESET_GENEN[3]</td>
                <td>INIT[186:186]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPDS_SYNC_CR</td>
                <td>SW_RESYNC_GPD</td>
                <td>INIT[187:187]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX0_CR</td>
                <td>INV_GPMUX0</td>
                <td>INIT[188:188]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX1_CR</td>
                <td>INV_GPMUX1</td>
                <td>INIT[189:189]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX2_CR</td>
                <td>INV_GPMUX2</td>
                <td>INIT[190:190]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX3_CR</td>
                <td>INV_GPMUX3</td>
                <td>INIT[191:191]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>RESERVED_0</td>
                <td>RESERVED[0]</td>
                <td>INIT[192:192]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>RESERVED_0</td>
                <td>RESERVED[1]</td>
                <td>INIT[193:193]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_SYNC_CR</td>
                <td>GPD_MODE_N[0]</td>
                <td>INIT[194:194]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_SYNC_CR</td>
                <td>GPD_MODE_N[1]</td>
                <td>INIT[195:195]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_SYNC_CR</td>
                <td>GPD_MODE_N[2]</td>
                <td>INIT[196:196]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_SYNC_CR</td>
                <td>GPD_MODE_N[3]</td>
                <td>INIT[197:197]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX0_CR1</td>
                <td>SELOUT_0</td>
                <td>INIT[198:198]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX1_CR1</td>
                <td>SELOUT_1</td>
                <td>INIT[199:199]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX2_CR1</td>
                <td>SELOUT_2</td>
                <td>INIT[200:200]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX3_CR1</td>
                <td>SELOUT_3</td>
                <td>INIT[201:201]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>RESERVED_1</td>
                <td>RESERVED[7:0]</td>
                <td>INIT[209:202]</td>
                <td>8'h0</td>
            </tr>
        </table>
        <h2>CCC-SW1 ( Unused )</h2>
        <table cellpadding="4">
            <tr>
                <th>Register</th>
                <th>Field</th>
                <th>INIT</th>
                <th>Value</th>
            </tr>
            <tr>
                <td>FCCC_RFDIV_CR</td>
                <td>RFDIV[7:0]</td>
                <td>INIT[7:0]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_FBDIV_CR0</td>
                <td>FBDIV[7:0]</td>
                <td>INIT[15:8]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_FBDIV_CR1</td>
                <td>FBDIV[13:8]</td>
                <td>INIT[21:16]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[29:22]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[37:30]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[45:38]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[53:46]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_RFMUX_CR</td>
                <td>SELRF[3:0]</td>
                <td>INIT[57:54]</td>
                <td>4'h0</td>
            </tr>
            <tr>
                <td>FCCC_FBMUX_CR</td>
                <td>SELFB[3:0]</td>
                <td>INIT[61:58]</td>
                <td>4'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX0_CR</td>
                <td>SEL_GPMUX0[4:0]</td>
                <td>INIT[66:62]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX1_CR</td>
                <td>SEL_GPMUX1[4:0]</td>
                <td>INIT[71:67]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX2_CR</td>
                <td>SEL_GPMUX2[4:0]</td>
                <td>INIT[76:72]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX3_CR</td>
                <td>SEL_GPMUX3[4:0]</td>
                <td>INIT[81:77]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX0_CR0</td>
                <td>SELGL[4:0]</td>
                <td>INIT[86:82]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX0_CR1</td>
                <td>SELGL[9:5]</td>
                <td>INIT[91:87]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX1_CR0</td>
                <td>SELGL[14:10]</td>
                <td>INIT[96:92]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX1_CR1</td>
                <td>SELGL[19:15]</td>
                <td>INIT[101:97]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX2_CR0</td>
                <td>SELGL[24:20]</td>
                <td>INIT[106:102]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX2_CR1</td>
                <td>SELGL[29:25]</td>
                <td>INIT[111:107]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX3_CR0</td>
                <td>SELGL[34:30]</td>
                <td>INIT[116:112]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX3_CR1</td>
                <td>SELGL[39:35]</td>
                <td>INIT[121:117]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_SYNC_CR</td>
                <td>RESET_GENEN[0]</td>
                <td>INIT[122:122]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_SYNC_CR</td>
                <td>RESET_GENEN[1]</td>
                <td>INIT[123:123]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_SYNC_CR</td>
                <td>RESET_GENEN[2]</td>
                <td>INIT[124:124]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_SYNC_CR</td>
                <td>RESET_GENEN[3]</td>
                <td>INIT[125:125]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_RFMUX_CR</td>
                <td>INVRF[3:0]</td>
                <td>INIT[131:126]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_PDLY_CR</td>
                <td>SEL_PLL_DLINE[5:0]</td>
                <td>INIT[137:132]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_PDLY_CR</td>
                <td>RF_DLINE</td>
                <td>INIT[138:138]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR0</td>
                <td>LOCKWIN[2:0]</td>
                <td>INIT[141:139]</td>
                <td>3'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR1</td>
                <td>LOCKCNT[3:0]</td>
                <td>INIT[145:142]</td>
                <td>4'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR7</td>
                <td>DIVQ[2:0]</td>
                <td>INIT[148:146]</td>
                <td>3'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR5</td>
                <td>MODE32K</td>
                <td>INIT[149:149]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR5</td>
                <td>MODE_1V2</td>
                <td>INIT[150:150]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR5</td>
                <td>MODE_3V3</td>
                <td>INIT[151:151]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR6</td>
                <td>FSE</td>
                <td>INIT[152:152]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR4</td>
                <td>SSE</td>
                <td>INIT[153:153]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR3</td>
                <td>SSMD[1:0]</td>
                <td>INIT[155:154]</td>
                <td>2'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR2</td>
                <td>SSMF[4:0]</td>
                <td>INIT[160:156]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR8</td>
                <td>DIVR[5:0]</td>
                <td>INIT[166:161]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR9</td>
                <td>DIVF[5:0]</td>
                <td>INIT[174:167]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR10</td>
                <td>RANGE</td>
                <td>INIT[178:175]</td>
                <td>4'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX0_CR</td>
                <td>NOPIPE_SYNCRST0</td>
                <td>INIT[179:179]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX1_CR</td>
                <td>NOPIPE_SYNCRST1</td>
                <td>INIT[180:180]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX2_CR</td>
                <td>NOPIPE_SYNCRST2</td>
                <td>INIT[181:181]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX3_CR</td>
                <td>NOPIPE_SYNCRST3</td>
                <td>INIT[182:182]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_SYNC_CR</td>
                <td>SRESET_GENEN[0]</td>
                <td>INIT[183:183]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_SYNC_CR</td>
                <td>SRESET_GENEN[1]</td>
                <td>INIT[184:184]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_SYNC_CR</td>
                <td>SRESET_GENEN[2]</td>
                <td>INIT[185:185]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_SYNC_CR</td>
                <td>SRESET_GENEN[3]</td>
                <td>INIT[186:186]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPDS_SYNC_CR</td>
                <td>SW_RESYNC_GPD</td>
                <td>INIT[187:187]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX0_CR</td>
                <td>INV_GPMUX0</td>
                <td>INIT[188:188]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX1_CR</td>
                <td>INV_GPMUX1</td>
                <td>INIT[189:189]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX2_CR</td>
                <td>INV_GPMUX2</td>
                <td>INIT[190:190]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX3_CR</td>
                <td>INV_GPMUX3</td>
                <td>INIT[191:191]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>RESERVED_0</td>
                <td>RESERVED[0]</td>
                <td>INIT[192:192]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>RESERVED_0</td>
                <td>RESERVED[1]</td>
                <td>INIT[193:193]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_SYNC_CR</td>
                <td>GPD_MODE_N[0]</td>
                <td>INIT[194:194]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_SYNC_CR</td>
                <td>GPD_MODE_N[1]</td>
                <td>INIT[195:195]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_SYNC_CR</td>
                <td>GPD_MODE_N[2]</td>
                <td>INIT[196:196]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_SYNC_CR</td>
                <td>GPD_MODE_N[3]</td>
                <td>INIT[197:197]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX0_CR1</td>
                <td>SELOUT_0</td>
                <td>INIT[198:198]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX1_CR1</td>
                <td>SELOUT_1</td>
                <td>INIT[199:199]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX2_CR1</td>
                <td>SELOUT_2</td>
                <td>INIT[200:200]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX3_CR1</td>
                <td>SELOUT_3</td>
                <td>INIT[201:201]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>RESERVED_1</td>
                <td>RESERVED[7:0]</td>
                <td>INIT[209:202]</td>
                <td>8'h0</td>
            </tr>
        </table>
        <h2>top_sb_0/top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP</h2>
        <table cellpadding="4">
            <tr>
                <th>Register</th>
                <th>Field</th>
                <th>INIT</th>
                <th>Value</th>
                <th>Lock INIT</th>
                <th>Lock Value(*)</th>
            </tr>
            <tr>
                <td>ESRAM_CONFIG</td>
                <td>SW_CC_ESRAMFWREMAP</td>
                <td>INIT[147:147]</td>
                <td>1'h0</td>
                <td>INIT[0]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>ESRAM_CONFIG</td>
                <td>SW_CC_ESRAM1FWREMAP</td>
                <td>INIT[148:148]</td>
                <td>1'h0</td>
                <td>INIT[0]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>ESRAM_MAX_LAT</td>
                <td>SW_MAX_LAT_ESRAM0</td>
                <td>INIT[151:149]</td>
                <td>3'b000</td>
                <td>INIT[1]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>ESRAM_MAX_LAT</td>
                <td>SW_MAX_LAT_ESRAM1</td>
                <td>INIT[154:152]</td>
                <td>3'b000</td>
                <td>INIT[1]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>DDR_CONFIG</td>
                <td>SW_CC_DDRFWREMAP</td>
                <td>INIT[155:155]</td>
                <td>1'h0</td>
                <td>INIT[2]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>ENVM_CONFIG</td>
                <td>SW_ENVMREMAPSIZE</td>
                <td>INIT[160:156]</td>
                <td>5'b10001</td>
                <td>INIT[3]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>ENVM_CONFIG</td>
                <td>NV_FREQRNG</td>
                <td>INIT[168:161]</td>
                <td>8'h02</td>
                <td>INIT[3]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>ENVM_CONFIG</td>
                <td>NV_DPD0</td>
                <td>INIT[169:169]</td>
                <td>1'h0</td>
                <td>INIT[3]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>ENVM_CONFIG</td>
                <td>NV_DPD1</td>
                <td>INIT[170:170]</td>
                <td>1'h0</td>
                <td>INIT[3]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>ENVM_CONFIG</td>
                <td>ENVM_PERSIST</td>
                <td>INIT[171:171]</td>
                <td>1'h0</td>
                <td>INIT[3]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>ENVM_CONFIG</td>
                <td>ENVM_SENSE_ON</td>
                <td>INIT[172:172]</td>
                <td>1'h0</td>
                <td>INIT[3]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>ENVM_REMAP_BASE</td>
                <td>SW_ENVMREMAPBASE</td>
                <td>INIT[191:173]</td>
                <td>19'h00001</td>
                <td>INIT[4]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>ENVM_FAB_REMAP</td>
                <td>SW_ENVMFABREMAPBASE</td>
                <td>INIT[210:192]</td>
                <td>19'h00000</td>
                <td>INIT[5]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CC_CONFIG</td>
                <td>CC_CACHE_ENB</td>
                <td>INIT[211:211]</td>
                <td>1'h1</td>
                <td>INIT[6]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CC_CONFIG</td>
                <td>CC_SBUS_WR_MODE</td>
                <td>INIT[212:212]</td>
                <td>1'h0</td>
                <td>INIT[6]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CC_CONFIG</td>
                <td>CC_CACHE_LOCK</td>
                <td>INIT[213:213]</td>
                <td>1'h0</td>
                <td>INIT[6]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CC_CACHEREGION</td>
                <td>CC_CACHE_REGION</td>
                <td>INIT[217:214]</td>
                <td>4'h1</td>
                <td>INIT[7]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CC_LOCKBASEADDR</td>
                <td>CC_LOCK_BASEADD</td>
                <td>INIT[236:218]</td>
                <td>19'h00000</td>
                <td>INIT[8]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CC_FLUSHINDX</td>
                <td>CC_FLUSH_INDEX</td>
                <td>INIT[242:237]</td>
                <td>6'h00</td>
                <td>INIT[9]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>DDRB_BUF_TIMER</td>
                <td>DDRB_TIMER</td>
                <td>INIT[252:243]</td>
                <td>10'h3FF</td>
                <td>INIT[10]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>DDRB_NB_ADR</td>
                <td>DDRB_NB_ADDR</td>
                <td>INIT[268:253]</td>
                <td>16'hA000</td>
                <td>INIT[11]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>DDRB_NB_SIZE</td>
                <td>DDRB_NB_SZ</td>
                <td>INIT[272:269]</td>
                <td>4'h1</td>
                <td>INIT[12]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>DDRB_CONFIG</td>
                <td>DDRB_DS_WEN</td>
                <td>INIT[273:273]</td>
                <td>1'h1</td>
                <td>INIT[13]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>DDRB_CONFIG</td>
                <td>DDRB_DS_REN</td>
                <td>INIT[274:274]</td>
                <td>1'h1</td>
                <td>INIT[13]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>DDRB_CONFIG</td>
                <td>DDRB_HPD_WEN</td>
                <td>INIT[275:275]</td>
                <td>1'h1</td>
                <td>INIT[13]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>DDRB_CONFIG</td>
                <td>DDRB_HPD_REN</td>
                <td>INIT[276:276]</td>
                <td>1'h1</td>
                <td>INIT[13]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>DDRB_CONFIG</td>
                <td>DDRB_SW_WEN</td>
                <td>INIT[277:277]</td>
                <td>1'h1</td>
                <td>INIT[13]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>DDRB_CONFIG</td>
                <td>DDRB_SW_REN</td>
                <td>INIT[278:278]</td>
                <td>1'h1</td>
                <td>INIT[13]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>DDRB_CONFIG</td>
                <td>DDRB_IDC_EN</td>
                <td>INIT[279:279]</td>
                <td>1'h1</td>
                <td>INIT[13]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>DDRB_CONFIG</td>
                <td>DDRB_BUF_SZ</td>
                <td>INIT[280:280]</td>
                <td>1'h1</td>
                <td>INIT[13]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>DDRB_CONFIG</td>
                <td>DDR_DS_MAP</td>
                <td>INIT[284:281]</td>
                <td>4'h0</td>
                <td>INIT[13]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>DDRB_CONFIG</td>
                <td>DDR_HPD_MAP</td>
                <td>INIT[288:285]</td>
                <td>4'h0</td>
                <td>INIT[13]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>DDRB_CONFIG</td>
                <td>DDR_SW_MAP</td>
                <td>INIT[292:289]</td>
                <td>4'h0</td>
                <td>INIT[13]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>DDRB_CONFIG</td>
                <td>DDR_IDC_MAP</td>
                <td>INIT[296:293]</td>
                <td>4'h0</td>
                <td>INIT[13]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_ENABLE</td>
                <td>ESRAM0_EDAC_EN</td>
                <td>INIT[297:297]</td>
                <td>1'h1</td>
                <td>INIT[14]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_ENABLE</td>
                <td>ESRAM1_EDAC_EN</td>
                <td>INIT[298:298]</td>
                <td>1'h1</td>
                <td>INIT[14]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_ENABLE</td>
                <td>CC_EDAC_EN</td>
                <td>INIT[299:299]</td>
                <td>1'h0</td>
                <td>INIT[14]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_ENABLE</td>
                <td>MAC_EDAC_TX_EN</td>
                <td>INIT[300:300]</td>
                <td>1'h0</td>
                <td>INIT[14]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_ENABLE</td>
                <td>MAC_EDAC_RX_EN</td>
                <td>INIT[301:301]</td>
                <td>1'h0</td>
                <td>INIT[14]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_ENABLE</td>
                <td>USB_EDAC_EN</td>
                <td>INIT[302:302]</td>
                <td>1'h0</td>
                <td>INIT[14]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_ENABLE</td>
                <td>CAN_EDAC_EN</td>
                <td>INIT[303:303]</td>
                <td>1'h1</td>
                <td>INIT[14]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MASTER_WEIGHT_CONFIG0</td>
                <td>SW_WEIGHT_IC</td>
                <td>INIT[308:304]</td>
                <td>5'h01</td>
                <td>INIT[15]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MASTER_WEIGHT_CONFIG0</td>
                <td>SW_WEIGHT_S</td>
                <td>INIT[313:309]</td>
                <td>5'h01</td>
                <td>INIT[15]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MASTER_WEIGHT_CONFIG0</td>
                <td>SW_WEIGHT_GIGE</td>
                <td>INIT[318:314]</td>
                <td>5'h01</td>
                <td>INIT[15]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MASTER_WEIGHT_CONFIG0</td>
                <td>SW_WEIGHT_FAB_0</td>
                <td>INIT[323:319]</td>
                <td>5'h01</td>
                <td>INIT[15]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MASTER_WEIGHT_CONFIG0</td>
                <td>SW_WEIGHT_FAB_1</td>
                <td>INIT[328:324]</td>
                <td>5'h01</td>
                <td>INIT[15]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MASTER_WEIGHT_CONFIG0</td>
                <td>SW_WEIGHT_PDMA</td>
                <td>INIT[333:329]</td>
                <td>5'h01</td>
                <td>INIT[15]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MASTER_WEIGHT_CONFIG1</td>
                <td>SW_WEIGHT_HPDMA</td>
                <td>INIT[338:334]</td>
                <td>5'h01</td>
                <td>INIT[16]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MASTER_WEIGHT_CONFIG1</td>
                <td>SW_WEIGHT_USB</td>
                <td>INIT[343:339]</td>
                <td>5'h01</td>
                <td>INIT[16]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MASTER_WEIGHT_CONFIG1</td>
                <td>SW_WEIGHT_G</td>
                <td>INIT[348:344]</td>
                <td>5'h01</td>
                <td>INIT[16]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFT_INTERRUPT</td>
                <td>SOFTINTERRUPT</td>
                <td>INIT[349:349]</td>
                <td>1'h0</td>
                <td>INIT[17]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>ENVM0_SOFTRESET</td>
                <td>INIT[350:350]</td>
                <td>1'h0</td>
                <td>INIT[18]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>ENVM1_SOFTRESET</td>
                <td>INIT[351:351]</td>
                <td>1'h0</td>
                <td>INIT[19]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>ESRAM0_SOFTRESET</td>
                <td>INIT[352:352]</td>
                <td>1'h0</td>
                <td>INIT[20]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>ESRAM1_SOFTRESET</td>
                <td>INIT[353:353]</td>
                <td>1'h0</td>
                <td>INIT[21]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>MAC_SOFTRESET</td>
                <td>INIT[354:354]</td>
                <td>1'h1</td>
                <td>INIT[22]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>PDMA_SOFTRESET</td>
                <td>INIT[355:355]</td>
                <td>1'h0</td>
                <td>INIT[23]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>TIMER_SOFTRESET</td>
                <td>INIT[356:356]</td>
                <td>1'h0</td>
                <td>INIT[24]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>MMUART0_SOFTRESET</td>
                <td>INIT[357:357]</td>
                <td>1'h0</td>
                <td>INIT[25]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>MMUART1_SOFTRESET</td>
                <td>INIT[358:358]</td>
                <td>1'h1</td>
                <td>INIT[26]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>G4SPI0_SOFTRESET</td>
                <td>INIT[359:359]</td>
                <td>1'h0</td>
                <td>INIT[27]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>G4SPI1_SOFTRESET</td>
                <td>INIT[360:360]</td>
                <td>1'h1</td>
                <td>INIT[28]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>I2C0_SOFTRESET</td>
                <td>INIT[361:361]</td>
                <td>1'h0</td>
                <td>INIT[29]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>I2C1_SOFTRESET</td>
                <td>INIT[362:362]</td>
                <td>1'h1</td>
                <td>INIT[30]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>CAN_SOFTRESET</td>
                <td>INIT[363:363]</td>
                <td>1'h0</td>
                <td>INIT[31]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>USB_SOFTRESET</td>
                <td>INIT[364:364]</td>
                <td>1'h1</td>
                <td>INIT[32]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>COMBLK_SOFTRESET</td>
                <td>INIT[365:365]</td>
                <td>1'h0</td>
                <td>INIT[33]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>FPGA_SOFTRESET</td>
                <td>INIT[366:366]</td>
                <td>1'h1</td>
                <td>INIT[34]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>HPDMA_SOFTRESET</td>
                <td>INIT[367:367]</td>
                <td>1'h0</td>
                <td>INIT[35]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>FIC32_0_SOFTRESET</td>
                <td>INIT[368:368]</td>
                <td>1'h0</td>
                <td>INIT[36]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>FIC32_1_SOFTRESET</td>
                <td>INIT[369:369]</td>
                <td>1'h1</td>
                <td>INIT[37]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>MSS_GPIO_SOFTRESET</td>
                <td>INIT[370:370]</td>
                <td>1'h0</td>
                <td>INIT[38]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>MSS_GPOUT_7_0_SOFT_RESET</td>
                <td>INIT[371:371]</td>
                <td>1'h0</td>
                <td>INIT[39]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>MSS_GPOUT_15_8_SOFT_RESET</td>
                <td>INIT[372:372]</td>
                <td>1'h0</td>
                <td>INIT[40]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>MSS_GPOUT_23_16_SOFT_RESET</td>
                <td>INIT[373:373]</td>
                <td>1'h0</td>
                <td>INIT[41]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>MSS_GPOUT_31_24_SOFT_RESET</td>
                <td>INIT[374:374]</td>
                <td>1'h0</td>
                <td>INIT[42]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>MDDR_CTLR_SOFTRESET</td>
                <td>INIT[375:375]</td>
                <td>1'h0</td>
                <td>INIT[43]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SOFTRESET</td>
                <td>MDDR_FIC64_SOFTRESET</td>
                <td>INIT[376:376]</td>
                <td>1'h0</td>
                <td>INIT[44]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>M3_CONFIG</td>
                <td>STCALIB250</td>
                <td>INIT[402:377]</td>
                <td>26'h2000000</td>
                <td>INIT[45]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>M3_CONFIG</td>
                <td>STCLK_DIVISOR</td>
                <td>INIT[404:403]</td>
                <td>2'b11</td>
                <td>INIT[45]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>M3_CONFIG</td>
                <td>M3_MPU_DISABLE</td>
                <td>INIT[405:405]</td>
                <td>1'h0</td>
                <td>INIT[45]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>FAB_IF</td>
                <td>FAB0_AHB_BYPASS</td>
                <td>INIT[406:406]</td>
                <td>1'h0</td>
                <td>INIT[46]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>FAB_IF</td>
                <td>FAB1_AHB_BYPASS</td>
                <td>INIT[407:407]</td>
                <td>1'h0</td>
                <td>INIT[46]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>FAB_IF</td>
                <td>FAB0_AHB_MODE</td>
                <td>INIT[408:408]</td>
                <td>1'h0</td>
                <td>INIT[46]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>FAB_IF</td>
                <td>FAB1_AHB_MODE</td>
                <td>INIT[409:409]</td>
                <td>1'h0</td>
                <td>INIT[46]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>FAB_IF</td>
                <td>SW_FIC_REG_SEL</td>
                <td>INIT[415:410]</td>
                <td>6'h3C</td>
                <td>INIT[46]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>LOOPBACK_CTRL</td>
                <td>MSS_MMUARTLOOPBACK</td>
                <td>INIT[416:416]</td>
                <td>1'h0</td>
                <td>INIT[47]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>LOOPBACK_CTRL</td>
                <td>MSS_SPILOOPBACK</td>
                <td>INIT[417:417]</td>
                <td>1'h0</td>
                <td>INIT[47]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>LOOPBACK_CTRL</td>
                <td>MSS_I2CLOOPBACK</td>
                <td>INIT[418:418]</td>
                <td>1'h0</td>
                <td>INIT[47]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>LOOPBACK_CTRL</td>
                <td>MSS_GPIOLOOPBACK</td>
                <td>INIT[419:419]</td>
                <td>1'h0</td>
                <td>INIT[47]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPIO_SYSRESET_SEL</td>
                <td>MSS_GPIO_7_0_SYSRESET_SEL</td>
                <td>INIT[420:420]</td>
                <td>1'h1</td>
                <td>INIT[48]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPIO_SYSRESET_SEL</td>
                <td>MSS_GPIO_15_8_SYSRESET_SEL</td>
                <td>INIT[421:421]</td>
                <td>1'h1</td>
                <td>INIT[48]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPIO_SYSRESET_SEL</td>
                <td>MSS_GPIO_23_16_SYSRESET_SEL</td>
                <td>INIT[422:422]</td>
                <td>1'h1</td>
                <td>INIT[48]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPIO_SYSRESET_SEL</td>
                <td>MSS_GPIO_31_24_SYSRESET_SEL</td>
                <td>INIT[423:423]</td>
                <td>1'h1</td>
                <td>INIT[48]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPIN_SRC_SEL</td>
                <td>MSS_GPINSOURCE</td>
                <td>INIT[455:424]</td>
                <td>32'h26780000</td>
                <td>INIT[49]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MDDR_CONFIG</td>
                <td>MDDR_CONFIG_LOCAL</td>
                <td>INIT[456:456]</td>
                <td>1'h1</td>
                <td>INIT[50]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MDDR_CONFIG</td>
                <td>SDR_MODE</td>
                <td>INIT[457:457]</td>
                <td>1'h1</td>
                <td>INIT[50]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MDDR_CONFIG</td>
                <td>F_AXI_AHB_MODE</td>
                <td>INIT[458:458]</td>
                <td>1'h0</td>
                <td>INIT[50]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MDDR_CONFIG</td>
                <td>PHY_SELF_REF_EN</td>
                <td>INIT[459:459]</td>
                <td>1'h0</td>
                <td>INIT[50]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>USB_IO_INPUT_SEL</td>
                <td>USB_IO_INPUT_SEL</td>
                <td>INIT[461:460]</td>
                <td>2'h0</td>
                <td>INIT[51]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PERIPH_CLOCK_MUX_SEL</td>
                <td>SPI0_SCK_FAB_SEL</td>
                <td>INIT[462:462]</td>
                <td>1'h0</td>
                <td>INIT[52]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PERIPH_CLOCK_MUX_SEL</td>
                <td>SPI1_SCK_FAB_SEL</td>
                <td>INIT[463:463]</td>
                <td>1'h0</td>
                <td>INIT[52]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PERIPH_CLOCK_MUX_SEL</td>
                <td>TRACECLK_DIV2_SEL</td>
                <td>INIT[464:464]</td>
                <td>1'h0</td>
                <td>INIT[52]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>WDOGCONFIG</td>
                <td>G4_TESTWDOGENABLE</td>
                <td>INIT[465:465]</td>
                <td>1'h1</td>
                <td>INIT[53]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>WDOGCONFIG</td>
                <td>G4_TESTWDOGMODE</td>
                <td>INIT[466:466]</td>
                <td>1'h0</td>
                <td>INIT[53]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MDDR_IO_CALIB</td>
                <td>PCODE</td>
                <td>INIT[472:467]</td>
                <td>6'h00</td>
                <td>INIT[54]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MDDR_IO_CALIB</td>
                <td>NCODE</td>
                <td>INIT[478:473]</td>
                <td>6'h00</td>
                <td>INIT[54]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MDDR_IO_CALIB</td>
                <td>CALIB_TRIM</td>
                <td>INIT[479:479]</td>
                <td>1'h0</td>
                <td>INIT[54]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SPARE_OUT</td>
                <td>MSS_SPARE_OUT</td>
                <td>INIT[495:480]</td>
                <td>16'h0000</td>
                <td>INIT[55]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_INT_ENABLE</td>
                <td>ESRAM0_EDAC_1E_EN</td>
                <td>INIT[496:496]</td>
                <td>1'h1</td>
                <td>INIT[56]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_INT_ENABLE</td>
                <td>ESRAM0_EDAC_2E_EN</td>
                <td>INIT[497:497]</td>
                <td>1'h1</td>
                <td>INIT[56]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_INT_ENABLE</td>
                <td>ESRAM1_EDAC_1E_EN</td>
                <td>INIT[498:498]</td>
                <td>1'h1</td>
                <td>INIT[56]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_INT_ENABLE</td>
                <td>ESRAM1_EDAC_2E_EN</td>
                <td>INIT[499:499]</td>
                <td>1'h1</td>
                <td>INIT[56]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_INT_ENABLE</td>
                <td>CC_EDAC_1E_EN</td>
                <td>INIT[500:500]</td>
                <td>1'h0</td>
                <td>INIT[56]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_INT_ENABLE</td>
                <td>CC_EDAC_2E_EN</td>
                <td>INIT[501:501]</td>
                <td>1'h0</td>
                <td>INIT[56]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_INT_ENABLE</td>
                <td>MAC_EDAC_TX_1E_EN</td>
                <td>INIT[502:502]</td>
                <td>1'h0</td>
                <td>INIT[56]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_INT_ENABLE</td>
                <td>MAC_EDAC_TX_2E_EN</td>
                <td>INIT[503:503]</td>
                <td>1'h0</td>
                <td>INIT[56]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_INT_ENABLE</td>
                <td>MAC_EDAC_RX_1E_EN</td>
                <td>INIT[504:504]</td>
                <td>1'h0</td>
                <td>INIT[56]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_INT_ENABLE</td>
                <td>MAC_EDAC_RX_2E_EN</td>
                <td>INIT[505:505]</td>
                <td>1'h0</td>
                <td>INIT[56]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_INT_ENABLE</td>
                <td>USB_EDAC_1E_EN</td>
                <td>INIT[506:506]</td>
                <td>1'h0</td>
                <td>INIT[56]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_INT_ENABLE</td>
                <td>USB_EDAC_2E_EN</td>
                <td>INIT[507:507]</td>
                <td>1'h0</td>
                <td>INIT[56]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_INT_ENABLE</td>
                <td>CAN_EDAC_1E_EN</td>
                <td>INIT[508:508]</td>
                <td>1'h1</td>
                <td>INIT[56]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_INT_ENABLE</td>
                <td>CAN_EDAC_2E_EN</td>
                <td>INIT[509:509]</td>
                <td>1'h1</td>
                <td>INIT[56]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EDAC_INT_ENABLE</td>
                <td>MDDR_ECC_INT_EN</td>
                <td>INIT[510:510]</td>
                <td>1'h1</td>
                <td>INIT[56]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>USB_CONFIG</td>
                <td>USB_UTMI_SEL</td>
                <td>INIT[511:511]</td>
                <td>1'h0</td>
                <td>INIT[57]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>USB_CONFIG</td>
                <td>USB_DDR_SELECT</td>
                <td>INIT[512:512]</td>
                <td>1'h0</td>
                <td>INIT[57]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>ESRAM_PIPELINE_CONFIG</td>
                <td>ESRAM_PIPELINE_ENABLE</td>
                <td>INIT[513:513]</td>
                <td>1'h1</td>
                <td>INIT[58]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSS_INTERRUPT_ENABLE</td>
                <td>SW_INTERRUPT_EN</td>
                <td>INIT[520:514]</td>
                <td>7'h7F</td>
                <td>INIT[59]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSS_INTERRUPT_ENABLE</td>
                <td>CC_INTERRUPT_EN</td>
                <td>INIT[523:521]</td>
                <td>3'h7</td>
                <td>INIT[59]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSS_INTERRUPT_ENABLE</td>
                <td>DDRB_INTERRUPT_EN</td>
                <td>INIT[533:524]</td>
                <td>10'h3FF</td>
                <td>INIT[59]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>RTC_WAKEUP_CONFIG</td>
                <td>RTC_WAKEUP_M3_EN</td>
                <td>INIT[534:534]</td>
                <td>1'h0</td>
                <td>INIT[60]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>RTC_WAKEUP_CONFIG</td>
                <td>RTC_WAKEUP_FAB_EN</td>
                <td>INIT[535:535]</td>
                <td>1'h0</td>
                <td>INIT[60]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>RTC_WAKEUP_CONFIG</td>
                <td>RTC_WAKEUP_G4C_EN</td>
                <td>INIT[536:536]</td>
                <td>1'h0</td>
                <td>INIT[60]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MAC_CONFIG</td>
                <td>ETH_LINE_SPEED</td>
                <td>INIT[538:537]</td>
                <td>2'h0</td>
                <td>INIT[61]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MAC_CONFIG</td>
                <td>ETH_PHY_MODE</td>
                <td>INIT[541:539]</td>
                <td>3'h0</td>
                <td>INIT[61]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MAC_CONFIG</td>
                <td>RGMII_TXC_DELAY_SEL</td>
                <td>INIT[545:542]</td>
                <td>4'h0</td>
                <td>INIT[61]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_PLL_STATUS_LOW</td>
                <td>FACC_PLL_DIVR</td>
                <td>INIT[551:546]</td>
                <td>6'h00</td>
                <td>INIT[62]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_PLL_STATUS_LOW</td>
                <td>FACC_PLL_DIVF</td>
                <td>INIT[561:552]</td>
                <td>10'h000</td>
                <td>INIT[62]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_PLL_STATUS_LOW</td>
                <td>FACC_PLL_DIVQ</td>
                <td>INIT[564:562]</td>
                <td>3'h4</td>
                <td>INIT[62]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_PLL_STATUS_LOW</td>
                <td>FACC_PLL_RANGE</td>
                <td>INIT[568:565]</td>
                <td>4'h9</td>
                <td>INIT[62]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_PLL_STATUS_LOW</td>
                <td>FACC_PLL_LOCKWIN</td>
                <td>INIT[571:569]</td>
                <td>3'h4</td>
                <td>INIT[62]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_PLL_STATUS_LOW</td>
                <td>FACC_PLL_LOCKCNT</td>
                <td>INIT[575:572]</td>
                <td>4'h0</td>
                <td>INIT[62]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_PLL_STATUS_HIGH</td>
                <td>FACC_PLL_BYPASS</td>
                <td>INIT[576:576]</td>
                <td>1'h0</td>
                <td>INIT[63]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_PLL_STATUS_HIGH</td>
                <td>FACC_PLL_MODE_1V2</td>
                <td>INIT[577:577]</td>
                <td>1'h1</td>
                <td>INIT[63]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_PLL_STATUS_HIGH</td>
                <td>FACC_PLL_MODE_3V3</td>
                <td>INIT[578:578]</td>
                <td>1'h0</td>
                <td>INIT[63]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_PLL_STATUS_HIGH</td>
                <td>FACC_PLL_FSE</td>
                <td>INIT[579:579]</td>
                <td>1'h0</td>
                <td>INIT[63]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_PLL_STATUS_HIGH</td>
                <td>FACC_PLL_PD</td>
                <td>INIT[580:580]</td>
                <td>1'h0</td>
                <td>INIT[63]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_PLL_STATUS_HIGH</td>
                <td>FACC_PLL_SSE</td>
                <td>INIT[581:581]</td>
                <td>1'h0</td>
                <td>INIT[63]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_PLL_STATUS_HIGH</td>
                <td>FACC_PLL_SSMD</td>
                <td>INIT[583:582]</td>
                <td>2'h0</td>
                <td>INIT[63]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_PLL_STATUS_HIGH</td>
                <td>FACC_PLL_SSMF</td>
                <td>INIT[588:584]</td>
                <td>5'h00</td>
                <td>INIT[63]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_1</td>
                <td>DIVISOR_A</td>
                <td>INIT[590:589]</td>
                <td>2'h0</td>
                <td>INIT[64]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_1</td>
                <td>APB0_DIVISOR</td>
                <td>INIT[593:591]</td>
                <td>3'h0</td>
                <td>INIT[65]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_1</td>
                <td>APB1_DIVISOR</td>
                <td>INIT[596:594]</td>
                <td>3'h0</td>
                <td>INIT[66]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_1</td>
                <td>DDR_CLK_EN</td>
                <td>INIT[597:597]</td>
                <td>1'h1</td>
                <td>INIT[67]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_1</td>
                <td>FCLK_DIVISOR</td>
                <td>INIT[600:598]</td>
                <td>3'h0</td>
                <td>INIT[68]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_1</td>
                <td>FACC_GLMUX_SEL</td>
                <td>INIT[601:601]</td>
                <td>1'h0</td>
                <td>INIT[69]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_1</td>
                <td>FIC32_0_DIVISOR</td>
                <td>INIT[604:602]</td>
                <td>3'h0</td>
                <td>INIT[70]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_1</td>
                <td>FIC32_1_DIVISOR</td>
                <td>INIT[607:605]</td>
                <td>3'h0</td>
                <td>INIT[71]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_1</td>
                <td>FIC64_DIVISOR</td>
                <td>INIT[610:608]</td>
                <td>3'h0</td>
                <td>INIT[72]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_1</td>
                <td>BASE_DIVISOR</td>
                <td>INIT[613:611]</td>
                <td>3'h0</td>
                <td>INIT[73]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_1</td>
                <td>PERSIST_CC</td>
                <td>INIT[614:614]</td>
                <td>1'h1</td>
                <td>INIT[74]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_1</td>
                <td>CONTROLLER_PLL_INIT</td>
                <td>INIT[615:615]</td>
                <td>1'h1</td>
                <td>INIT[75]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_1</td>
                <td>FACC_FAB_REF_SEL</td>
                <td>INIT[616:616]</td>
                <td>1'h1</td>
                <td>INIT[76]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_2</td>
                <td>RTC_CLK_SEL</td>
                <td>INIT[618:617]</td>
                <td>2'h1</td>
                <td>INIT[77]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_2</td>
                <td>FACC_SRC_SEL</td>
                <td>INIT[621:619]</td>
                <td>3'h6</td>
                <td>INIT[78]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_2</td>
                <td>FACC_PRE_SRC_SEL</td>
                <td>INIT[622:622]</td>
                <td>1'h0</td>
                <td>INIT[79]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_2</td>
                <td>FACC_STANDBY_SEL</td>
                <td>INIT[625:623]</td>
                <td>3'h4</td>
                <td>INIT[80]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_2</td>
                <td>MSS_25_50MHZ_EN</td>
                <td>INIT[626:626]</td>
                <td>1'h1</td>
                <td>INIT[81]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_2</td>
                <td>MSS_1MHZ_EN</td>
                <td>INIT[627:627]</td>
                <td>1'h1</td>
                <td>INIT[82]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_2</td>
                <td>MSS_CLK_ENVM_EN</td>
                <td>INIT[628:628]</td>
                <td>1'h1</td>
                <td>INIT[83]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_2</td>
                <td>MSS_XTAL_EN</td>
                <td>INIT[629:629]</td>
                <td>1'h1</td>
                <td>INIT[84]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_FACC_CONFIG_2</td>
                <td>MSS_XTAL_RTC_EN</td>
                <td>INIT[630:630]</td>
                <td>1'h1</td>
                <td>INIT[85]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PLL_LOCK_EN</td>
                <td>MPLL_LOCK_EN</td>
                <td>INIT[631:631]</td>
                <td>1'h0</td>
                <td>INIT[86]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PLL_LOCK_EN</td>
                <td>MPLL_LOCK_LOST_EN</td>
                <td>INIT[632:632]</td>
                <td>1'h0</td>
                <td>INIT[86]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PLL_LOCK_EN</td>
                <td>FAB_PLL_LOCK_EN</td>
                <td>INIT[633:633]</td>
                <td>1'h0</td>
                <td>INIT[86]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PLL_LOCK_EN</td>
                <td>FAB_PLL_LOCK_LOST_EN</td>
                <td>INIT[634:634]</td>
                <td>1'h0</td>
                <td>INIT[86]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MSSDDR_CLK_CALIB_CONFIG</td>
                <td>FAB_CALIB_START</td>
                <td>INIT[635:635]</td>
                <td>1'h0</td>
                <td>INIT[87]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PLL_DELAY_LINE_SEL</td>
                <td>PLL_REF_DEL_SEL</td>
                <td>INIT[637:636]</td>
                <td>2'h0</td>
                <td>INIT[88]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PLL_DELAY_LINE_SEL</td>
                <td>PLL_FB_DEL_SEL</td>
                <td>INIT[639:638]</td>
                <td>2'h0</td>
                <td>INIT[88]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MAC_STAT_CLRONRD</td>
                <td>MAC_STAT_CLRONRD</td>
                <td>INIT[640:640]</td>
                <td>1'h1</td>
                <td>INIT[89]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>WDOGLOAD</td>
                <td>G4_TESTWDOGLOAD</td>
                <td>INIT[666:641]</td>
                <td>26'h1800000</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>WDOGMVRP</td>
                <td>G4_TESTWDOGMVRP</td>
                <td>INIT[698:667]</td>
                <td>32'hFFFFFFFF</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>USERCONFIG0</td>
                <td>CONFIG_REG0</td>
                <td>INIT[730:699]</td>
                <td>32'h00000000</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>USERCONFIG1</td>
                <td>CONFIG_REG1</td>
                <td>INIT[762:731]</td>
                <td>32'h00000000</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>USERCONFIG2</td>
                <td>CONFIG_REG2</td>
                <td>INIT[794:763]</td>
                <td>32'h00000000</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>USERCONFIG3</td>
                <td>CONFIG_REG3</td>
                <td>INIT[826:795]</td>
                <td>32'h00000000</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>FAB_PROT_SIZE</td>
                <td>SW_PROTREGIONSIZE</td>
                <td>INIT[831:827]</td>
                <td>5'b11110</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>FAB_PROT_BASE</td>
                <td>SW_PROTREGIONBASE</td>
                <td>INIT[863:832]</td>
                <td>32'h00000000</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MSS_GPIO_DEF</td>
                <td>MSS_GPIO_7_0_DEF</td>
                <td>INIT[864:864]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MSS_GPIO_DEF</td>
                <td>MSS_GPIO_15_8_DEF</td>
                <td>INIT[865:865]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MSS_GPIO_DEF</td>
                <td>MSS_GPIO_23_16_DEF</td>
                <td>INIT[866:866]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MSS_GPIO_DEF</td>
                <td>MSS_GPIO_31_24_DEF</td>
                <td>INIT[867:867]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>IOMUXCELL_0_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[868:868]</td>
                <td>1'h0</td>
                <td>INIT[90]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_0_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[869:869]</td>
                <td>1'h0</td>
                <td>INIT[90]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_0_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[870:870]</td>
                <td>1'h0</td>
                <td>INIT[90]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_0_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[871:871]</td>
                <td>1'h0</td>
                <td>INIT[90]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_0_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[872:872]</td>
                <td>1'h0</td>
                <td>INIT[90]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_0_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[873:873]</td>
                <td>1'h0</td>
                <td>INIT[90]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_0_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[874:874]</td>
                <td>1'h0</td>
                <td>INIT[90]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_0_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[875:875]</td>
                <td>1'h0</td>
                <td>INIT[90]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_0_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[876:876]</td>
                <td>1'h0</td>
                <td>INIT[90]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_0_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[877:877]</td>
                <td>1'h0</td>
                <td>INIT[90]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_1_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[878:878]</td>
                <td>1'h0</td>
                <td>INIT[91]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_1_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[879:879]</td>
                <td>1'h0</td>
                <td>INIT[91]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_1_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[880:880]</td>
                <td>1'h0</td>
                <td>INIT[91]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_1_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[881:881]</td>
                <td>1'h0</td>
                <td>INIT[91]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_1_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[882:882]</td>
                <td>1'h0</td>
                <td>INIT[91]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_1_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[883:883]</td>
                <td>1'h0</td>
                <td>INIT[91]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_1_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[884:884]</td>
                <td>1'h0</td>
                <td>INIT[91]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_1_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[885:885]</td>
                <td>1'h0</td>
                <td>INIT[91]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_1_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[886:886]</td>
                <td>1'h0</td>
                <td>INIT[91]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_1_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[887:887]</td>
                <td>1'h0</td>
                <td>INIT[91]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_2_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[888:888]</td>
                <td>1'h0</td>
                <td>INIT[92]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_2_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[889:889]</td>
                <td>1'h0</td>
                <td>INIT[92]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_2_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[890:890]</td>
                <td>1'h0</td>
                <td>INIT[92]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_2_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[891:891]</td>
                <td>1'h0</td>
                <td>INIT[92]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_2_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[892:892]</td>
                <td>1'h0</td>
                <td>INIT[92]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_2_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[893:893]</td>
                <td>1'h0</td>
                <td>INIT[92]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_2_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[894:894]</td>
                <td>1'h0</td>
                <td>INIT[92]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_2_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[895:895]</td>
                <td>1'h0</td>
                <td>INIT[92]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_2_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[896:896]</td>
                <td>1'h0</td>
                <td>INIT[92]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_2_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[897:897]</td>
                <td>1'h0</td>
                <td>INIT[92]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_3_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[898:898]</td>
                <td>1'h0</td>
                <td>INIT[93]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_3_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[899:899]</td>
                <td>1'h0</td>
                <td>INIT[93]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_3_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[900:900]</td>
                <td>1'h0</td>
                <td>INIT[93]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_3_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[901:901]</td>
                <td>1'h0</td>
                <td>INIT[93]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_3_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[902:902]</td>
                <td>1'h0</td>
                <td>INIT[93]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_3_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[903:903]</td>
                <td>1'h0</td>
                <td>INIT[93]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_3_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[904:904]</td>
                <td>1'h0</td>
                <td>INIT[93]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_3_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[905:905]</td>
                <td>1'h0</td>
                <td>INIT[93]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_3_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[906:906]</td>
                <td>1'h0</td>
                <td>INIT[93]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_3_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[907:907]</td>
                <td>1'h0</td>
                <td>INIT[93]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_4_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[908:908]</td>
                <td>1'h0</td>
                <td>INIT[94]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_4_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[909:909]</td>
                <td>1'h0</td>
                <td>INIT[94]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_4_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[910:910]</td>
                <td>1'h0</td>
                <td>INIT[94]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_4_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[911:911]</td>
                <td>1'h0</td>
                <td>INIT[94]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_4_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[912:912]</td>
                <td>1'h0</td>
                <td>INIT[94]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_4_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[913:913]</td>
                <td>1'h0</td>
                <td>INIT[94]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_4_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[914:914]</td>
                <td>1'h0</td>
                <td>INIT[94]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_4_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[915:915]</td>
                <td>1'h0</td>
                <td>INIT[94]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_4_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[916:916]</td>
                <td>1'h0</td>
                <td>INIT[94]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_4_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[917:917]</td>
                <td>1'h0</td>
                <td>INIT[94]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_5_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[918:918]</td>
                <td>1'h0</td>
                <td>INIT[95]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_5_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[919:919]</td>
                <td>1'h0</td>
                <td>INIT[95]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_5_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[920:920]</td>
                <td>1'h0</td>
                <td>INIT[95]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_5_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[921:921]</td>
                <td>1'h0</td>
                <td>INIT[95]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_5_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[922:922]</td>
                <td>1'h0</td>
                <td>INIT[95]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_5_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[923:923]</td>
                <td>1'h0</td>
                <td>INIT[95]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_5_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[924:924]</td>
                <td>1'h0</td>
                <td>INIT[95]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_5_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[925:925]</td>
                <td>1'h0</td>
                <td>INIT[95]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_5_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[926:926]</td>
                <td>1'h0</td>
                <td>INIT[95]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_5_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[927:927]</td>
                <td>1'h0</td>
                <td>INIT[95]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_6_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[928:928]</td>
                <td>1'h0</td>
                <td>INIT[96]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_6_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[929:929]</td>
                <td>1'h0</td>
                <td>INIT[96]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_6_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[930:930]</td>
                <td>1'h0</td>
                <td>INIT[96]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_6_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[931:931]</td>
                <td>1'h0</td>
                <td>INIT[96]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_6_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[932:932]</td>
                <td>1'h0</td>
                <td>INIT[96]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_6_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[933:933]</td>
                <td>1'h0</td>
                <td>INIT[96]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_6_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[934:934]</td>
                <td>1'h0</td>
                <td>INIT[96]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_6_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[935:935]</td>
                <td>1'h0</td>
                <td>INIT[96]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_6_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[936:936]</td>
                <td>1'h0</td>
                <td>INIT[96]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_6_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[937:937]</td>
                <td>1'h0</td>
                <td>INIT[96]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_7_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[938:938]</td>
                <td>1'h0</td>
                <td>INIT[97]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_7_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[939:939]</td>
                <td>1'h0</td>
                <td>INIT[97]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_7_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[940:940]</td>
                <td>1'h0</td>
                <td>INIT[97]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_7_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[941:941]</td>
                <td>1'h0</td>
                <td>INIT[97]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_7_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[942:942]</td>
                <td>1'h0</td>
                <td>INIT[97]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_7_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[943:943]</td>
                <td>1'h0</td>
                <td>INIT[97]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_7_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[944:944]</td>
                <td>1'h0</td>
                <td>INIT[97]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_7_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[945:945]</td>
                <td>1'h0</td>
                <td>INIT[97]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_7_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[946:946]</td>
                <td>1'h0</td>
                <td>INIT[97]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_7_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[947:947]</td>
                <td>1'h0</td>
                <td>INIT[97]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_8_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[948:948]</td>
                <td>1'h0</td>
                <td>INIT[98]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_8_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[949:949]</td>
                <td>1'h0</td>
                <td>INIT[98]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_8_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[950:950]</td>
                <td>1'h0</td>
                <td>INIT[98]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_8_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[951:951]</td>
                <td>1'h0</td>
                <td>INIT[98]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_8_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[952:952]</td>
                <td>1'h0</td>
                <td>INIT[98]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_8_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[953:953]</td>
                <td>1'h0</td>
                <td>INIT[98]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_8_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[954:954]</td>
                <td>1'h0</td>
                <td>INIT[98]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_8_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[955:955]</td>
                <td>1'h0</td>
                <td>INIT[98]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_8_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[956:956]</td>
                <td>1'h0</td>
                <td>INIT[98]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_8_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[957:957]</td>
                <td>1'h0</td>
                <td>INIT[98]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_9_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[958:958]</td>
                <td>1'h0</td>
                <td>INIT[99]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_9_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[959:959]</td>
                <td>1'h0</td>
                <td>INIT[99]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_9_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[960:960]</td>
                <td>1'h0</td>
                <td>INIT[99]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_9_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[961:961]</td>
                <td>1'h0</td>
                <td>INIT[99]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_9_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[962:962]</td>
                <td>1'h0</td>
                <td>INIT[99]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_9_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[963:963]</td>
                <td>1'h0</td>
                <td>INIT[99]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_9_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[964:964]</td>
                <td>1'h0</td>
                <td>INIT[99]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_9_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[965:965]</td>
                <td>1'h0</td>
                <td>INIT[99]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_9_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[966:966]</td>
                <td>1'h0</td>
                <td>INIT[99]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_9_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[967:967]</td>
                <td>1'h0</td>
                <td>INIT[99]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_10_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[968:968]</td>
                <td>1'h0</td>
                <td>INIT[100]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_10_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[969:969]</td>
                <td>1'h0</td>
                <td>INIT[100]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_10_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[970:970]</td>
                <td>1'h0</td>
                <td>INIT[100]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_10_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[971:971]</td>
                <td>1'h0</td>
                <td>INIT[100]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_10_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[972:972]</td>
                <td>1'h0</td>
                <td>INIT[100]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_10_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[973:973]</td>
                <td>1'h0</td>
                <td>INIT[100]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_10_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[974:974]</td>
                <td>1'h0</td>
                <td>INIT[100]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_10_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[975:975]</td>
                <td>1'h0</td>
                <td>INIT[100]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_10_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[976:976]</td>
                <td>1'h0</td>
                <td>INIT[100]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_10_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[977:977]</td>
                <td>1'h0</td>
                <td>INIT[100]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_11_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[978:978]</td>
                <td>1'h0</td>
                <td>INIT[101]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_11_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[979:979]</td>
                <td>1'h0</td>
                <td>INIT[101]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_11_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[980:980]</td>
                <td>1'h0</td>
                <td>INIT[101]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_11_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[981:981]</td>
                <td>1'h0</td>
                <td>INIT[101]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_11_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[982:982]</td>
                <td>1'h0</td>
                <td>INIT[101]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_11_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[983:983]</td>
                <td>1'h0</td>
                <td>INIT[101]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_11_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[984:984]</td>
                <td>1'h0</td>
                <td>INIT[101]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_11_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[985:985]</td>
                <td>1'h0</td>
                <td>INIT[101]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_11_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[986:986]</td>
                <td>1'h0</td>
                <td>INIT[101]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_11_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[987:987]</td>
                <td>1'h0</td>
                <td>INIT[101]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_12_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[988:988]</td>
                <td>1'h0</td>
                <td>INIT[102]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_12_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[989:989]</td>
                <td>1'h1</td>
                <td>INIT[102]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_12_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[990:990]</td>
                <td>1'h0</td>
                <td>INIT[102]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_12_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[991:991]</td>
                <td>1'h0</td>
                <td>INIT[102]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_12_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[992:992]</td>
                <td>1'h0</td>
                <td>INIT[102]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_12_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[993:993]</td>
                <td>1'h0</td>
                <td>INIT[102]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_12_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[994:994]</td>
                <td>1'h1</td>
                <td>INIT[102]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_12_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[995:995]</td>
                <td>1'h0</td>
                <td>INIT[102]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_12_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[996:996]</td>
                <td>1'h0</td>
                <td>INIT[102]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_12_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[997:997]</td>
                <td>1'h1</td>
                <td>INIT[102]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_13_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[998:998]</td>
                <td>1'h0</td>
                <td>INIT[103]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_13_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[999:999]</td>
                <td>1'h0</td>
                <td>INIT[103]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_13_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1000:1000]</td>
                <td>1'h0</td>
                <td>INIT[103]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_13_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1001:1001]</td>
                <td>1'h0</td>
                <td>INIT[103]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_13_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1002:1002]</td>
                <td>1'h0</td>
                <td>INIT[103]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_13_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1003:1003]</td>
                <td>1'h0</td>
                <td>INIT[103]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_13_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1004:1004]</td>
                <td>1'h0</td>
                <td>INIT[103]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_13_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1005:1005]</td>
                <td>1'h1</td>
                <td>INIT[103]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_13_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1006:1006]</td>
                <td>1'h0</td>
                <td>INIT[103]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_13_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1007:1007]</td>
                <td>1'h0</td>
                <td>INIT[103]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_14_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1008:1008]</td>
                <td>1'h1</td>
                <td>INIT[104]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_14_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1009:1009]</td>
                <td>1'h0</td>
                <td>INIT[104]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_14_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1010:1010]</td>
                <td>1'h0</td>
                <td>INIT[104]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_14_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1011:1011]</td>
                <td>1'h0</td>
                <td>INIT[104]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_14_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1012:1012]</td>
                <td>1'h0</td>
                <td>INIT[104]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_14_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1013:1013]</td>
                <td>1'h1</td>
                <td>INIT[104]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_14_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1014:1014]</td>
                <td>1'h1</td>
                <td>INIT[104]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_14_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1015:1015]</td>
                <td>1'h0</td>
                <td>INIT[104]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_14_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1016:1016]</td>
                <td>1'h1</td>
                <td>INIT[104]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_14_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1017:1017]</td>
                <td>1'h1</td>
                <td>INIT[104]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_15_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1018:1018]</td>
                <td>1'h0</td>
                <td>INIT[105]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_15_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1019:1019]</td>
                <td>1'h0</td>
                <td>INIT[105]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_15_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1020:1020]</td>
                <td>1'h0</td>
                <td>INIT[105]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_15_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1021:1021]</td>
                <td>1'h0</td>
                <td>INIT[105]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_15_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1022:1022]</td>
                <td>1'h0</td>
                <td>INIT[105]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_15_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1023:1023]</td>
                <td>1'h0</td>
                <td>INIT[105]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_15_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1024:1024]</td>
                <td>1'h0</td>
                <td>INIT[105]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_15_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1025:1025]</td>
                <td>1'h1</td>
                <td>INIT[105]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_15_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1026:1026]</td>
                <td>1'h0</td>
                <td>INIT[105]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_15_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1027:1027]</td>
                <td>1'h0</td>
                <td>INIT[105]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_16_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1028:1028]</td>
                <td>1'h1</td>
                <td>INIT[106]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_16_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1029:1029]</td>
                <td>1'h0</td>
                <td>INIT[106]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_16_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1030:1030]</td>
                <td>1'h0</td>
                <td>INIT[106]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_16_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1031:1031]</td>
                <td>1'h0</td>
                <td>INIT[106]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_16_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1032:1032]</td>
                <td>1'h0</td>
                <td>INIT[106]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_16_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1033:1033]</td>
                <td>1'h1</td>
                <td>INIT[106]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_16_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1034:1034]</td>
                <td>1'h1</td>
                <td>INIT[106]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_16_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1035:1035]</td>
                <td>1'h0</td>
                <td>INIT[106]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_16_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1036:1036]</td>
                <td>1'h1</td>
                <td>INIT[106]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_16_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1037:1037]</td>
                <td>1'h1</td>
                <td>INIT[106]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_17_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1038:1038]</td>
                <td>1'h0</td>
                <td>INIT[107]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_17_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1039:1039]</td>
                <td>1'h0</td>
                <td>INIT[107]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_17_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1040:1040]</td>
                <td>1'h0</td>
                <td>INIT[107]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_17_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1041:1041]</td>
                <td>1'h0</td>
                <td>INIT[107]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_17_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1042:1042]</td>
                <td>1'h0</td>
                <td>INIT[107]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_17_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1043:1043]</td>
                <td>1'h0</td>
                <td>INIT[107]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_17_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1044:1044]</td>
                <td>1'h0</td>
                <td>INIT[107]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_17_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1045:1045]</td>
                <td>1'h1</td>
                <td>INIT[107]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_17_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1046:1046]</td>
                <td>1'h0</td>
                <td>INIT[107]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_17_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1047:1047]</td>
                <td>1'h0</td>
                <td>INIT[107]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_18_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1048:1048]</td>
                <td>1'h1</td>
                <td>INIT[108]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_18_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1049:1049]</td>
                <td>1'h0</td>
                <td>INIT[108]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_18_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1050:1050]</td>
                <td>1'h0</td>
                <td>INIT[108]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_18_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1051:1051]</td>
                <td>1'h0</td>
                <td>INIT[108]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_18_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1052:1052]</td>
                <td>1'h0</td>
                <td>INIT[108]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_18_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1053:1053]</td>
                <td>1'h0</td>
                <td>INIT[108]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_18_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1054:1054]</td>
                <td>1'h0</td>
                <td>INIT[108]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_18_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1055:1055]</td>
                <td>1'h0</td>
                <td>INIT[108]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_18_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1056:1056]</td>
                <td>1'h0</td>
                <td>INIT[108]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_18_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1057:1057]</td>
                <td>1'h0</td>
                <td>INIT[108]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_19_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1058:1058]</td>
                <td>1'h0</td>
                <td>INIT[109]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_19_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1059:1059]</td>
                <td>1'h1</td>
                <td>INIT[109]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_19_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1060:1060]</td>
                <td>1'h0</td>
                <td>INIT[109]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_19_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1061:1061]</td>
                <td>1'h0</td>
                <td>INIT[109]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_19_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1062:1062]</td>
                <td>1'h0</td>
                <td>INIT[109]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_19_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1063:1063]</td>
                <td>1'h0</td>
                <td>INIT[109]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_19_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1064:1064]</td>
                <td>1'h1</td>
                <td>INIT[109]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_19_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1065:1065]</td>
                <td>1'h0</td>
                <td>INIT[109]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_19_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1066:1066]</td>
                <td>1'h0</td>
                <td>INIT[109]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_19_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1067:1067]</td>
                <td>1'h1</td>
                <td>INIT[109]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_20_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1068:1068]</td>
                <td>1'h0</td>
                <td>INIT[110]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_20_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1069:1069]</td>
                <td>1'h1</td>
                <td>INIT[110]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_20_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1070:1070]</td>
                <td>1'h0</td>
                <td>INIT[110]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_20_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1071:1071]</td>
                <td>1'h0</td>
                <td>INIT[110]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_20_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1072:1072]</td>
                <td>1'h0</td>
                <td>INIT[110]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_20_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1073:1073]</td>
                <td>1'h0</td>
                <td>INIT[110]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_20_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1074:1074]</td>
                <td>1'h1</td>
                <td>INIT[110]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_20_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1075:1075]</td>
                <td>1'h0</td>
                <td>INIT[110]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_20_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1076:1076]</td>
                <td>1'h0</td>
                <td>INIT[110]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_20_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1077:1077]</td>
                <td>1'h1</td>
                <td>INIT[110]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_21_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1078:1078]</td>
                <td>1'h0</td>
                <td>INIT[111]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_21_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1079:1079]</td>
                <td>1'h1</td>
                <td>INIT[111]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_21_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1080:1080]</td>
                <td>1'h0</td>
                <td>INIT[111]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_21_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1081:1081]</td>
                <td>1'h0</td>
                <td>INIT[111]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_21_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1082:1082]</td>
                <td>1'h0</td>
                <td>INIT[111]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_21_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1083:1083]</td>
                <td>1'h0</td>
                <td>INIT[111]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_21_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1084:1084]</td>
                <td>1'h1</td>
                <td>INIT[111]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_21_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1085:1085]</td>
                <td>1'h0</td>
                <td>INIT[111]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_21_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1086:1086]</td>
                <td>1'h0</td>
                <td>INIT[111]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_21_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1087:1087]</td>
                <td>1'h1</td>
                <td>INIT[111]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_22_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1088:1088]</td>
                <td>1'h0</td>
                <td>INIT[112]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_22_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1089:1089]</td>
                <td>1'h0</td>
                <td>INIT[112]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_22_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1090:1090]</td>
                <td>1'h0</td>
                <td>INIT[112]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_22_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1091:1091]</td>
                <td>1'h0</td>
                <td>INIT[112]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_22_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1092:1092]</td>
                <td>1'h0</td>
                <td>INIT[112]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_22_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1093:1093]</td>
                <td>1'h0</td>
                <td>INIT[112]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_22_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1094:1094]</td>
                <td>1'h0</td>
                <td>INIT[112]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_22_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1095:1095]</td>
                <td>1'h0</td>
                <td>INIT[112]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_22_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1096:1096]</td>
                <td>1'h0</td>
                <td>INIT[112]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_22_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1097:1097]</td>
                <td>1'h0</td>
                <td>INIT[112]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_23_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1098:1098]</td>
                <td>1'h0</td>
                <td>INIT[113]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_23_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1099:1099]</td>
                <td>1'h0</td>
                <td>INIT[113]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_23_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1100:1100]</td>
                <td>1'h0</td>
                <td>INIT[113]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_23_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1101:1101]</td>
                <td>1'h0</td>
                <td>INIT[113]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_23_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1102:1102]</td>
                <td>1'h0</td>
                <td>INIT[113]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_23_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1103:1103]</td>
                <td>1'h0</td>
                <td>INIT[113]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_23_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1104:1104]</td>
                <td>1'h0</td>
                <td>INIT[113]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_23_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1105:1105]</td>
                <td>1'h0</td>
                <td>INIT[113]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_23_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1106:1106]</td>
                <td>1'h0</td>
                <td>INIT[113]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_23_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1107:1107]</td>
                <td>1'h0</td>
                <td>INIT[113]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_24_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1108:1108]</td>
                <td>1'h0</td>
                <td>INIT[114]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_24_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1109:1109]</td>
                <td>1'h0</td>
                <td>INIT[114]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_24_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1110:1110]</td>
                <td>1'h0</td>
                <td>INIT[114]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_24_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1111:1111]</td>
                <td>1'h0</td>
                <td>INIT[114]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_24_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1112:1112]</td>
                <td>1'h0</td>
                <td>INIT[114]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_24_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1113:1113]</td>
                <td>1'h0</td>
                <td>INIT[114]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_24_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1114:1114]</td>
                <td>1'h0</td>
                <td>INIT[114]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_24_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1115:1115]</td>
                <td>1'h0</td>
                <td>INIT[114]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_24_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1116:1116]</td>
                <td>1'h0</td>
                <td>INIT[114]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_24_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1117:1117]</td>
                <td>1'h0</td>
                <td>INIT[114]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_25_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1118:1118]</td>
                <td>1'h0</td>
                <td>INIT[115]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_25_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1119:1119]</td>
                <td>1'h0</td>
                <td>INIT[115]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_25_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1120:1120]</td>
                <td>1'h0</td>
                <td>INIT[115]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_25_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1121:1121]</td>
                <td>1'h0</td>
                <td>INIT[115]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_25_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1122:1122]</td>
                <td>1'h0</td>
                <td>INIT[115]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_25_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1123:1123]</td>
                <td>1'h0</td>
                <td>INIT[115]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_25_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1124:1124]</td>
                <td>1'h0</td>
                <td>INIT[115]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_25_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1125:1125]</td>
                <td>1'h0</td>
                <td>INIT[115]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_25_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1126:1126]</td>
                <td>1'h0</td>
                <td>INIT[115]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_25_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1127:1127]</td>
                <td>1'h0</td>
                <td>INIT[115]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_26_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1128:1128]</td>
                <td>1'h0</td>
                <td>INIT[116]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_26_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1129:1129]</td>
                <td>1'h1</td>
                <td>INIT[116]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_26_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1130:1130]</td>
                <td>1'h0</td>
                <td>INIT[116]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_26_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1131:1131]</td>
                <td>1'h0</td>
                <td>INIT[116]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_26_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1132:1132]</td>
                <td>1'h0</td>
                <td>INIT[116]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_26_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1133:1133]</td>
                <td>1'h0</td>
                <td>INIT[116]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_26_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1134:1134]</td>
                <td>1'h1</td>
                <td>INIT[116]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_26_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1135:1135]</td>
                <td>1'h0</td>
                <td>INIT[116]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_26_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1136:1136]</td>
                <td>1'h0</td>
                <td>INIT[116]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_26_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1137:1137]</td>
                <td>1'h1</td>
                <td>INIT[116]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_27_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1138:1138]</td>
                <td>1'h0</td>
                <td>INIT[117]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_27_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1139:1139]</td>
                <td>1'h1</td>
                <td>INIT[117]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_27_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1140:1140]</td>
                <td>1'h0</td>
                <td>INIT[117]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_27_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1141:1141]</td>
                <td>1'h0</td>
                <td>INIT[117]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_27_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1142:1142]</td>
                <td>1'h0</td>
                <td>INIT[117]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_27_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1143:1143]</td>
                <td>1'h0</td>
                <td>INIT[117]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_27_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1144:1144]</td>
                <td>1'h1</td>
                <td>INIT[117]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_27_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1145:1145]</td>
                <td>1'h0</td>
                <td>INIT[117]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_27_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1146:1146]</td>
                <td>1'h0</td>
                <td>INIT[117]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_27_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1147:1147]</td>
                <td>1'h1</td>
                <td>INIT[117]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_28_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1148:1148]</td>
                <td>1'h0</td>
                <td>INIT[118]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_28_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1149:1149]</td>
                <td>1'h1</td>
                <td>INIT[118]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_28_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1150:1150]</td>
                <td>1'h0</td>
                <td>INIT[118]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_28_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1151:1151]</td>
                <td>1'h0</td>
                <td>INIT[118]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_28_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1152:1152]</td>
                <td>1'h0</td>
                <td>INIT[118]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_28_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1153:1153]</td>
                <td>1'h0</td>
                <td>INIT[118]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_28_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1154:1154]</td>
                <td>1'h1</td>
                <td>INIT[118]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_28_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1155:1155]</td>
                <td>1'h0</td>
                <td>INIT[118]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_28_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1156:1156]</td>
                <td>1'h0</td>
                <td>INIT[118]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_28_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1157:1157]</td>
                <td>1'h1</td>
                <td>INIT[118]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_29_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1158:1158]</td>
                <td>1'h0</td>
                <td>INIT[119]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_29_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1159:1159]</td>
                <td>1'h1</td>
                <td>INIT[119]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_29_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1160:1160]</td>
                <td>1'h0</td>
                <td>INIT[119]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_29_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1161:1161]</td>
                <td>1'h0</td>
                <td>INIT[119]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_29_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1162:1162]</td>
                <td>1'h0</td>
                <td>INIT[119]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_29_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1163:1163]</td>
                <td>1'h0</td>
                <td>INIT[119]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_29_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1164:1164]</td>
                <td>1'h1</td>
                <td>INIT[119]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_29_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1165:1165]</td>
                <td>1'h0</td>
                <td>INIT[119]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_29_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1166:1166]</td>
                <td>1'h0</td>
                <td>INIT[119]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_29_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1167:1167]</td>
                <td>1'h1</td>
                <td>INIT[119]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_30_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1168:1168]</td>
                <td>1'h0</td>
                <td>INIT[120]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_30_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1169:1169]</td>
                <td>1'h1</td>
                <td>INIT[120]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_30_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1170:1170]</td>
                <td>1'h0</td>
                <td>INIT[120]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_30_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1171:1171]</td>
                <td>1'h0</td>
                <td>INIT[120]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_30_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1172:1172]</td>
                <td>1'h0</td>
                <td>INIT[120]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_30_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1173:1173]</td>
                <td>1'h0</td>
                <td>INIT[120]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_30_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1174:1174]</td>
                <td>1'h1</td>
                <td>INIT[120]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_30_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1175:1175]</td>
                <td>1'h0</td>
                <td>INIT[120]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_30_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1176:1176]</td>
                <td>1'h0</td>
                <td>INIT[120]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_30_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1177:1177]</td>
                <td>1'h1</td>
                <td>INIT[120]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_31_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1178:1178]</td>
                <td>1'h0</td>
                <td>INIT[121]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_31_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1179:1179]</td>
                <td>1'h1</td>
                <td>INIT[121]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_31_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1180:1180]</td>
                <td>1'h0</td>
                <td>INIT[121]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_31_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1181:1181]</td>
                <td>1'h0</td>
                <td>INIT[121]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_31_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1182:1182]</td>
                <td>1'h0</td>
                <td>INIT[121]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_31_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1183:1183]</td>
                <td>1'h0</td>
                <td>INIT[121]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_31_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1184:1184]</td>
                <td>1'h1</td>
                <td>INIT[121]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_31_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1185:1185]</td>
                <td>1'h0</td>
                <td>INIT[121]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_31_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1186:1186]</td>
                <td>1'h0</td>
                <td>INIT[121]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_31_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1187:1187]</td>
                <td>1'h1</td>
                <td>INIT[121]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_32_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1188:1188]</td>
                <td>1'h0</td>
                <td>INIT[122]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_32_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1189:1189]</td>
                <td>1'h1</td>
                <td>INIT[122]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_32_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1190:1190]</td>
                <td>1'h0</td>
                <td>INIT[122]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_32_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1191:1191]</td>
                <td>1'h0</td>
                <td>INIT[122]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_32_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1192:1192]</td>
                <td>1'h0</td>
                <td>INIT[122]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_32_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1193:1193]</td>
                <td>1'h0</td>
                <td>INIT[122]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_32_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1194:1194]</td>
                <td>1'h1</td>
                <td>INIT[122]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_32_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1195:1195]</td>
                <td>1'h0</td>
                <td>INIT[122]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_32_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1196:1196]</td>
                <td>1'h0</td>
                <td>INIT[122]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_32_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1197:1197]</td>
                <td>1'h1</td>
                <td>INIT[122]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_33_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1198:1198]</td>
                <td>1'h0</td>
                <td>INIT[123]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_33_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1199:1199]</td>
                <td>1'h1</td>
                <td>INIT[123]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_33_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1200:1200]</td>
                <td>1'h0</td>
                <td>INIT[123]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_33_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1201:1201]</td>
                <td>1'h0</td>
                <td>INIT[123]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_33_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1202:1202]</td>
                <td>1'h0</td>
                <td>INIT[123]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_33_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1203:1203]</td>
                <td>1'h0</td>
                <td>INIT[123]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_33_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1204:1204]</td>
                <td>1'h1</td>
                <td>INIT[123]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_33_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1205:1205]</td>
                <td>1'h0</td>
                <td>INIT[123]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_33_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1206:1206]</td>
                <td>1'h0</td>
                <td>INIT[123]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_33_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1207:1207]</td>
                <td>1'h1</td>
                <td>INIT[123]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_34_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1208:1208]</td>
                <td>1'h0</td>
                <td>INIT[124]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_34_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1209:1209]</td>
                <td>1'h1</td>
                <td>INIT[124]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_34_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1210:1210]</td>
                <td>1'h0</td>
                <td>INIT[124]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_34_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1211:1211]</td>
                <td>1'h0</td>
                <td>INIT[124]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_34_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1212:1212]</td>
                <td>1'h0</td>
                <td>INIT[124]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_34_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1213:1213]</td>
                <td>1'h0</td>
                <td>INIT[124]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_34_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1214:1214]</td>
                <td>1'h1</td>
                <td>INIT[124]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_34_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1215:1215]</td>
                <td>1'h0</td>
                <td>INIT[124]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_34_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1216:1216]</td>
                <td>1'h0</td>
                <td>INIT[124]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_34_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1217:1217]</td>
                <td>1'h1</td>
                <td>INIT[124]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_35_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1218:1218]</td>
                <td>1'h0</td>
                <td>INIT[125]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_35_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1219:1219]</td>
                <td>1'h1</td>
                <td>INIT[125]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_35_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1220:1220]</td>
                <td>1'h0</td>
                <td>INIT[125]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_35_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1221:1221]</td>
                <td>1'h0</td>
                <td>INIT[125]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_35_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1222:1222]</td>
                <td>1'h0</td>
                <td>INIT[125]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_35_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1223:1223]</td>
                <td>1'h0</td>
                <td>INIT[125]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_35_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1224:1224]</td>
                <td>1'h1</td>
                <td>INIT[125]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_35_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1225:1225]</td>
                <td>1'h0</td>
                <td>INIT[125]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_35_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1226:1226]</td>
                <td>1'h0</td>
                <td>INIT[125]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_35_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1227:1227]</td>
                <td>1'h1</td>
                <td>INIT[125]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_36_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1228:1228]</td>
                <td>1'h0</td>
                <td>INIT[126]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_36_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1229:1229]</td>
                <td>1'h0</td>
                <td>INIT[126]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_36_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1230:1230]</td>
                <td>1'h0</td>
                <td>INIT[126]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_36_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1231:1231]</td>
                <td>1'h0</td>
                <td>INIT[126]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_36_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1232:1232]</td>
                <td>1'h0</td>
                <td>INIT[126]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_36_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1233:1233]</td>
                <td>1'h0</td>
                <td>INIT[126]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_36_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1234:1234]</td>
                <td>1'h0</td>
                <td>INIT[126]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_36_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1235:1235]</td>
                <td>1'h0</td>
                <td>INIT[126]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_36_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1236:1236]</td>
                <td>1'h0</td>
                <td>INIT[126]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_36_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1237:1237]</td>
                <td>1'h0</td>
                <td>INIT[126]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_37_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1238:1238]</td>
                <td>1'h0</td>
                <td>INIT[127]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_37_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1239:1239]</td>
                <td>1'h0</td>
                <td>INIT[127]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_37_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1240:1240]</td>
                <td>1'h0</td>
                <td>INIT[127]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_37_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1241:1241]</td>
                <td>1'h0</td>
                <td>INIT[127]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_37_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1242:1242]</td>
                <td>1'h0</td>
                <td>INIT[127]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_37_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1243:1243]</td>
                <td>1'h0</td>
                <td>INIT[127]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_37_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1244:1244]</td>
                <td>1'h0</td>
                <td>INIT[127]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_37_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1245:1245]</td>
                <td>1'h0</td>
                <td>INIT[127]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_37_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1246:1246]</td>
                <td>1'h0</td>
                <td>INIT[127]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_37_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1247:1247]</td>
                <td>1'h0</td>
                <td>INIT[127]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_38_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1248:1248]</td>
                <td>1'h0</td>
                <td>INIT[128]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_38_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1249:1249]</td>
                <td>1'h0</td>
                <td>INIT[128]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_38_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1250:1250]</td>
                <td>1'h0</td>
                <td>INIT[128]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_38_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1251:1251]</td>
                <td>1'h0</td>
                <td>INIT[128]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_38_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1252:1252]</td>
                <td>1'h0</td>
                <td>INIT[128]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_38_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1253:1253]</td>
                <td>1'h0</td>
                <td>INIT[128]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_38_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1254:1254]</td>
                <td>1'h0</td>
                <td>INIT[128]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_38_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1255:1255]</td>
                <td>1'h0</td>
                <td>INIT[128]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_38_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1256:1256]</td>
                <td>1'h0</td>
                <td>INIT[128]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_38_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1257:1257]</td>
                <td>1'h0</td>
                <td>INIT[128]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_39_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1258:1258]</td>
                <td>1'h0</td>
                <td>INIT[129]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_39_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1259:1259]</td>
                <td>1'h0</td>
                <td>INIT[129]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_39_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1260:1260]</td>
                <td>1'h0</td>
                <td>INIT[129]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_39_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1261:1261]</td>
                <td>1'h0</td>
                <td>INIT[129]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_39_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1262:1262]</td>
                <td>1'h0</td>
                <td>INIT[129]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_39_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1263:1263]</td>
                <td>1'h0</td>
                <td>INIT[129]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_39_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1264:1264]</td>
                <td>1'h0</td>
                <td>INIT[129]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_39_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1265:1265]</td>
                <td>1'h0</td>
                <td>INIT[129]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_39_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1266:1266]</td>
                <td>1'h0</td>
                <td>INIT[129]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_39_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1267:1267]</td>
                <td>1'h0</td>
                <td>INIT[129]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_40_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1268:1268]</td>
                <td>1'h0</td>
                <td>INIT[130]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_40_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1269:1269]</td>
                <td>1'h0</td>
                <td>INIT[130]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_40_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1270:1270]</td>
                <td>1'h0</td>
                <td>INIT[130]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_40_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1271:1271]</td>
                <td>1'h0</td>
                <td>INIT[130]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_40_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1272:1272]</td>
                <td>1'h0</td>
                <td>INIT[130]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_40_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1273:1273]</td>
                <td>1'h0</td>
                <td>INIT[130]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_40_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1274:1274]</td>
                <td>1'h0</td>
                <td>INIT[130]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_40_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1275:1275]</td>
                <td>1'h0</td>
                <td>INIT[130]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_40_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1276:1276]</td>
                <td>1'h0</td>
                <td>INIT[130]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_40_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1277:1277]</td>
                <td>1'h0</td>
                <td>INIT[130]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_41_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1278:1278]</td>
                <td>1'h0</td>
                <td>INIT[131]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_41_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1279:1279]</td>
                <td>1'h0</td>
                <td>INIT[131]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_41_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1280:1280]</td>
                <td>1'h0</td>
                <td>INIT[131]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_41_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1281:1281]</td>
                <td>1'h0</td>
                <td>INIT[131]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_41_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1282:1282]</td>
                <td>1'h0</td>
                <td>INIT[131]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_41_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1283:1283]</td>
                <td>1'h0</td>
                <td>INIT[131]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_41_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1284:1284]</td>
                <td>1'h0</td>
                <td>INIT[131]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_41_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1285:1285]</td>
                <td>1'h0</td>
                <td>INIT[131]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_41_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1286:1286]</td>
                <td>1'h0</td>
                <td>INIT[131]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_41_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1287:1287]</td>
                <td>1'h0</td>
                <td>INIT[131]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_42_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1288:1288]</td>
                <td>1'h0</td>
                <td>INIT[132]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_42_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1289:1289]</td>
                <td>1'h0</td>
                <td>INIT[132]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_42_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1290:1290]</td>
                <td>1'h0</td>
                <td>INIT[132]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_42_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1291:1291]</td>
                <td>1'h0</td>
                <td>INIT[132]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_42_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1292:1292]</td>
                <td>1'h0</td>
                <td>INIT[132]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_42_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1293:1293]</td>
                <td>1'h0</td>
                <td>INIT[132]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_42_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1294:1294]</td>
                <td>1'h0</td>
                <td>INIT[132]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_42_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1295:1295]</td>
                <td>1'h0</td>
                <td>INIT[132]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_42_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1296:1296]</td>
                <td>1'h0</td>
                <td>INIT[132]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_42_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1297:1297]</td>
                <td>1'h0</td>
                <td>INIT[132]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_43_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1298:1298]</td>
                <td>1'h0</td>
                <td>INIT[133]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_43_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1299:1299]</td>
                <td>1'h1</td>
                <td>INIT[133]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_43_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1300:1300]</td>
                <td>1'h0</td>
                <td>INIT[133]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_43_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1301:1301]</td>
                <td>1'h0</td>
                <td>INIT[133]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_43_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1302:1302]</td>
                <td>1'h0</td>
                <td>INIT[133]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_43_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1303:1303]</td>
                <td>1'h0</td>
                <td>INIT[133]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_43_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1304:1304]</td>
                <td>1'h1</td>
                <td>INIT[133]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_43_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1305:1305]</td>
                <td>1'h0</td>
                <td>INIT[133]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_43_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1306:1306]</td>
                <td>1'h0</td>
                <td>INIT[133]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_43_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1307:1307]</td>
                <td>1'h1</td>
                <td>INIT[133]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_44_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1308:1308]</td>
                <td>1'h0</td>
                <td>INIT[134]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_44_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1309:1309]</td>
                <td>1'h1</td>
                <td>INIT[134]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_44_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1310:1310]</td>
                <td>1'h0</td>
                <td>INIT[134]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_44_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1311:1311]</td>
                <td>1'h0</td>
                <td>INIT[134]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_44_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1312:1312]</td>
                <td>1'h0</td>
                <td>INIT[134]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_44_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1313:1313]</td>
                <td>1'h0</td>
                <td>INIT[134]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_44_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1314:1314]</td>
                <td>1'h1</td>
                <td>INIT[134]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_44_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1315:1315]</td>
                <td>1'h0</td>
                <td>INIT[134]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_44_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1316:1316]</td>
                <td>1'h0</td>
                <td>INIT[134]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_44_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1317:1317]</td>
                <td>1'h1</td>
                <td>INIT[134]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_45_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1318:1318]</td>
                <td>1'h0</td>
                <td>INIT[135]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_45_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1319:1319]</td>
                <td>1'h0</td>
                <td>INIT[135]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_45_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1320:1320]</td>
                <td>1'h0</td>
                <td>INIT[135]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_45_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1321:1321]</td>
                <td>1'h0</td>
                <td>INIT[135]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_45_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1322:1322]</td>
                <td>1'h0</td>
                <td>INIT[135]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_45_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1323:1323]</td>
                <td>1'h0</td>
                <td>INIT[135]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_45_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1324:1324]</td>
                <td>1'h0</td>
                <td>INIT[135]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_45_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1325:1325]</td>
                <td>1'h0</td>
                <td>INIT[135]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_45_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1326:1326]</td>
                <td>1'h0</td>
                <td>INIT[135]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_45_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1327:1327]</td>
                <td>1'h0</td>
                <td>INIT[135]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_46_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1328:1328]</td>
                <td>1'h0</td>
                <td>INIT[136]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_46_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1329:1329]</td>
                <td>1'h0</td>
                <td>INIT[136]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_46_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1330:1330]</td>
                <td>1'h0</td>
                <td>INIT[136]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_46_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1331:1331]</td>
                <td>1'h0</td>
                <td>INIT[136]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_46_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1332:1332]</td>
                <td>1'h0</td>
                <td>INIT[136]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_46_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1333:1333]</td>
                <td>1'h0</td>
                <td>INIT[136]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_46_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1334:1334]</td>
                <td>1'h0</td>
                <td>INIT[136]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_46_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1335:1335]</td>
                <td>1'h0</td>
                <td>INIT[136]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_46_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1336:1336]</td>
                <td>1'h0</td>
                <td>INIT[136]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_46_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1337:1337]</td>
                <td>1'h0</td>
                <td>INIT[136]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_47_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1338:1338]</td>
                <td>1'h0</td>
                <td>INIT[137]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_47_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1339:1339]</td>
                <td>1'h1</td>
                <td>INIT[137]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_47_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1340:1340]</td>
                <td>1'h0</td>
                <td>INIT[137]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_47_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1341:1341]</td>
                <td>1'h0</td>
                <td>INIT[137]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_47_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1342:1342]</td>
                <td>1'h0</td>
                <td>INIT[137]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_47_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1343:1343]</td>
                <td>1'h0</td>
                <td>INIT[137]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_47_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1344:1344]</td>
                <td>1'h1</td>
                <td>INIT[137]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_47_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1345:1345]</td>
                <td>1'h0</td>
                <td>INIT[137]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_47_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1346:1346]</td>
                <td>1'h0</td>
                <td>INIT[137]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_47_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1347:1347]</td>
                <td>1'h1</td>
                <td>INIT[137]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_48_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1348:1348]</td>
                <td>1'h0</td>
                <td>INIT[138]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_48_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1349:1349]</td>
                <td>1'h1</td>
                <td>INIT[138]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_48_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1350:1350]</td>
                <td>1'h0</td>
                <td>INIT[138]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_48_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1351:1351]</td>
                <td>1'h0</td>
                <td>INIT[138]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_48_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1352:1352]</td>
                <td>1'h0</td>
                <td>INIT[138]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_48_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1353:1353]</td>
                <td>1'h0</td>
                <td>INIT[138]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_48_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1354:1354]</td>
                <td>1'h1</td>
                <td>INIT[138]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_48_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1355:1355]</td>
                <td>1'h0</td>
                <td>INIT[138]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_48_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1356:1356]</td>
                <td>1'h0</td>
                <td>INIT[138]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_48_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1357:1357]</td>
                <td>1'h1</td>
                <td>INIT[138]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_49_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1358:1358]</td>
                <td>1'h0</td>
                <td>INIT[139]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_49_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1359:1359]</td>
                <td>1'h1</td>
                <td>INIT[139]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_49_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1360:1360]</td>
                <td>1'h0</td>
                <td>INIT[139]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_49_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1361:1361]</td>
                <td>1'h0</td>
                <td>INIT[139]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_49_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1362:1362]</td>
                <td>1'h0</td>
                <td>INIT[139]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_49_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1363:1363]</td>
                <td>1'h0</td>
                <td>INIT[139]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_49_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1364:1364]</td>
                <td>1'h1</td>
                <td>INIT[139]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_49_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1365:1365]</td>
                <td>1'h0</td>
                <td>INIT[139]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_49_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1366:1366]</td>
                <td>1'h0</td>
                <td>INIT[139]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_49_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1367:1367]</td>
                <td>1'h1</td>
                <td>INIT[139]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_50_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1368:1368]</td>
                <td>1'h0</td>
                <td>INIT[140]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_50_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1369:1369]</td>
                <td>1'h1</td>
                <td>INIT[140]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_50_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1370:1370]</td>
                <td>1'h0</td>
                <td>INIT[140]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_50_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1371:1371]</td>
                <td>1'h0</td>
                <td>INIT[140]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_50_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1372:1372]</td>
                <td>1'h0</td>
                <td>INIT[140]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_50_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1373:1373]</td>
                <td>1'h0</td>
                <td>INIT[140]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_50_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1374:1374]</td>
                <td>1'h1</td>
                <td>INIT[140]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_50_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1375:1375]</td>
                <td>1'h0</td>
                <td>INIT[140]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_50_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1376:1376]</td>
                <td>1'h0</td>
                <td>INIT[140]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_50_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1377:1377]</td>
                <td>1'h1</td>
                <td>INIT[140]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_51_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1378:1378]</td>
                <td>1'h0</td>
                <td>INIT[141]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_51_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1379:1379]</td>
                <td>1'h0</td>
                <td>INIT[141]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_51_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1380:1380]</td>
                <td>1'h0</td>
                <td>INIT[141]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_51_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1381:1381]</td>
                <td>1'h0</td>
                <td>INIT[141]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_51_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1382:1382]</td>
                <td>1'h0</td>
                <td>INIT[141]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_51_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1383:1383]</td>
                <td>1'h0</td>
                <td>INIT[141]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_51_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1384:1384]</td>
                <td>1'h0</td>
                <td>INIT[141]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_51_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1385:1385]</td>
                <td>1'h1</td>
                <td>INIT[141]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_51_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1386:1386]</td>
                <td>1'h0</td>
                <td>INIT[141]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_51_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1387:1387]</td>
                <td>1'h0</td>
                <td>INIT[141]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_52_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1388:1388]</td>
                <td>1'h1</td>
                <td>INIT[142]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_52_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1389:1389]</td>
                <td>1'h0</td>
                <td>INIT[142]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_52_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1390:1390]</td>
                <td>1'h0</td>
                <td>INIT[142]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_52_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1391:1391]</td>
                <td>1'h0</td>
                <td>INIT[142]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_52_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1392:1392]</td>
                <td>1'h0</td>
                <td>INIT[142]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_52_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1393:1393]</td>
                <td>1'h1</td>
                <td>INIT[142]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_52_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1394:1394]</td>
                <td>1'h1</td>
                <td>INIT[142]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_52_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1395:1395]</td>
                <td>1'h0</td>
                <td>INIT[142]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_52_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1396:1396]</td>
                <td>1'h1</td>
                <td>INIT[142]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_52_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1397:1397]</td>
                <td>1'h1</td>
                <td>INIT[142]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_53_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1398:1398]</td>
                <td>1'h0</td>
                <td>INIT[143]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_53_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1399:1399]</td>
                <td>1'h1</td>
                <td>INIT[143]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_53_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1400:1400]</td>
                <td>1'h0</td>
                <td>INIT[143]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_53_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1401:1401]</td>
                <td>1'h0</td>
                <td>INIT[143]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_53_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1402:1402]</td>
                <td>1'h0</td>
                <td>INIT[143]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_53_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1403:1403]</td>
                <td>1'h0</td>
                <td>INIT[143]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_53_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1404:1404]</td>
                <td>1'h1</td>
                <td>INIT[143]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_53_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1405:1405]</td>
                <td>1'h0</td>
                <td>INIT[143]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_53_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1406:1406]</td>
                <td>1'h0</td>
                <td>INIT[143]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_53_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1407:1407]</td>
                <td>1'h1</td>
                <td>INIT[143]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_54_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1408:1408]</td>
                <td>1'h1</td>
                <td>INIT[144]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_54_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1409:1409]</td>
                <td>1'h0</td>
                <td>INIT[144]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_54_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1410:1410]</td>
                <td>1'h0</td>
                <td>INIT[144]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_54_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1411:1411]</td>
                <td>1'h0</td>
                <td>INIT[144]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_54_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1412:1412]</td>
                <td>1'h0</td>
                <td>INIT[144]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_54_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1413:1413]</td>
                <td>1'h0</td>
                <td>INIT[144]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_54_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1414:1414]</td>
                <td>1'h0</td>
                <td>INIT[144]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_54_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1415:1415]</td>
                <td>1'h0</td>
                <td>INIT[144]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_54_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1416:1416]</td>
                <td>1'h0</td>
                <td>INIT[144]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_54_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1417:1417]</td>
                <td>1'h0</td>
                <td>INIT[144]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_55_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1418:1418]</td>
                <td>1'h1</td>
                <td>INIT[145]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_55_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1419:1419]</td>
                <td>1'h0</td>
                <td>INIT[145]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_55_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1420:1420]</td>
                <td>1'h0</td>
                <td>INIT[145]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_55_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1421:1421]</td>
                <td>1'h0</td>
                <td>INIT[145]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_55_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1422:1422]</td>
                <td>1'h0</td>
                <td>INIT[145]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_55_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1423:1423]</td>
                <td>1'h0</td>
                <td>INIT[145]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_55_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1424:1424]</td>
                <td>1'h0</td>
                <td>INIT[145]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_55_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1425:1425]</td>
                <td>1'h0</td>
                <td>INIT[145]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_55_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1426:1426]</td>
                <td>1'h0</td>
                <td>INIT[145]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_55_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1427:1427]</td>
                <td>1'h0</td>
                <td>INIT[145]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_56_CONFIG</td>
                <td>MSS_IOMUXSEL0</td>
                <td>INIT[1428:1428]</td>
                <td>1'h0</td>
                <td>INIT[146]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_56_CONFIG</td>
                <td>MSS_IOMUXSEL1</td>
                <td>INIT[1429:1429]</td>
                <td>1'h0</td>
                <td>INIT[146]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_56_CONFIG</td>
                <td>MSS_IOMUXSEL2</td>
                <td>INIT[1430:1430]</td>
                <td>1'h0</td>
                <td>INIT[146]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_56_CONFIG</td>
                <td>MSS_IOMUXSEL3</td>
                <td>INIT[1431:1431]</td>
                <td>1'h0</td>
                <td>INIT[146]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_56_CONFIG</td>
                <td>MSS_IOMUXSEL4UPPER</td>
                <td>INIT[1432:1432]</td>
                <td>1'h0</td>
                <td>INIT[146]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_56_CONFIG</td>
                <td>MSS_IOMUXSEL4MID</td>
                <td>INIT[1433:1433]</td>
                <td>1'h0</td>
                <td>INIT[146]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_56_CONFIG</td>
                <td>MSS_IOMUXSEL4LOWER</td>
                <td>INIT[1434:1434]</td>
                <td>1'h0</td>
                <td>INIT[146]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_56_CONFIG</td>
                <td>MSS_IOMUXSEL5UPPER</td>
                <td>INIT[1435:1435]</td>
                <td>1'h0</td>
                <td>INIT[146]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_56_CONFIG</td>
                <td>MSS_IOMUXSEL5MID</td>
                <td>INIT[1436:1436]</td>
                <td>1'h0</td>
                <td>INIT[146]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>IOMUXCELL_56_CONFIG</td>
                <td>MSS_IOMUXSEL5LOWER</td>
                <td>INIT[1437:1437]</td>
                <td>1'h0</td>
                <td>INIT[146]</td>
                <td>1</td>
            </tr>
        </table>
        <p>(*) Lock Value = 0, disables modification of the Register field.</p>
        <p/>
        <h2>SERDES_IF_0 ( Unused )</h2>
        <table cellpadding="4">
            <tr>
                <th>Register</th>
                <th>Field</th>
                <th>INIT</th>
                <th>Value</th>
                <th>Lock INIT</th>
                <th>Lock Value(*)</th>
            </tr>
            <tr>
                <td>SER_PLL_CONFIG_LOW</td>
                <td>PLL_REF_DIVISOR</td>
                <td>INIT[85:80]</td>
                <td>6'h1</td>
                <td>INIT[0]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SER_PLL_CONFIG_LOW</td>
                <td>PLL_FEEDBACK_DIVISOR</td>
                <td>INIT[95:86]</td>
                <td>10'h2</td>
                <td>INIT[1]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SER_PLL_CONFIG_LOW</td>
                <td>PLL_OUTPUT_DIVISOR</td>
                <td>INIT[98:96]</td>
                <td>3'h2</td>
                <td>INIT[2]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SER_PLL_CONFIG_HIGH</td>
                <td>PLL_FILTER_RANGE</td>
                <td>INIT[102:99]</td>
                <td>4'h9</td>
                <td>INIT[3]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SER_PLL_CONFIG_HIGH</td>
                <td>PLL_LOCKWIN</td>
                <td>INIT[105:103]</td>
                <td>3'h0</td>
                <td>INIT[4]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SER_PLL_CONFIG_HIGH</td>
                <td>PLL_LOCKCNT</td>
                <td>INIT[109:106]</td>
                <td>4'hF</td>
                <td>INIT[5]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SER_PLL_CONFIG_HIGH</td>
                <td>PLL_RESET</td>
                <td>INIT[110:110]</td>
                <td>1'h1</td>
                <td>INIT[6]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SER_PLL_CONFIG_HIGH</td>
                <td>PLL_BYPASS</td>
                <td>INIT[111:111]</td>
                <td>1'h1</td>
                <td>INIT[7]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SER_PLL_CONFIG_HIGH</td>
                <td>PLL_MODE_1V2</td>
                <td>INIT[112:112]</td>
                <td>1'h1</td>
                <td>INIT[8]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SER_PLL_CONFIG_HIGH</td>
                <td>PLL_MODE_3V3</td>
                <td>INIT[113:113]</td>
                <td>1'h0</td>
                <td>INIT[9]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SER_PLL_CONFIG_HIGH</td>
                <td>PLL_FSE</td>
                <td>INIT[114:114]</td>
                <td>1'h0</td>
                <td>INIT[10]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SER_PLL_CONFIG_HIGH</td>
                <td>PLL_PD</td>
                <td>INIT[115:115]</td>
                <td>1'h0</td>
                <td>INIT[11]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SERDESIF_SOFT_RESET</td>
                <td>PCIE_CTLR_SOFTRESET</td>
                <td>INIT[116:116]</td>
                <td>1'h1</td>
                <td>INIT[12]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SERDESIF_SOFT_RESET</td>
                <td>XAUI_CTRL_SOFTRESET</td>
                <td>INIT[117:117]</td>
                <td>1'h1</td>
                <td>INIT[13]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SERDESIF_SOFT_RESET</td>
                <td>SERDES_LANE0_SOFTRESET</td>
                <td>INIT[118:118]</td>
                <td>1'h1</td>
                <td>INIT[14]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SERDESIF_SOFT_RESET</td>
                <td>SERDES_LANE1_SOFTRESET</td>
                <td>INIT[119:119]</td>
                <td>1'h1</td>
                <td>INIT[15]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SERDESIF_SOFT_RESET</td>
                <td>SERDES_LANE2_SOFTRESET</td>
                <td>INIT[120:120]</td>
                <td>1'h1</td>
                <td>INIT[16]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SERDESIF_SOFT_RESET</td>
                <td>SERDES_LANE3_SOFTRESET</td>
                <td>INIT[121:121]</td>
                <td>1'h1</td>
                <td>INIT[17]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SER_INTERRUPT_ENABLE</td>
                <td>SPLL_LOCK_INT_ENABLE</td>
                <td>INIT[122:122]</td>
                <td>1'h0</td>
                <td>INIT[18]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SER_INTERRUPT_ENABLE</td>
                <td>SPLL_LOCKLOST_INT_ENABLE</td>
                <td>INIT[123:123]</td>
                <td>1'h0</td>
                <td>INIT[18]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SER_INTERRUPT_ENABLE</td>
                <td>FPLL_LOCK_INT_ENABLE</td>
                <td>INIT[124:124]</td>
                <td>1'h0</td>
                <td>INIT[18]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SER_INTERRUPT_ENABLE</td>
                <td>FPLL_LOCKLOST_INT_ENABLE</td>
                <td>INIT[125:125]</td>
                <td>1'h0</td>
                <td>INIT[18]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_AXI_AHB_BRIDGE</td>
                <td>CFGR_AXI_AHB_MASTER</td>
                <td>INIT[126:126]</td>
                <td>1'h1</td>
                <td>INIT[19]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_AXI_AHB_BRIDGE</td>
                <td>CFGR_AXI_AHB_SLAVE</td>
                <td>INIT[127:127]</td>
                <td>1'h1</td>
                <td>INIT[20]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_ECC_INTR_ENABLE</td>
                <td>CFGR_PCIE_ECC_EN</td>
                <td>INIT[130:128]</td>
                <td>3'h7</td>
                <td>INIT[21]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_ECC_INTR_ENABLE</td>
                <td>CFGR_PCIE_ECC_INTR_EN</td>
                <td>INIT[133:131]</td>
                <td>3'h7</td>
                <td>INIT[22]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_TEST_IN</td>
                <td>CONFIG_TEST_IN</td>
                <td>INIT[165:134]</td>
                <td>32'h0</td>
                <td>INIT[23]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>TEST_OUT_READ_ADDR</td>
                <td>TEST_OUT_READ_ADDR</td>
                <td>INIT[170:166]</td>
                <td>5'h0</td>
                <td>INIT[24]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_PCIE_PM</td>
                <td>CFGR_SLOT_CONFIG</td>
                <td>INIT[171:171]</td>
                <td>1'h0</td>
                <td>INIT[25]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_PCIE_PM</td>
                <td>CFGR_PM_AUX_PWR</td>
                <td>INIT[172:172]</td>
                <td>1'h0</td>
                <td>INIT[26]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_PCIE_PM</td>
                <td>CFGR_L2_P2_ENABLE</td>
                <td>INIT[173:173]</td>
                <td>1'h0</td>
                <td>INIT[27]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_PCIE_PM</td>
                <td>CFGR_TX_SWING</td>
                <td>INIT[174:174]</td>
                <td>1'h0</td>
                <td>INIT[28]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_PHY_MODE_0</td>
                <td>CONFIG_PHY_MODE</td>
                <td>INIT[190:175]</td>
                <td>16'h5555</td>
                <td>INIT[29]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_PHY_MODE_1</td>
                <td>CONFIG_ECPS_SEL</td>
                <td>INIT[194:191]</td>
                <td>4'h0</td>
                <td>INIT[30]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_PHY_MODE_1</td>
                <td>CONFIG_LINKK2LANE</td>
                <td>INIT[198:195]</td>
                <td>4'hF</td>
                <td>INIT[31]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_PHY_MODE_1</td>
                <td>CONFIG_REG_LANE_SEL</td>
                <td>INIT[202:199]</td>
                <td>4'hF</td>
                <td>INIT[32]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_PHY_MODE_2</td>
                <td>CONFIG_REXT_SEL</td>
                <td>INIT[210:203]</td>
                <td>8'h0</td>
                <td>INIT[33]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_PCIE_0</td>
                <td>PCIE_VENDOR_ID</td>
                <td>INIT[226:211]</td>
                <td>16'h0</td>
                <td>INIT[34]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_PCIE_0</td>
                <td>PCIE_DEVICE_ID</td>
                <td>INIT[242:227]</td>
                <td>16'h0</td>
                <td>INIT[35]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_PCIE_1</td>
                <td>PCIE_SUB_VENDOR_ID</td>
                <td>INIT[258:243]</td>
                <td>16'h0</td>
                <td>INIT[36]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_PCIE_1</td>
                <td>PCIE_SUB_DEVICE_ID</td>
                <td>INIT[274:259]</td>
                <td>16'h0</td>
                <td>INIT[37]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_PCIE_2</td>
                <td>PCIE_REV_ID</td>
                <td>INIT[290:275]</td>
                <td>16'h0</td>
                <td>INIT[38]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_PCIE_2</td>
                <td>PCIE_CLASS_CODE</td>
                <td>INIT[306:291]</td>
                <td>16'h0</td>
                <td>INIT[39]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_PCIE_3</td>
                <td>K_BRIDGE_SPEED</td>
                <td>INIT[307:307]</td>
                <td>1'h0</td>
                <td>INIT[40]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_PCIE_3</td>
                <td>K_BRIDGE_EMPH</td>
                <td>INIT[308:308]</td>
                <td>1'h0</td>
                <td>INIT[41]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_PCIE_3</td>
                <td>K_BRIDGE_SPEC_REV</td>
                <td>INIT[310:309]</td>
                <td>2'h0</td>
                <td>INIT[42]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_BAR_SIZE_0_1</td>
                <td>CONFIG_BAR_CONTROL_0</td>
                <td>INIT[314:311]</td>
                <td>4'h0</td>
                <td>INIT[43]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_BAR_SIZE_0_1</td>
                <td>CONFIG_BAR_SIZE_0</td>
                <td>INIT[319:315]</td>
                <td>5'h0</td>
                <td>INIT[44]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_BAR_SIZE_0_1</td>
                <td>CONFIG_BAR_CONTROL_1</td>
                <td>INIT[323:320]</td>
                <td>4'h0</td>
                <td>INIT[45]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_BAR_SIZE_0_1</td>
                <td>CONFIG_BAR_SIZE_1</td>
                <td>INIT[328:324]</td>
                <td>5'h0</td>
                <td>INIT[46]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_BAR_SIZE_2_3</td>
                <td>CONFIG_BAR_CONTROL_2</td>
                <td>INIT[332:329]</td>
                <td>4'h0</td>
                <td>INIT[47]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_BAR_SIZE_2_3</td>
                <td>CONFIG_BAR_SIZE_2</td>
                <td>INIT[337:333]</td>
                <td>5'h0</td>
                <td>INIT[48]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_BAR_SIZE_2_3</td>
                <td>CONFIG_BAR_CONTROL_3</td>
                <td>INIT[341:338]</td>
                <td>4'h0</td>
                <td>INIT[49]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_BAR_SIZE_2_3</td>
                <td>CONFIG_BAR_SIZE_3</td>
                <td>INIT[346:342]</td>
                <td>5'h0</td>
                <td>INIT[50]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_BAR_SIZE_3_4</td>
                <td>CONFIG_BAR_CONTROL_4</td>
                <td>INIT[350:347]</td>
                <td>4'h0</td>
                <td>INIT[51]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_BAR_SIZE_3_4</td>
                <td>CONFIG_BAR_SIZE_4</td>
                <td>INIT[355:351]</td>
                <td>5'h0</td>
                <td>INIT[52]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_BAR_SIZE_3_4</td>
                <td>CONFIG_BAR_CONTROL_5</td>
                <td>INIT[359:356]</td>
                <td>4'h0</td>
                <td>INIT[53]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONFIG_BAR_SIZE_3_4</td>
                <td>CONFIG_BAR_SIZE_5</td>
                <td>INIT[364:360]</td>
                <td>5'h0</td>
                <td>INIT[54]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>REFCLK_SEL</td>
                <td>LANE01_REFCLK_SEL</td>
                <td>INIT[366:365]</td>
                <td>2'h0</td>
                <td>INIT[55]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>REFCLK_SEL</td>
                <td>LANE23_REFCLK_SEL</td>
                <td>INIT[368:367]</td>
                <td>2'h0</td>
                <td>INIT[56]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PCLK_SEL</td>
                <td>PCIE_CORECLK_SEL</td>
                <td>INIT[370:369]</td>
                <td>2'h0</td>
                <td>INIT[57]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PCLK_SEL</td>
                <td>PIPE_PCLKIN_LANE01_SEL</td>
                <td>INIT[372:371]</td>
                <td>2'h0</td>
                <td>INIT[58]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PCLK_SEL</td>
                <td>PIPE_PCLKIN_LANE23_SEL</td>
                <td>INIT[374:373]</td>
                <td>2'h0</td>
                <td>INIT[59]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>ECPS_RSTN_SEL</td>
                <td>FABRIC_EPCS_RSTN_SEL</td>
                <td>INIT[378:375]</td>
                <td>4'h0</td>
                <td>INIT[60]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MBIST_CLK_SEL</td>
                <td>MBIST_CLK_SEL</td>
                <td>INIT[379:379]</td>
                <td>1'h0</td>
                <td>INIT[61]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SERDES_FATC_RESET</td>
                <td>FATC_RESET</td>
                <td>INIT[380:380]</td>
                <td>1'h1</td>
                <td>INIT[62]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>RC_OSC_SPLL_REFCLK_SEL</td>
                <td>RC_OSC_REFCLK_SEL</td>
                <td>INIT[381:381]</td>
                <td>1'h1</td>
                <td>INIT[63]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SPREAD_SPECTRUM_CLK</td>
                <td>PLL_SERDESIF_SSE</td>
                <td>INIT[382:382]</td>
                <td>1'h0</td>
                <td>INIT[64]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SPREAD_SPECTRUM_CLK</td>
                <td>PLL_SERDESIF_SSMD</td>
                <td>INIT[384:383]</td>
                <td>2'h0</td>
                <td>INIT[65]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SPREAD_SPECTRUM_CLK</td>
                <td>PLL_SERDESIF_SSMF</td>
                <td>INIT[389:385]</td>
                <td>5'h0</td>
                <td>INIT[66]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONF_AXI_MSTR_WNDW_0</td>
                <td>CONF_AXI_MSTR_WNDW_0</td>
                <td>INIT[421:390]</td>
                <td>32'h0</td>
                <td>INIT[67]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONF_AXI_MSTR_WNDW_1</td>
                <td>CONF_AXI_MSTR_WNDW_1</td>
                <td>INIT[453:422]</td>
                <td>32'h0</td>
                <td>INIT[68]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONF_AXI_MSTR_WNDW_2</td>
                <td>CONF_AXI_MSTR_WNDW_2</td>
                <td>INIT[485:454]</td>
                <td>32'h0</td>
                <td>INIT[69]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONF_AXI_MSTR_WNDW_3</td>
                <td>CONF_AXI_MSTR_WNDW_3</td>
                <td>INIT[489:486]</td>
                <td>4'h0</td>
                <td>INIT[70]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONF_AXI_SLV_WNDW_0</td>
                <td>CONF_AXI_SLV_WNDW_0</td>
                <td>INIT[521:490]</td>
                <td>32'h0</td>
                <td>INIT[71]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONF_AXI_SLV_WNDW_1</td>
                <td>CONF_AXI_SLV_WNDW_1</td>
                <td>INIT[553:522]</td>
                <td>32'h0</td>
                <td>INIT[72]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONF_AXI_SLV_WNDW_2</td>
                <td>CONF_AXI_SLV_WNDW_2</td>
                <td>INIT[585:554]</td>
                <td>32'h0</td>
                <td>INIT[73]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CONF_AXI_SLV_WNDW_3</td>
                <td>CONF_AXI_SLV_WNDW_3</td>
                <td>INIT[588:586]</td>
                <td>3'h0</td>
                <td>INIT[74]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>DESKEW_CONFIG</td>
                <td>DESKEW_PLL_REF_CLK</td>
                <td>INIT[590:589]</td>
                <td>2'h0</td>
                <td>INIT[75]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>DESKEW_CONFIG</td>
                <td>DESKEW_PLL_FDB_CLK</td>
                <td>INIT[592:591]</td>
                <td>2'h0</td>
                <td>INIT[76]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>DEBUG_MODE_KEY</td>
                <td>DEBUG_MODE_KEY</td>
                <td>INIT[600:593]</td>
                <td>8'h0</td>
                <td>INIT[77]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>ATSPEED_CLK_SEL</td>
                <td>ATSPEED_CLK_SEL</td>
                <td>INIT[601:601]</td>
                <td>1'h0</td>
                <td>INIT[78]</td>
                <td>1</td>
            </tr>
            <tr>
                <td>EXTRA_BITS</td>
                <td>EXTRA_BITS</td>
                <td>INIT[609:602]</td>
                <td>8'h0F</td>
                <td>INIT[79]</td>
                <td>1</td>
            </tr>
        </table>
        <p>(*) Lock Value = 0, disables modification of the Register field.</p>
        <p/>
        <h2>top_sb_0/top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP ( Security Settings )</h2>
        <table cellpadding="4">
            <tr>
                <th>Register</th>
                <th>Field</th>
                <th>ACT_UBITS</th>
                <th>Value</th>
                <th>Lock ACT_UBITS</th>
                <th>Lock Value(*)</th>
            </tr>
            <tr>
                <td>MM0_1_2_MS0_ALLOWED_R</td>
                <td>MM0_1_2_MS0_ALLOWED_R</td>
                <td>ACT_UBITS[0:0]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM0_1_2_MS1_ALLOWED_R</td>
                <td>MM0_1_2_MS1_ALLOWED_R</td>
                <td>ACT_UBITS[1:1]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM0_1_2_MS2_ALLOWED_R</td>
                <td>MM0_1_2_MS2_ALLOWED_R</td>
                <td>ACT_UBITS[2:2]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM0_1_2_MS3_ALLOWED_R</td>
                <td>MM0_1_2_MS3_ALLOWED_R</td>
                <td>ACT_UBITS[3:3]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM0_1_2_MS6_ALLOWED_R</td>
                <td>MM0_1_2_MS6_ALLOWED_R</td>
                <td>ACT_UBITS[4:4]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM0_1_2_MS0_ALLOWED_W</td>
                <td>MM0_1_2_MS0_ALLOWED_W</td>
                <td>ACT_UBITS[5:5]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM0_1_2_MS1_ALLOWED_W</td>
                <td>MM0_1_2_MS1_ALLOWED_W</td>
                <td>ACT_UBITS[6:6]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM0_1_2_MS2_ALLOWED_W</td>
                <td>MM0_1_2_MS2_ALLOWED_W</td>
                <td>ACT_UBITS[7:7]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM0_1_2_MS3_ALLOWED_W</td>
                <td>MM0_1_2_MS3_ALLOWED_W</td>
                <td>ACT_UBITS[8:8]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM0_1_2_MS6_ALLOWED_W</td>
                <td>MM0_1_2_MS6_ALLOWED_W</td>
                <td>ACT_UBITS[9:9]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM4_5_FIC64_MS0_ALLOWED_R</td>
                <td>MM4_5_FIC64_MS0_ALLOWED_R</td>
                <td>ACT_UBITS[10:10]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM4_5_FIC64_MS1_ALLOWED_R</td>
                <td>MM4_5_FIC64_MS1_ALLOWED_R</td>
                <td>ACT_UBITS[11:11]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM4_5_FIC64_MS2_ALLOWED_R</td>
                <td>MM4_5_FIC64_MS2_ALLOWED_R</td>
                <td>ACT_UBITS[12:12]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM4_5_FIC64_MS3_ALLOWED_R</td>
                <td>MM4_5_FIC64_MS3_ALLOWED_R</td>
                <td>ACT_UBITS[13:13]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM4_5_FIC64_MS6_ALLOWED_R</td>
                <td>MM4_5_FIC64_MS6_ALLOWED_R</td>
                <td>ACT_UBITS[14:14]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM4_5_FIC64_MS0_ALLOWED_W</td>
                <td>MM4_5_FIC64_MS0_ALLOWED_W</td>
                <td>ACT_UBITS[15:15]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM4_5_FIC64_MS1_ALLOWED_W</td>
                <td>MM4_5_FIC64_MS1_ALLOWED_W</td>
                <td>ACT_UBITS[16:16]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM4_5_FIC64_MS2_ALLOWED_W</td>
                <td>MM4_5_FIC64_MS2_ALLOWED_W</td>
                <td>ACT_UBITS[17:17]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM4_5_FIC64_MS3_ALLOWED_W</td>
                <td>MM4_5_FIC64_MS3_ALLOWED_W</td>
                <td>ACT_UBITS[18:18]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM4_5_FIC64_MS6_ALLOWED_W</td>
                <td>MM4_5_FIC64_MS6_ALLOWED_W</td>
                <td>ACT_UBITS[19:19]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM3_6_7_8_MS0_ALLOWED_R</td>
                <td>MM3_6_7_8_MS0_ALLOWED_R</td>
                <td>ACT_UBITS[20:20]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM3_6_7_8_MS1_ALLOWED_R</td>
                <td>MM3_6_7_8_MS1_ALLOWED_R</td>
                <td>ACT_UBITS[21:21]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM3_6_7_8_MS2_ALLOWED_R</td>
                <td>MM3_6_7_8_MS2_ALLOWED_R</td>
                <td>ACT_UBITS[22:22]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM3_6_7_8_MS3_ALLOWED_R</td>
                <td>MM3_6_7_8_MS3_ALLOWED_R</td>
                <td>ACT_UBITS[23:23]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM3_6_7_8_MS6_ALLOWED_R</td>
                <td>MM3_6_7_8_MS6_ALLOWED_R</td>
                <td>ACT_UBITS[24:24]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM3_6_7_8_MS0_ALLOWED_W</td>
                <td>MM3_6_7_8_MS0_ALLOWED_W</td>
                <td>ACT_UBITS[25:25]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM3_6_7_8_MS1_ALLOWED_W</td>
                <td>MM3_6_7_8_MS1_ALLOWED_W</td>
                <td>ACT_UBITS[26:26]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM3_6_7_8_MS2_ALLOWED_W</td>
                <td>MM3_6_7_8_MS2_ALLOWED_W</td>
                <td>ACT_UBITS[27:27]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM3_6_7_8_MS3_ALLOWED_W</td>
                <td>MM3_6_7_8_MS3_ALLOWED_W</td>
                <td>ACT_UBITS[28:28]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM3_6_7_8_MS6_ALLOWED_W</td>
                <td>MM3_6_7_8_MS6_ALLOWED_W</td>
                <td>ACT_UBITS[29:29]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM9_MS0_ALLOWED_R</td>
                <td>MM9_MS0_ALLOWED_R</td>
                <td>ACT_UBITS[30:30]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM9_MS1_ALLOWED_R</td>
                <td>MM9_MS1_ALLOWED_R</td>
                <td>ACT_UBITS[31:31]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM9_MS2_ALLOWED_R</td>
                <td>MM9_MS2_ALLOWED_R</td>
                <td>ACT_UBITS[32:32]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM9_MS3_ALLOWED_R</td>
                <td>MM9_MS3_ALLOWED_R</td>
                <td>ACT_UBITS[33:33]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM9_MS6_ALLOWED_R</td>
                <td>MM9_MS6_ALLOWED_R</td>
                <td>ACT_UBITS[34:34]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM9_MS0_ALLOWED_W</td>
                <td>MM9_MS0_ALLOWED_W</td>
                <td>ACT_UBITS[35:35]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM9_MS1_ALLOWED_W</td>
                <td>MM9_MS1_ALLOWED_W</td>
                <td>ACT_UBITS[36:36]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM9_MS2_ALLOWED_W</td>
                <td>MM9_MS2_ALLOWED_W</td>
                <td>ACT_UBITS[37:37]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM9_MS3_ALLOWED_W</td>
                <td>MM9_MS3_ALLOWED_W</td>
                <td>ACT_UBITS[38:38]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>MM9_MS6_ALLOWED_W</td>
                <td>MM9_MS6_ALLOWED_W</td>
                <td>ACT_UBITS[39:39]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>NVM0_LOWER_M3ACCESS</td>
                <td>NVM0_LOWER_M3ACCESS</td>
                <td>ACT_UBITS[40:40]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>NVM0_LOWER_FABRIC_ACCESS</td>
                <td>NVM0_LOWER_FABRIC_ACCESS</td>
                <td>ACT_UBITS[41:41]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>NVM0_LOWER_OTHERS_ACCESS</td>
                <td>NVM0_LOWER_OTHERS_ACCESS</td>
                <td>ACT_UBITS[42:42]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>NVM0_LOWER_ALLOWED</td>
                <td>NVM0_LOWER_ALLOWED</td>
                <td>ACT_UBITS[43:43]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>NVM0_UPPER_M3ACCESS</td>
                <td>NVM0_UPPER_M3ACCESS</td>
                <td>ACT_UBITS[44:44]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>NVM0_UPPER_FABRIC_ACCESS</td>
                <td>NVM0_UPPER_FABRIC_ACCESS</td>
                <td>ACT_UBITS[45:45]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>NVM0_UPPER_OTHERS_ACCESS</td>
                <td>NVM0_UPPER_OTHERS_ACCESS</td>
                <td>ACT_UBITS[46:46]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>NVM0_UPPER_ALLOWED</td>
                <td>NVM0_UPPER_ALLOWED</td>
                <td>ACT_UBITS[47:47]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>NVM1_LOWER_M3ACCESS</td>
                <td>NVM1_LOWER_M3ACCESS</td>
                <td>ACT_UBITS[48:48]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>NVM1_LOWER_FABRIC_ACCESS</td>
                <td>NVM1_LOWER_FABRIC_ACCESS</td>
                <td>ACT_UBITS[49:49]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>NVM1_LOWER_OTHERS_ACCESS</td>
                <td>NVM1_LOWER_OTHERS_ACCESS</td>
                <td>ACT_UBITS[50:50]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>NVM1_LOWER_ALLOWED</td>
                <td>NVM1_LOWER_ALLOWED</td>
                <td>ACT_UBITS[51:51]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>NVM1_UPPER_M3ACCESS</td>
                <td>NVM1_UPPER_M3ACCESS</td>
                <td>ACT_UBITS[52:52]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>NVM1_UPPER_FABRIC_ACCESS</td>
                <td>NVM1_UPPER_FABRIC_ACCESS</td>
                <td>ACT_UBITS[53:53]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>NVM1_UPPER_OTHERS_ACCESS</td>
                <td>NVM1_UPPER_OTHERS_ACCESS</td>
                <td>ACT_UBITS[54:54]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>NVM1_UPPER_ALLOWED</td>
                <td>NVM1_UPPER_ALLOWED</td>
                <td>ACT_UBITS[55:55]</td>
                <td>1'h1</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
        </table>
        <p>(*) Lock Value = 0, disables modification of the Register field.</p>
        <p/>
        <h2>System controller / M3 Settings</h2>
        <table cellpadding="4">
            <tr>
                <th>Function</th>
                <th>Enabled</th>
            </tr>
            <tr>
                <td>System controller suspended mode</td>
                <td>No</td>
            </tr>
            <tr>
                <td>M3</td>
                <td>Yes</td>
            </tr>
        </table>
        <h2>CCC-SW0 ( Unused pin tie-off )</h2>
        <table cellpadding="4">
            <tr>
                <th>Input Pin</th>
                <th>Tie-Off</th>
            </tr>
            <tr>
                <td>PLL_POWERDOWN_N</td>
                <td>0</td>
            </tr>
            <tr>
                <td>PRESET_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>NGMUX0_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>NGMUX1_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>NGMUX2_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>NGMUX3_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PLL_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPD0_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPD1_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPD2_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPD3_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CLK0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CLK1</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CLK2</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CLK3</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PCLK</td>
                <td>1</td>
            </tr>
        </table>
        <h2>CCC-SW1 ( Unused pin tie-off )</h2>
        <table cellpadding="4">
            <tr>
                <th>Input Pin</th>
                <th>Tie-Off</th>
            </tr>
            <tr>
                <td>PLL_POWERDOWN_N</td>
                <td>0</td>
            </tr>
            <tr>
                <td>PRESET_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>NGMUX0_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>NGMUX1_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>NGMUX2_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>NGMUX3_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PLL_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPD0_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPD1_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPD2_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPD3_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CLK0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CLK1</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CLK2</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CLK3</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PCLK</td>
                <td>1</td>
            </tr>
        </table>
        <h2>CCC-NW0 ( Unused pin tie-off )</h2>
        <table cellpadding="4">
            <tr>
                <th>Input Pin</th>
                <th>Tie-Off</th>
            </tr>
            <tr>
                <td>PLL_POWERDOWN_N</td>
                <td>0</td>
            </tr>
            <tr>
                <td>PRESET_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>NGMUX0_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>NGMUX1_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>NGMUX2_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>NGMUX3_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PLL_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPD0_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPD1_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPD2_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPD3_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CLK0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CLK1</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CLK2</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CLK3</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PCLK</td>
                <td>1</td>
            </tr>
        </table>
        <h2>CCC-NW1 ( Unused pin tie-off )</h2>
        <table cellpadding="4">
            <tr>
                <th>Input Pin</th>
                <th>Tie-Off</th>
            </tr>
            <tr>
                <td>PLL_POWERDOWN_N</td>
                <td>0</td>
            </tr>
            <tr>
                <td>PRESET_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>NGMUX0_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>NGMUX1_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>NGMUX2_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>NGMUX3_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PLL_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPD0_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPD1_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPD2_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPD3_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CLK0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CLK1</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CLK2</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CLK3</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PCLK</td>
                <td>1</td>
            </tr>
        </table>
        <h2>CCC-NE0 ( Unused pin tie-off )</h2>
        <table cellpadding="4">
            <tr>
                <th>Input Pin</th>
                <th>Tie-Off</th>
            </tr>
            <tr>
                <td>PLL_POWERDOWN_N</td>
                <td>0</td>
            </tr>
            <tr>
                <td>PRESET_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>NGMUX0_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>NGMUX1_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>NGMUX2_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>NGMUX3_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PLL_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPD0_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPD1_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPD2_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>GPD3_ARST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CLK0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CLK1</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CLK2</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CLK3</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PCLK</td>
                <td>1</td>
            </tr>
        </table>
        <h2>SERDES_IF_0 ( Unused pin tie-off )</h2>
        <table cellpadding="4">
            <tr>
                <th>Input Pin</th>
                <th>Tie-Off</th>
            </tr>
            <tr>
                <td>SERDESIF_CORE_RESET_N</td>
                <td>0</td>
            </tr>
            <tr>
                <td>SERDESIF_PHY_RESET_N</td>
                <td>0</td>
            </tr>
            <tr>
                <td>APB_RSTN</td>
                <td>0</td>
            </tr>
            <tr>
                <td>EPCS_PWRDN[1:0]</td>
                <td>11</td>
            </tr>
            <tr>
                <td>EPCS_RSTN[1:0]</td>
                <td>11</td>
            </tr>
            <tr>
                <td>PERST_N</td>
                <td>1</td>
            </tr>
            <tr>
                <td>APB_CLK</td>
                <td>1</td>
            </tr>
            <tr>
                <td>CLK_BASE</td>
                <td>1</td>
            </tr>
            <tr>
                <td>FAB_REF_CLK</td>
                <td>1</td>
            </tr>
            <tr>
                <td>XAUI_FB_CLK</td>
                <td>1</td>
            </tr>
            <tr>
                <td>FAB_REF_CLK</td>
                <td>1</td>
            </tr>
        </table>
    </body>
</html>
