
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117438                       # Number of seconds simulated
sim_ticks                                117437507033                       # Number of ticks simulated
final_tick                               1168783487025                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 112388                       # Simulator instruction rate (inst/s)
host_op_rate                                   141736                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6019100                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887944                       # Number of bytes of host memory used
host_seconds                                 19510.81                       # Real time elapsed on the host
sim_insts                                  2192781686                       # Number of instructions simulated
sim_ops                                    2765386869                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       860800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1450624                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2315008                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1419392                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1419392                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6725                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11333                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18086                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11089                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11089                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16349                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7329856                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14169                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12352306                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                19712680                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16349                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14169                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30518                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12086360                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12086360                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12086360                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16349                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7329856                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14169                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12352306                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               31799040                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140981402                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23684865                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19404221                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2010609                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9629227                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9357327                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2424792                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92315                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    105117961                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127130548                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23684865                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11782119                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27544862                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6025532                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3807720                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12299260                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572516                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140468174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.107656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.532568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       112923312     80.39%     80.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2220255      1.58%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3773485      2.69%     84.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2195144      1.56%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1718277      1.22%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1518242      1.08%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          929340      0.66%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2323527      1.65%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12866592      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140468174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168000                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.901754                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       104454939                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4981038                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26963479                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        71288                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3997422                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3882633                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     153277233                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1204                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3997422                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       104982335                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         598538                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3481919                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26490280                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       917673                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152237212                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         93287                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       529348                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    214914918                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    708267952                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    708267952                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        42924543                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34226                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17139                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2668490                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14162132                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7226380                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70065                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1643942                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         147241695                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34227                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        138179818                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        89310                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21995679                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48849477                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140468174                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.983709                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.546084                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84090496     59.86%     59.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21636931     15.40%     75.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11647024      8.29%     83.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8659354      6.16%     89.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8443715      6.01%     95.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3122562      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2372178      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       317273      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       178641      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140468174                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         122754     27.97%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        164417     37.46%     65.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151720     34.57%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116630748     84.41%     84.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1870452      1.35%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12460428      9.02%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7201103      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     138179818                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.980128                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             438891                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417356005                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    169271835                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135228579                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138618709                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       281470                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2986325                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       119357                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3997422                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         401518                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53365                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    147275922                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       765079                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14162132                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7226380                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17139                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         43039                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1154875                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1071009                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2225884                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136026446                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12146518                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2153366                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19347415                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19248056                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7200897                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.964854                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135228641                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135228579                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79954114                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221536215                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.959194                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360908                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     24011989                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2027539                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136470752                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.903228                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.712659                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86616360     63.47%     63.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24030502     17.61%     81.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9397171      6.89%     87.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4940118      3.62%     91.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4205941      3.08%     94.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2023474      1.48%     96.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       952342      0.70%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1474984      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2829860      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136470752                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2829860                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280917033                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          298551363                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23563                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 513228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.409814                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.409814                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.709313                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.709313                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611690773                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188807152                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      143062123                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140981402                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21856065                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18020687                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1944452                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8799247                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8368642                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2288894                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85894                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106286283                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120107960                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21856065                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10657536                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25089026                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5782872                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3228303                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12331518                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1609697                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138409544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.065186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.485699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113320518     81.87%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1304636      0.94%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1853323      1.34%     84.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2417046      1.75%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2712521      1.96%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2021282      1.46%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1163673      0.84%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1701429      1.23%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11915116      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138409544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.155028                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.851942                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105109697                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4797637                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24638459                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        58059                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3805691                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3487898                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          245                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     144882065                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3805691                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105842622                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1050096                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2435355                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23966370                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1309403                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143921046                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1320                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        264424                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       540957                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1027                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    200705898                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    672374648                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    672374648                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163794339                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36911515                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37937                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21946                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3956731                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13661097                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7105047                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       118110                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1549913                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         139904773                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37889                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        130819441                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25867                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20304198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48037414                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5909                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    138409544                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.945162                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.505574                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     83069542     60.02%     60.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22278587     16.10%     76.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12338635      8.91%     85.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7972150      5.76%     90.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7316167      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2916674      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1768878      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       505460      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       243451      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138409544                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62877     22.75%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         92079     33.31%     56.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121468     43.94%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    109825510     83.95%     83.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2001569      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15990      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11926126      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7050246      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     130819441                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.927920                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             276425                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002113                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    400350717                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    160247191                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    128333556                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     131095866                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       321008                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2851857                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          119                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       176360                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           90                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3805691                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         790279                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107608                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    139942662                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1334198                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13661097                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7105047                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21899                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         82032                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          331                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1140849                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1104177                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2245026                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    129064206                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11764358                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1755234                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18813062                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18078321                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7048704                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.915470                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             128333798                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            128333556                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75180966                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        204238273                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.910287                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368104                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95927506                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117898863                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22052031                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31980                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1976349                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134603853                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.875895                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.683192                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86817178     64.50%     64.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22974287     17.07%     81.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9023467      6.70%     88.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4646217      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4048874      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1946879      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1686298      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       793912      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2666741      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134603853                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95927506                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117898863                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17737927                       # Number of memory references committed
system.switch_cpus1.commit.loads             10809240                       # Number of loads committed
system.switch_cpus1.commit.membars              15990                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16908987                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106270313                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2405655                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2666741                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           271888006                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          283707533                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45360                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2571858                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95927506                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117898863                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95927506                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.469666                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.469666                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.680427                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.680427                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       581563291                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      178059311                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      135748460                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31980                       # number of misc regfile writes
system.l2.replacements                          18088                       # number of replacements
system.l2.tagsinuse                       8191.969904                       # Cycle average of tags in use
system.l2.total_refs                           666285                       # Total number of references to valid blocks.
system.l2.sampled_refs                          26280                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.353311                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           112.276717                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      4.564800                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1864.412787                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      4.027589                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3227.231786                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1078.857334                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1900.598890                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013706                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000557                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.227589                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000492                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.393949                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.131696                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.232007                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999996                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        26255                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39216                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   65471                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            30502                       # number of Writeback hits
system.l2.Writeback_hits::total                 30502                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        26255                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39216                       # number of demand (read+write) hits
system.l2.demand_hits::total                    65471                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        26255                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39216                       # number of overall hits
system.l2.overall_hits::total                   65471                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         6725                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        11325                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 18078                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   8                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         6725                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        11333                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18086                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         6725                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        11333                       # number of overall misses
system.l2.overall_misses::total                 18086                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2557875                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1411094234                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2236405                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2269097104                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3684985618                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      1508598                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1508598                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2557875                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1411094234                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2236405                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2270605702                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3686494216                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2557875                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1411094234                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2236405                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2270605702                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3686494216                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        32980                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        50541                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               83549                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        30502                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             30502                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 8                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        32980                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        50549                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                83557                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        32980                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        50549                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               83557                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.203911                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.224076                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.216376                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.203911                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.224198                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.216451                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.203911                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.224198                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.216451                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       170525                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 209828.138885                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 172031.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 200361.775188                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 203838.124682                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 188574.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 188574.750000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       170525                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 209828.138885                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 172031.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 200353.454690                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 203831.373217                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       170525                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 209828.138885                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 172031.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 200353.454690                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 203831.373217                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11089                       # number of writebacks
system.l2.writebacks::total                     11089                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         6725                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        11325                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18078                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            8                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              8                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         6725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        11333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18086                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         6725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        11333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18086                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1684317                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1019394415                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1481066                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1609030461                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2631590259                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      1043080                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1043080                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1684317                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1019394415                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1481066                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1610073541                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2632633339                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1684317                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1019394415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1481066                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1610073541                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2632633339                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.203911                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.224076                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.216376                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.203911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.224198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.216451                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.203911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.224198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.216451                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 112287.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 151582.812639                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 113928.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142077.744901                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 145568.661301                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       130385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       130385                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 112287.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 151582.812639                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 113928.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 142069.490956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 145561.945096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 112287.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 151582.812639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 113928.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 142069.490956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 145561.945096                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               460.997301                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012306897                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2195893.485900                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.997301                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12299245                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12299245                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12299245                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12299245                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12299245                       # number of overall hits
system.cpu0.icache.overall_hits::total       12299245                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2839875                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2839875                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2839875                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2839875                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2839875                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2839875                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12299260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12299260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12299260                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12299260                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12299260                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12299260                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       189325                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       189325                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       189325                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       189325                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       189325                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       189325                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2682575                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2682575                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2682575                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2682575                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2682575                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2682575                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178838.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178838.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178838.333333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178838.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178838.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178838.333333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32980                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162340848                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33236                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4884.488145                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.418090                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.581910                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903977                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096023                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9060240                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9060240                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17119                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17119                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16133089                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16133089                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16133089                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16133089                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84205                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84205                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84205                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84205                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84205                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84205                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8570471495                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8570471495                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8570471495                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8570471495                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8570471495                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8570471495                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9144445                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9144445                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16217294                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16217294                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16217294                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16217294                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009208                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009208                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005192                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005192                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005192                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005192                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 101781.028383                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 101781.028383                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 101781.028383                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 101781.028383                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 101781.028383                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 101781.028383                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8674                       # number of writebacks
system.cpu0.dcache.writebacks::total             8674                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51225                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51225                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51225                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51225                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51225                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51225                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32980                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32980                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32980                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32980                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32980                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32980                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3181562752                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3181562752                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3181562752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3181562752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3181562752                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3181562752                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 96469.458824                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96469.458824                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 96469.458824                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96469.458824                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 96469.458824                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96469.458824                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996158                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009193297                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2034663.905242                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996158                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12331502                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12331502                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12331502                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12331502                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12331502                       # number of overall hits
system.cpu1.icache.overall_hits::total       12331502                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2992902                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2992902                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2992902                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2992902                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2992902                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2992902                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12331518                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12331518                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12331518                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12331518                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12331518                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12331518                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 187056.375000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 187056.375000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 187056.375000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 187056.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 187056.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 187056.375000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2344505                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2344505                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2344505                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2344505                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2344505                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2344505                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 180346.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 180346.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 180346.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 180346.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 180346.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 180346.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50549                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171173190                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50805                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3369.219368                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.280907                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.719093                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911254                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088746                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8759640                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8759640                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6892889                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6892889                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16863                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16863                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15990                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15990                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15652529                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15652529                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15652529                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15652529                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       145169                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       145169                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2829                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2829                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       147998                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        147998                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       147998                       # number of overall misses
system.cpu1.dcache.overall_misses::total       147998                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17077499272                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17077499272                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    429985413                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    429985413                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17507484685                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17507484685                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17507484685                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17507484685                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8904809                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8904809                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6895718                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6895718                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15990                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15990                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15800527                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15800527                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15800527                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15800527                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016302                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016302                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000410                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000410                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009367                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009367                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009367                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009367                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 117638.747060                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 117638.747060                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 151992.015907                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 151992.015907                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 118295.414026                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 118295.414026                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 118295.414026                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 118295.414026                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1263499                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 126349.900000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21828                       # number of writebacks
system.cpu1.dcache.writebacks::total            21828                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        94628                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        94628                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2821                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2821                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        97449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        97449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        97449                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        97449                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50541                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50541                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            8                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50549                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50549                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50549                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50549                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4934127011                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4934127011                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1574998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1574998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4935702009                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4935702009                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4935702009                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4935702009                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005676                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005676                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003199                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003199                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003199                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003199                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 97626.224471                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97626.224471                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 196874.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 196874.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 97641.931769                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97641.931769                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 97641.931769                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97641.931769                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
