# Computer Architecture Assignment: Stored-Program Concept & ISA Execution

**Author:** Laksh Agrawal
**Assignment:** Demonstrating the Stored-Program Concept with RISC-V

---

## üìã Overview

This project demonstrates the stored-program concept using a RISC-V assembly program that computes the sum of integers from 1 to N. It includes performance counters, execution tracing, and data visualization to illustrate how an Instruction Set Architecture (ISA) executes programs.

---

## üì¶ Deliverables

1. **sum.s** - RISC-V assembly program with performance counters
2. **trace.csv** - Execution trace showing PC, instructions, and memory accesses
3. **analyze_trace.py** - Python script for trace analysis
4. **histogram.png** - Instruction category distribution
5. **pc_plot.png** - Program counter visualization
6. **reflection.md** - Analysis of stored-program concept
7. **README.md** - This file

---

## üöÄ How to Run

### Part A & B: Running the RISC-V Program

#### Using RARS (Recommended)
1. Download RARS from: https://github.com/TheThirdOne/rars
2. Open `sum.s` in RARS
3. Click **Assemble** (or press F3)
4. Click **Run** (or press F5)
5. View results in the **Data Segment**:
   - `sum`: Contains the result (55 for N=10)
   - `total_instr`: Total instructions executed
   - `total_loads`: Total load operations
   - `total_stores`: Total store operations
   - `total_branches`: Total branches taken

#### Using Venus (Alternative)
1. Visit: https://venus.cs61c.org/
2. Upload `sum.s`
3. Click **Simulator** tab
4. Click **Assemble & Simulate**
5. View memory values in the **Memory** section

#### Modifying Input Value
Change the value of N in the `.data` section of `sum.s`:
```assembly
N: .word 10    # Change 10 to any value (try 0, 5, 100, etc.)
```

### Part C: Generating Execution Trace

#### Using RARS
1. Open `sum.s` in RARS
2. Assemble the program (F3)
3. Go to **Tools** ‚Üí **Instruction Statistics**
4. Enable **Step Mode** (Run ‚Üí Step)
5. Manually record each instruction's:
   - Step number
   - PC value
   - Instruction mnemonic
   - Register written
   - Memory access (if any)

#### Automated Trace Generation (Advanced)
For automated trace generation, you can use RARS with the following approach:
1. Use RARS built-in logging features
2. Or implement a custom trace generator using RARS API
3. A sample `trace.csv` is provided showing the format

### Part D: Python Analysis & Visualization

#### Requirements
```bash
pip install pandas matplotlib numpy
```

#### Running the Analysis
```bash
python analyze_trace.py
```

This generates:
- **histogram.png**: Shows distribution of instruction types
- **pc_plot.png**: Visualizes control flow through PC values

#### Expected Output
```
============================================================
RISC-V Trace Analytics
============================================================
Reading trace file: trace.csv
Total instructions in trace: 108

Generating instruction category histogram...

Instruction category breakdown:
  ALU: 89 (82.4%)
  Store: 5 (4.6%)
  Branch: 11 (10.2%)
  Load: 1 (0.9%)
  System: 2 (1.9%)

...
============================================================
Analysis complete!
Generated files: histogram.png, pc_plot.png
============================================================
```

---

## üîç Program Explanation

### Algorithm: Sum of 1 to N

The program implements this algorithm:
```
S = 0
for i = 1 to N:
    S = S + i
return S
```

For N = 10: S = 1+2+3+4+5+6+7+8+9+10 = 55

### Register Usage

| Register | Purpose |
|----------|---------|
| s0 | Stores N (input value) |
| s1 | Accumulator for sum |
| s2 | Loop counter (i) |
| s3 | Instruction counter |
| s4 | Load operation counter |
| s5 | Store operation counter |
| s6 | Branch taken counter |

### Key Features

1. **Edge Case Handling**: Correctly handles N=0 (result is 0)
2. **Performance Counters**: Tracks all four metrics during execution
3. **Memory Efficiency**: Uses only essential memory locations
4. **Clear Structure**: Well-commented and organized code

### Performance Counters

The program tracks:
- **Total Instructions**: Every instruction executed (including counter updates)
- **Total Loads**: Only the initial load of N from memory
- **Total Stores**: All memory writes (result + 4 counter values)
- **Total Branches**: All taken branches (loop iterations + exit conditions)

---

## üìä Expected Results

### For N = 10

| Metric | Value | Explanation |
|--------|-------|-------------|
| Sum | 55 | 1+2+3+4+5+6+7+8+9+10 |
| Total Instructions | ~108 | Varies based on counter tracking |
| Total Loads | 1 | Loading N from memory |
| Total Stores | 5 | Storing sum + 4 counters |
| Total Branches | 11 | 10 loop iterations + 1 exit |

### For N = 0

| Metric | Value | Explanation |
|--------|-------|-------------|
| Sum | 0 | No iterations |
| Total Instructions | ~20 | Only initialization + exit |
| Total Loads | 1 | Loading N from memory |
| Total Stores | 5 | Storing sum + 4 counters |
| Total Branches | 1 | Initial blez branch taken |

---

## üìà Visualization Analysis

### Histogram (histogram.png)
Shows the distribution of instruction types:
- **ALU Operations**: Majority (~82%) - arithmetic and logical operations
- **Branch Instructions**: ~10% - control flow (loops, conditionals)
- **Store Operations**: ~5% - writing results to memory
- **Load Operations**: ~1% - reading input from memory
- **System Calls**: ~2% - program termination

### PC Plot (pc_plot.png)
Visualizes the program counter over time:
- **Vertical patterns**: Show repeated execution (loops)
- **Horizontal segments**: Sequential instruction execution
- **Jumps**: Branch instructions causing non-sequential flow
- **Loop structure**: Clearly visible as repeated PC values

---

## üéì Educational Insights

### Stored-Program Concept
This assignment demonstrates:
1. **Instructions as Data**: Both program and data reside in memory
2. **Sequential Execution**: PC advances through instructions
3. **Control Flow**: Branches modify execution sequence
4. **Memory Hierarchy**: Separation of code (.text) and data (.data)

### ISA Role
The RISC-V ISA defines:
1. **Instruction Format**: How operations are encoded
2. **Register Set**: Available storage locations
3. **Memory Model**: How data is accessed
4. **Execution Semantics**: What each instruction does

---

## üîß Testing Different Values

Try these test cases:

```assembly
N: .word 0     # Edge case: should give sum = 0
N: .word 1     # Base case: should give sum = 1
N: .word 5     # Small: should give sum = 15
N: .word 10    # Default: should give sum = 55
N: .word 100   # Large: should give sum = 5050
```

Formula: S = N √ó (N + 1) / 2

---

## üìö References

- **RARS**: RISC-V Assembler and Runtime Simulator - https://github.com/TheThirdOne/rars
- **Venus**: Online RISC-V Simulator - https://venus.cs61c.org/
- **RISC-V ISA Specification**: https://riscv.org/technical/specifications/
- **Computer Organization and Design** (Patterson & Hennessy)

---

## ‚úÖ Rubric Checklist

- [x] **Correctness (4 points)**
  - [x] Program computes sum correctly
  - [x] Handles N=0 edge case
  - [x] Result stored in memory
  
- [x] **Counters (2 points)**
  - [x] Instruction counter implemented
  - [x] Load/Store/Branch counters implemented
  - [x] Counters stored in memory
  
- [x] **Analysis/Plots (3 points)**
  - [x] Trace CSV generated with required columns
  - [x] Python script parses and analyzes trace
  - [x] Histogram and PC plot generated
  
- [x] **Clarity (1 point)**
  - [x] Well-documented code
  - [x] Clear README with instructions
  - [x] Comprehensive reflection

---

## üêõ Troubleshooting

### RARS Issues
- **Error: Label not found**: Check that labels match exactly (case-sensitive)
- **Invalid instruction**: Verify RISC-V syntax (comma-separated operands)
- **Memory access violation**: Ensure addresses are within valid range

### Python Issues
- **Module not found**: Install required packages with `pip install pandas matplotlib numpy`
- **File not found**: Ensure `trace.csv` is in the same directory
- **Encoding errors**: Save CSV with UTF-8 encoding

### Analysis Issues
- **Empty plots**: Verify trace.csv has data and correct format
- **Wrong instruction counts**: Check that trace includes all executed instructions

---

## üìù Notes

- The assembly program is designed for educational purposes
- Counter accuracy depends on careful tracking of each instruction
- Trace generation may require manual stepping in RARS
- Python script works with any trace following the specified format

---

## üìß Contact

For questions or issues, please contact [your email] or refer to course materials.

---

**End of README**
