#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Oct 21 23:31:50 2022
# Process ID: 1836
# Current directory: C:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.runs/fft_fft_0_0_synth_1
# Command line: vivado.exe -log fft_fft_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fft_fft_0_0.tcl
# Log file: C:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.runs/fft_fft_0_0_synth_1/fft_fft_0_0.vds
# Journal file: C:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.runs/fft_fft_0_0_synth_1\vivado.jou
# Running On: BenWang, OS: Windows, CPU Frequency: 3893 MHz, CPU Physical cores: 12, Host memory: 29939 MB
#-----------------------------------------------------------
source fft_fft_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1676.379 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top fft_fft_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28288
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1676.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fft_fft_0_0' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ip/fft_fft_0_0/synth/fft_fft_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'fft' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_X_R_i_RAM_AUTO_1R1W' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_X_R_i_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fft_X_R_i_RAM_AUTO_1R1W' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_X_R_i_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft_OUT_R_o_0_RAM_AUTO_1R1W' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_OUT_R_o_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fft_OUT_R_o_0_RAM_AUTO_1R1W' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_OUT_R_o_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft_fft_Pipeline_1' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_flow_control_loop_pipe_sequential_init' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_fft_Pipeline_1' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_fft_Pipeline_2' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_Pipeline_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fft_fft_Pipeline_2' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_Pipeline_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_fft_exec' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_fft_exec_W_real_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_W_real_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './fft_fft_exec_W_real_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_W_real_ROM_AUTO_1R.v:33]
INFO: [Synth 8-3876] $readmem data file './fft_fft_exec_W_real_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_W_real_ROM_AUTO_1R.v:34]
INFO: [Synth 8-6155] done synthesizing module 'fft_fft_exec_W_real_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_W_real_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft_fft_exec_W_imag_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_W_imag_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './fft_fft_exec_W_imag_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_W_imag_ROM_AUTO_1R.v:33]
INFO: [Synth 8-3876] $readmem data file './fft_fft_exec_W_imag_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_W_imag_ROM_AUTO_1R.v:34]
INFO: [Synth 8-6155] done synthesizing module 'fft_fft_exec_W_imag_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_W_imag_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft_fft_exec_Stage0_R_RAM_AUTO_1R1W' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Stage0_R_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fft_fft_exec_Stage0_R_RAM_AUTO_1R1W' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Stage0_R_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft_fft_exec_Stage1_R_RAM_AUTO_1R1W' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Stage1_R_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fft_fft_exec_Stage1_R_RAM_AUTO_1R1W' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Stage1_R_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft_fft_exec_Pipeline_All_Loop' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_All_Loop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fft_fft_exec_Pipeline_All_Loop' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_All_Loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_fft_exec_Pipeline_DFT_Loop' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_DFT_Loop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fft_fft_exec_Pipeline_DFT_Loop' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_DFT_Loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_fft_exec_Pipeline_DFT_Loop9' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_DFT_Loop9.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fft_fft_exec_Pipeline_DFT_Loop9' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_DFT_Loop9.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_fft_exec_Pipeline_DFT_Loop10' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_DFT_Loop10.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fft_fft_exec_Pipeline_DFT_Loop10' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_DFT_Loop10.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_fft_exec_Pipeline_DFT_Loop11' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_DFT_Loop11.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fft_fft_exec_Pipeline_DFT_Loop11' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_DFT_Loop11.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_fft_exec_Pipeline_DFT_Loop12' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_DFT_Loop12.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fft_fft_exec_Pipeline_DFT_Loop12' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_DFT_Loop12.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_fft_exec_Pipeline_DFT_Loop13' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_DFT_Loop13.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fft_fft_exec_Pipeline_DFT_Loop13' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_DFT_Loop13.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_fft_exec_Pipeline_DFT_Loop14' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_DFT_Loop14.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fft_fft_exec_Pipeline_DFT_Loop14' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_DFT_Loop14.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_fft_exec_Pipeline_DFT_Loop15' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_DFT_Loop15.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fft_fft_exec_Pipeline_DFT_Loop15' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_DFT_Loop15.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_fft_exec_Pipeline_DFT_Loop16' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_DFT_Loop16.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fft_fft_exec_Pipeline_DFT_Loop16' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_DFT_Loop16.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_fft_exec_Pipeline_DFT_Loop17' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_DFT_Loop17.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fft_fft_exec_Pipeline_DFT_Loop17' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec_Pipeline_DFT_Loop17.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_fsub_32ns_32ns_32_5_full_dsp_1' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fsub_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_fsub_32ns_32ns_32_5_full_dsp_1_ip' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/ip/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'fft_fsub_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/ip/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft_fsub_32ns_32ns_32_5_full_dsp_1' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fsub_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_fadd_32ns_32ns_32_5_full_dsp_1' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_fadd_32ns_32ns_32_5_full_dsp_1_ip' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/ip/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/ip/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_fmul_32ns_32ns_32_4_max_dsp_1' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_fmul_32ns_32ns_32_4_max_dsp_1_ip' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/ip/fft_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/ip/fft_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fft_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_fft_exec' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_exec.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_fft_Pipeline_3' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_Pipeline_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_mux_42_32_1_1' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_mux_42_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_mux_42_32_1_1' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_mux_42_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_fft_Pipeline_3' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_Pipeline_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_fft_Pipeline_4' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_Pipeline_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fft_fft_Pipeline_4' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_Pipeline_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_control_s_axi' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_control_s_axi.v:233]
INFO: [Synth 8-6155] done synthesizing module 'fft_control_s_axi' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_store' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_fifo' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_srl' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_srl' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_fifo' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_fifo__parameterized0' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_mem' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_mem' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_fifo__parameterized0' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_fifo__parameterized1' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_srl__parameterized0' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_srl__parameterized0' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_fifo__parameterized1' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_fifo__parameterized2' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_srl__parameterized1' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_srl__parameterized1' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_fifo__parameterized2' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_store' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_load' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_fifo__parameterized3' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_mem__parameterized0' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_mem__parameterized0' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_fifo__parameterized3' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_load' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_write' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_reg_slice' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_reg_slice' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_fifo__parameterized4' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_srl__parameterized2' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_srl__parameterized2' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_fifo__parameterized4' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_throttle' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_reg_slice__parameterized0' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_fifo__parameterized5' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_srl__parameterized3' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_srl__parameterized3' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_fifo__parameterized5' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_fifo__parameterized6' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_srl__parameterized4' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_srl__parameterized4' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_fifo__parameterized6' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_throttle' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_reg_slice__parameterized1' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_write' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_read' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'fft_input_0_m_axi_reg_slice__parameterized2' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi_read' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_0_m_axi' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_store' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_fifo' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_srl' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_srl' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_fifo' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_fifo__parameterized0' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_mem' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_mem' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_fifo__parameterized0' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_fifo__parameterized1' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_srl__parameterized0' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_srl__parameterized0' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_fifo__parameterized1' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_fifo__parameterized2' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_srl__parameterized1' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_srl__parameterized1' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_fifo__parameterized2' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_store' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_load' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_fifo__parameterized3' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_mem__parameterized0' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_mem__parameterized0' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_fifo__parameterized3' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_load' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_write' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_reg_slice' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_reg_slice' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_fifo__parameterized4' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_srl__parameterized2' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_srl__parameterized2' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_fifo__parameterized4' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_throttle' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_reg_slice__parameterized0' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_fifo__parameterized5' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_srl__parameterized3' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_srl__parameterized3' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_fifo__parameterized5' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_fifo__parameterized6' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_srl__parameterized4' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_srl__parameterized4' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_fifo__parameterized6' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_throttle' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_reg_slice__parameterized1' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_write' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_read' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'fft_input_1_m_axi_reg_slice__parameterized2' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi_read' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_1_m_axi' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_input_1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_output_0_m_axi' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_output_0_m_axi_store' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'fft_output_0_m_axi_fifo' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_output_0_m_axi_srl' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_output_0_m_axi_srl' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_output_0_m_axi_fifo' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_output_0_m_axi_fifo__parameterized0' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_output_0_m_axi_mem' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'fft_output_0_m_axi_mem' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'fft_output_0_m_axi_fifo__parameterized0' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_output_0_m_axi_fifo__parameterized1' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_output_0_m_axi_srl__parameterized0' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_output_0_m_axi_srl__parameterized0' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_output_0_m_axi_fifo__parameterized1' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_output_0_m_axi_fifo__parameterized2' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_output_0_m_axi_srl__parameterized1' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_output_0_m_axi_srl__parameterized1' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_output_0_m_axi_fifo__parameterized2' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'fft_output_0_m_axi_store' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'fft_output_0_m_axi_load' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'fft_output_0_m_axi_fifo__parameterized3' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'fft_output_0_m_axi_mem__parameterized0' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'fft_output_0_m_axi_mem__parameterized0' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'fft_output_0_m_axi_fifo__parameterized3' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'fft_output_0_m_axi_load' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'fft_output_0_m_axi_write' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:1852]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'fft_output_0_m_axi_reg_slice' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'fft_output_0_m_axi_srl__parameterized2' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'fft_output_0_m_axi_fifo__parameterized4' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'fft_output_0_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2584]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_0_m_axi.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_1_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_1_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_output_1_m_axi.v:1844]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_control_s_axi.v:318]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module fft_output_1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module fft_output_1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module fft_output_1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module fft_output_1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module fft_output_1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module fft_output_1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module fft_output_1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module fft_output_1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module fft_output_1_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module fft_output_1_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module fft_output_0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module fft_output_0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module fft_output_0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module fft_output_0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module fft_output_0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module fft_output_0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module fft_output_0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module fft_output_0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module fft_output_0_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module fft_output_0_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module fft_input_1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module fft_input_1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module fft_input_1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module fft_input_1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module fft_input_1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module fft_input_1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module fft_input_1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module fft_input_1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module fft_input_1_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module fft_input_1_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module fft_input_0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module fft_input_0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module fft_input_0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module fft_input_0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module fft_input_0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module fft_input_0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module fft_input_0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module fft_input_0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module fft_input_0_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module fft_input_0_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_AWREADY in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_ARREADY in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RVALID in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[31] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[30] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[29] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[28] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[27] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[26] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[25] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[24] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[23] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[22] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[21] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[20] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[19] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[18] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[17] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[16] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[15] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[14] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[13] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[12] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[11] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[10] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[9] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[8] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[7] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[6] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[5] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[4] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[3] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[2] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[1] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RDATA[0] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RLAST in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RID[0] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RFIFONUM[8] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RFIFONUM[7] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RFIFONUM[6] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RFIFONUM[5] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RFIFONUM[4] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RFIFONUM[3] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RFIFONUM[2] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RFIFONUM[1] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RFIFONUM[0] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RUSER[0] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RRESP[1] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_RRESP[0] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_BVALID in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_BRESP[1] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_BRESP[0] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_BID[0] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_0_BUSER[0] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln37[61] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln37[60] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln37[59] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln37[58] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln37[57] in module fft_fft_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln37[56] in module fft_fft_Pipeline_4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1971.672 ; gain = 295.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1971.672 ; gain = 295.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1971.672 ; gain = 295.293
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1971.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2424 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ip/fft_fft_0_0/constraints/fft_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ip/fft_fft_0_0/constraints/fft_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.runs/fft_fft_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.runs/fft_fft_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2300.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 72 instances were transformed.
  FDE => FDRE: 72 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2364.723 ; gain = 64.176
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 2364.723 ; gain = 688.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 2364.723 ; gain = 688.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.runs/fft_fft_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 2364.723 ; gain = 688.344
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index9_load_reg_129_pp0_iter1_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_Pipeline_1.v:251]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index9_load_reg_129_reg' and it is trimmed from '11' to '10' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_Pipeline_1.v:250]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index6_load_reg_129_pp0_iter1_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_Pipeline_2.v:251]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index6_load_reg_129_reg' and it is trimmed from '11' to '10' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_Pipeline_2.v:250]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fft_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fft_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_input_0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_input_0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_input_0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_input_0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_input_1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_input_1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_input_1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_input_1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_output_0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_output_0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_output_0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_output_0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_output_1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_output_1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_output_1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_output_1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "fft_OUT_R_o_0_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec_Stage1_R_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fft_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fft_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_input_0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_input_0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_input_0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_input_0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_input_1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_input_1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_input_1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_input_1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_output_0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_output_0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_output_0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_output_0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_output_1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_output_1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_output_1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_output_1_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 2364.723 ; gain = 688.344
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'fft_fsub_32ns_32ns_32_5_full_dsp_1:/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'fft_fsub_32ns_32ns_32_5_full_dsp_1:/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft_fsub_32ns_32ns_32_5_full_dsp_1:/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'fft_fsub_32ns_32ns_32_5_full_dsp_1:/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft_fadd_32ns_32ns_32_5_full_dsp_1:/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'fft_fadd_32ns_32ns_32_5_full_dsp_1:/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft_fadd_32ns_32ns_32_5_full_dsp_1:/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'fft_fadd_32ns_32ns_32_5_full_dsp_1:/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft_fmul_32ns_32ns_32_4_max_dsp_1:/fft_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'fft_fmul_32ns_32ns_32_4_max_dsp_1:/fft_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft_fmul_32ns_32ns_32_4_max_dsp_1:/fft_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'fft_fmul_32ns_32ns_32_4_max_dsp_1:/fft_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "inst/Stage7_I_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage7_I_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage7_I_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage7_I_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage7_R_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage7_R_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage7_R_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage7_R_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage6_I_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage6_I_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage6_I_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage6_I_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage6_R_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage6_R_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage6_R_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage6_R_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage5_I_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage5_I_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage5_I_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage5_I_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage5_R_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage5_R_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage5_R_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Stage5_R_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/zext_ln120_reg_956_reg[0]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/lshr_ln118_3_reg_951_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/zext_ln120_reg_956_reg[1]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/lshr_ln118_3_reg_951_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/zext_ln120_reg_956_reg[2]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/lshr_ln118_3_reg_951_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/zext_ln120_reg_956_reg[3]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/lshr_ln118_3_reg_951_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/zext_ln120_reg_956_reg[4]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/lshr_ln118_3_reg_951_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/zext_ln120_reg_956_reg[5]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/lshr_ln118_3_reg_951_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/zext_ln120_reg_956_reg[6]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/lshr_ln118_3_reg_951_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/zext_ln120_reg_956_reg[7]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/lshr_ln118_3_reg_951_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/zext_ln120_1_reg_889_reg[1]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/trunc_ln118_2_reg_884_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/zext_ln120_1_reg_889_reg[2]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/trunc_ln118_2_reg_884_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/zext_ln120_1_reg_889_reg[3]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/trunc_ln118_2_reg_884_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/zext_ln120_1_reg_889_reg[4]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/trunc_ln118_2_reg_884_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/zext_ln120_1_reg_889_reg[5]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/trunc_ln118_2_reg_884_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/zext_ln120_1_reg_889_reg[6]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/trunc_ln118_2_reg_884_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/zext_ln120_1_reg_889_reg[7]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/trunc_ln118_2_reg_884_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_reg_1115_reg[0]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_reg_1115_reg[1]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_reg_1115_reg[2]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_reg_1115_reg[3]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_reg_1115_reg[4]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_8_reg_1146_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_reg_1115_reg[5]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_reg_1115_reg[6]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_reg_1115_reg[7]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_8_reg_1146_reg[0]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_8_reg_1146_reg[1]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_8_reg_1146_reg[2]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_8_reg_1146_reg[3]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_8_reg_1146_reg[4]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_9_reg_1177_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_8_reg_1146_reg[5]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_8_reg_1146_reg[6]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_8_reg_1146_reg[7]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_8_reg_1141_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_9_reg_1177_reg[0]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_9_reg_1177_reg[1]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_9_reg_1177_reg[2]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_9_reg_1177_reg[3]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_9_reg_1177_reg[4]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_10_reg_1208_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_9_reg_1177_reg[5]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_9_reg_1177_reg[6]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_9_reg_1177_reg[7]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_8_reg_1141_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_10_reg_1208_reg[0]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_10_reg_1208_reg[1]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_10_reg_1208_reg[2]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_10_reg_1208_reg[3]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln120_10_reg_1208_reg[4] )
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_10_reg_1208_reg[5]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_10_reg_1208_reg[6]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_10_reg_1208_reg[7]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_8_reg_1141_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/zext_ln120_reg_907_reg[0]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/lshr_ln118_s_reg_902_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/zext_ln120_reg_907_reg[1]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/lshr_ln118_s_reg_902_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/zext_ln120_reg_907_reg[2]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/lshr_ln118_s_reg_902_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/zext_ln120_reg_907_reg[3]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/lshr_ln118_s_reg_902_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/zext_ln120_reg_907_reg[4]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/lshr_ln118_s_reg_902_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/zext_ln120_reg_907_reg[5]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/lshr_ln118_s_reg_902_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/zext_ln120_reg_907_reg[6]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/lshr_ln118_s_reg_902_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/zext_ln120_1_reg_938_reg[0]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/lshr_ln118_s_reg_902_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/zext_ln120_1_reg_938_reg[1]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/lshr_ln118_s_reg_902_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/zext_ln120_1_reg_938_reg[2]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/lshr_ln118_s_reg_902_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/zext_ln120_1_reg_938_reg[3]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/lshr_ln118_s_reg_902_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/zext_ln120_1_reg_938_reg[4]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/lshr_ln118_s_reg_902_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/zext_ln120_1_reg_938_reg[5]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/lshr_ln118_s_reg_902_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/zext_ln120_1_reg_938_reg[6]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop17_fu_596/lshr_ln118_s_reg_902_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/zext_ln120_reg_956_pp0_iter2_reg_reg[0]' (FD) to 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/lshr_ln118_3_reg_951_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/zext_ln120_reg_956_pp0_iter2_reg_reg[1]' (FD) to 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/lshr_ln118_3_reg_951_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/zext_ln120_reg_956_pp0_iter2_reg_reg[2]' (FD) to 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/lshr_ln118_3_reg_951_pp0_iter2_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/zext_ln120_reg_956_pp0_iter2_reg_reg[3]' (FD) to 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/lshr_ln118_3_reg_951_pp0_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/zext_ln120_reg_956_pp0_iter2_reg_reg[4]' (FD) to 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/lshr_ln118_3_reg_951_pp0_iter2_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/zext_ln120_reg_956_pp0_iter2_reg_reg[5]' (FD) to 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/lshr_ln118_3_reg_951_pp0_iter2_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/zext_ln120_reg_956_pp0_iter2_reg_reg[6]' (FD) to 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/lshr_ln118_3_reg_951_pp0_iter2_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/zext_ln120_reg_956_pp0_iter2_reg_reg[7]' (FD) to 'grp_fft_exec_Pipeline_DFT_Loop9_fu_412/lshr_ln118_3_reg_951_pp0_iter2_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/zext_ln120_1_reg_889_pp0_iter1_reg_reg[1]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/trunc_ln118_2_reg_884_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/zext_ln120_1_reg_889_pp0_iter1_reg_reg[2]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/trunc_ln118_2_reg_884_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/zext_ln120_1_reg_889_pp0_iter1_reg_reg[3]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/trunc_ln118_2_reg_884_pp0_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/zext_ln120_1_reg_889_pp0_iter1_reg_reg[4]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/trunc_ln118_2_reg_884_pp0_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/zext_ln120_1_reg_889_pp0_iter1_reg_reg[5]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/trunc_ln118_2_reg_884_pp0_iter1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/zext_ln120_1_reg_889_pp0_iter1_reg_reg[6]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/trunc_ln118_2_reg_884_pp0_iter1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/zext_ln120_1_reg_889_pp0_iter1_reg_reg[7]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop10_fu_432/trunc_ln118_2_reg_884_pp0_iter1_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_reg_1115_pp0_iter1_reg_reg[0]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_reg_1115_pp0_iter1_reg_reg[1]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_reg_1115_pp0_iter1_reg_reg[2]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_reg_1115_pp0_iter1_reg_reg[3]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_pp0_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_reg_1115_pp0_iter1_reg_reg[4]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_8_reg_1146_pp0_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_reg_1115_pp0_iter1_reg_reg[5]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_pp0_iter1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_reg_1115_pp0_iter1_reg_reg[6]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_pp0_iter1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_reg_1115_pp0_iter1_reg_reg[7]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_pp0_iter1_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_8_reg_1146_pp0_iter1_reg_reg[0]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_8_reg_1146_pp0_iter1_reg_reg[1]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_8_reg_1146_pp0_iter1_reg_reg[2]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_8_reg_1146_pp0_iter1_reg_reg[3]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_pp0_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_8_reg_1146_pp0_iter1_reg_reg[4]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_9_reg_1177_pp0_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_8_reg_1146_pp0_iter1_reg_reg[5]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_pp0_iter1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_8_reg_1146_pp0_iter1_reg_reg[6]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_pp0_iter1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_8_reg_1146_pp0_iter1_reg_reg[7]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_8_reg_1141_pp0_iter1_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_9_reg_1177_pp0_iter1_reg_reg[0]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_9_reg_1177_pp0_iter1_reg_reg[1]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_9_reg_1177_pp0_iter1_reg_reg[2]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_9_reg_1177_pp0_iter1_reg_reg[3]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_pp0_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_9_reg_1177_pp0_iter1_reg_reg[4]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_10_reg_1208_pp0_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_9_reg_1177_pp0_iter1_reg_reg[5]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_pp0_iter1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_9_reg_1177_pp0_iter1_reg_reg[6]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_pp0_iter1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_9_reg_1177_pp0_iter1_reg_reg[7]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_8_reg_1141_pp0_iter1_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/zext_ln120_10_reg_1208_pp0_iter1_reg_reg[0]' (FDE) to 'grp_fft_exec_Pipeline_DFT_Loop14_fu_524/lshr_ln118_s_reg_1110_pp0_iter1_reg_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\lshr_ln118_3_reg_951_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\lshr_ln118_s_reg_1110_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop_fu_392/\zext_ln118_1_reg_710_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop_fu_392/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop_fu_392/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\zext_ln118_2_reg_895_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\zext_ln120_1_reg_889_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop17_fu_596/\zext_ln120_1_reg_938_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop17_fu_596/\zext_ln118_4_reg_1190_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop17_fu_596/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop17_fu_596/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln120_10_reg_1208_pp0_iter1_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\lshr_ln118_3_reg_951_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\lshr_ln118_s_reg_1110_pp0_iter1_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln120_10_reg_1208_pp0_iter2_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\lshr_ln118_3_reg_951_pp0_iter3_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\lshr_ln118_s_reg_1110_pp0_iter2_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln120_10_reg_1208_pp0_iter3_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\lshr_ln118_3_reg_951_pp0_iter4_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\lshr_ln118_s_reg_1110_pp0_iter3_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln120_10_reg_1208_pp0_iter4_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\lshr_ln118_3_reg_951_pp0_iter5_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\lshr_ln118_s_reg_1110_pp0_iter4_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln120_10_reg_1208_pp0_iter5_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\lshr_ln118_3_reg_951_pp0_iter6_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\lshr_ln118_s_reg_1110_pp0_iter5_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln120_10_reg_1208_pp0_iter6_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\lshr_ln118_3_reg_951_pp0_iter7_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\lshr_ln118_s_reg_1110_pp0_iter6_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln120_10_reg_1208_pp0_iter7_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\lshr_ln118_3_reg_951_pp0_iter8_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\lshr_ln118_s_reg_1110_pp0_iter7_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln120_10_reg_1208_pp0_iter8_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\lshr_ln118_3_reg_951_pp0_iter9_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\lshr_ln118_s_reg_1110_pp0_iter8_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln118_13_reg_1448_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\zext_ln120_reg_956_pp0_iter10_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln120_10_reg_1208_pp0_iter9_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln118_13_reg_1448_pp0_iter10_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\zext_ln120_reg_956_pp0_iter11_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln120_10_reg_1208_pp0_iter10_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln118_13_reg_1448_pp0_iter11_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\zext_ln120_reg_956_pp0_iter12_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln120_10_reg_1208_pp0_iter11_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln118_13_reg_1448_pp0_iter12_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\zext_ln120_reg_956_pp0_iter13_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln120_10_reg_1208_pp0_iter12_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln118_13_reg_1448_pp0_iter13_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\zext_ln120_reg_956_pp0_iter14_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln120_10_reg_1208_pp0_iter13_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln118_13_reg_1448_pp0_iter14_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\zext_ln120_reg_956_pp0_iter15_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln120_10_reg_1208_pp0_iter14_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln118_13_reg_1448_pp0_iter15_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\zext_ln120_reg_956_pp0_iter16_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln120_10_reg_1208_pp0_iter15_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop14_fu_524/\zext_ln118_13_reg_1448_pp0_iter16_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\zext_ln120_4_reg_952_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop_fu_392/\zext_ln118_reg_674_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\zext_ln118_reg_855_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\trunc_ln118_2_reg_884_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\zext_ln120_2_reg_910_pp0_iter1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\zext_ln120_3_reg_931_pp0_iter1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\zext_ln120_4_reg_952_pp0_iter1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop_fu_392/\zext_ln118_reg_674_pp0_iter1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\zext_ln118_reg_855_pp0_iter1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\lshr_ln118_7_reg_947_pp0_iter1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\lshr_ln118_6_reg_926_pp0_iter1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\trunc_ln118_2_reg_884_pp0_iter1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\zext_ln120_2_reg_910_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\zext_ln120_3_reg_931_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\zext_ln120_4_reg_952_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop_fu_392/\zext_ln118_reg_674_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\zext_ln118_reg_855_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\lshr_ln118_7_reg_947_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\lshr_ln118_6_reg_926_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\trunc_ln118_2_reg_884_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\zext_ln120_2_reg_910_pp0_iter3_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\zext_ln120_3_reg_931_pp0_iter3_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\zext_ln120_4_reg_952_pp0_iter3_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop_fu_392/\zext_ln118_reg_674_pp0_iter3_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\zext_ln118_reg_855_pp0_iter3_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\lshr_ln118_7_reg_947_pp0_iter3_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\lshr_ln118_6_reg_926_pp0_iter3_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\trunc_ln118_2_reg_884_pp0_iter3_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\zext_ln120_2_reg_910_pp0_iter4_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\zext_ln120_3_reg_931_pp0_iter4_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\zext_ln120_4_reg_952_pp0_iter4_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop_fu_392/\zext_ln118_reg_674_pp0_iter4_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop9_fu_412/\zext_ln118_reg_855_pp0_iter4_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\lshr_ln118_7_reg_947_pp0_iter4_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\lshr_ln118_6_reg_926_pp0_iter4_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fft_exec_Pipeline_DFT_Loop10_fu_432/\trunc_ln118_2_reg_884_pp0_iter4_reg_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage2_I_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage2_I_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage2_I_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage2_I_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage3_R_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage3_R_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage3_R_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage3_R_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage3_I_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage3_I_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage3_I_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage3_I_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage4_R_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage4_R_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage4_R_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage4_R_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage4_I_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage4_I_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage4_I_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage4_I_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage2_R_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage8_R_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage8_R_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage8_R_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage8_R_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage8_I_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage8_I_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage8_I_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage8_I_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage9_R_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage9_R_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage9_R_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage9_R_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage9_I_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage9_I_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage9_I_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage9_I_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage2_R_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage2_R_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage2_R_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage1_I_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage1_I_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage1_I_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage1_I_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage1_R_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage1_R_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage1_R_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_fft_exec__GB1/Stage1_R_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv.
INFO: [Synth 8-4471] merging register 'grp_fft_Pipeline_2_fu_194/ap_CS_fsm_reg[0:0]' into 'grp_fft_Pipeline_1_fu_186/ap_CS_fsm_reg[0:0]' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_Pipeline_2.v:196]
INFO: [Synth 8-4471] merging register 'grp_fft_Pipeline_3_fu_220/ap_CS_fsm_reg[0:0]' into 'grp_fft_Pipeline_1_fu_186/ap_CS_fsm_reg[0:0]' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_Pipeline_3.v:235]
INFO: [Synth 8-4471] merging register 'grp_fft_Pipeline_4_fu_231/ap_CS_fsm_reg[0:0]' into 'grp_fft_Pipeline_1_fu_186/ap_CS_fsm_reg[0:0]' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/9f4c/hdl/verilog/fft_fft_Pipeline_4.v:235]
WARNING: [Synth 8-3917] design fft__GC0 has port s_axi_control_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design fft__GC0 has port s_axi_control_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design fft__GC0 has port s_axi_control_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design fft__GC0 has port s_axi_control_RRESP[0] driven by constant 0
INFO: [Synth 8-3971] The signal "fft__GC0/OUT_R_o_0_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft__GC0/OUT_R_o_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft__GC0/OUT_R_o_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft__GC0/OUT_R_o_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft__GC0/OUT_I_o_0_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft__GC0/OUT_I_o_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft__GC0/OUT_I_o_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft__GC0/OUT_I_o_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module fft_input_0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module fft_input_0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module fft_input_0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module fft_input_0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module fft_input_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module fft_input_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module fft_input_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module fft_input_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module fft_output_0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module fft_output_0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module fft_output_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module fft_output_1_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:33 . Memory (MB): peak = 2364.723 ; gain = 688.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:32 ; elapsed = 00:02:43 . Memory (MB): peak = 2364.723 ; gain = 688.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:57 ; elapsed = 00:03:08 . Memory (MB): peak = 2364.723 ; gain = 688.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage7_I_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage7_I_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage7_I_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage7_I_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage7_I_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage7_I_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage7_I_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage7_I_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage7_R_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage7_R_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage7_R_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage7_R_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage7_R_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage7_R_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage7_R_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage7_R_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage6_I_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage6_I_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage6_I_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage6_I_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage6_I_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage6_I_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage6_I_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage6_I_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage6_R_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage6_R_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage6_R_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage6_R_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage6_R_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage6_R_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage6_R_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage6_R_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage5_I_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage5_I_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage5_I_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage5_I_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage5_I_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage5_I_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage5_I_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage5_I_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage5_R_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage5_R_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage5_R_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage5_R_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage5_R_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage5_R_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage5_R_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_19_4/Stage5_R_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage2_I_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage2_I_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage2_I_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage2_I_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage2_I_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage2_I_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage2_I_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage2_I_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage2_R_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage2_R_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage9_R_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage9_R_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage9_R_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage9_R_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage9_R_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage9_R_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage9_R_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage9_R_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage9_I_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage9_I_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage9_I_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage9_I_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage9_I_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage9_I_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage9_I_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage9_I_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage2_R_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage2_R_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage2_R_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage2_R_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage2_R_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage2_R_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage1_I_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage1_I_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage1_I_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage1_I_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage1_I_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage1_I_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage1_I_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage1_I_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage1_R_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage1_R_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage1_R_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage1_R_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage1_R_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage1_R_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage1_R_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage1_R_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage0_I_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage0_I_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage0_I_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_fft_exec_fu_202i_17_2/grp_fft_exec_fu_202/Stage0_I_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:22 ; elapsed = 00:03:42 . Memory (MB): peak = 2364.723 ; gain = 688.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:34 ; elapsed = 00:03:55 . Memory (MB): peak = 2364.723 ; gain = 688.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:34 ; elapsed = 00:03:55 . Memory (MB): peak = 2364.723 ; gain = 688.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:39 ; elapsed = 00:04:00 . Memory (MB): peak = 2364.723 ; gain = 688.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:39 ; elapsed = 00:04:00 . Memory (MB): peak = 2364.723 ; gain = 688.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:41 ; elapsed = 00:04:02 . Memory (MB): peak = 2364.723 ; gain = 688.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:41 ; elapsed = 00:04:02 . Memory (MB): peak = 2364.723 ; gain = 688.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_2140                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2094 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2073                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2027 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2006                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1960 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1939                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1893 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1872                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1826 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1805                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1759 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1738                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1692 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1671                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1625 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1604                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1558 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1537                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1491 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1470                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1424 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1403                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1357 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1327 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1328 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1325 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1298 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1299 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1296 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1269 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1270 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1267 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1240 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1241 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1238 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1211 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1212 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1209 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1182 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1183 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1180 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1153 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1154 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1151 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1124 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1125 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1122 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1095 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1096 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1093 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1066 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1067 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1064 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1037 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1038 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1035 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1008 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1009 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1006 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_979  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_980  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_977  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_950  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_951  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_948  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_921  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_922  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_919  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1      | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2      | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3      | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_895                  | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_849  | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_828                  | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_782  | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_761                  | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_715  | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_694                  | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_648  | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_627                  | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_581  | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_560                  | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_514  | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_493                  | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_447  | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_426                  | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_380  | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_359                  | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_313  | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_292                  | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_246  | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_225                  | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_179  | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                      | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0      | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
+-------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   292|
|2     |DSP48E1  |    96|
|7     |LUT1     |   170|
|8     |LUT2     |  1799|
|9     |LUT3     |  5725|
|10    |LUT4     |  2250|
|11    |LUT5     |  4227|
|12    |LUT6     |  7081|
|13    |MUXCY    |  1648|
|14    |RAMB18E1 |    12|
|18    |RAMB36E1 |    90|
|22    |SRL16E   |  1301|
|23    |XORCY    |   536|
|24    |FDE      |    72|
|25    |FDRE     | 15318|
|26    |FDSE     |    16|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:41 ; elapsed = 00:04:02 . Memory (MB): peak = 2364.723 ; gain = 688.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 154 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:35 ; elapsed = 00:03:33 . Memory (MB): peak = 2364.723 ; gain = 295.293
Synthesis Optimization Complete : Time (s): cpu = 00:03:41 ; elapsed = 00:04:03 . Memory (MB): peak = 2364.723 ; gain = 688.344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2364.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2746 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2364.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 520 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 448 instances
  FDE => FDRE: 72 instances

Synth Design complete, checksum: 119a7535
INFO: [Common 17-83] Releasing license: Synthesis
770 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:56 ; elapsed = 00:04:19 . Memory (MB): peak = 2364.723 ; gain = 688.344
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.runs/fft_fft_0_0_synth_1/fft_fft_0_0.dcp' has been generated.
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2364.723 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fft_fft_0_0, cache-ID = bae0a003b94bbf2e
INFO: [Coretcl 2-1174] Renamed 2399 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.runs/fft_fft_0_0_synth_1/fft_fft_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fft_fft_0_0_utilization_synth.rpt -pb fft_fft_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2364.723 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Oct 21 23:36:55 2022...
