CommandLine
/home/aelg/Xilinx/10.1/ISE/bin/lin/unwrapped/cpldfit -ise /home/aelg/projekt/TSEA27/plogen/Lab1/Lab1.ise -intstyle ise -p xc9536-5-PC44 -ofmt vhdl -optimize speed -htmlrpt -loc on -slew fast -init low -inputs 36 -pterms 25 -power std -localfbk -pinfbk sender.ngd
s
FormatString
cpldfit <design[.ngd]> [-p <part>] [-intstyle ise|xflow|silent] [-optimize density|speed] [-nomlopt] [-ignoretspec] [-init low|high|fpga] [-slew fast|slow|auto] [-loc on|off|try] [-log <logfile>] [-wysiwyg] [-keepio] [-unused float|ground] [-power std|low|auto] [-nogclkopt] [-nogsropt] [-nogtsopt] [-ofmt abel|vhdl|verilog] [-exhaust] [-pterms <limit:1,90>] [-inputs <limit:2,36>] [-nouim] [-localfbk] [-pinfbk] [--blkfanin <limit:30,36>] [--nomdf] [--noxml] [--neweqn] [--noibis] [--htmlrpt] [--libxslt <limit:-1,10>] [--noselfpinlock] [--readngd_debug] [--write_mapped_network <limit:1,2>] [--write_optimized_network <limit:1,2>] [--fmp_debug] [--xstrategy inputs|pterms] [--xinputs <limit:-10,10>] [--xpterms <limit:-10,10>] [--readngd] [--partgen] 
s
