<dec f='llvm/llvm/lib/CodeGen/SplitKit.h' l='316' type='RegAssignMap'/>
<offset>1600</offset>
<doc f='llvm/llvm/lib/CodeGen/SplitKit.h' l='313'>/// RegAssign - Map of the assigned register indexes.
  /// Edit.get(RegAssign.lookup(Idx)) is the register that should be live at
  /// Idx.</doc>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='373' u='w' c='_ZN4llvm11SplitEditorC1ERNS_13SplitAnalysisERNS_9AAResultsERNS_13LiveIntervalsERNS_10VirtRegMapERNS_20MachineDominatorTreeERNS_25MachineBlockFrequencyInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='379' u='m' c='_ZN4llvm11SplitEditor5resetERNS_13LiveRangeEditENS0_19ComplementSpillModeE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='396' u='m' c='_ZNK4llvm11SplitEditor4dumpEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='401' u='m' c='_ZNK4llvm11SplitEditor4dumpEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='741' u='m' c='_ZN4llvm11SplitEditor14enterIntvAtEndERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='754' u='m' c='_ZN4llvm11SplitEditor7useIntvENS_9SlotIndexES1_'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='822' u='m' c='_ZN4llvm11SplitEditor14leaveIntvAtTopERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='839' u='m' c='_ZN4llvm11SplitEditor11overlapIntvENS_9SlotIndexES1_'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='851' u='r' c='_ZN4llvm11SplitEditor16removeBackCopiesERNS_15SmallVectorImplIPNS_6VNInfoEEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1124' u='m' c='_ZN4llvm11SplitEditor14transferValuesEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1271' u='m' c='_ZN4llvm11SplitEditor19extendPHIKillRangesEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1286' u='m' c='_ZN4llvm11SplitEditor19extendPHIKillRangesEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1335' u='m' c='_ZN4llvm11SplitEditor15rewriteAssignedEb'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1480' u='m' c='_ZN4llvm11SplitEditor6finishEPNS_15SmallVectorImplIjEE'/>
