# Wed Nov 15 23:01:49 2017

Synopsys Generic Technology Mapper, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 175MB)

@N: MO111 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":206:7:206:13|Tristate driver FIC_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net FIC_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":205:7:205:18|Tristate driver IO_CALIB_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net IO_CALIB_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":204:7:204:13|Tristate driver ECC_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net ECC_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":203:7:203:22|Tristate driver PLL_LOCKLOST_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net PLL_LOCKLOST_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":202:7:202:18|Tristate driver PLL_LOCK_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net PLL_LOCK_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":188:14:188:26|Tristate driver AHB1_S_HRDATA_1 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net AHB1_S_HRDATA_1 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":188:14:188:26|Tristate driver AHB1_S_HRDATA_2 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net AHB1_S_HRDATA_2 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":188:14:188:26|Tristate driver AHB1_S_HRDATA_3 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net AHB1_S_HRDATA_3 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":188:14:188:26|Tristate driver AHB1_S_HRDATA_4 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net AHB1_S_HRDATA_4 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":188:14:188:26|Tristate driver AHB1_S_HRDATA_5 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net AHB1_S_HRDATA_5 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance _T_594[20:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v":530:2:530:7|Removing sequential instance _T_84_hburst[2:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance _T_84_hburst[2:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Removing sequential instance SystemBus._T_2687[5:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Removing sequential instance SystemBus._T_2793_1 (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Removing sequential instance SystemBus._T_2793_0 (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_29.q (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_26.q (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2005:27:2005:51|ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2005:27:2005:51|ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2005:27:2005:51|Found ROM .delname. (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) with 4 words by 3 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 183MB)

Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog))
original code -> new code
   0000 -> 0000000000000000
   0001 -> 0000000000000011
   0010 -> 0000000000000101
   0011 -> 0000000000001001
   0100 -> 0000000000010001
   0101 -> 0000000000100001
   0110 -> 0000000001000001
   0111 -> 0000000010000001
   1000 -> 0000000100000001
   1001 -> 0000001000000001
   1010 -> 0000010000000001
   1011 -> 0000100000000001
   1100 -> 0001000000000001
   1101 -> 0010000000000001
   1110 -> 0100000000000001
   1111 -> 1000000000000001
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[15] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO197 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing FSM register arbRegSMCurrentState[14] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog)) because its output is a constant.
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_1s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00000
   001 -> 00011
   010 -> 00101
   011 -> 01001
   100 -> 10001
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_1s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":262:4:262:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_25s_1s(verilog) instance Count[31:0] 
@N: MO231 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":211:4:211:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_25s_1s(verilog) instance PreScale[9:0] 
@N: MO231 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\coreuartapb_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Found counter in view:work.RTG4_RV32_BaseDesign_CoreUARTapb_0_Clock_gen_0s_1s(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[5:0] (in view: work.RTG4_RV32_BaseDesign_CoreUARTapb_0_Tx_async_1s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000000
   00000000000000000000000000000001 -> 000011
   00000000000000000000000000000010 -> 000101
   00000000000000000000000000000011 -> 001001
   00000000000000000000000000000100 -> 010001
   00000000000000000000000000000101 -> 100001
Encoding state machine rx_state[3:0] (in view: work.RTG4_RV32_BaseDesign_CoreUARTapb_0_Rx_async_1s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\coreuartapb_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.RTG4_RV32_BaseDesign_CoreUARTapb_0_Rx_async_1s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine ICYCLE[3:0] (in view: work.DDR_MEMORY_CTRL_COREABC_0_COREABC_Z13(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\coreabc.v":1031:4:1031:9|There are no possible illegal states for state machine ICYCLE[3:0] (in view: work.DDR_MEMORY_CTRL_COREABC_0_COREABC_Z13(verilog)); safe FSM implementation is not required.
@N: MO231 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\coreabc.v":1031:4:1031:9|Found counter in view:work.DDR_MEMORY_CTRL_COREABC_0_COREABC_Z13(verilog) instance SMADDR[7:0] 
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\coreabc.v":484:12:484:17|Removing sequential instance UROM\.INSTR_ADDR[11] (in view: work.DDR_MEMORY_CTRL_COREABC_0_COREABC_Z13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\coreabc.v":484:12:484:17|Removing sequential instance UROM\.INSTR_ADDR[12] (in view: work.DDR_MEMORY_CTRL_COREABC_0_COREABC_Z13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\coreabc.v":484:12:484:17|Removing sequential instance UROM\.INSTR_ADDR[13] (in view: work.DDR_MEMORY_CTRL_COREABC_0_COREABC_Z13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MF135 :|RAM RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[11:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 12 bits.
@N: MF135 :|RAM RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[9:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 10 bits.
@N: MF135 :|RAM SystemBus_TLBuffer.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[15:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 16 bits.
@N: MF135 :|RAM SystemBus_TLBuffer.Queue_3.ram_size[6:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 7 bits.
@N: MF135 :|RAM SystemBus_TLBuffer.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[12:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 13 bits.
@N: MF135 :|RAM RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink[1:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 2 bits.
@N: MF135 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|RAM SystemBus_TLBuffer.Queue_3.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|RAM SystemBus_TLBuffer.Queue_3.ram_address[31:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|RAM SystemBus_TLBuffer.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|RAM SystemBus_TLBuffer.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 1 bits.
@N: MF135 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|RAM SystemBus_TLBuffer.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|RAM SystemBus_TLBuffer.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|RAM RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|RAM RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|RAM RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 31 bits.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[1] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[1] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[16] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[17] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[18] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[19] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[20] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[21] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[22] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[23] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[24] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[25] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[26] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[27] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[28] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[29] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[30] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[1] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[26] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[27] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[28] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[29] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[30] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_opcode_0_[0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO161 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Register bit RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_opcode_0_[2] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Register bit RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_size_0_[3] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Register bit RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_size_0_[0] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram1_[0] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram0_[0] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[6] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[5] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[1] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[0] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[6] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[5] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[1] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[0] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Register bit error_TLBuffer.Queue_3.ram_size_0_[3] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Register bit error_TLBuffer.Queue_3.ram_size_0_[0] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Register bit error_TLBuffer.Queue_3.ram_opcode_0_[2] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[1] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[27] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[28] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[29] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[1] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[27] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN132 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_0_[29] because it is equivalent to instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_0_[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_0_[28] because it is equivalent to instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_0_[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[30] because it is equivalent to instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF135 :|RAM RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[4:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK(verilog)) is 2 words by 5 bits.
@N: MF135 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|RAM RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK(verilog)) is 2 words by 2 bits.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Removing sequential instance dmInner.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_address[0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Removing sequential instance dmInner.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_address[1] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Register bit dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Register bit dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Register bit dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Removing instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Removing instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Removing instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_2.q (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_3.q (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_4.q (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_5.q (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_6.q (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_7.q (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_8.q (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_9.q (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_10.q (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_11.q (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_12.q (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_13.q (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_14.q (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_15.q (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_27.q (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_28.q (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine ctrlStateReg[2:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine release_state[6:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Found counter in view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog) instance flushCounter[6:0] 
@N: MO231 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Found counter in view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog) instance lrscCount[4:0] 
@W: FX107 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|RAM tag_array_0[20:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_3[7:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_2[7:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_1[7:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_0[7:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance pstore2_addr[0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance pstore2_addr[1] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance pstore1_addr[0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance pstore1_addr[1] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[5] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[4] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[3] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[2] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[1] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[0] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit s1_req_cmd[4] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit s1_req_tag[0] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit pstore1_cmd[4] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2071:19:2071:37|Found 26 by 26 bit equality operator ('==') _T_1289 (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N: MF179 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":1793:18:1793:34|Found 19 by 19 bit equality operator ('==') _T_433 (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N: MF179 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2167:19:2167:37|Found 11 by 11 bit equality operator ('==') _T_1571 (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N: MF179 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2196:19:2196:37|Found 11 by 11 bit equality operator ('==') _T_1627 (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@W: FX107 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|RAM tag_array_0[19:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|RAM data_arrays_0_0[31:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":344:18:344:34|Found 19 by 19 bit equality operator ('==') _T_239 (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog))
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_4_pc[1] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_4_pc[0] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_3_pc[1] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_3_pc[0] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_2_pc[1] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_2_pc[0] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_1_pc[1] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_1_pc[0] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_0_pc[1] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_0_pc[0] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|RAM _T_1189_1[31:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|RAM _T_1189[31:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing sequential instance wb_reg_pc[0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing sequential instance wb_reg_pc[1] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[30] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[29] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[28] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[27] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[26] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[25] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[24] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[23] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[22] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[21] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[20] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[19] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[18] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[17] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[16] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[15] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[14] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[13] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[12] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[11] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[10] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[9] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[8] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[7] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[6] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[5] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[4] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[30] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[29] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[28] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[27] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[26] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[25] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[24] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[23] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[22] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[21] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[20] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[19] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[18] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[17] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[16] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[15] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[14] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[13] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[12] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[11] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[10] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[9] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[8] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[7] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[6] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[5] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[4] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[30] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[29] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[28] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[27] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[26] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[25] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[24] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[23] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[22] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[21] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[20] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[19] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[18] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[17] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[16] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[15] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[14] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[13] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[12] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[11] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[10] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[9] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[8] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[7] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[6] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[5] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[4] (in view view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Found counter in view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_246[5:0] 
@N: MO231 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Found counter in view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_250[57:0] 
@N: MO231 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Found counter in view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_237[57:0] 
@N: MF179 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":234:18:234:33|Found 32 by 32 bit equality operator ('==') _T_131 (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":276:18:276:34|Found 32 by 32 bit equality operator ('==') _T_186 (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":287:18:287:34|Found 32 by 32 bit equality operator ('==') _T_252 (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":224:17:224:31|Found 32 by 32 bit equality operator ('==') _T_65 (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v":396:2:396:7|Found counter in view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] 
@N: MF135 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v":145:2:145:7|RAM ram_sink[1:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_18(verilog)) is 2 words by 2 bits.
@N: MF135 :|RAM RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 6 bits.
@N: MF135 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|RAM RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N: MF135 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|RAM RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 32 bits.
@N: MF135 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|RAM RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N: MF135 :|RAM RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[4:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 5 bits.
@N: MF135 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|RAM RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 1 bits.
@N: MF135 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|RAM RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 32 bits.
@N: MF135 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|RAM RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 1 bits.
@N: MO231 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v":474:2:474:7|Found counter in view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_82[9:0] 
@N: MO231 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v":474:2:474:7|Found counter in view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_136[9:0] 
@N: MO231 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v":474:2:474:7|Found counter in view:CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_109[9:0] 
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":179:2:179:7|Removing sequential instance c.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":179:2:179:7|Removing sequential instance c.ram_opcode_0_[2] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":179:2:179:7|Removing sequential instance c.ram_param_0_[2] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 194MB peak: 195MB)

@W: BN132 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Removing instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[13] because it is equivalent to instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Removing instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[12] because it is equivalent to instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Removing instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[11] because it is equivalent to instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Removing instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Removing sequential instance reg_mcause[10] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing sequential instance ex_reg_pc[0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Removing sequential instance error_TLBuffer.Queue_3.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Removing sequential instance error_TLBuffer.Queue_3.ram_param_0_[2] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v":1169:2:1169:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA._T_119_0_bits_address[27] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v":1169:2:1169:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA._T_119_0_bits_address[28] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v":1169:2:1169:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA._T_119_0_bits_address[29] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Removing sequential instance debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Removing sequential instance debug_1.dmInner.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_opcode[1] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":179:2:179:7|Removing sequential instance error.c.ram_size_0_[0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[0] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[15] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[15] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":267:2:267:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_3.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_0_[27] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":267:2:267:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_0_ (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Removing sequential instance RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_param_0_[2] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[6] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[6] (in view: CORERISCVRV32IMA_LIB.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 248MB peak: 266MB)

@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[8] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[9] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[10] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[11] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[16] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[17] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[18] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[19] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[20] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[21] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[22] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[23] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[24] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[25] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[26] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[27] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[28] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[29] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[30] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[31] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_7.masterDataInProg[1] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_7.masterDataInProg[2] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_7.masterDataInProg[3] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[1] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[2] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[3] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[8] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[9] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[10] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[11] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[16] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[17] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[18] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[19] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[20] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[21] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[22] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[23] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[24] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[25] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[26] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[27] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[28] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[29] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[30] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[31] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[8] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[9] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[10] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[11] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[16] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[17] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[18] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[19] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[20] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[21] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[22] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[23] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[24] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[25] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[26] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[27] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: FF150 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":1586:71:1586:73|Multiplier MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.div._T_122[48:0] implemented with multiple MACC blocks using cascade/shift feature.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[10] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmInner.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_opcode[0] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.mem_reg_pc[0] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v":157:2:157:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.error.a.ram_size_0_[3] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus_TLBuffer.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.SystemBus_TLBuffer.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[12] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus_TLBuffer.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.SystemBus_TLBuffer.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[12] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v":159:2:159:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.error_TLBuffer.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_size_0_[3] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v":225:2:225:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.error_TLBuffer.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_size_0_[3] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":243:2:243:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_5.ram_size_0_[3] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v":171:2:171:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_0_[3] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 271MB peak: 273MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 245MB peak: 300MB)

@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram0_[1] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram1_[1] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0_ (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_755 (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_550 (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_345 (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:30s; Memory used current: 250MB peak: 300MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:58s; Memory used current: 288MB peak: 300MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:59s; Memory used current: 284MB peak: 300MB)

@N: MO106 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Found ROM .delname. (in view: work.RTG4_RV32_BaseDesign(verilog)) with 152 words by 57 bits.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[6] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[7] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[8] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[20] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[21] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[22] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[23] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[24] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[8] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[9] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[10] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[11] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[16] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[17] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[18] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[19] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[20] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[21] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[22] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[23] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[24] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[25] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[26] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[27] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_271 (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_681 (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_836 (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_631 (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_426 (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[20] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[19] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[18] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[17] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[16] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[11] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[10] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[9] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[8] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[27] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[26] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[25] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[24] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[23] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[22] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[21] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_476 (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v":201:2:201:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.plic.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_extra_0_[6] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:01m:05s; CPU Time elapsed 0h:01m:04s; Memory used current: 286MB peak: 300MB)

@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.SDATASELInt[16] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[31] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.SDATASELInt[15] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.SDATASELInt[14] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.SDATASELInt[13] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.SDATASELInt[12] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.SDATASELInt[11] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.SDATASELInt[10] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.SDATASELInt[9] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.SDATASELInt[8] (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.

Finished technology mapping (Real Time elapsed 0h:01m:13s; CPU Time elapsed 0h:01m:13s; Memory used current: 339MB peak: 349MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:14s		    -0.42ns		13665 /      5549
   2		0h:01m:15s		    -0.42ns		12033 /      5549
   3		0h:01m:15s		    -0.42ns		12033 /      5549
@N: FX271 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\corejtagdebug\0.0.1\rtl\vlog\core\corejtagdebug_uj_jtag.v":195:0:195:5|Replicating instance COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[0] (in view: work.RTG4_RV32_BaseDesign(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\corejtagdebug\0.0.1\rtl\vlog\core\corejtagdebug_uj_jtag.v":195:0:195:5|Replicating instance COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[3] (in view: work.RTG4_RV32_BaseDesign(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\actel\directcore\corejtagdebug\0.0.1\rtl\vlog\core\corejtagdebug_uj_jtag.v":195:0:195:5|Replicating instance COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[4] (in view: work.RTG4_RV32_BaseDesign(verilog)) with 6 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   4		0h:01m:18s		    -0.42ns		12042 /      5552
   5		0h:01m:18s		    -0.42ns		12044 /      5552


   6		0h:01m:19s		    -0.42ns		12034 /      5552
@N: BN362 :|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_3_en (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_2_en (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_1_en (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0_en (in view: work.RTG4_RV32_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[19] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[20] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[21] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[22] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[23] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[24] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[25] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[26] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[27] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[28] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[29] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[30] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[31] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[4] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[5] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[6] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[7] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[8] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[9] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[10] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[11] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[12] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[13] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[14] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[15] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[16] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[17] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[18] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[0] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[1] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[2] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[3] (in view: work.RTG4_RV32_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: FP130 |Promoting Net MIV_RV32IMA_L1_AHB_0.ChiselTop0.dmiResetCatch.reset_n_catch_reg_io_q[0] on CLKINT  I_2495 
@N: FP130 |Promoting Net reset_synchronizer_0_reset_sync on CLKINT  I_2496 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:24s; CPU Time elapsed 0h:01m:23s; Memory used current: 348MB peak: 353MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:25s; CPU Time elapsed 0h:01m:24s; Memory used current: 355MB peak: 356MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 5566 clock pin(s) of sequential element(s)
0 instances converted, 5566 sequential instances remain driven by gated/generated clocks

==================================================== Non-Gated/Non-Generated Clocks ====================================================
Clock Tree ID     Driving Element                        Drive Element Type     Fanout     Sample Instance                              
----------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0004       COREJTAGDEBUG_0.genblk1.UJTAG_inst     UJTAG                  20         COREJTAGDEBUG_0.genblk4.UJ_JTAG.count_fast[4]
========================================================================================================================================
============================================================================================== Gated/Generated Clocks ==============================================================================================
Clock Tree ID     Driving Element                                     Drive Element Type     Fanout     Sample Instance                                   Explanation                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       RTG4FCCC_0.CCC_INST                                 CCC                    5143       reset_synchronizer_0.sync_deasert_reg[0]          No gated clock conversion method for cell cell:ACG4.SLE   
@K:CKID0002       RTG4FCCC_0.CCC_INST                                 CCC                    129        DDR_MEMORY_CTRL_0.FDDRC_0.U0                      No gated clock conversion method for cell cell:work.FDDR_W
@K:CKID0003       COREJTAGDEBUG_0.genblk4.UJ_JTAG.un1_DUT_TCK_0_0     CFG4                   294        MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.skipOpReg     No gated clock conversion method for cell cell:ACG4.SLE   
====================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:26s; CPU Time elapsed 0h:01m:25s; Memory used current: 265MB peak: 356MB)

Writing Analyst data base D:\Sandbox\RISCV_Libero\RTG4_RV-32IMA_AHB_VlogBaseDesign\synthesis\synwork\RTG4_RV32_BaseDesign_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:29s; CPU Time elapsed 0h:01m:28s; Memory used current: 321MB peak: 356MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\Sandbox\RISCV_Libero\RTG4_RV-32IMA_AHB_VlogBaseDesign\synthesis\RTG4_RV32_BaseDesign.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:01m:32s; CPU Time elapsed 0h:01m:30s; Memory used current: 324MB peak: 356MB)


Start final timing analysis (Real Time elapsed 0h:01m:33s; CPU Time elapsed 0h:01m:31s; Memory used current: 312MB peak: 356MB)

@W: MT246 :"d:\sandbox\riscv_libero\rtg4_rv-32ima_ahb_vlogbasedesign\component\work\rtg4_rv32_basedesign\rtg4fccc_0\rtg4_rv32_basedesign_rtg4fccc_0_rtg4fccc.v":23:12:23:19|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT615 |Found clock rcosc_50mhz with period 20.00ns 
@N: MT615 |Found clock RTG4FCCC_0/GL0 with period 20.00ns 
@N: MT615 |Found clock RTG4FCCC_0/GL1 with period 20.00ns 
@W: MT420 |Found inferred clock COREJTAGDEBUG_Z11|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:COREJTAGDEBUG_0.iUDRCK"
@W: MT420 |Found inferred clock COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:COREJTAGDEBUG_0.genblk4\.UJ_JTAG.un1_DUT_TCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 15 23:03:22 2017
#


Top view:               RTG4_RV32_BaseDesign
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\Sandbox\RISCV_Libero\RTG4_RV-32IMA_AHB_VlogBaseDesign\designer\RTG4_RV32_BaseDesign\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.803

                                                            Requested     Estimated     Requested     Estimated                Clock                            Clock              
Starting Clock                                              Frequency     Frequency     Period        Period        Slack      Type                             Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     100.0 MHz     105.5 MHz     10.000        9.479         0.260      inferred                         Inferred_clkgroup_0
COREJTAGDEBUG_Z11|iUDRCK_inferred_clock                     100.0 MHz     108.7 MHz     10.000        9.201         0.399      inferred                         Inferred_clkgroup_1
RTG4FCCC_0/GL0                                              50.0 MHz      48.1 MHz      20.000        20.804        -0.803     generated (from rcosc_50mhz)     default_clkgroup   
RTG4FCCC_0/GL1                                              50.0 MHz      86.4 MHz      20.000        11.576        5.848      generated (from rcosc_50mhz)     default_clkgroup   
rcosc_50mhz                                                 50.0 MHz      NA            20.000        NA            NA         declared                         default_clkgroup   
System                                                      100.0 MHz     142.0 MHz     10.000        7.043         2.957      system                           system_clkgroup    
===================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                 Ending                                                   |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                   RTG4FCCC_0/GL0                                           |  20.000      15.413  |  No paths    -      |  No paths    -       |  No paths    -    
System                                                   RTG4FCCC_0/GL1                                           |  20.000      15.752  |  No paths    -      |  20.000      16.283  |  No paths    -    
System                                                   COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock  |  No paths    -       |  No paths    -      |  10.000      5.854   |  No paths    -    
System                                                   COREJTAGDEBUG_Z11|iUDRCK_inferred_clock                  |  10.000      2.957   |  No paths    -      |  10.000      6.884   |  No paths    -    
RTG4FCCC_0/GL0                                           RTG4FCCC_0/GL0                                           |  20.000      -0.803  |  No paths    -      |  No paths    -       |  No paths    -    
RTG4FCCC_0/GL0                                           COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock  |  No paths    -       |  No paths    -      |  Diff grp    -       |  No paths    -    
RTG4FCCC_0/GL1                                           RTG4FCCC_0/GL1                                           |  20.000      8.424   |  No paths    -      |  10.000      5.848   |  10.000      7.053
COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock  RTG4FCCC_0/GL0                                           |  No paths    -       |  No paths    -      |  No paths    -       |  Diff grp    -    
COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock  COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock  |  10.000      5.791   |  10.000      3.558  |  5.000       0.260   |  5.000       1.063
COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock  COREJTAGDEBUG_Z11|iUDRCK_inferred_clock                  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
COREJTAGDEBUG_Z11|iUDRCK_inferred_clock                  System                                                   |  10.000      8.049   |  No paths    -      |  No paths    -       |  No paths    -    
COREJTAGDEBUG_Z11|iUDRCK_inferred_clock                  COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock  |  No paths    -       |  Diff grp    -      |  No paths    -       |  No paths    -    
COREJTAGDEBUG_Z11|iUDRCK_inferred_clock                  COREJTAGDEBUG_Z11|iUDRCK_inferred_clock                  |  10.000      2.944   |  No paths    -      |  5.000       0.399   |  No paths    -    
==========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                           Starting                                                                                                                    Arrival          
Instance                                                                                                                                                   Reference                                                   Type     Pin     Net                                            Time        Slack
                                                                                                                                                           Clock                                                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]                        COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      Q       _T_206_sn                                      0.289       0.260
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4]                        COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]     0.289       0.311
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]                        COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.289       0.422
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]                        COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.289       0.474
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]                        COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.289       0.490
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.idcodeChain.regs_0                                                                                                     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      Q       idcodeChain_io_chainOut_data                   0.289       1.063
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.dtmInfoChain.regs_0                                                                                                    COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      Q       dtmInfoChain_io_chainOut_data                  0.289       1.251
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.dmiAccessChain.regs_0                                                                                                  COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      Q       dmiAccessChain_io_chainOut_data                0.289       1.309
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      Q       reg_3_q                                        0.289       1.809
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      Q       reg_1_q                                        0.289       2.117
========================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                              Starting                                                                                  Required          
Instance                                                                                                                                                                      Reference                                                   Type     Pin     Net          Time         Slack
                                                                                                                                                                              Clock                                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_data[0]     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      EN      valid_m4     4.707        0.260
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_data[1]     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      EN      valid_m4     4.707        0.260
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_data[2]     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      EN      valid_m4     4.707        0.260
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_data[3]     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      EN      valid_m4     4.707        0.260
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_data[4]     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      EN      valid_m4     4.707        0.260
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_data[5]     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      EN      valid_m4     4.707        0.260
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_data[6]     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      EN      valid_m4     4.707        0.260
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_data[7]     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      EN      valid_m4     4.707        0.260
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_data[8]     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      EN      valid_m4     4.707        0.260
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_data[9]     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      EN      valid_m4     4.707        0.260
==========================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.707

    - Propagation time:                      4.446
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.260

    Number of logic level(s):                3
    Starting point:                          MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_data[0] / EN
    The start point is clocked by            COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock [falling] on pin CLK

Instance / Net                                                                                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]                                           SLE      Q        Out     0.289     0.289       -         
_T_206_sn                                                                                                                                                                     Net      -        -       0.876     -           14        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_m2_e_1      CFG3     C        In      -         1.165       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_m2_e_1      CFG3     Y        Out     0.312     1.477       -         
un1_m4_0_a2_4                                                                                                                                                                 Net      -        -       0.590     -           3         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_m2_e        CFG4     D        In      -         2.067       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_m2_e        CFG4     Y        Out     0.423     2.490       -         
valid_m4_1                                                                                                                                                                    Net      -        -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_m4          CFG4     D        In      -         2.973       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_m4          CFG4     Y        Out     0.423     3.396       -         
valid_m4                                                                                                                                                                      Net      -        -       1.050     -           33        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_data[0]     SLE      EN       In      -         4.446       -         
========================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.740 is 1.740(36.7%) logic and 2.999(63.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: COREJTAGDEBUG_Z11|iUDRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                                       Arrival          
Instance                                           Reference                                   Type     Pin     Net               Time        Slack
                                                   Clock                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[4]          COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       state[4]          0.289       0.399
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[3]          COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       state[3]          0.261       0.479
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[5]          COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       count[5]          0.261       0.516
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count_fast[0]     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       count_fast[0]     0.289       0.735
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count_fast[3]     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       count_fast[3]     0.261       0.941
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count_fast[4]     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       count_fast[4]     0.261       0.992
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[2]          COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       count[2]          0.261       1.164
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[2]          COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       state[2]          0.289       1.184
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[1]          COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       count[1]          0.261       1.367
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[1]          COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       state[1]          0.289       1.400
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                              Required          
Instance                                           Reference                                   Type     Pin     Net                      Time         Slack
                                                   Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.endofshift        COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       endofshift_2             4.736        0.399
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.tmsenb            COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       un6_countnext_i          4.736        2.490
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[1]          COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       N_1494_i                 9.771        2.944
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[4]          COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       N_39_i                   9.771        3.024
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[5]          COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       N_37_i                   9.771        3.024
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count_fast[4]     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       N_39_i_fast              9.771        3.024
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[0]          COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       N_329_i                  9.771        3.638
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[1]          COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       N_307_i                  9.771        3.638
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count_fast[0]     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       N_329_i_fast             9.771        3.638
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[4]          COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       state_24_1_iv_i_i[4]     9.736        3.723
===========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.264
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.736

    - Propagation time:                      4.336
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.399

    Number of logic level(s):                4
    Starting point:                          COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[4] / Q
    Ending point:                            COREJTAGDEBUG_0.genblk4\.UJ_JTAG.endofshift / D
    The start point is clocked by            COREJTAGDEBUG_Z11|iUDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z11|iUDRCK_inferred_clock [falling] on pin CLK

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[4]                         SLE      Q        Out     0.289     0.289       -         
state[4]                                                          Net      -        -       0.876     -           14        
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.un6_countnext_0_a2_0_a2          CFG2     B        In      -         1.165       -         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.un6_countnext_0_a2_0_a2          CFG2     Y        Out     0.182     1.347       -         
un6_countnext_i                                                   Net      -        -       0.898     -           12        
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.countnextzero_0_0_0_o2           CFG4     B        In      -         2.245       -         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.countnextzero_0_0_0_o2           CFG4     Y        Out     0.182     2.428       -         
N_1516                                                            Net      -        -       0.483     -           1         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.countnextzero_m1_e_1_RNI2J1M     CFG4     C        In      -         2.911       -         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.countnextzero_m1_e_1_RNI2J1M     CFG4     Y        Out     0.312     3.223       -         
countnextzero                                                     Net      -        -       0.793     -           15        
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.endofshift_RNO                   CFG4     B        In      -         4.016       -         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.endofshift_RNO                   CFG4     Y        Out     0.182     4.198       -         
endofshift_2                                                      Net      -        -       0.138     -           1         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.endofshift                       SLE      D        In      -         4.336       -         
============================================================================================================================
Total path delay (propagation time + setup) of 4.601 is 1.413(30.7%) logic and 3.188(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: RTG4FCCC_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                                                       Starting                                                Arrival           
Instance                                                               Reference          Type     Pin     Net                 Time        Slack 
                                                                       Clock                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[0]     RTG4FCCC_0/GL0     SLE      Q       s2_req_cmd[0]       0.289       -0.803
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3]     RTG4FCCC_0/GL0     SLE      Q       s2_req_cmd[3]       0.261       -0.752
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2]     RTG4FCCC_0/GL0     SLE      Q       s2_req_cmd[2]       0.289       -0.101
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[1]     RTG4FCCC_0/GL0     SLE      Q       s2_req_cmd[1]       0.289       -0.033
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd[4]       RTG4FCCC_0/GL0     SLE      Q       s2_req_cmd[4]       0.289       0.310 
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_addr[6]      RTG4FCCC_0/GL0     SLE      Q       s2_req_addr[6]      0.289       0.374 
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_addr[10]     RTG4FCCC_0/GL0     SLE      Q       s2_req_addr[10]     0.289       0.399 
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_addr[12]     RTG4FCCC_0/GL0     SLE      Q       s2_req_addr[12]     0.289       0.412 
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_addr[14]     RTG4FCCC_0/GL0     SLE      Q       s2_req_addr[14]     0.289       0.493 
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_addr[16]     RTG4FCCC_0/GL0     SLE      Q       s2_req_addr[16]     0.289       0.505 
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                   Starting                                                                                  Required           
Instance                                                                           Reference          Type            Pin           Net                                      Time         Slack 
                                                                                   Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0     RTG4FCCC_0/GL0     RAM64x18_RT     A_ADDR[0]     tag_array_0_s1_meta_addr_pipe_0_0[0]     13.965       -0.803
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0     RTG4FCCC_0/GL0     RAM64x18_RT     A_ADDR[1]     tag_array_0_s1_meta_addr_pipe_0_0[1]     13.965       -0.803
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0     RTG4FCCC_0/GL0     RAM64x18_RT     A_ADDR[2]     tag_array_0_s1_meta_addr_pipe_0_0[2]     13.965       -0.803
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0     RTG4FCCC_0/GL0     RAM64x18_RT     A_ADDR[3]     tag_array_0_s1_meta_addr_pipe_0_0[3]     13.965       -0.803
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0     RTG4FCCC_0/GL0     RAM64x18_RT     A_ADDR[4]     tag_array_0_s1_meta_addr_pipe_0_0[4]     13.965       -0.803
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0     RTG4FCCC_0/GL0     RAM64x18_RT     A_ADDR[5]     tag_array_0_s1_meta_addr_pipe_0_0[5]     13.965       -0.803
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0     RTG4FCCC_0/GL0     RAM64x18_RT     A_ADDR[6]     tag_array_0_s1_meta_addr_pipe_0_0[6]     13.965       -0.803
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_1     RTG4FCCC_0/GL0     RAM64x18_RT     A_ADDR[0]     tag_array_0_s1_meta_addr_pipe_0_0[0]     13.965       -0.803
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_1     RTG4FCCC_0/GL0     RAM64x18_RT     A_ADDR[1]     tag_array_0_s1_meta_addr_pipe_0_0[1]     13.965       -0.803
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_1     RTG4FCCC_0/GL0     RAM64x18_RT     A_ADDR[2]     tag_array_0_s1_meta_addr_pipe_0_0[2]     13.965       -0.803
================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            6.035
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.965

    - Propagation time:                      14.769
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.803

    Number of logic level(s):                13
    Starting point:                          MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[0] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0 / A_ADDR[0]
    The start point is clocked by            RTG4FCCC_0/GL0 [rising] on pin CLK
    The end   point is clocked by            RTG4FCCC_0/GL0 [rising] on pin A_CLK

Instance / Net                                                                                                                                                           Pin           Pin               Arrival     No. of    
Name                                                                                                                                                     Type            Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[0]                                                                                       SLE             Q             Out     0.289     0.289       -         
s2_req_cmd[0]                                                                                                                                            Net             -             -       0.876     -           14        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIP974[3]                                                                               CFG2            A             In      -         1.165       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIP974[3]                                                                               CFG2            Y             Out     0.114     1.279       -         
N_3641_i_0                                                                                                                                               Net             -             -       0.548     -           2         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                                                                           CFG4            D             In      -         1.827       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                                                                           CFG4            Y             Out     0.423     2.250       -         
_T_525                                                                                                                                                   Net             -             -       1.002     -           55        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                                                                        CFG4            B             In      -         3.252       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                                                                        CFG4            Y             Out     0.182     3.434       -         
s2_write                                                                                                                                                 Net             -             -       0.783     -           14        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_AMOALU.s2_valid_hit_pre_data_ecc_i_1     CFG4            D             In      -         4.217       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_AMOALU.s2_valid_hit_pre_data_ecc_i_1     CFG4            Y             Out     0.379     4.597       -         
s2_valid_hit_pre_data_ecc_i_1                                                                                                                            Net             -             -       0.590     -           3         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1426_RNO                                                                                           CFG4            D             In      -         5.186       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1426_RNO                                                                                           CFG4            Y             Out     0.360     5.547       -         
_T_1453_d_0_1                                                                                                                                            Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1426                                                                                               CFG4            D             In      -         6.030       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1426                                                                                               CFG4            Y             Out     0.423     6.453       -         
_T_1426                                                                                                                                                  Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO_0                                                                                         CFG4            C             In      -         6.936       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO_0                                                                                         CFG4            Y             Out     0.312     7.248       -         
_T_1428                                                                                                                                                  Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429                                                                                               CFG4            D             In      -         7.731       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429                                                                                               CFG4            Y             Out     0.423     8.154       -         
_T_1429                                                                                                                                                  Net             -             -       0.937     -           37        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.d_last_RNILG601                                                                                       CFG4            B             In      -         9.091       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.d_last_RNILG601                                                                                       CFG4            Y             Out     0.148     9.239       -         
grantInProgress_0_sqmuxa_1                                                                                                                               Net             -             -       0.857     -           22        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb.io_m1_e_3                                                                                     CFG3            B             In      -         10.096      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb.io_m1_e_3                                                                                     CFG3            Y             Out     0.143     10.239      -         
N_941                                                                                                                                                    Net             -             -       0.924     -           34        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb._T_117_s_RNI44212                                                                             CFG4            C             In      -         11.163      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb._T_117_s_RNI44212                                                                             CFG4            Y             Out     0.282     11.445      -         
io_N_3_mux                                                                                                                                               Net             -             -       0.622     -           4         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_413                                                                                                CFG4            C             In      -         12.066      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_413                                                                                                CFG4            Y             Out     0.282     12.348      -         
_T_413                                                                                                                                                   Net             -             -       1.123     -           51        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[0]                                                                  CFG3            C             In      -         13.472      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[0]                                                                  CFG3            Y             Out     0.312     13.784      -         
tag_array_0_s1_meta_addr_pipe_0_0[0]                                                                                                                     Net             -             -       0.985     -           6         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0                                                                           RAM64x18_RT     A_ADDR[0]     In      -         14.769      -         
===============================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 20.804 is 10.108(48.6%) logic and 10.696(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      20.000
    - Setup time:                            6.035
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.965

    - Propagation time:                      14.769
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.803

    Number of logic level(s):                13
    Starting point:                          MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[0] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0 / A_ADDR[6]
    The start point is clocked by            RTG4FCCC_0/GL0 [rising] on pin CLK
    The end   point is clocked by            RTG4FCCC_0/GL0 [rising] on pin A_CLK

Instance / Net                                                                                                                                                           Pin           Pin               Arrival     No. of    
Name                                                                                                                                                     Type            Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[0]                                                                                       SLE             Q             Out     0.289     0.289       -         
s2_req_cmd[0]                                                                                                                                            Net             -             -       0.876     -           14        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIP974[3]                                                                               CFG2            A             In      -         1.165       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIP974[3]                                                                               CFG2            Y             Out     0.114     1.279       -         
N_3641_i_0                                                                                                                                               Net             -             -       0.548     -           2         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                                                                           CFG4            D             In      -         1.827       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                                                                           CFG4            Y             Out     0.423     2.250       -         
_T_525                                                                                                                                                   Net             -             -       1.002     -           55        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                                                                        CFG4            B             In      -         3.252       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                                                                        CFG4            Y             Out     0.182     3.434       -         
s2_write                                                                                                                                                 Net             -             -       0.783     -           14        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_AMOALU.s2_valid_hit_pre_data_ecc_i_1     CFG4            D             In      -         4.217       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_AMOALU.s2_valid_hit_pre_data_ecc_i_1     CFG4            Y             Out     0.379     4.597       -         
s2_valid_hit_pre_data_ecc_i_1                                                                                                                            Net             -             -       0.590     -           3         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1426_RNO                                                                                           CFG4            D             In      -         5.186       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1426_RNO                                                                                           CFG4            Y             Out     0.360     5.547       -         
_T_1453_d_0_1                                                                                                                                            Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1426                                                                                               CFG4            D             In      -         6.030       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1426                                                                                               CFG4            Y             Out     0.423     6.453       -         
_T_1426                                                                                                                                                  Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO_0                                                                                         CFG4            C             In      -         6.936       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO_0                                                                                         CFG4            Y             Out     0.312     7.248       -         
_T_1428                                                                                                                                                  Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429                                                                                               CFG4            D             In      -         7.731       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429                                                                                               CFG4            Y             Out     0.423     8.154       -         
_T_1429                                                                                                                                                  Net             -             -       0.937     -           37        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.d_last_RNILG601                                                                                       CFG4            B             In      -         9.091       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.d_last_RNILG601                                                                                       CFG4            Y             Out     0.148     9.239       -         
grantInProgress_0_sqmuxa_1                                                                                                                               Net             -             -       0.857     -           22        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb.io_m1_e_3                                                                                     CFG3            B             In      -         10.096      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb.io_m1_e_3                                                                                     CFG3            Y             Out     0.143     10.239      -         
N_941                                                                                                                                                    Net             -             -       0.924     -           34        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb._T_117_s_RNI44212                                                                             CFG4            C             In      -         11.163      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb._T_117_s_RNI44212                                                                             CFG4            Y             Out     0.282     11.445      -         
io_N_3_mux                                                                                                                                               Net             -             -       0.622     -           4         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_413                                                                                                CFG4            C             In      -         12.066      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_413                                                                                                CFG4            Y             Out     0.282     12.348      -         
_T_413                                                                                                                                                   Net             -             -       1.123     -           51        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[6]                                                                  CFG3            C             In      -         13.472      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[6]                                                                  CFG3            Y             Out     0.312     13.784      -         
tag_array_0_s1_meta_addr_pipe_0_0[6]                                                                                                                     Net             -             -       0.985     -           6         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0                                                                           RAM64x18_RT     A_ADDR[6]     In      -         14.769      -         
===============================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 20.804 is 10.108(48.6%) logic and 10.696(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      20.000
    - Setup time:                            6.035
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.965

    - Propagation time:                      14.769
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.803

    Number of logic level(s):                13
    Starting point:                          MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[0] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0 / A_ADDR[5]
    The start point is clocked by            RTG4FCCC_0/GL0 [rising] on pin CLK
    The end   point is clocked by            RTG4FCCC_0/GL0 [rising] on pin A_CLK

Instance / Net                                                                                                                                                           Pin           Pin               Arrival     No. of    
Name                                                                                                                                                     Type            Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[0]                                                                                       SLE             Q             Out     0.289     0.289       -         
s2_req_cmd[0]                                                                                                                                            Net             -             -       0.876     -           14        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIP974[3]                                                                               CFG2            A             In      -         1.165       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIP974[3]                                                                               CFG2            Y             Out     0.114     1.279       -         
N_3641_i_0                                                                                                                                               Net             -             -       0.548     -           2         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                                                                           CFG4            D             In      -         1.827       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                                                                           CFG4            Y             Out     0.423     2.250       -         
_T_525                                                                                                                                                   Net             -             -       1.002     -           55        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                                                                        CFG4            B             In      -         3.252       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                                                                        CFG4            Y             Out     0.182     3.434       -         
s2_write                                                                                                                                                 Net             -             -       0.783     -           14        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_AMOALU.s2_valid_hit_pre_data_ecc_i_1     CFG4            D             In      -         4.217       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_AMOALU.s2_valid_hit_pre_data_ecc_i_1     CFG4            Y             Out     0.379     4.597       -         
s2_valid_hit_pre_data_ecc_i_1                                                                                                                            Net             -             -       0.590     -           3         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1426_RNO                                                                                           CFG4            D             In      -         5.186       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1426_RNO                                                                                           CFG4            Y             Out     0.360     5.547       -         
_T_1453_d_0_1                                                                                                                                            Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1426                                                                                               CFG4            D             In      -         6.030       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1426                                                                                               CFG4            Y             Out     0.423     6.453       -         
_T_1426                                                                                                                                                  Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO_0                                                                                         CFG4            C             In      -         6.936       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO_0                                                                                         CFG4            Y             Out     0.312     7.248       -         
_T_1428                                                                                                                                                  Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429                                                                                               CFG4            D             In      -         7.731       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429                                                                                               CFG4            Y             Out     0.423     8.154       -         
_T_1429                                                                                                                                                  Net             -             -       0.937     -           37        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.d_last_RNILG601                                                                                       CFG4            B             In      -         9.091       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.d_last_RNILG601                                                                                       CFG4            Y             Out     0.148     9.239       -         
grantInProgress_0_sqmuxa_1                                                                                                                               Net             -             -       0.857     -           22        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb.io_m1_e_3                                                                                     CFG3            B             In      -         10.096      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb.io_m1_e_3                                                                                     CFG3            Y             Out     0.143     10.239      -         
N_941                                                                                                                                                    Net             -             -       0.924     -           34        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb._T_117_s_RNI44212                                                                             CFG4            C             In      -         11.163      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb._T_117_s_RNI44212                                                                             CFG4            Y             Out     0.282     11.445      -         
io_N_3_mux                                                                                                                                               Net             -             -       0.622     -           4         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_413                                                                                                CFG4            C             In      -         12.066      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_413                                                                                                CFG4            Y             Out     0.282     12.348      -         
_T_413                                                                                                                                                   Net             -             -       1.123     -           51        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[5]                                                                  CFG3            C             In      -         13.472      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[5]                                                                  CFG3            Y             Out     0.312     13.784      -         
tag_array_0_s1_meta_addr_pipe_0_0[5]                                                                                                                     Net             -             -       0.985     -           6         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0                                                                           RAM64x18_RT     A_ADDR[5]     In      -         14.769      -         
===============================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 20.804 is 10.108(48.6%) logic and 10.696(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      20.000
    - Setup time:                            6.035
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.965

    - Propagation time:                      14.769
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.803

    Number of logic level(s):                13
    Starting point:                          MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[0] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0 / A_ADDR[4]
    The start point is clocked by            RTG4FCCC_0/GL0 [rising] on pin CLK
    The end   point is clocked by            RTG4FCCC_0/GL0 [rising] on pin A_CLK

Instance / Net                                                                                                                                                           Pin           Pin               Arrival     No. of    
Name                                                                                                                                                     Type            Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[0]                                                                                       SLE             Q             Out     0.289     0.289       -         
s2_req_cmd[0]                                                                                                                                            Net             -             -       0.876     -           14        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIP974[3]                                                                               CFG2            A             In      -         1.165       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIP974[3]                                                                               CFG2            Y             Out     0.114     1.279       -         
N_3641_i_0                                                                                                                                               Net             -             -       0.548     -           2         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                                                                           CFG4            D             In      -         1.827       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                                                                           CFG4            Y             Out     0.423     2.250       -         
_T_525                                                                                                                                                   Net             -             -       1.002     -           55        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                                                                        CFG4            B             In      -         3.252       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                                                                        CFG4            Y             Out     0.182     3.434       -         
s2_write                                                                                                                                                 Net             -             -       0.783     -           14        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_AMOALU.s2_valid_hit_pre_data_ecc_i_1     CFG4            D             In      -         4.217       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_AMOALU.s2_valid_hit_pre_data_ecc_i_1     CFG4            Y             Out     0.379     4.597       -         
s2_valid_hit_pre_data_ecc_i_1                                                                                                                            Net             -             -       0.590     -           3         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1426_RNO                                                                                           CFG4            D             In      -         5.186       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1426_RNO                                                                                           CFG4            Y             Out     0.360     5.547       -         
_T_1453_d_0_1                                                                                                                                            Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1426                                                                                               CFG4            D             In      -         6.030       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1426                                                                                               CFG4            Y             Out     0.423     6.453       -         
_T_1426                                                                                                                                                  Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO_0                                                                                         CFG4            C             In      -         6.936       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO_0                                                                                         CFG4            Y             Out     0.312     7.248       -         
_T_1428                                                                                                                                                  Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429                                                                                               CFG4            D             In      -         7.731       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429                                                                                               CFG4            Y             Out     0.423     8.154       -         
_T_1429                                                                                                                                                  Net             -             -       0.937     -           37        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.d_last_RNILG601                                                                                       CFG4            B             In      -         9.091       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.d_last_RNILG601                                                                                       CFG4            Y             Out     0.148     9.239       -         
grantInProgress_0_sqmuxa_1                                                                                                                               Net             -             -       0.857     -           22        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb.io_m1_e_3                                                                                     CFG3            B             In      -         10.096      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb.io_m1_e_3                                                                                     CFG3            Y             Out     0.143     10.239      -         
N_941                                                                                                                                                    Net             -             -       0.924     -           34        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb._T_117_s_RNI44212                                                                             CFG4            C             In      -         11.163      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb._T_117_s_RNI44212                                                                             CFG4            Y             Out     0.282     11.445      -         
io_N_3_mux                                                                                                                                               Net             -             -       0.622     -           4         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_413                                                                                                CFG4            C             In      -         12.066      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_413                                                                                                CFG4            Y             Out     0.282     12.348      -         
_T_413                                                                                                                                                   Net             -             -       1.123     -           51        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[4]                                                                  CFG3            C             In      -         13.472      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[4]                                                                  CFG3            Y             Out     0.312     13.784      -         
tag_array_0_s1_meta_addr_pipe_0_0[4]                                                                                                                     Net             -             -       0.985     -           6         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0                                                                           RAM64x18_RT     A_ADDR[4]     In      -         14.769      -         
===============================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 20.804 is 10.108(48.6%) logic and 10.696(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      20.000
    - Setup time:                            6.035
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.965

    - Propagation time:                      14.769
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.803

    Number of logic level(s):                13
    Starting point:                          MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[0] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0 / A_ADDR[3]
    The start point is clocked by            RTG4FCCC_0/GL0 [rising] on pin CLK
    The end   point is clocked by            RTG4FCCC_0/GL0 [rising] on pin A_CLK

Instance / Net                                                                                                                                                           Pin           Pin               Arrival     No. of    
Name                                                                                                                                                     Type            Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[0]                                                                                       SLE             Q             Out     0.289     0.289       -         
s2_req_cmd[0]                                                                                                                                            Net             -             -       0.876     -           14        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIP974[3]                                                                               CFG2            A             In      -         1.165       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIP974[3]                                                                               CFG2            Y             Out     0.114     1.279       -         
N_3641_i_0                                                                                                                                               Net             -             -       0.548     -           2         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                                                                           CFG4            D             In      -         1.827       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                                                                           CFG4            Y             Out     0.423     2.250       -         
_T_525                                                                                                                                                   Net             -             -       1.002     -           55        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                                                                        CFG4            B             In      -         3.252       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                                                                        CFG4            Y             Out     0.182     3.434       -         
s2_write                                                                                                                                                 Net             -             -       0.783     -           14        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_AMOALU.s2_valid_hit_pre_data_ecc_i_1     CFG4            D             In      -         4.217       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_AMOALU.s2_valid_hit_pre_data_ecc_i_1     CFG4            Y             Out     0.379     4.597       -         
s2_valid_hit_pre_data_ecc_i_1                                                                                                                            Net             -             -       0.590     -           3         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1426_RNO                                                                                           CFG4            D             In      -         5.186       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1426_RNO                                                                                           CFG4            Y             Out     0.360     5.547       -         
_T_1453_d_0_1                                                                                                                                            Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1426                                                                                               CFG4            D             In      -         6.030       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1426                                                                                               CFG4            Y             Out     0.423     6.453       -         
_T_1426                                                                                                                                                  Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO_0                                                                                         CFG4            C             In      -         6.936       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO_0                                                                                         CFG4            Y             Out     0.312     7.248       -         
_T_1428                                                                                                                                                  Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429                                                                                               CFG4            D             In      -         7.731       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429                                                                                               CFG4            Y             Out     0.423     8.154       -         
_T_1429                                                                                                                                                  Net             -             -       0.937     -           37        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.d_last_RNILG601                                                                                       CFG4            B             In      -         9.091       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.d_last_RNILG601                                                                                       CFG4            Y             Out     0.148     9.239       -         
grantInProgress_0_sqmuxa_1                                                                                                                               Net             -             -       0.857     -           22        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb.io_m1_e_3                                                                                     CFG3            B             In      -         10.096      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb.io_m1_e_3                                                                                     CFG3            Y             Out     0.143     10.239      -         
N_941                                                                                                                                                    Net             -             -       0.924     -           34        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb._T_117_s_RNI44212                                                                             CFG4            C             In      -         11.163      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb._T_117_s_RNI44212                                                                             CFG4            Y             Out     0.282     11.445      -         
io_N_3_mux                                                                                                                                               Net             -             -       0.622     -           4         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_413                                                                                                CFG4            C             In      -         12.066      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_413                                                                                                CFG4            Y             Out     0.282     12.348      -         
_T_413                                                                                                                                                   Net             -             -       1.123     -           51        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[3]                                                                  CFG3            C             In      -         13.472      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[3]                                                                  CFG3            Y             Out     0.312     13.784      -         
tag_array_0_s1_meta_addr_pipe_0_0[3]                                                                                                                     Net             -             -       0.985     -           6         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0                                                                           RAM64x18_RT     A_ADDR[3]     In      -         14.769      -         
===============================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 20.804 is 10.108(48.6%) logic and 10.696(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: RTG4FCCC_0/GL1
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                              Arrival          
Instance                                                    Reference          Type     Pin     Net               Time        Slack
                                                            Clock                                                                  
-----------------------------------------------------------------------------------------------------------------------------------
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[3]      RTG4FCCC_0/GL1     SLE      Q       INSTR_SCMD[0]     0.289       5.848
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[0]      RTG4FCCC_0/GL1     SLE      Q       INSTR_CMD[0]      0.289       5.941
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[25]     RTG4FCCC_0/GL1     SLE      Q       INSTR_DATA[0]     0.289       6.494
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[26]     RTG4FCCC_0/GL1     SLE      Q       INSTR_DATA[1]     0.289       6.497
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[27]     RTG4FCCC_0/GL1     SLE      Q       INSTR_DATA[2]     0.289       6.497
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[28]     RTG4FCCC_0/GL1     SLE      Q       INSTR_DATA[3]     0.289       6.497
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[29]     RTG4FCCC_0/GL1     SLE      Q       INSTR_DATA[4]     0.289       6.497
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[30]     RTG4FCCC_0/GL1     SLE      Q       INSTR_DATA[5]     0.289       6.548
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[31]     RTG4FCCC_0/GL1     SLE      Q       INSTR_DATA[6]     0.289       6.548
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[32]     RTG4FCCC_0/GL1     SLE      Q       INSTR_DATA[7]     0.289       6.548
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                         Required          
Instance                                       Reference          Type     Pin     Net                          Time         Slack
                                               Clock                                                                              
----------------------------------------------------------------------------------------------------------------------------------
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[0\]     RTG4FCCC_0/GL1     DFN1     D       PWDATAS16_F_r\[0\]_Y_net     9.736        5.848
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[1\]     RTG4FCCC_0/GL1     DFN1     D       PWDATAS16_F_r\[1\]_Y_net     9.736        5.851
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[2\]     RTG4FCCC_0/GL1     DFN1     D       PWDATAS16_F_r\[2\]_Y_net     9.736        5.851
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[3\]     RTG4FCCC_0/GL1     DFN1     D       PWDATAS16_F_r\[3\]_Y_net     9.736        5.851
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[4\]     RTG4FCCC_0/GL1     DFN1     D       PWDATAS16_F_r\[4\]_Y_net     9.736        5.851
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[5\]     RTG4FCCC_0/GL1     DFN1     D       PWDATAS16_F_r\[5\]_Y_net     9.736        5.941
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[6\]     RTG4FCCC_0/GL1     DFN1     D       PWDATAS16_F_r\[6\]_Y_net     9.736        5.941
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[7\]     RTG4FCCC_0/GL1     DFN1     D       PWDATAS16_F_r\[7\]_Y_net     9.736        5.941
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[8\]     RTG4FCCC_0/GL1     DFN1     D       PWDATAS16_F_r\[8\]_Y_net     9.736        5.941
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[9\]     RTG4FCCC_0/GL1     DFN1     D       PWDATAS16_F_r\[9\]_Y_net     9.736        5.941
==================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.264
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.736

    - Propagation time:                      3.888
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.848

    Number of logic level(s):                2
    Starting point:                          DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[3] / Q
    Ending point:                            DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[0\] / D
    The start point is clocked by            RTG4FCCC_0/GL1 [rising] on pin CLK
    The end   point is clocked by            RTG4FCCC_0/GL1 [falling] on pin CLK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[3]     SLE      Q        Out     0.289     0.289       -         
INSTR_SCMD[0]                                              Net      -        -       1.043     -           34        
DDR_MEMORY_CTRL_0.COREABC_0.un33_ZREGISTER_m[0]            CFG4     D        In      -         1.332       -         
DDR_MEMORY_CTRL_0.COREABC_0.un33_ZREGISTER_m[0]            CFG4     Y        Out     0.423     1.755       -         
COREABC_0_APB3master_PWDATA[0]                             Net      -        -       0.980     -           3         
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F_r\[0\]               MX2      B        In      -         2.734       -         
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F_r\[0\]               MX2      Y        Out     0.182     2.917       -         
PWDATAS16_F_r\[0\]_Y_net                                   Net      -        -       0.971     -           1         
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[0\]                 DFN1     D        In      -         3.888       -         
=====================================================================================================================
Total path delay (propagation time + setup) of 4.152 is 1.159(27.9%) logic and 2.994(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                           Arrival          
Instance                                Reference     Type      Pin          Net                           Time        Slack
                                        Clock                                                                               
----------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJTAG_inst     System        UJTAG     UIREG[0]     UIREGInt[0]                   0.000       2.957
COREJTAGDEBUG_0.genblk1\.UJTAG_inst     System        UJTAG     UIREG[2]     UIREGInt[2]                   0.000       3.068
COREJTAGDEBUG_0.genblk1\.UJTAG_inst     System        UJTAG     UIREG[3]     UIREGInt[3]                   0.000       3.135
COREJTAGDEBUG_0.genblk1\.UJTAG_inst     System        UJTAG     UIREG[1]     UIREGInt[1]                   0.000       3.185
COREJTAGDEBUG_0.genblk1\.UJTAG_inst     System        UJTAG     UIREG[4]     UIREGInt[4]                   0.000       3.198
COREJTAGDEBUG_0.genblk1\.UJTAG_inst     System        UJTAG     UIREG[6]     UIREGInt[6]                   0.000       3.266
COREJTAGDEBUG_0.genblk1\.UJTAG_inst     System        UJTAG     UIREG[7]     UIREGInt[7]                   0.000       4.041
COREJTAGDEBUG_0.genblk1\.UJTAG_inst     System        UJTAG     UIREG[5]     UIREGInt[5]                   0.000       4.091
COREJTAGDEBUG_0.genblk1\.UJTAG_inst     System        UJTAG     UTDI         COREJTAGDEBUG_0_TGT_TDI_0     0.000       4.133
COREJTAGDEBUG_0.genblk1\.UJTAG_inst     System        UJTAG     UDRCAP       UDRCAPInt                     0.000       4.655
============================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                Required          
Instance                                           Reference     Type     Pin     Net                      Time         Slack
                                                   Clock                                                                     
-----------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[2]          System        SLE      D       N_22                     9.736        2.957
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[0]          System        SLE      D       N_24_i                   9.771        3.990
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[1]          System        SLE      D       N_1494_i                 9.771        4.133
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[4]          System        SLE      D       N_39_i                   9.771        4.213
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[5]          System        SLE      D       N_37_i                   9.771        4.213
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count_fast[4]     System        SLE      D       N_39_i_fast              9.771        4.213
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.tckgo             System        SLE      EN      un1_tckgo_1_sqmuxa_i     9.707        4.216
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[4]          System        SLE      D       state_24_1_iv_i_i[4]     9.771        4.405
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[3]          System        SLE      D       N_26_i                   9.771        4.548
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[0]          System        SLE      D       N_329_i                  9.771        4.826
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.264
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.736

    - Propagation time:                      6.778
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 2.957

    Number of logic level(s):                7
    Starting point:                          COREJTAGDEBUG_0.genblk1\.UJTAG_inst / UIREG[0]
    Ending point:                            COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[2] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z11|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                            Pin          Pin               Arrival     No. of    
Name                                                            Type      Name         Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJTAG_inst                             UJTAG     UIREG[0]     Out     0.000     0.000       -         
UIREGInt[0]                                                     Net       -            -       0.971     -           1         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.un2_UTDODRV_4                  CFG4      D            In      -         0.971       -         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.un2_UTDODRV_4                  CFG4      Y            Out     0.423     1.394       -         
un2_UTDODRV_4                                                   Net       -            -       0.483     -           1         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.un2_UTDODRV                    CFG4      C            In      -         1.877       -         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.un2_UTDODRV                    CFG4      Y            Out     0.312     2.190       -         
un2_UTDODRV                                                     Net       -            -       0.548     -           2         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state6                         CFG2      A            In      -         2.737       -         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state6                         CFG2      Y            Out     0.114     2.852       -         
state6                                                          Net       -            -       0.648     -           5         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state_24_1_iv_i_0_o2_1[2]      CFG4      D            In      -         3.500       -         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state_24_1_iv_i_0_o2_1[2]      CFG4      Y            Out     0.423     3.922       -         
N_1519                                                          Net       -            -       0.483     -           1         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state_24_1_iv_i_0_0_4_1[2]     CFG4      D            In      -         4.406       -         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state_24_1_iv_i_0_0_4_1[2]     CFG4      Y            Out     0.423     4.828       -         
state_24_1_iv_i_0_0_4_1[2]                                      Net       -            -       0.483     -           1         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state_24_1_iv_i_0_0_4[2]       CFG4      D            In      -         5.312       -         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state_24_1_iv_i_0_0_4[2]       CFG4      Y            Out     0.423     5.734       -         
state_24_1_iv_i_0_0_4[2]                                        Net       -            -       0.483     -           1         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state_24_1_iv_i_0_0[2]         CFG4      D            In      -         6.218       -         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state_24_1_iv_i_0_0[2]         CFG4      Y            Out     0.423     6.640       -         
N_22                                                            Net       -            -       0.138     -           1         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[2]                       SLE       D            In      -         6.778       -         
===============================================================================================================================
Total path delay (propagation time + setup) of 7.043 is 2.805(39.8%) logic and 4.238(60.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:01m:33s; CPU Time elapsed 0h:01m:32s; Memory used current: 312MB peak: 356MB)


Finished timing report (Real Time elapsed 0h:01m:33s; CPU Time elapsed 0h:01m:32s; Memory used current: 312MB peak: 356MB)

---------------------------------------
Resource Usage Report for RTG4_RV32_BaseDesign 

Mapping to part: rt4g150cg1657-1
Cell usage:
AND2            2 uses
CCC             1 use
CLKINT          8 uses
DFN1            28 uses
FDDR_W          1 use
INV             1 use
MX2             28 uses
RCOSC_50MHZ     1 use
SYSRESET        1 use
UJTAG           1 use
CFG1           20 uses
CFG2           1389 uses
CFG3           4489 uses
CFG4           4994 uses

Carry cells:
ARI1            1026 uses - used for arithmetic functions
ARI1            114 uses - used for Wide-Mux implementation
Total ARI1      1140 uses


Sequential Cells: 
SLE            5520 uses

DSP Blocks:    2 of 462 (0%)
 MACC:         1 MultAdd
 MACC:         1 Mult

I/O ports: 100
I/O primitives: 89
BIBUF          36 uses
BIBUF_DIFF     4 uses
INBUF          11 uses
OUTBUF         37 uses
OUTBUF_DIFF    1 use


Global Clock Buffers: 8 of 8 (100%)


RAM/ROM usage summary
Total Block RAMs (RAM1K18_RT) : 8 of 209 (3%)
Total Block RAMs (RAM64x18_RT) : 8 of 210 (3%)

Total LUTs:    12032

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18_RT Interface Logic : SLEs = 288; LUTs = 288;
RAM1K18_RT  Interface Logic : SLEs = 288; LUTs = 288;
MACC     Interface Logic : SLEs = 72; LUTs = 72;

Total number of SLEs after P&R:  5520 + 288 + 288 + 72 = 6168;
Total number of LUTs after P&R:  12032 + 288 + 288 + 72 = 12680;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:33s; CPU Time elapsed 0h:01m:32s; Memory used current: 69MB peak: 356MB)

Process took 0h:01m:33s realtime, 0h:01m:32s cputime
# Wed Nov 15 23:03:23 2017

###########################################################]
