Source Block: oh/erx/hdl/erx.v@117:127@HdlIdDef
   wire			emwr_wr_en;		// From erx_disty of erx_disty.v
   wire			rx_rd_wait;		// From erx_protocol of erx_protocol.v
   wire			rx_wr_wait;		// From erx_protocol of erx_protocol.v
   wire [63:0]		rxdata_p;		// From erx_io of erx_io.v
   wire [7:0]		rxframe_p;		// From erx_io of erx_io.v
   wire			rxlclk_p;		// From erx_io of erx_io.v
   // End of automatics
   
   
   /************************************************************/
   /*FIFOs                                                     */

Diff Content:
+ 122    reg [15:0] 	ecfg_rx_debug_signals;

Clone Blocks:
Clone Blocks 1:
oh/erx/hdl/erx.v@116:126
   wire [102:0]		emwr_wr_data;		// From erx_disty of erx_disty.v
   wire			emwr_wr_en;		// From erx_disty of erx_disty.v
   wire			rx_rd_wait;		// From erx_protocol of erx_protocol.v
   wire			rx_wr_wait;		// From erx_protocol of erx_protocol.v
   wire [63:0]		rxdata_p;		// From erx_io of erx_io.v
   wire [7:0]		rxframe_p;		// From erx_io of erx_io.v
   wire			rxlclk_p;		// From erx_io of erx_io.v
   // End of automatics
   
   
   /************************************************************/

Clone Blocks 2:
oh/erx/hdl/erx.v@115:125
   wire			emwr_prog_full;		// From m_wr_fifo of fifo_103x32.v
   wire [102:0]		emwr_wr_data;		// From erx_disty of erx_disty.v
   wire			emwr_wr_en;		// From erx_disty of erx_disty.v
   wire			rx_rd_wait;		// From erx_protocol of erx_protocol.v
   wire			rx_wr_wait;		// From erx_protocol of erx_protocol.v
   wire [63:0]		rxdata_p;		// From erx_io of erx_io.v
   wire [7:0]		rxframe_p;		// From erx_io of erx_io.v
   wire			rxlclk_p;		// From erx_io of erx_io.v
   // End of automatics
   
   

