[General]
ARRAY_DISPLAY_LIMIT=1024
RADIX=hex
TIME_UNIT=ns
TRACE_LIMIT=65536
VHDL_ENTITY_SCOPE_FILTER=true
VHDL_PACKAGE_SCOPE_FILTER=false
VHDL_BLOCK_SCOPE_FILTER=true
VHDL_PROCESS_SCOPE_FILTER=false
VHDL_PROCEDURE_SCOPE_FILTER=false
VERILOG_MODULE_SCOPE_FILTER=true
VERILOG_PACKAGE_SCOPE_FILTER=false
VERILOG_BLOCK_SCOPE_FILTER=false
VERILOG_TASK_SCOPE_FILTER=false
VERILOG_PROCESS_SCOPE_FILTER=false
INPUT_OBJECT_FILTER=true
OUTPUT_OBJECT_FILTER=true
INOUT_OBJECT_FILTER=true
INTERNAL_OBJECT_FILTER=true
CONSTANT_OBJECT_FILTER=true
VARIABLE_OBJECT_FILTER=true
SCOPE_NAME_COLUMN_WIDTH=143
SCOPE_DESIGN_UNIT_COLUMN_WIDTH=129
SCOPE_BLOCK_TYPE_COLUMN_WIDTH=150
OBJECT_NAME_COLUMN_WIDTH=160
OBJECT_VALUE_COLUMN_WIDTH=87
OBJECT_DATA_TYPE_COLUMN_WIDTH=75
PROCESS_NAME_COLUMN_WIDTH=75
PROCESS_TYPE_COLUMN_WIDTH=75
FRAME_INDEX_COLUMN_WIDTH=75
FRAME_NAME_COLUMN_WIDTH=75
FRAME_FILE_NAME_COLUMN_WIDTH=75
FRAME_LINE_NUM_COLUMN_WIDTH=160
LOCAL_NAME_COLUMN_WIDTH=87
LOCAL_VALUE_COLUMN_WIDTH=75
INPUT_LOCAL_FILTER=1
OUTPUT_LOCAL_FILTER=1
INOUT_LOCAL_FILTER=1
INTERNAL_LOCAL_FILTER=1
CONSTANT_LOCAL_FILTER=1
VARIABLE_LOCAL_FILTER=1
[Object Radixes]
RADIX_0=unsigned /testbench0/mod0/mod2/e_IN2;
RADIX_1=unsigned /testbench0/mod0/mod2/e_ALU_out;
RADIX_2=bin /testbench0/mod0/mod5/d_OPCODE;
RADIX_3=bin /testbench0/mod0/mod5/d_FUNCT;
RADIX_4=dec /testbench0/mod0/mod6/m_DMRD;
RADIX_5=dec /testbench0/mod0/mod6/data_mem;
RADIX_6=unsigned /testbench0/mod0/mod6/m_DMA;
RADIX_7=dec /testbench0/mod0/mod6/m_DMWD;
RADIX_8=unsigned /testbench0/mod0/mod10/e_dout;
RADIX_9=bin /testbench0/mod0/mod8/f_IMRD;
RADIX_10=dec /testbench0/mod0/mod8/f_IMA;
RADIX_11=bin /testbench0/mod0/mod8/ADDR_RF_WL;
RADIX_12=dec /testbench0/mod0/mod8/inst_mem;
RADIX_13=bin /testbench0/mod0/mod8/DATA_WL;
RADIX_14=bin /testbench0/mod0/mod8/ADDR_MEM;
RADIX_15=bin /testbench0/mod0/mod17/d_Rs;
RADIX_16=bin /testbench0/mod0/mod17/d_shamt;
RADIX_17=dec /testbench0/mod0/mod12/w_DMRD;
RADIX_18=unsigned /testbench0/mod0/mod15/w_mux3_out;
RADIX_19=bin /testbench0/mod0/mod17/f_instruction;
RADIX_20=dec /testbench0/mod0/mod11/e_dout;
RADIX_21=dec /testbench0/mod0/mod13/d_RFRD1;
RADIX_22=bin /testbench0/mod0/mod17/d_IMMED;
RADIX_23=bin /testbench0/mod0/mod17/d_JUMP;
RADIX_24=dec /testbench0/mod0/mod12/w_dout;
RADIX_25=bin /testbench0/mod0/mod17/d_Rt;
RADIX_26=bin /testbench0/mod0/mod17/d_Rd;
RADIX_27=dec /testbench0/mod0/mod14/m_alu_out;
RADIX_28=bin /testbench0/mod0/mod17/d_OPCODE;
RADIX_29=bin /testbench0/mod0/mod17/d_FUNCT;
RADIX_30=dec /testbench0/mod0/mod18/e_SIGNED_IMMED;
RADIX_31=bin /testbench0/mod0/mod18/d_Rt;
RADIX_32=dec /testbench0/mod0/mod18/d_RFRD1;
RADIX_33=unsigned /testbench0/mod0/mod21/e_ALU_out;
RADIX_34=dec /testbench0/mod0/mod18/e_RFRD1;
RADIX_35=unsigned /testbench0/mod0/mod18/d_RFRD2;
RADIX_36=bin /testbench0/mod0/mod18/d_Rs;
RADIX_37=dec /testbench0/mod0/mod18/e_RFRD2;
RADIX_38=dec /testbench0/mod0/mod21/e_RFRD2;
RADIX_39=dec /testbench0/mod0/mod18/d_SIGNED_IMMED;
RADIX_40=unsigned /testbench0/mod0/mod21/m_ALU_out;
RADIX_41=bin /testbench0/mod0/mod18/d_Rd;
RADIX_42=dec /testbench0/mod0/mod18/d_shamt;
RADIX_43=dec /testbench0/mod0/mod20/e_dout;
RADIX_44=bin /testbench0/mod0/mod24/d_RFRA2;
RADIX_45=dec /testbench0/mod0/mod24/d_RFRD1;
RADIX_46=unsigned /testbench0/mod0/mod22/m_ALU_out;
RADIX_47=bin /testbench0/mod0/mod25/d_IMMED;
RADIX_48=bin /testbench0/mod0/mod25/d_SIGNED_IMMED;
RADIX_49=bin /testbench0/mod0/mod22/w_Rt_Rd;
RADIX_50=bin /testbench0/mod0/mod24/d_RFRA1;
RADIX_51=dec /testbench0/mod0/mod22/w_DMRD;
RADIX_52=dec /testbench0/mod0/mod24/d_RFRD2;
RADIX_53=dec /testbench0/mod0/mod24/MEM;
RADIX_54=dec /testbench0/mod0/mod24/d_RFWD;
RADIX_55=unsigned /testbench0/mod0/mod22/w_ALU_out;
RADIX_56=unsigned /testbench0/mod0/mod22/m_DMRD;
RADIX_57=bin /testbench0/mod0/mod24/d_RFWA;
RADIX_58=dec /testbench0/mod0/mod21/m_RFRD2;
RADIX_59=dec /testbench0/mod0/mod24/MEM[10];
RADIX_60=dec /testbench0/mod0/mod24/MEM[11];
RADIX_61=dec /testbench0/mod0/mod24/MEM[8];
RADIX_62=dec /testbench0/mod0/mod24/MEM[12];
RADIX_63=dec /testbench0/mod0/mod24/MEM[9];
