// Seed: 1554861831
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  tri1 id_3 = 1'h0;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    id_2 <= 1'd0;
  end
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  always_comb @($display or "") begin : LABEL_0
    id_5 = 1;
  end
  reg id_7;
  always @(id_3 * id_3) begin : LABEL_0
    repeat (1) id_7 <= id_7;
  end
endmodule
