0.7
2020.2
Nov 18 2020
09:47:47
E:/Vivado Projects/RISC-V Processor/RISC-V Processor.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sim_1/new/numeric_display_interface_tb.vhd,1620932880,vhdl,,,,numeric_display_interface_tb,,,,,,,,
E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/bin_to_hex_sseg_decoder.vhd,1620852461,vhdl,E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/numeric_display_interface.vhd,,,bin_to_hex_sseg_decoder,,,,,,,,
E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/numeric_display_interface.vhd,1620933290,vhdl2008,E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sim_1/new/numeric_display_interface_tb.vhd,,,numeric_display_interface,,,,,,,,
