// Seed: 4093841213
`define pp_3 0
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2
    , id_3
);
  assign id_3 = id_1 && 1;
  initial SystemTFIdentifier(id_1);
endmodule
