<!DOCTYPE html>
<html lang="en">
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta name="viewport" content="width=device-width, initial-scale=1.0">
        
        
        
        <link rel="shortcut icon" href="./img/favicon.ico">

	<title>NanoRv32</title>

        <link href="./css/bootstrap-custom.min.css" rel="stylesheet">
        <link href="./css/font-awesome-4.0.3.css" rel="stylesheet">
        <link rel="stylesheet" href="./css/highlight.css">
        <link href="./css/base.css" rel="stylesheet">

        <!-- HTML5 shim and Respond.js IE8 support of HTML5 elements and media queries -->
        <!--[if lt IE 9]>
            <script src="https://oss.maxcdn.com/libs/html5shiv/3.7.0/html5shiv.js"></script>
            <script src="https://oss.maxcdn.com/libs/respond.js/1.3.0/respond.min.js"></script>
        <![endif]-->

        
    </head>

    <body>

        <div class="navbar navbar-default navbar-fixed-top" role="navigation">
    <div class="container">

        <!-- Collapsed navigation -->
        <div class="navbar-header">
            <!-- Expander button -->
            <button type="button" class="navbar-toggle" data-toggle="collapse" data-target=".navbar-collapse">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
            </button>

            <!-- Main title -->
            <a class="navbar-brand" href=".">NanoRv32</a>
        </div>

        <!-- Expanded navigation -->
        <div class="navbar-collapse collapse">
            <!-- Main navigation -->
            <ul class="nav navbar-nav">
            
            
                <li class="active">
                    <a href=".">Home</a>
                </li>
            
            
            </ul>

            <!-- Search, Navigation and Repo links -->
            <ul class="nav navbar-nav navbar-right">
                <li class="disabled">
                    <a rel="next" >
                        <i class="fa fa-arrow-left"></i> Previous
                    </a>
                </li>
                <li class="disabled">
                    <a rel="prev" >
                        Next <i class="fa fa-arrow-right"></i>
                    </a>
                </li>
                
            </ul>
        </div>
    </div>
</div>

        <div class="container">
            <div class="col-md-3"><div class="bs-sidebar hidden-print affix well" role="complementary">
    <ul class="nav bs-sidenav">
    
        <li class="main active"><a href="#welcome-to-the-nanorv32-project">Welcome to the NanoRv32  project</a></li>
        
            <li><a href="#project-layout">Project layout</a></li>
        
            <li><a href="#installation">Installation</a></li>
        
            <li><a href="#simulation-using-icarus-iverilog">Simulation  using Icarus iverilog</a></li>
        
            <li><a href="#synthesis-using-vivado">Synthesis using Vivado</a></li>
        
            <li><a href="#uploading-code-using-the-jtag-port">Uploading code using the JTAG port</a></li>
        
            <li><a href="#uart-output">UART output</a></li>
        
            <li><a href="#simulation-using-vivado-outdated">Simulation  using Vivado (outdated)</a></li>
        
            <li><a href="#simulation-using-verilator">Simulation  using Verilator</a></li>
        
    
    </ul>
</div></div>
            <div class="col-md-9" role="main">

<h1 id="welcome-to-the-nanorv32-project">Welcome to the NanoRv32  project</h1>
<p><em>Under construction</em></p>
<p>A small 32-bit implementation of the RISC-V architecture
Highlights :</p>
<ul>
<li>2-stage pipeline (fetch, execute)</li>
<li>lot of code is generated from a high level description</li>
<li>written in verilog (using iverilog or Xilinx xvsim as simulator)</li>
</ul>
<p>Still under development :
  - currently supporting only RV32I base instructions (no scall,sbreak,rd*)
  - no system register implemented
  - No interrupt support yet
  - no RVC support (16-bit instructions)</p>
<p>FPGA version available (Digilent ARTY board - Xilinx Artix7)</p>
<h2 id="project-layout">Project layout</h2>
<pre><code>common/files  # scripts to generate list of verilog files needed for the various targets (simulation, synthesis)
common/generators # generator for some verilog constructs (like decoder, parameters,...)
common/include    # C/asm include files (for riscv-tests for example)
common/instructions # text files listing instructions, for regression testing
common/linker_scripts # linker script(s) for C and asm programs
common/makefile # shared Makefile
common/scripts  # Miscelaneous scripts
common/spec # architecture/instruction specification as Python data structures
common/startup # C/asm startup file
ctests/* # Various tests written in C
doc_riscv # General Riscv documentation from Internet (when Internet is not available :-) )
docs # mkdocs source files (this documentation !) see (www.mkdocs.org)
generated # various generated files from generators
riscv-opcodes # imported github module, used to create some spec files
riscv-test    # imported github module, various test programs for the riscv architecture
rtl/cores     # the nanorv32 CPU files
rtl/ips       # "IP" verilog models (memory, peripherals, bus interfaces,....)
rtl/chips     # top-level and "chip" specific files
sim           # directory containing the simulation launcher
synt/fpga     # main directory for FPGA synthesis using Xilinx Vivado
</code></pre>
<h2 id="installation">Installation</h2>
<h3 id="cloning-from-github">Cloning from github</h3>
<p>This project uses submodules. To clone it you need to run the following commands :</p>
<pre><code class="bash">git clone git@github.com:rbarzic/nanorv32.git
cd nanorv32
git submodule update --init
</code></pre>

<h3 id="dependencies">Dependencies</h3>
<p>On debian/Unbuntu :</p>
<pre><code class="bash">sudo apt-get install build-essential gtkwave
</code></pre>

<h4 id="icarus-verilog">Icarus verilog</h4>
<p>Using  the latest version from github is recommended.</p>
<p>See https://github.com/steveicarus/iverilog</p>
<h4 id="riscv32-gcc">Riscv32 gcc</h4>
<p>A 32-bit version of the toolchain is needed.</p>
<p>To build such a toolchain, please follws the instruction provided by the PicoRV32 project on github :</p>
<p>https://github.com/cliffordwolf/picorv32#building-a-pure-rv32i-toolchain</p>
<h4 id="others">Others</h4>
<p>To run the regression on multiple cores at a time, you need GNU parallel.</p>
<p>On debian/Unbuntu :</p>
<pre><code class="bash">sudo apt-get install parallel
</code></pre>

<h2 id="simulation-using-icarus-iverilog">Simulation  using Icarus iverilog</h2>
<h3 id="running-a-test-written-in-c">Running a test written in C</h3>
<p>C-based tests are located under the <top>/ctests directory.
Each test consists in one or several C files together with a configuration file <em>options.py</em>.</p>
<p>C compilation, RTL database compilation and simulation can be launched with the Python script <em>runtest.py</em> under the <top>/sim directory</p>
<p>Under sim :</p>
<pre><code class="bash">#./runtest.py  &lt;path to test directory&gt;
# Example :
./runtest.py  ../ctests/gpio_toggle

</code></pre>

<p>The result should be</p>
<pre><code>[OK]      gcc_compile
[OK]      icarus_rtl_build
[OK]      icarus_rtl_elab
[OK]      icarus_rtl_sim

</code></pre>

<p>To see the commands used during the C compilation, the Verilog compilation and the simulation, add the option <em>-v</em> to the previous command line.</p>
<h3 id="viewing-the-waveform">Viewing the waveform</h3>
<p>First, the simulation must be launched with the -l option to turn-on the logging of all signals to a vcd file :</p>
<pre><code class="bash"># Example :
./runtest.py  -v -l ../ctests/gpio_toggle

</code></pre>

<p>Then  using gtkwave, you can open the vcd file that has been created in the directory of the test</p>
<pre><code class="bash">tkwave ../ctests/gpio_toggle/tb_nanorv32.vcd &amp;
</code></pre>

<h2 id="synthesis-using-vivado">Synthesis using Vivado</h2>
<p>First, set-up Vivado environment :</p>
<pre><code class="bash">source /opt/Xilinx/Vivado/&lt;vivado version&gt;/settings64.sh
</code></pre>

<p>Then, in the <top>/synt/fpga directory, type :</p>
<pre><code class="bash">make synt
</code></pre>

<p>Note : The code is loaded in the ROM using the file
synt/fpga/code.hex. So if you want to have a specific program preloaded, you must make a link between an existing *.hex2 file to the code.hex before launching the synthesis.</p>
<p>Important note : The reset pin in mapped to the SW0 switc on the ARTY7 board. The switch must be in the position toward the board center for the reset to be released.</p>
<h2 id="uploading-code-using-the-jtag-port">Uploading code using the JTAG port</h2>
<p>The Nanorv32 project includes a JTAG interface (implemented using the adv_debug_sys project) that allows new CPU code to be uploaded into the FPGA without the need of a new synthesis.</p>
<p>A python script for uploading code using a FT232H-based USB-to-JTAG converter is provided under <top>/jtag.</p>
<h3 id="jtag-pin-mapping-for-the-arty7-board">JTAG pin mapping for the Arty7 board</h3>
<p>The JTAG pins are mapped on the JB connector (TCK is a special clock pin)</p>
<table>
<thead>
<tr>
<th>Pin</th>
<th>FPGA pin</th>
<th>Arty7 JB pin name</th>
<th>Arty7 JB pin number</th>
<th>FT232H pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>TMS</td>
<td>E15</td>
<td>P1</td>
<td>1</td>
<td>AD3 (16)</td>
</tr>
<tr>
<td>TDI</td>
<td>E16</td>
<td>P2</td>
<td>2</td>
<td>AD1 (14)</td>
</tr>
<tr>
<td>TCK</td>
<td>D15</td>
<td>P3</td>
<td>3</td>
<td>AD0 (13)</td>
</tr>
<tr>
<td>TDO</td>
<td>C15</td>
<td>P3</td>
<td>4</td>
<td>AD2 (15)</td>
</tr>
</tbody>
</table>
<p>(P5 is GND and P6 is VCC on the JB 2x6 PMOD connector)</p>
<h3 id="c-code-compilation">C Code compilation</h3>
<p>The compilation of the C code to be uploaded is done using the same python script (runtest.py) as for the simulation.
The <em>.c</em> option must be used if you want to  prevent   the RTL database compilation and simulation.</p>
<pre><code class="bash"># For example (while under &lt;top&gt;/sim) :
./runtest.py -c -v ../ctests/gpio_toggle_infinite
</code></pre>

<p>A Intel hex file is created under the test directory test</p>
<h3 id="code-upload">Code upload</h3>
<p>The Intel hex file can be uploaded using the following command :</p>
<pre><code class="bash"># Example (while under &lt;top&gt;/sim) :
sudo ../jtag/nanorv32_jtag_uploader.py ../ctests/gpio_toggle_infinite/gpio_toggle_infinite.ihex -r
</code></pre>

<p>The <em>-r</em> option is used to force a reset after the code upload so that the CPU can start executing the code right away</p>
<p>Note the code update is actually very slow - This should be fix soon.</p>
<p>The pyftdi and intelhex Python modules  may need to be installed for the comman above to work properly :</p>
<pre><code class="bash">sudo pip install pyftdi intelhex
</code></pre>

<h2 id="uart-output">UART output</h2>
<p>An UART is implemented in the device and pins are routed to the ARTY7 onboard serial-to-usb converter.</p>
<p>To see the uart in action. compile the code with the -f option - this will replace the printf output through the verilog testbench by an output through the UART.</p>
<p>See the <top>/ctest/uart_simple  verification program for an example on how to access the uart through the prinft function.</p>
<pre><code class="bash"># Example (while under &lt;top&gt;/sim) :
./runtest.py    ../ctests/uart_simple -v -f -c
sudo ../jtag/nanorv32_jtag_uploader.py ../ctests/uart_simple/uart_simple.ihex -r

</code></pre>

<p>Baudrate is set to 38400 for this example. To visualize the UART output using miniterm.py :</p>
<pre><code class="bash">miniterm.py /dev/ttyUSB1 38400
</code></pre>

<h2 id="simulation-using-vivado-outdated">Simulation  using Vivado (outdated)</h2>
<h3 id="compilation">Compilation</h3>
<pre><code class="bash">make xcomp
make xelab
</code></pre>

<h3 id="simulation-batch-mode">Simulation (Batch mode)</h3>
<pre><code class="bash">make xsim
</code></pre>

<h3 id="simulation-gui">Simulation (GUI)</h3>
<pre><code class="bash">make xsim_gui
</code></pre>

<h2 id="simulation-using-verilator">Simulation  using Verilator</h2>
<p>TBD</p></div>
        </div>

        <footer class="col-md-12">
            <hr>
            
            <center>Documentation built with <a href="http://www.mkdocs.org/">MkDocs</a>.</center>
        </footer>

        <script src="./js/jquery-1.10.2.min.js"></script>
        <script src="./js/bootstrap-3.0.3.min.js"></script>
        <script src="./js/highlight.pack.js"></script>
        <script src="./js/base.js"></script>
    </body>
</html>