


#ifndef __MESON8B_H
#define __MESON8B_H


#define HHI_GP_PLL_CNTL			0x40  
#define HHI_GP_PLL_CNTL2		0x44  
#define HHI_GP_PLL_CNTL3		0x48  
#define HHI_GP_PLL_CNTL4		0x4C  
#define HHI_GP_PLL_CNTL5		0x50  
#define HHI_VIID_CLK_DIV		0x128 
#define HHI_VIID_CLK_CNTL		0x12c 
#define HHI_GCLK_MPEG0			0x140 
#define HHI_GCLK_MPEG1			0x144 
#define HHI_GCLK_MPEG2			0x148 
#define HHI_GCLK_OTHER			0x150 
#define HHI_GCLK_AO			0x154 
#define HHI_SYS_CPU_CLK_CNTL1		0x15c 
#define HHI_VID_CLK_DIV			0x164 
#define HHI_MPEG_CLK_CNTL		0x174 
#define HHI_AUD_CLK_CNTL		0x178 
#define HHI_VID_CLK_CNTL		0x17c 
#define HHI_AUD_CLK_CNTL2		0x190 
#define HHI_VID_CLK_CNTL2		0x194 
#define HHI_VID_DIVIDER_CNTL		0x198 
#define HHI_SYS_CPU_CLK_CNTL0		0x19c 
#define HHI_MALI_CLK_CNTL		0x1b0 
#define HHI_VPU_CLK_CNTL		0x1bc 
#define HHI_HDMI_CLK_CNTL		0x1cc 
#define HHI_VDEC_CLK_CNTL		0x1e0 
#define HHI_VDEC2_CLK_CNTL		0x1e4 
#define HHI_VDEC3_CLK_CNTL		0x1e8 
#define HHI_NAND_CLK_CNTL		0x25c 
#define HHI_MPLL_CNTL			0x280 
#define HHI_SYS_PLL_CNTL		0x300 
#define HHI_VID_PLL_CNTL		0x320 
#define HHI_VID_PLL_CNTL2		0x324 
#define HHI_VID_PLL_CNTL3		0x328 
#define HHI_VID_PLL_CNTL4		0x32c 
#define HHI_VID_PLL_CNTL5		0x330 
#define HHI_VID_PLL_CNTL6		0x334 
#define HHI_VID2_PLL_CNTL		0x380 
#define HHI_VID2_PLL_CNTL2		0x384 
#define HHI_VID2_PLL_CNTL3		0x388 
#define HHI_VID2_PLL_CNTL4		0x38c 
#define HHI_VID2_PLL_CNTL5		0x390 
#define HHI_VID2_PLL_CNTL6		0x394 


#define HHI_MPLL_CNTL			0x280 
#define HHI_MPLL_CNTL2			0x284 
#define HHI_MPLL_CNTL3			0x288 
#define HHI_MPLL_CNTL4			0x28C 
#define HHI_MPLL_CNTL5			0x290 
#define HHI_MPLL_CNTL6			0x294 
#define HHI_MPLL_CNTL7			0x298 
#define HHI_MPLL_CNTL8			0x29C 
#define HHI_MPLL_CNTL9			0x2A0 
#define HHI_MPLL_CNTL10			0x2A4 

#endif 
