$date
	Thu Apr 14 00:51:57 2016
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module vcmpequh_tb $end
$var wire 32 ! vrt [31:0] $end
$var reg 32 " vra [31:0] $end
$var reg 32 # vrb [31:0] $end
$scope module cmp $end
$var wire 32 $ vra [31:0] $end
$var wire 32 % vrb [31:0] $end
$var wire 32 & vrt [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111111111111 &
b101100000000000001011 %
b1011 $
b101100000000000001011 #
b1011 "
b1111111111111111 !
$end
#1000
