#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 19 09:33:13 2020
# Process ID: 1904
# Current directory: C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11008 C:\LEDMATRIX_GAME\LEDMATRIX_PROJECT\LEDMATRIX_IP_DEF\LEDMATRIX_IP_DEF.xpr
# Log file: C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/vivado.log
# Journal file: C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.xpr
INFO: [Project 1-313] Project file moved from 'C:/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/ip_repo/vhdlnoclk_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/ip_repo/MATRIX_IPBLOK_DEF_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 884.043 ; gain = 212.012
update_compile_order -fileset sources_1
open_bd_design {C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:user:MATRIX_IPBLOK_DEF:1.0 - MATRIX_IPBLOK_DEF_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:vhdlnoclk:1.0 - vhdlnoclk_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /vhdlnoclk_0/clk65Mhz(undef) and /clk_wiz_0/clk_in1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /MATRIX_IPBLOK_DEF_0/clk_10Mhz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /MATRIX_IPBLOK_DEF_0/reset(rst)
Successfully read diagram <design_1> from BD file <C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1055.094 ; gain = 63.473
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {0}] [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {pl_led_g ( pl_led_g ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE pl_led_g [get_bd_cells /axi_gpio_0]
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultra96:part0:1.2 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/ultra96/1.2/1.2/board.xml as part xczu3eg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultra96:part0:1.2 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/ultra96/1.2/1.2/board.xml as part xczu3eg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultra96:part0:1.2 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/ultra96/1.2/1.2/board.xml as part xczu3eg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultra96:part0:1.2 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/ultra96/1.2/1.2/board.xml as part xczu3eg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultra96:part0:1.2 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/ultra96/1.2/1.2/board.xml as part xczu3eg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultra96:part0:1.2 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/ultra96/1.2/1.2/board.xml as part xczu3eg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultra96:part0:1.2 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/ultra96/1.2/1.2/board.xml as part xczu3eg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultra96:part0:1.2 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/ultra96/1.2/1.2/board.xml as part xczu3eg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultra96:part0:1.2 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/ultra96/1.2/1.2/board.xml as part xczu3eg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultra96:part0:1.2 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/ultra96/1.2/1.2/board.xml as part xczu3eg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultra96:part0:1.2 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/ultra96/1.2/1.2/board.xml as part xczu3eg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultra96:part0:1.2 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/ultra96/1.2/1.2/board.xml as part xczu3eg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultra96:part0:1.2 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/ultra96/1.2/1.2/board.xml as part xczu3eg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultra96:part0:1.2 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/ultra96/1.2/1.2/board.xml as part xczu3eg-sbva484-1-e specified in board_part file is either invalid or not available
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 pl_led_g
INFO: [board_rule 100-100] connect_bd_intf_net /pl_led_g /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment </axi_gpio_0/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4120_0000 [ 64K ]>
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports pl_led_g]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {Custom} CONFIG.C_ALL_OUTPUTS {0}] [get_bd_cells axi_gpio_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {Custom} Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE Custom [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl
INFO: [board_rule 100-100] connect_bd_intf_net /gpio_rtl /axi_gpio_0/GPIO
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /axi_gpio_0/GPIO. Users may need to specify the location constraint manually.
regenerate_bd_layout
regenerate_bd_layout
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.USE_PHASE_ALIGNMENT {false} CONFIG.JITTER_SEL {No_Jitter} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.OVERRIDE_MMCM {false} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.USE_RESET {true} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {9.750} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {126.750} CONFIG.CLKOUT1_JITTER {327.011} CONFIG.CLKOUT1_PHASE_ERROR {139.555}] [get_bd_cells clk_wiz_0]
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.MMCM_CLKFBOUT_MULT_F {15.500} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {100.750} CONFIG.CLKOUT1_JITTER {240.438} CONFIG.CLKOUT1_PHASE_ERROR {106.709}] [get_bd_cells clk_wiz_0]
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.USE_PHASE_ALIGNMENT {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {20} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_CLKOUT0_DIVIDE_F {50.375} CONFIG.CLKOUT1_JITTER {210.103}] [get_bd_cells clk_wiz_0]
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.MMCM_CLKOUT0_DIVIDE_F {100.750} CONFIG.CLKOUT1_JITTER {240.438}] [get_bd_cells clk_wiz_0]
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.USE_RESET {false}] [get_bd_cells clk_wiz_0]
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-3258] Validation failed for parameter 'PCW_FPGA1_PERIPHERAL_FREQMHZ' with value '65,5'. Invalid long/float value '65,5' specified for parameter 'PCW FPGA1 PERIPHERAL FREQMHZ(PCW_FPGA1_PERIPHERAL_FREQMHZ)' for BD Cell 'processing_system7_0'.

startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5} CONFIG.MMCM_CLKFBOUT_MULT_F {9.750} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {126.750} CONFIG.CLKOUT1_JITTER {327.011} CONFIG.CLKOUT1_PHASE_ERROR {139.555}] [get_bd_cells clk_wiz_0]
endgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_nets vhdlnoclk_0_clk65Mhz] [get_bd_cells vhdlnoclk_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {64.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {128.000} CONFIG.CLKOUT1_JITTER {943.481} CONFIG.CLKOUT1_PHASE_ERROR {919.522}] [get_bd_cells clk_wiz_0]
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_gpio_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins MATRIX_IPBLOK_DEF_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps7_0_axi_periph/ACLK]
INFO: [BD 5-455] Automation on '/ps7_0_axi_periph/M00_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/ps7_0_axi_periph/M02_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/ps7_0_axi_periph/S00_ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_ps7_0_50M/slowest_sync_clk]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.CLKIN1_JITTER_PS {100.0} CONFIG.MMCM_CLKFBOUT_MULT_F {32.000} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.CLKOUT1_JITTER {631.442} CONFIG.CLKOUT1_PHASE_ERROR {346.848}] [get_bd_cells clk_wiz_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKFBOUT_MULT_F' from '64.000' to '32.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '20.000' to '10.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.0' to '10.000' has been ignored for IP 'clk_wiz_0'
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.ENABLE_CLOCK_MONITOR {false} CONFIG.PRIM_IN_FREQ {100} CONFIG.PRIMITIVE {MMCM} CONFIG.USE_RESET {true} CONFIG.MMCM_CLKFBOUT_MULT_F {32.000} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000}] [get_bd_cells clk_wiz_0]
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.USE_RESET {false}] [get_bd_cells clk_wiz_0]
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.USE_DYN_PHASE_SHIFT {false} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.USE_RESET {false} CONFIG.OVERRIDE_MMCM {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {41} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {82} CONFIG.CLKOUT1_JITTER {446.763} CONFIG.CLKOUT1_PHASE_ERROR {313.282}] [get_bd_cells clk_wiz_0]
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {15.625} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {78.125} CONFIG.CLKOUT1_JITTER {290.478} CONFIG.CLKOUT1_PHASE_ERROR {133.882}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <C:\LEDMATRIX_GAME\LEDMATRIX_PROJECT\LEDMATRIX_IP_DEF\LEDMATRIX_IP_DEF.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 7
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/ps7_0_axi_periph/M01_ACLK

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/design_1.bd 
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
connect_bd_net [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:\LEDMATRIX_GAME\LEDMATRIX_PROJECT\LEDMATRIX_IP_DEF\LEDMATRIX_IP_DEF.srcs\sources_1\bd\design_1\design_1.bd> 
launch_runs synth_1 -jobs 7
Wrote  : <C:\LEDMATRIX_GAME\LEDMATRIX_PROJECT\LEDMATRIX_IP_DEF\LEDMATRIX_IP_DEF.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MATRIX_IPBLOK_DEF_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c6cafbd915f3e03f; cache size = 3.123 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue May 19 10:10:52 2020] Launched design_1_axi_gpio_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_xbar_0_synth_1...
Run output will be captured here:
design_1_axi_gpio_0_0_synth_1: C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.runs/design_1_xbar_0_synth_1/runme.log
[Tue May 19 10:10:52 2020] Launched synth_1...
Run output will be captured here: C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1786.852 ; gain = 143.840
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg225-1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-454] Reading design checkpoint 'c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_MATRIX_IPBLOK_DEF_0_0_1/design_1_MATRIX_IPBLOK_DEF_0_0.dcp' for cell 'design_1_i/MATRIX_IPBLOK_DEF_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_xbar_0_1/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.294 . Memory (MB): peak = 1869.949 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2516.387 ; gain = 563.121
Finished Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/constrs_1/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2516.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 2525.961 ; gain = 739.109
set_property IOSTANDARD LVCMOS33 [get_ports [list {gpio_rtl_tri_i[3]} {gpio_rtl_tri_i[2]} {gpio_rtl_tri_i[1]} {gpio_rtl_tri_i[0]}]]
place_ports {gpio_rtl_tri_i[3]} L15
place_ports {gpio_rtl_tri_i[2]} M15
place_ports {gpio_rtl_tri_i[1]} L14
place_ports {gpio_rtl_tri_i[0]} M14
save_constraints
launch_runs impl_1 -jobs 7
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2707.852 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.243 . Memory (MB): peak = 2724.234 ; gain = 16.383
[Tue May 19 10:21:48 2020] Launched impl_1...
Run output will be captured here: C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 7
[Tue May 19 10:26:16 2020] Launched impl_1...
Run output will be captured here: C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.runs/impl_1/runme.log
write_hw_platform -fixed -force  -include_bit -file C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_GAME.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_GAME.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 2 seconds
Command: write_bitstream -force C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/.Xil/Vivado-1904-LAPTOP-1RN17QUT/xsa/LEDMATRIX_GAME.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_bitstream failed
ERROR: [Common 17-69] Command failed: The current design is not implemented.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-69] Command failed: The current design is not implemented.

write_hw_platform -fixed -force  -include_bit -file C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/design_1_wrapper.xsa ...
Command: write_bitstream -force C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/.Xil/Vivado-1904-LAPTOP-1RN17QUT/xsa_2/design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_bitstream failed
ERROR: [Common 17-69] Command failed: The current design is not implemented.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-69] Command failed: The current design is not implemented.

reset_run impl_1
launch_runs impl_1 -jobs 7
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2820.070 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.237 . Memory (MB): peak = 2820.793 ; gain = 0.723
[Tue May 19 10:30:42 2020] Launched impl_1...
Run output will be captured here: C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 7
[Tue May 19 10:33:42 2020] Launched impl_1...
Run output will be captured here: C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.runs/impl_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.793 ; gain = 0.000
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.258 . Memory (MB): peak = 2820.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2820.793 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2820.793 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2820.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2835.055 ; gain = 14.262
write_hw_platform -fixed -force  -include_bit -file C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2885.566 ; gain = 22.793
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2888.301 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg225-1
INFO: [Project 1-454] Reading design checkpoint 'c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_MATRIX_IPBLOK_DEF_0_0_1/design_1_MATRIX_IPBLOK_DEF_0_0.dcp' for cell 'design_1_i/MATRIX_IPBLOK_DEF_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_xbar_0_1/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.346 . Memory (MB): peak = 2888.301 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/constrs_1/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2888.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2888.301 ; gain = 0.000
open_bd_design {C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 19 11:35:00 2020...
