{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528331189071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528331189076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 06 17:26:28 2018 " "Processing started: Wed Jun 06 17:26:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528331189076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331189076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_core -c vga_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_core -c vga_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331189076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528331189696 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528331189696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/seangosiaco/desktop/eec180b/lab8/matlab/roms.v 12 12 " "Found 12 design units, including 12 entities, in source file /users/seangosiaco/desktop/eec180b/lab8/matlab/roms.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_0r " "Found entity 1: rom_0r" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331210022 ""} { "Info" "ISGN_ENTITY_NAME" "2 rom_1r " "Found entity 2: rom_1r" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 4113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331210022 ""} { "Info" "ISGN_ENTITY_NAME" "3 rom_2r " "Found entity 3: rom_2r" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 8225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331210022 ""} { "Info" "ISGN_ENTITY_NAME" "4 rom_3r " "Found entity 4: rom_3r" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 12337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331210022 ""} { "Info" "ISGN_ENTITY_NAME" "5 rom_0g " "Found entity 5: rom_0g" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 16449 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331210022 ""} { "Info" "ISGN_ENTITY_NAME" "6 rom_1g " "Found entity 6: rom_1g" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 20561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331210022 ""} { "Info" "ISGN_ENTITY_NAME" "7 rom_2g " "Found entity 7: rom_2g" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 24673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331210022 ""} { "Info" "ISGN_ENTITY_NAME" "8 rom_3g " "Found entity 8: rom_3g" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 28785 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331210022 ""} { "Info" "ISGN_ENTITY_NAME" "9 rom_0b " "Found entity 9: rom_0b" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 32897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331210022 ""} { "Info" "ISGN_ENTITY_NAME" "10 rom_1b " "Found entity 10: rom_1b" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 37009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331210022 ""} { "Info" "ISGN_ENTITY_NAME" "11 rom_2b " "Found entity 11: rom_2b" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 41121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331210022 ""} { "Info" "ISGN_ENTITY_NAME" "12 rom_3b " "Found entity 12: rom_3b" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 45233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331210022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331210022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/seangosiaco/desktop/eec180b/lab8/hdl/mem_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/seangosiaco/desktop/eec180b/lab8/hdl/mem_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_control " "Found entity 1: mem_control" {  } { { "../hdl/mem_control.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331210026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331210026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/seangosiaco/desktop/eec180b/lab8/hdl/det_pixel.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/seangosiaco/desktop/eec180b/lab8/hdl/det_pixel.v" { { "Info" "ISGN_ENTITY_NAME" "1 det_pixel " "Found entity 1: det_pixel" {  } { { "../hdl/det_pixel.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/det_pixel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331210028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331210028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/seangosiaco/desktop/eec180b/lab8/hdl/conv_coord.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/seangosiaco/desktop/eec180b/lab8/hdl/conv_coord.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_coord " "Found entity 1: conv_coord" {  } { { "../hdl/conv_coord.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331210030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331210030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/seangosiaco/desktop/eec180b/lab8/hdl/comb_ckt_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/seangosiaco/desktop/eec180b/lab8/hdl/comb_ckt_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comb_ckt_generator " "Found entity 1: comb_ckt_generator" {  } { { "../hdl/comb_ckt_generator.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/comb_ckt_generator.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331210033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331210033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/seangosiaco/desktop/eec180b/lab8/hdl/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/seangosiaco/desktop/eec180b/lab8/hdl/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../hdl/vga_controller.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/vga_controller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331210036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331210036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/seangosiaco/desktop/eec180b/lab8/hdl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/seangosiaco/desktop/eec180b/lab8/hdl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331210039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331210039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/seangosiaco/desktop/eec180b/lab8/ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/seangosiaco/desktop/eec180b/lab8/ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../ip/pll.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/ip/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331210043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331210043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528331210809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb_ckt_generator comb_ckt_generator:comb_ckt " "Elaborating entity \"comb_ckt_generator\" for hierarchy \"comb_ckt_generator:comb_ckt\"" {  } { { "../hdl/top.v" "comb_ckt" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331210819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_coord comb_ckt_generator:comb_ckt\|conv_coord:conv_coord " "Elaborating entity \"conv_coord\" for hierarchy \"comb_ckt_generator:comb_ckt\|conv_coord:conv_coord\"" {  } { { "../hdl/comb_ckt_generator.v" "conv_coord" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/comb_ckt_generator.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331210821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 conv_coord.v(29) " "Verilog HDL assignment warning at conv_coord.v(29): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/conv_coord.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528331210823 "|top|comb_ckt_generator:comb_ckt|conv_coord:conv_coord"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 conv_coord.v(30) " "Verilog HDL assignment warning at conv_coord.v(30): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/conv_coord.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528331210823 "|top|comb_ckt_generator:comb_ckt|conv_coord:conv_coord"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 conv_coord.v(36) " "Verilog HDL assignment warning at conv_coord.v(36): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/conv_coord.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528331210823 "|top|comb_ckt_generator:comb_ckt|conv_coord:conv_coord"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 conv_coord.v(37) " "Verilog HDL assignment warning at conv_coord.v(37): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/conv_coord.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528331210823 "|top|comb_ckt_generator:comb_ckt|conv_coord:conv_coord"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 conv_coord.v(43) " "Verilog HDL assignment warning at conv_coord.v(43): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/conv_coord.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528331210823 "|top|comb_ckt_generator:comb_ckt|conv_coord:conv_coord"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 conv_coord.v(44) " "Verilog HDL assignment warning at conv_coord.v(44): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/conv_coord.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528331210823 "|top|comb_ckt_generator:comb_ckt|conv_coord:conv_coord"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "det_pixel comb_ckt_generator:comb_ckt\|det_pixel:det_pixel " "Elaborating entity \"det_pixel\" for hierarchy \"comb_ckt_generator:comb_ckt\|det_pixel:det_pixel\"" {  } { { "../hdl/comb_ckt_generator.v" "det_pixel" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/comb_ckt_generator.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331210825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 det_pixel.v(42) " "Verilog HDL assignment warning at det_pixel.v(42): truncated value with size 32 to match size of target (14)" {  } { { "../hdl/det_pixel.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/det_pixel.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528331210826 "|top|comb_ckt_generator:comb_ckt|det_pixel:det_pixel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_control comb_ckt_generator:comb_ckt\|mem_control:mem_control " "Elaborating entity \"mem_control\" for hierarchy \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\"" {  } { { "../hdl/comb_ckt_generator.v" "mem_control" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/comb_ckt_generator.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331210828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_0r comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0r:rom_0r " "Elaborating entity \"rom_0r\" for hierarchy \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0r:rom_0r\"" {  } { { "../hdl/mem_control.v" "rom_0r" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331210831 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 roms.v(7) " "Net \"mem.data_a\" at roms.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331216794 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0r:rom_0r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 roms.v(7) " "Net \"mem.waddr_a\" at roms.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331216794 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0r:rom_0r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 roms.v(7) " "Net \"mem.we_a\" at roms.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331216794 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0r:rom_0r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_1r comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1r:rom_1r " "Elaborating entity \"rom_1r\" for hierarchy \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1r:rom_1r\"" {  } { { "../hdl/mem_control.v" "rom_1r" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331216902 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 roms.v(4119) " "Net \"mem.data_a\" at roms.v(4119) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 4119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331222366 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1r:rom_1r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 roms.v(4119) " "Net \"mem.waddr_a\" at roms.v(4119) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 4119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331222366 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1r:rom_1r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 roms.v(4119) " "Net \"mem.we_a\" at roms.v(4119) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 4119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331222367 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1r:rom_1r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_2r comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2r:rom_2r " "Elaborating entity \"rom_2r\" for hierarchy \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2r:rom_2r\"" {  } { { "../hdl/mem_control.v" "rom_2r" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331222382 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 roms.v(8231) " "Net \"mem.data_a\" at roms.v(8231) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 8231 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331229156 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2r:rom_2r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 roms.v(8231) " "Net \"mem.waddr_a\" at roms.v(8231) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 8231 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331229156 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2r:rom_2r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 roms.v(8231) " "Net \"mem.we_a\" at roms.v(8231) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 8231 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331229157 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2r:rom_2r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_3r comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3r:rom_3r " "Elaborating entity \"rom_3r\" for hierarchy \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3r:rom_3r\"" {  } { { "../hdl/mem_control.v" "rom_3r" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331229168 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 roms.v(12343) " "Net \"mem.data_a\" at roms.v(12343) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 12343 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331234221 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3r:rom_3r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 roms.v(12343) " "Net \"mem.waddr_a\" at roms.v(12343) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 12343 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331234221 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3r:rom_3r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 roms.v(12343) " "Net \"mem.we_a\" at roms.v(12343) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 12343 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331234221 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3r:rom_3r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_0g comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0g:rom_0g " "Elaborating entity \"rom_0g\" for hierarchy \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0g:rom_0g\"" {  } { { "../hdl/mem_control.v" "rom_0g" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331234230 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 roms.v(16455) " "Net \"mem.data_a\" at roms.v(16455) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 16455 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331240109 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0g:rom_0g"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 roms.v(16455) " "Net \"mem.waddr_a\" at roms.v(16455) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 16455 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331240109 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0g:rom_0g"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 roms.v(16455) " "Net \"mem.we_a\" at roms.v(16455) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 16455 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331240110 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0g:rom_0g"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_1g comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1g:rom_1g " "Elaborating entity \"rom_1g\" for hierarchy \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1g:rom_1g\"" {  } { { "../hdl/mem_control.v" "rom_1g" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331240118 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 roms.v(20567) " "Net \"mem.data_a\" at roms.v(20567) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 20567 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331245410 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1g:rom_1g"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 roms.v(20567) " "Net \"mem.waddr_a\" at roms.v(20567) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 20567 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331245411 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1g:rom_1g"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 roms.v(20567) " "Net \"mem.we_a\" at roms.v(20567) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 20567 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331245411 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1g:rom_1g"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_2g comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2g:rom_2g " "Elaborating entity \"rom_2g\" for hierarchy \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2g:rom_2g\"" {  } { { "../hdl/mem_control.v" "rom_2g" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331245421 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 roms.v(24679) " "Net \"mem.data_a\" at roms.v(24679) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 24679 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331251264 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2g:rom_2g"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 roms.v(24679) " "Net \"mem.waddr_a\" at roms.v(24679) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 24679 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331251264 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2g:rom_2g"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 roms.v(24679) " "Net \"mem.we_a\" at roms.v(24679) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 24679 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331251265 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2g:rom_2g"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_3g comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3g:rom_3g " "Elaborating entity \"rom_3g\" for hierarchy \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3g:rom_3g\"" {  } { { "../hdl/mem_control.v" "rom_3g" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331251272 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 roms.v(28791) " "Net \"mem.data_a\" at roms.v(28791) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 28791 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331256461 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3g:rom_3g"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 roms.v(28791) " "Net \"mem.waddr_a\" at roms.v(28791) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 28791 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331256461 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3g:rom_3g"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 roms.v(28791) " "Net \"mem.we_a\" at roms.v(28791) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 28791 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331256461 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3g:rom_3g"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_0b comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0b:rom_0b " "Elaborating entity \"rom_0b\" for hierarchy \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0b:rom_0b\"" {  } { { "../hdl/mem_control.v" "rom_0b" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331256470 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 roms.v(32903) " "Net \"mem.data_a\" at roms.v(32903) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 32903 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331261763 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0b:rom_0b"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 roms.v(32903) " "Net \"mem.waddr_a\" at roms.v(32903) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 32903 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331261763 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0b:rom_0b"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 roms.v(32903) " "Net \"mem.we_a\" at roms.v(32903) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 32903 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331261763 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0b:rom_0b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_1b comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1b:rom_1b " "Elaborating entity \"rom_1b\" for hierarchy \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1b:rom_1b\"" {  } { { "../hdl/mem_control.v" "rom_1b" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331261771 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 roms.v(37015) " "Net \"mem.data_a\" at roms.v(37015) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 37015 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331266933 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1b:rom_1b"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 roms.v(37015) " "Net \"mem.waddr_a\" at roms.v(37015) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 37015 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331266934 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1b:rom_1b"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 roms.v(37015) " "Net \"mem.we_a\" at roms.v(37015) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 37015 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331266934 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1b:rom_1b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_2b comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2b:rom_2b " "Elaborating entity \"rom_2b\" for hierarchy \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2b:rom_2b\"" {  } { { "../hdl/mem_control.v" "rom_2b" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331266942 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 roms.v(41127) " "Net \"mem.data_a\" at roms.v(41127) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 41127 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331272184 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2b:rom_2b"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 roms.v(41127) " "Net \"mem.waddr_a\" at roms.v(41127) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 41127 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331272184 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2b:rom_2b"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 roms.v(41127) " "Net \"mem.we_a\" at roms.v(41127) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 41127 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331272185 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2b:rom_2b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_3b comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3b:rom_3b " "Elaborating entity \"rom_3b\" for hierarchy \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3b:rom_3b\"" {  } { { "../hdl/mem_control.v" "rom_3b" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331272193 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 roms.v(45239) " "Net \"mem.data_a\" at roms.v(45239) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 45239 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331277259 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3b:rom_3b"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 roms.v(45239) " "Net \"mem.waddr_a\" at roms.v(45239) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 45239 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331277259 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3b:rom_3b"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 roms.v(45239) " "Net \"mem.we_a\" at roms.v(45239) has no driver or initial value, using a default initial value '0'" {  } { { "../matlab/roms.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v" 45239 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528331277260 "|top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3b:rom_3b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll_inst\"" {  } { { "../hdl/top.v" "vgapll_inst" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331277295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:vgapll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:vgapll_inst\|altpll:altpll_component\"" {  } { { "../ip/pll.v" "altpll_component" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/ip/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331277394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:vgapll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:vgapll_inst\|altpll:altpll_component\"" {  } { { "../ip/pll.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/ip/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331277396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:vgapll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:vgapll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331277399 ""}  } { { "../ip/pll.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/ip/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528331277399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331277517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331277517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:vgapll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:vgapll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331277518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:control " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:control\"" {  } { { "../hdl/top.v" "control" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331277642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(47) " "Verilog HDL assignment warning at vga_controller.v(47): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/vga_controller.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/vga_controller.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528331277648 "|top|vga_controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(51) " "Verilog HDL assignment warning at vga_controller.v(51): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/vga_controller.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/vga_controller.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528331277648 "|top|vga_controller:control"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0r:rom_0r\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0r:rom_0r\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/vga_core.ram0_rom_0r_ebcb3a04.hdl.mif " "Parameter INIT_FILE set to db/vga_core.ram0_rom_0r_ebcb3a04.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1r:rom_1r\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1r:rom_1r\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/vga_core.ram0_rom_1r_ebcb3b78.hdl.mif " "Parameter INIT_FILE set to db/vga_core.ram0_rom_1r_ebcb3b78.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2r:rom_2r\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2r:rom_2r\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/vga_core.ram0_rom_2r_ebcb3b59.hdl.mif " "Parameter INIT_FILE set to db/vga_core.ram0_rom_2r_ebcb3b59.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3r:rom_3r\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3r:rom_3r\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/vga_core.ram0_rom_3r_ebcb3aba.hdl.mif " "Parameter INIT_FILE set to db/vga_core.ram0_rom_3r_ebcb3aba.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0g:rom_0g\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0g:rom_0g\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/vga_core.ram0_rom_0g_ebcb3a19.hdl.mif " "Parameter INIT_FILE set to db/vga_core.ram0_rom_0g_ebcb3a19.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1g:rom_1g\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1g:rom_1g\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/vga_core.ram0_rom_1g_ebcb3b67.hdl.mif " "Parameter INIT_FILE set to db/vga_core.ram0_rom_1g_ebcb3b67.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2g:rom_2g\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2g:rom_2g\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/vga_core.ram0_rom_2g_ebcb3b46.hdl.mif " "Parameter INIT_FILE set to db/vga_core.ram0_rom_2g_ebcb3b46.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3g:rom_3g\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3g:rom_3g\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/vga_core.ram0_rom_3g_ebcb3aa5.hdl.mif " "Parameter INIT_FILE set to db/vga_core.ram0_rom_3g_ebcb3aa5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0b:rom_0b\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0b:rom_0b\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/vga_core.ram0_rom_0b_ebcb3a14.hdl.mif " "Parameter INIT_FILE set to db/vga_core.ram0_rom_0b_ebcb3a14.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1b:rom_1b\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1b:rom_1b\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/vga_core.ram0_rom_1b_ebcb3b68.hdl.mif " "Parameter INIT_FILE set to db/vga_core.ram0_rom_1b_ebcb3b68.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2b:rom_2b\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2b:rom_2b\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/vga_core.ram0_rom_2b_ebcb3b49.hdl.mif " "Parameter INIT_FILE set to db/vga_core.ram0_rom_2b_ebcb3b49.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3b:rom_3b\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3b:rom_3b\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/vga_core.ram0_rom_3b_ebcb3aaa.hdl.mif " "Parameter INIT_FILE set to db/vga_core.ram0_rom_3b_ebcb3aaa.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528331278262 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1528331278262 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528331278262 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "comb_ckt_generator:comb_ckt\|conv_coord:conv_coord\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"comb_ckt_generator:comb_ckt\|conv_coord:conv_coord\|Div0\"" {  } { { "../hdl/conv_coord.v" "Div0" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528331278273 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "comb_ckt_generator:comb_ckt\|conv_coord:conv_coord\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"comb_ckt_generator:comb_ckt\|conv_coord:conv_coord\|Div1\"" {  } { { "../hdl/conv_coord.v" "Div1" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528331278273 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528331278273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0r:rom_0r\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0r:rom_0r\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331278384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0r:rom_0r\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0r:rom_0r\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/vga_core.ram0_rom_0r_ebcb3a04.hdl.mif " "Parameter \"INIT_FILE\" = \"db/vga_core.ram0_rom_0r_ebcb3a04.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278384 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528331278384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ic61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ic61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ic61 " "Found entity 1: altsyncram_ic61" {  } { { "db/altsyncram_ic61.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_ic61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331278510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331278510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1r:rom_1r\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1r:rom_1r\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331278691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1r:rom_1r\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1r:rom_1r\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/vga_core.ram0_rom_1r_ebcb3b78.hdl.mif " "Parameter \"INIT_FILE\" = \"db/vga_core.ram0_rom_1r_ebcb3b78.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278691 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528331278691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vc61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vc61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vc61 " "Found entity 1: altsyncram_vc61" {  } { { "db/altsyncram_vc61.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_vc61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331278776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331278776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2r:rom_2r\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2r:rom_2r\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331278822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2r:rom_2r\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2r:rom_2r\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/vga_core.ram0_rom_2r_ebcb3b59.hdl.mif " "Parameter \"INIT_FILE\" = \"db/vga_core.ram0_rom_2r_ebcb3b59.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278822 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528331278822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0d61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0d61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0d61 " "Found entity 1: altsyncram_0d61" {  } { { "db/altsyncram_0d61.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_0d61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331278888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331278888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3r:rom_3r\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3r:rom_3r\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331278933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3r:rom_3r\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3r:rom_3r\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/vga_core.ram0_rom_3r_ebcb3aba.hdl.mif " "Parameter \"INIT_FILE\" = \"db/vga_core.ram0_rom_3r_ebcb3aba.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331278933 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528331278933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kf61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kf61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kf61 " "Found entity 1: altsyncram_kf61" {  } { { "db/altsyncram_kf61.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_kf61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331278995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331278995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0g:rom_0g\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0g:rom_0g\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331279039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0g:rom_0g\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0g:rom_0g\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/vga_core.ram0_rom_0g_ebcb3a19.hdl.mif " "Parameter \"INIT_FILE\" = \"db/vga_core.ram0_rom_0g_ebcb3a19.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279039 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528331279039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dc61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dc61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dc61 " "Found entity 1: altsyncram_dc61" {  } { { "db/altsyncram_dc61.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_dc61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331279106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331279106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1g:rom_1g\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1g:rom_1g\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331279165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1g:rom_1g\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1g:rom_1g\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/vga_core.ram0_rom_1g_ebcb3b67.hdl.mif " "Parameter \"INIT_FILE\" = \"db/vga_core.ram0_rom_1g_ebcb3b67.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279165 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528331279165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jc61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jc61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jc61 " "Found entity 1: altsyncram_jc61" {  } { { "db/altsyncram_jc61.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_jc61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331279220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331279220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2g:rom_2g\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2g:rom_2g\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331279543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2g:rom_2g\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2g:rom_2g\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/vga_core.ram0_rom_2g_ebcb3b46.hdl.mif " "Parameter \"INIT_FILE\" = \"db/vga_core.ram0_rom_2g_ebcb3b46.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279543 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528331279543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gc61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gc61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gc61 " "Found entity 1: altsyncram_gc61" {  } { { "db/altsyncram_gc61.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_gc61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331279612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331279612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3g:rom_3g\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3g:rom_3g\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331279670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3g:rom_3g\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3g:rom_3g\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/vga_core.ram0_rom_3g_ebcb3aa5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/vga_core.ram0_rom_3g_ebcb3aa5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279670 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528331279670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sd61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sd61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sd61 " "Found entity 1: altsyncram_sd61" {  } { { "db/altsyncram_sd61.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_sd61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331279737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331279737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0b:rom_0b\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0b:rom_0b\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331279792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0b:rom_0b\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_0b:rom_0b\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/vga_core.ram0_rom_0b_ebcb3a14.hdl.mif " "Parameter \"INIT_FILE\" = \"db/vga_core.ram0_rom_0b_ebcb3a14.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279792 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528331279792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c61 " "Found entity 1: altsyncram_3c61" {  } { { "db/altsyncram_3c61.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_3c61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331279863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331279863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1b:rom_1b\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1b:rom_1b\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331279909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1b:rom_1b\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_1b:rom_1b\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/vga_core.ram0_rom_1b_ebcb3b68.hdl.mif " "Parameter \"INIT_FILE\" = \"db/vga_core.ram0_rom_1b_ebcb3b68.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331279909 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528331279909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ec61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ec61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ec61 " "Found entity 1: altsyncram_ec61" {  } { { "db/altsyncram_ec61.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_ec61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331280018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331280018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2b:rom_2b\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2b:rom_2b\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331280081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2b:rom_2b\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_2b:rom_2b\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/vga_core.ram0_rom_2b_ebcb3b49.hdl.mif " "Parameter \"INIT_FILE\" = \"db/vga_core.ram0_rom_2b_ebcb3b49.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280082 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528331280082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fc61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fc61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fc61 " "Found entity 1: altsyncram_fc61" {  } { { "db/altsyncram_fc61.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_fc61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331280155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331280155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3b:rom_3b\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3b:rom_3b\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331280212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3b:rom_3b\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"comb_ckt_generator:comb_ckt\|mem_control:mem_control\|rom_3b:rom_3b\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/vga_core.ram0_rom_3b_ebcb3aaa.hdl.mif " "Parameter \"INIT_FILE\" = \"db/vga_core.ram0_rom_3b_ebcb3aaa.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280213 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528331280213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3f61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3f61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3f61 " "Found entity 1: altsyncram_3f61" {  } { { "db/altsyncram_3f61.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_3f61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331280288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331280288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comb_ckt_generator:comb_ckt\|conv_coord:conv_coord\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"comb_ckt_generator:comb_ckt\|conv_coord:conv_coord\|lpm_divide:Div0\"" {  } { { "../hdl/conv_coord.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331280380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comb_ckt_generator:comb_ckt\|conv_coord:conv_coord\|lpm_divide:Div0 " "Instantiated megafunction \"comb_ckt_generator:comb_ckt\|conv_coord:conv_coord\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280380 ""}  } { { "../hdl/conv_coord.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528331280380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gtl " "Found entity 1: lpm_divide_gtl" {  } { { "db/lpm_divide_gtl.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/lpm_divide_gtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331280475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331280475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ilh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ilh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ilh " "Found entity 1: sign_div_unsign_ilh" {  } { { "db/sign_div_unsign_ilh.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/sign_div_unsign_ilh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331280492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331280492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ehe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ehe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ehe " "Found entity 1: alt_u_div_ehe" {  } { { "db/alt_u_div_ehe.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/alt_u_div_ehe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331280522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331280522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331280593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331280593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331280669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331280669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comb_ckt_generator:comb_ckt\|conv_coord:conv_coord\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"comb_ckt_generator:comb_ckt\|conv_coord:conv_coord\|lpm_divide:Div1\"" {  } { { "../hdl/conv_coord.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331280688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comb_ckt_generator:comb_ckt\|conv_coord:conv_coord\|lpm_divide:Div1 " "Instantiated megafunction \"comb_ckt_generator:comb_ckt\|conv_coord:conv_coord\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528331280688 ""}  } { { "../hdl/conv_coord.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528331280688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8sl " "Found entity 1: lpm_divide_8sl" {  } { { "db/lpm_divide_8sl.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/lpm_divide_8sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331280753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331280753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331280766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331280766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uee " "Found entity 1: alt_u_div_uee" {  } { { "db/alt_u_div_uee.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/alt_u_div_uee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528331280784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331280784 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528331281640 "|top|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1528331281640 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528331281803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528331283532 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528331283532 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528331283688 "|top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528331283688 "|top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528331283688 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528331283688 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528331283688 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528331283688 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528331283688 "|top|SW[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1528331283688 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "446 " "Implemented 446 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528331283690 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528331283690 ""} { "Info" "ICUT_CUT_TM_LCELLS" "310 " "Implemented 310 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528331283690 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1528331283690 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1528331283690 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528331283690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528331283733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 06 17:28:03 2018 " "Processing ended: Wed Jun 06 17:28:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528331283733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:35 " "Elapsed time: 00:01:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528331283733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:53 " "Total CPU time (on all processors): 00:01:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528331283733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528331283733 ""}
