# Ethernet_Network_Switch
Graduate VLSI I project. Ethernet network switch implementation with verilog and synthesis/layout.

# Arxiv Research Report
[https://doi.org/10.48550/arXiv.2512.10318](https://doi.org/10.48550/arXiv.2512.10318)
