<stg><name>sha256_final</name>


<trans_list>

<trans id="270" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="1" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="3" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="11" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="25" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %hash, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %hash_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %hash_offset)

]]></Node>
<StgValue><ssdm name="hash_offset_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %p_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read9)

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %p_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read8)

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %p_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read7)

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read6)

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %p_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read5)

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %p_read_5 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read4)

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %p_read_6 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read3)

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %p_read_7 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read2)

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %ctx_bitlen_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %ctx_bitlen_read)

]]></Node>
<StgValue><ssdm name="ctx_bitlen_read_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %ctx_datalen_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_datalen_read)

]]></Node>
<StgValue><ssdm name="ctx_datalen_read_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %icmp_ln76 = icmp ult i32 %ctx_datalen_read_1, 56

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="32">
<![CDATA[
:13  %zext_ln77 = zext i32 %ctx_datalen_read_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %ctx_data_addr = getelementptr [64 x i8]* %ctx_data, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="ctx_data_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:15  store i8 -128, i8* %ctx_data_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16  br i1 %icmp_ln76, label %.preheader1.preheader, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %i_1_in = phi i32 [ %i_4, %2 ], [ %ctx_datalen_read_1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1_in"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:1  %i_4 = add i32 %i_1_in, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:2  %tmp_1 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %i_4, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader:3  %icmp_ln83 = icmp eq i26 %tmp_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln83, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln84 = zext i32 %i_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %ctx_data_addr_2 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="ctx_data_addr_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:2  store i8 0, i8* %ctx_data_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="32">
<![CDATA[
:0  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i32 %p_read_4, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1, i32 %p_read, [64 x i8]* %ctx_data)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="32">
<![CDATA[
:0  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i32 %p_read_4, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1, i32 %p_read, [64 x i8]* %ctx_data)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="256">
<![CDATA[
:1  %ctx_state_0_ret1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="ctx_state_0_ret1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="256">
<![CDATA[
:2  %ctx_state_1_ret1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="ctx_state_1_ret1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="256">
<![CDATA[
:3  %ctx_state_2_ret1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="ctx_state_2_ret1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="256">
<![CDATA[
:4  %ctx_state_3_ret1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 3

]]></Node>
<StgValue><ssdm name="ctx_state_3_ret1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="256">
<![CDATA[
:5  %ctx_state_4_ret1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 4

]]></Node>
<StgValue><ssdm name="ctx_state_4_ret1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="256">
<![CDATA[
:6  %ctx_state_5_ret1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 5

]]></Node>
<StgValue><ssdm name="ctx_state_5_ret1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="256">
<![CDATA[
:7  %ctx_state_6_ret1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 6

]]></Node>
<StgValue><ssdm name="ctx_state_6_ret1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="256">
<![CDATA[
:8  %ctx_state_7_ret1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 7

]]></Node>
<StgValue><ssdm name="ctx_state_7_ret1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:8  %shl_ln89 = shl i32 %ctx_datalen_read_1, 3

]]></Node>
<StgValue><ssdm name="shl_ln89"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="32">
<![CDATA[
.loopexit:9  %zext_ln89 = zext i32 %shl_ln89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="64">
<![CDATA[
.loopexit:10  %trunc_ln89 = trunc i64 %ctx_bitlen_read_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln89"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="32">
<![CDATA[
.loopexit:11  %trunc_ln89_2 = trunc i32 %ctx_datalen_read_1 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln89_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.loopexit:12  %trunc_ln89_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %trunc_ln89_2, i3 0)

]]></Node>
<StgValue><ssdm name="trunc_ln89_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="64">
<![CDATA[
.loopexit:13  %trunc_ln89_4 = trunc i64 %ctx_bitlen_read_1 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln89_4"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="32">
<![CDATA[
.loopexit:14  %trunc_ln89_6 = trunc i32 %ctx_datalen_read_1 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln89_6"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
.loopexit:15  %trunc_ln89_3 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %trunc_ln89_6, i3 0)

]]></Node>
<StgValue><ssdm name="trunc_ln89_3"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="64">
<![CDATA[
.loopexit:16  %trunc_ln89_7 = trunc i64 %ctx_bitlen_read_1 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln89_7"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="21" op_0_bw="32">
<![CDATA[
.loopexit:17  %trunc_ln89_8 = trunc i32 %ctx_datalen_read_1 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln89_8"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="21" op_2_bw="3">
<![CDATA[
.loopexit:18  %trunc_ln89_5 = call i24 @_ssdm_op_BitConcatenate.i24.i21.i3(i21 %trunc_ln89_8, i3 0)

]]></Node>
<StgValue><ssdm name="trunc_ln89_5"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="64">
<![CDATA[
.loopexit:19  %trunc_ln89_9 = trunc i64 %ctx_bitlen_read_1 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln89_9"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="40" op_0_bw="64">
<![CDATA[
.loopexit:20  %trunc_ln89_10 = trunc i64 %ctx_bitlen_read_1 to i40

]]></Node>
<StgValue><ssdm name="trunc_ln89_10"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="40" op_0_bw="32">
<![CDATA[
.loopexit:21  %zext_ln89_1 = zext i32 %shl_ln89 to i40

]]></Node>
<StgValue><ssdm name="zext_ln89_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="48" op_0_bw="64">
<![CDATA[
.loopexit:22  %trunc_ln89_11 = trunc i64 %ctx_bitlen_read_1 to i48

]]></Node>
<StgValue><ssdm name="trunc_ln89_11"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="48" op_0_bw="32">
<![CDATA[
.loopexit:23  %zext_ln89_2 = zext i32 %shl_ln89 to i48

]]></Node>
<StgValue><ssdm name="zext_ln89_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="56" op_0_bw="64">
<![CDATA[
.loopexit:24  %trunc_ln89_12 = trunc i64 %ctx_bitlen_read_1 to i56

]]></Node>
<StgValue><ssdm name="trunc_ln89_12"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="56" op_0_bw="32">
<![CDATA[
.loopexit:25  %zext_ln89_3 = zext i32 %shl_ln89 to i56

]]></Node>
<StgValue><ssdm name="zext_ln89_3"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:26  %add_ln89 = add i64 %zext_ln89, %ctx_bitlen_read_1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
.loopexit:27  %add_ln90_1 = add i56 %zext_ln89_3, %trunc_ln89_12

]]></Node>
<StgValue><ssdm name="add_ln90_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.loopexit:28  %add_ln90_2 = add i48 %zext_ln89_2, %trunc_ln89_11

]]></Node>
<StgValue><ssdm name="add_ln90_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.loopexit:29  %add_ln90_3 = add i40 %zext_ln89_1, %trunc_ln89_10

]]></Node>
<StgValue><ssdm name="add_ln90_3"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:30  %add_ln90_4 = add i32 %shl_ln89, %trunc_ln89_9

]]></Node>
<StgValue><ssdm name="add_ln90_4"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.loopexit:31  %add_ln90_5 = add i24 %trunc_ln89_5, %trunc_ln89_7

]]></Node>
<StgValue><ssdm name="add_ln90_5"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:32  %add_ln90_6 = add i16 %trunc_ln89_3, %trunc_ln89_4

]]></Node>
<StgValue><ssdm name="add_ln90_6"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:33  %add_ln90 = add i8 %trunc_ln89, %trunc_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:36  %trunc_ln1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %add_ln90_6, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:39  %trunc_ln2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %add_ln90_5, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:42  %trunc_ln3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %add_ln90_4, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:45  %trunc_ln4 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %add_ln90_3, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:48  %trunc_ln5 = call i8 @_ssdm_op_PartSelect.i8.i48.i32.i32(i48 %add_ln90_2, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:51  %trunc_ln6 = call i8 @_ssdm_op_PartSelect.i8.i56.i32.i32(i56 %add_ln90_1, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:54  %trunc_ln7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %add_ln89, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader1:0  %i_0_in = phi i32 [ %i, %1 ], [ %ctx_datalen_read_1, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_in"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:1  %i = add i32 %i_0_in, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:2  %icmp_ln78 = icmp eq i32 %i_0_in, 55

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:3  br i1 %icmp_ln78, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln79 = zext i32 %i to i64

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %ctx_data_addr_1 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="ctx_data_addr_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:2  store i8 0, i8* %ctx_data_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:0  %ctx_state_0_0 = phi i32 [ %ctx_state_0_ret1, %3 ], [ %p_read_7, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="ctx_state_0_0"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:1  %ctx_state_1_0 = phi i32 [ %ctx_state_1_ret1, %3 ], [ %p_read_6, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="ctx_state_1_0"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:2  %ctx_state_2_0 = phi i32 [ %ctx_state_2_ret1, %3 ], [ %p_read_5, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="ctx_state_2_0"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:3  %ctx_state_3_0 = phi i32 [ %ctx_state_3_ret1, %3 ], [ %p_read_4, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="ctx_state_3_0"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:4  %ctx_state_4_0 = phi i32 [ %ctx_state_4_ret1, %3 ], [ %p_read_3, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="ctx_state_4_0"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:5  %ctx_state_5_0 = phi i32 [ %ctx_state_5_ret1, %3 ], [ %p_read_2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="ctx_state_5_0"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:6  %ctx_state_6_0 = phi i32 [ %ctx_state_6_ret1, %3 ], [ %p_read_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="ctx_state_6_0"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:7  %ctx_state_7_0 = phi i32 [ %ctx_state_7_ret1, %3 ], [ %p_read, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="ctx_state_7_0"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:34  %ctx_data_addr_3 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="ctx_data_addr_3"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="6" op_2_bw="0" op_3_bw="256">
<![CDATA[
.loopexit:35  store i8 %add_ln90, i8* %ctx_data_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:37  %ctx_data_addr_4 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="ctx_data_addr_4"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8" op_1_bw="6" op_2_bw="0" op_3_bw="256">
<![CDATA[
.loopexit:38  store i8 %trunc_ln1, i8* %ctx_data_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:40  %ctx_data_addr_5 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="ctx_data_addr_5"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="6" op_2_bw="0" op_3_bw="256">
<![CDATA[
.loopexit:41  store i8 %trunc_ln2, i8* %ctx_data_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:43  %ctx_data_addr_6 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="ctx_data_addr_6"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="8" op_1_bw="6" op_2_bw="0" op_3_bw="256">
<![CDATA[
.loopexit:44  store i8 %trunc_ln3, i8* %ctx_data_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:46  %ctx_data_addr_7 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="ctx_data_addr_7"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="8" op_1_bw="6" op_2_bw="0" op_3_bw="256">
<![CDATA[
.loopexit:47  store i8 %trunc_ln4, i8* %ctx_data_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:49  %ctx_data_addr_8 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="ctx_data_addr_8"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="8" op_1_bw="6" op_2_bw="0" op_3_bw="256">
<![CDATA[
.loopexit:50  store i8 %trunc_ln5, i8* %ctx_data_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:52  %ctx_data_addr_9 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="ctx_data_addr_9"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="8" op_1_bw="6" op_2_bw="0" op_3_bw="256">
<![CDATA[
.loopexit:53  store i8 %trunc_ln6, i8* %ctx_data_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:55  %ctx_data_addr_10 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="ctx_data_addr_10"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="6" op_2_bw="0" op_3_bw="256">
<![CDATA[
.loopexit:56  store i8 %trunc_ln7, i8* %ctx_data_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="132" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="256">
<![CDATA[
.loopexit:57  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [64 x i8]* %ctx_data)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="133" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="256">
<![CDATA[
.loopexit:57  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [64 x i8]* %ctx_data)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="256">
<![CDATA[
.loopexit:58  %ctx_state_0_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="ctx_state_0_ret"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="256">
<![CDATA[
.loopexit:59  %ctx_state_1_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="ctx_state_1_ret"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="256">
<![CDATA[
.loopexit:60  %ctx_state_2_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="ctx_state_2_ret"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="256">
<![CDATA[
.loopexit:61  %ctx_state_3_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="ctx_state_3_ret"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="256">
<![CDATA[
.loopexit:62  %ctx_state_4_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="ctx_state_4_ret"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="256">
<![CDATA[
.loopexit:63  %ctx_state_5_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="ctx_state_5_ret"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="256">
<![CDATA[
.loopexit:64  %ctx_state_6_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="ctx_state_6_ret"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="256">
<![CDATA[
.loopexit:65  %ctx_state_7_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="ctx_state_7_ret"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="33" op_0_bw="32">
<![CDATA[
.loopexit:66  %sext_ln101 = sext i32 %hash_offset_read to i33

]]></Node>
<StgValue><ssdm name="sext_ln101"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:67  br label %4

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_2 = phi i3 [ 0, %.loopexit ], [ %i_5, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln101 = icmp eq i3 %i_2, -4

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_5 = add i3 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln101, label %5, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="3">
<![CDATA[
hls_label_0:3  %trunc_ln103 = trunc i3 %i_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
hls_label_0:4  %shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln103, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:5  %sub_ln103 = sub i5 -8, %shl_ln1

]]></Node>
<StgValue><ssdm name="sub_ln103"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0:6  %zext_ln103 = zext i5 %sub_ln103 to i32

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:7  %lshr_ln103 = lshr i32 %ctx_state_0_ret, %zext_ln103

]]></Node>
<StgValue><ssdm name="lshr_ln103"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="32">
<![CDATA[
hls_label_0:8  %trunc_ln103_1 = trunc i32 %lshr_ln103 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln103_1"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="33" op_0_bw="3">
<![CDATA[
hls_label_0:9  %zext_ln103_1 = zext i3 %i_2 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_1"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_0:10  %add_ln103 = add i33 %zext_ln103_1, %sext_ln101

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="33">
<![CDATA[
hls_label_0:11  %sext_ln103 = sext i33 %add_ln103 to i64

]]></Node>
<StgValue><ssdm name="sext_ln103"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
hls_label_0:12  %hash_addr = getelementptr i8* %hash, i64 %sext_ln103

]]></Node>
<StgValue><ssdm name="hash_addr"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="159" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_0:13  %hash_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %hash_addr, i32 1)

]]></Node>
<StgValue><ssdm name="hash_addr_req"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:16  %lshr_ln104 = lshr i32 %ctx_state_1_ret, %zext_ln103

]]></Node>
<StgValue><ssdm name="lshr_ln104"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="32">
<![CDATA[
hls_label_0:17  %trunc_ln104 = trunc i32 %lshr_ln104 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln104"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_0:18  %xor_ln104 = xor i3 %i_2, -4

]]></Node>
<StgValue><ssdm name="xor_ln104"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="33" op_0_bw="3">
<![CDATA[
hls_label_0:19  %zext_ln104 = zext i3 %xor_ln104 to i33

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_0:20  %add_ln104 = add i33 %zext_ln104, %sext_ln101

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="33">
<![CDATA[
hls_label_0:21  %sext_ln104 = sext i33 %add_ln104 to i64

]]></Node>
<StgValue><ssdm name="sext_ln104"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
hls_label_0:22  %hash_addr_1 = getelementptr i8* %hash, i64 %sext_ln104

]]></Node>
<StgValue><ssdm name="hash_addr_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="167" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="1">
<![CDATA[
hls_label_0:14  call void @_ssdm_op_Write.m_axi.i8P(i8* %hash_addr, i8 %trunc_ln103_1, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln103"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:23  %hash_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %hash_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="hash_addr_1_req"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:26  %lshr_ln105 = lshr i32 %ctx_state_2_ret, %zext_ln103

]]></Node>
<StgValue><ssdm name="lshr_ln105"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="32">
<![CDATA[
hls_label_0:27  %trunc_ln105 = trunc i32 %lshr_ln105 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln105"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
hls_label_0:28  %or_ln = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %i_2)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="33" op_0_bw="4">
<![CDATA[
hls_label_0:29  %zext_ln105 = zext i4 %or_ln to i33

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_0:30  %add_ln105 = add i33 %zext_ln105, %sext_ln101

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="33">
<![CDATA[
hls_label_0:31  %sext_ln105 = sext i33 %add_ln105 to i64

]]></Node>
<StgValue><ssdm name="sext_ln105"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
hls_label_0:32  %hash_addr_2 = getelementptr i8* %hash, i64 %sext_ln105

]]></Node>
<StgValue><ssdm name="hash_addr_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="176" st_id="14" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
hls_label_0:15  %hash_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr)

]]></Node>
<StgValue><ssdm name="hash_addr_resp"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="1" op_5_bw="0">
<![CDATA[
hls_label_0:24  call void @_ssdm_op_Write.m_axi.i8P(i8* %hash_addr_1, i8 %trunc_ln104, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln104"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:33  %hash_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %hash_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="hash_addr_2_req"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:36  %lshr_ln106 = lshr i32 %ctx_state_3_ret, %zext_ln103

]]></Node>
<StgValue><ssdm name="lshr_ln106"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="32">
<![CDATA[
hls_label_0:37  %trunc_ln106 = trunc i32 %lshr_ln106 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="3">
<![CDATA[
hls_label_0:38  %sext_ln106 = sext i3 %xor_ln104 to i4

]]></Node>
<StgValue><ssdm name="sext_ln106"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="33" op_0_bw="4">
<![CDATA[
hls_label_0:39  %zext_ln106 = zext i4 %sext_ln106 to i33

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_0:40  %add_ln106 = add i33 %zext_ln106, %sext_ln101

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="33">
<![CDATA[
hls_label_0:41  %sext_ln106_1 = sext i33 %add_ln106 to i64

]]></Node>
<StgValue><ssdm name="sext_ln106_1"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
hls_label_0:42  %hash_addr_3 = getelementptr i8* %hash, i64 %sext_ln106_1

]]></Node>
<StgValue><ssdm name="hash_addr_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="186" st_id="15" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
hls_label_0:15  %hash_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr)

]]></Node>
<StgValue><ssdm name="hash_addr_resp"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:25  %hash_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_1)

]]></Node>
<StgValue><ssdm name="hash_addr_1_resp"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="1" op_5_bw="0">
<![CDATA[
hls_label_0:34  call void @_ssdm_op_Write.m_axi.i8P(i8* %hash_addr_2, i8 %trunc_ln105, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln105"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:43  %hash_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %hash_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="hash_addr_3_req"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:46  %lshr_ln107 = lshr i32 %ctx_state_4_ret, %zext_ln103

]]></Node>
<StgValue><ssdm name="lshr_ln107"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="32">
<![CDATA[
hls_label_0:47  %trunc_ln107 = trunc i32 %lshr_ln107 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln107"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
hls_label_0:48  %or_ln3 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 -2, i3 %i_2)

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="33" op_0_bw="5">
<![CDATA[
hls_label_0:49  %zext_ln107 = zext i5 %or_ln3 to i33

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_0:50  %add_ln107 = add i33 %zext_ln107, %sext_ln101

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="33">
<![CDATA[
hls_label_0:51  %sext_ln107 = sext i33 %add_ln107 to i64

]]></Node>
<StgValue><ssdm name="sext_ln107"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
hls_label_0:52  %hash_addr_4 = getelementptr i8* %hash, i64 %sext_ln107

]]></Node>
<StgValue><ssdm name="hash_addr_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="197" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="3">
<![CDATA[
hls_label_0:0  %zext_ln101 = zext i3 %i_2 to i5

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
hls_label_0:15  %hash_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr)

]]></Node>
<StgValue><ssdm name="hash_addr_resp"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:25  %hash_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_1)

]]></Node>
<StgValue><ssdm name="hash_addr_1_resp"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:35  %hash_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_2)

]]></Node>
<StgValue><ssdm name="hash_addr_2_resp"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="1" op_5_bw="0">
<![CDATA[
hls_label_0:44  call void @_ssdm_op_Write.m_axi.i8P(i8* %hash_addr_3, i8 %trunc_ln106, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln106"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:53  %hash_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %hash_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="hash_addr_4_req"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:56  %lshr_ln108 = lshr i32 %ctx_state_5_ret, %zext_ln103

]]></Node>
<StgValue><ssdm name="lshr_ln108"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="32">
<![CDATA[
hls_label_0:57  %trunc_ln108 = trunc i32 %lshr_ln108 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln108"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:58  %add_ln108 = add i5 -12, %zext_ln101

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="33" op_0_bw="5">
<![CDATA[
hls_label_0:59  %zext_ln108 = zext i5 %add_ln108 to i33

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_0:60  %add_ln108_1 = add i33 %zext_ln108, %sext_ln101

]]></Node>
<StgValue><ssdm name="add_ln108_1"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="33">
<![CDATA[
hls_label_0:61  %sext_ln108 = sext i33 %add_ln108_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
hls_label_0:62  %hash_addr_5 = getelementptr i8* %hash, i64 %sext_ln108

]]></Node>
<StgValue><ssdm name="hash_addr_5"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="4">
<![CDATA[
hls_label_0:68  %sext_ln109 = sext i4 %or_ln to i5

]]></Node>
<StgValue><ssdm name="sext_ln109"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="33" op_0_bw="5">
<![CDATA[
hls_label_0:69  %zext_ln109 = zext i5 %sext_ln109 to i33

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_0:70  %add_ln109 = add i33 %zext_ln109, %sext_ln101

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="33">
<![CDATA[
hls_label_0:71  %sext_ln109_1 = sext i33 %add_ln109 to i64

]]></Node>
<StgValue><ssdm name="sext_ln109_1"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
hls_label_0:72  %hash_addr_6 = getelementptr i8* %hash, i64 %sext_ln109_1

]]></Node>
<StgValue><ssdm name="hash_addr_6"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="3">
<![CDATA[
hls_label_0:78  %sext_ln110 = sext i3 %xor_ln104 to i5

]]></Node>
<StgValue><ssdm name="sext_ln110"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="33" op_0_bw="5">
<![CDATA[
hls_label_0:79  %zext_ln110 = zext i5 %sext_ln110 to i33

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_0:80  %add_ln110 = add i33 %zext_ln110, %sext_ln101

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="33">
<![CDATA[
hls_label_0:81  %sext_ln110_1 = sext i33 %add_ln110 to i64

]]></Node>
<StgValue><ssdm name="sext_ln110_1"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
hls_label_0:82  %hash_addr_7 = getelementptr i8* %hash, i64 %sext_ln110_1

]]></Node>
<StgValue><ssdm name="hash_addr_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="220" st_id="17" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
hls_label_0:15  %hash_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr)

]]></Node>
<StgValue><ssdm name="hash_addr_resp"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:25  %hash_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_1)

]]></Node>
<StgValue><ssdm name="hash_addr_1_resp"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:35  %hash_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_2)

]]></Node>
<StgValue><ssdm name="hash_addr_2_resp"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:45  %hash_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_3)

]]></Node>
<StgValue><ssdm name="hash_addr_3_resp"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="1" op_5_bw="0">
<![CDATA[
hls_label_0:54  call void @_ssdm_op_Write.m_axi.i8P(i8* %hash_addr_4, i8 %trunc_ln107, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln107"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:63  %hash_addr_5_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %hash_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="hash_addr_5_req"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:66  %lshr_ln109 = lshr i32 %ctx_state_6_ret, %zext_ln103

]]></Node>
<StgValue><ssdm name="lshr_ln109"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="32">
<![CDATA[
hls_label_0:67  %trunc_ln109 = trunc i32 %lshr_ln109 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln109"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="228" st_id="18" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
hls_label_0:15  %hash_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr)

]]></Node>
<StgValue><ssdm name="hash_addr_resp"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:25  %hash_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_1)

]]></Node>
<StgValue><ssdm name="hash_addr_1_resp"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:35  %hash_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_2)

]]></Node>
<StgValue><ssdm name="hash_addr_2_resp"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:45  %hash_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_3)

]]></Node>
<StgValue><ssdm name="hash_addr_3_resp"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:55  %hash_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_4)

]]></Node>
<StgValue><ssdm name="hash_addr_4_resp"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="1" op_5_bw="0">
<![CDATA[
hls_label_0:64  call void @_ssdm_op_Write.m_axi.i8P(i8* %hash_addr_5, i8 %trunc_ln108, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln108"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:73  %hash_addr_6_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %hash_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="hash_addr_6_req"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:76  %lshr_ln110 = lshr i32 %ctx_state_7_ret, %zext_ln103

]]></Node>
<StgValue><ssdm name="lshr_ln110"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="32">
<![CDATA[
hls_label_0:77  %trunc_ln110 = trunc i32 %lshr_ln110 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln110"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="237" st_id="19" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:25  %hash_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_1)

]]></Node>
<StgValue><ssdm name="hash_addr_1_resp"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:35  %hash_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_2)

]]></Node>
<StgValue><ssdm name="hash_addr_2_resp"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:45  %hash_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_3)

]]></Node>
<StgValue><ssdm name="hash_addr_3_resp"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:55  %hash_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_4)

]]></Node>
<StgValue><ssdm name="hash_addr_4_resp"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:65  %hash_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_5)

]]></Node>
<StgValue><ssdm name="hash_addr_5_resp"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="1" op_5_bw="0">
<![CDATA[
hls_label_0:74  call void @_ssdm_op_Write.m_axi.i8P(i8* %hash_addr_6, i8 %trunc_ln109, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln109"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:83  %hash_addr_7_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %hash_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="hash_addr_7_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="244" st_id="20" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:35  %hash_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_2)

]]></Node>
<StgValue><ssdm name="hash_addr_2_resp"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:45  %hash_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_3)

]]></Node>
<StgValue><ssdm name="hash_addr_3_resp"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:55  %hash_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_4)

]]></Node>
<StgValue><ssdm name="hash_addr_4_resp"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:65  %hash_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_5)

]]></Node>
<StgValue><ssdm name="hash_addr_5_resp"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:75  %hash_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_6)

]]></Node>
<StgValue><ssdm name="hash_addr_6_resp"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="1" op_5_bw="0">
<![CDATA[
hls_label_0:84  call void @_ssdm_op_Write.m_axi.i8P(i8* %hash_addr_7, i8 %trunc_ln110, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln110"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="250" st_id="21" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:45  %hash_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_3)

]]></Node>
<StgValue><ssdm name="hash_addr_3_resp"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:55  %hash_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_4)

]]></Node>
<StgValue><ssdm name="hash_addr_4_resp"/></StgValue>
</operation>

<operation id="252" st_id="21" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:65  %hash_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_5)

]]></Node>
<StgValue><ssdm name="hash_addr_5_resp"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:75  %hash_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_6)

]]></Node>
<StgValue><ssdm name="hash_addr_6_resp"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:85  %hash_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_7)

]]></Node>
<StgValue><ssdm name="hash_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="255" st_id="22" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:55  %hash_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_4)

]]></Node>
<StgValue><ssdm name="hash_addr_4_resp"/></StgValue>
</operation>

<operation id="256" st_id="22" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:65  %hash_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_5)

]]></Node>
<StgValue><ssdm name="hash_addr_5_resp"/></StgValue>
</operation>

<operation id="257" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:75  %hash_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_6)

]]></Node>
<StgValue><ssdm name="hash_addr_6_resp"/></StgValue>
</operation>

<operation id="258" st_id="22" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:85  %hash_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_7)

]]></Node>
<StgValue><ssdm name="hash_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="259" st_id="23" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:65  %hash_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_5)

]]></Node>
<StgValue><ssdm name="hash_addr_5_resp"/></StgValue>
</operation>

<operation id="260" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:75  %hash_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_6)

]]></Node>
<StgValue><ssdm name="hash_addr_6_resp"/></StgValue>
</operation>

<operation id="261" st_id="23" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:85  %hash_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_7)

]]></Node>
<StgValue><ssdm name="hash_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="262" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:75  %hash_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_6)

]]></Node>
<StgValue><ssdm name="hash_addr_6_resp"/></StgValue>
</operation>

<operation id="263" st_id="24" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:85  %hash_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_7)

]]></Node>
<StgValue><ssdm name="hash_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="264" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="265" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln102"/></StgValue>
</operation>

<operation id="266" st_id="25" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:85  %hash_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr_7)

]]></Node>
<StgValue><ssdm name="hash_addr_7_resp"/></StgValue>
</operation>

<operation id="267" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:86  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="268" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:87  br label %4

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="269" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
