{"vcs1":{"timestamp_begin":1747904853.540316471, "rt":8.78, "ut":8.94, "st":0.56}}
{"vcselab":{"timestamp_begin":1747904862.390215791, "rt":0.38, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747904862.825786247, "rt":0.42, "ut":0.21, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747904852.944362780}
{"VCS_COMP_START_TIME": 1747904852.944362780}
{"VCS_COMP_END_TIME": 1747904863.393383473}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486796}}
{"vcselab": {"peak_mem": 183888}}
