// Seed: 2117225714
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    input logic id_4
);
  logic id_5;
  type_8(
      (1'b0) >= 1, 1, id_0
  );
endmodule
