12:42:54 **** Build of configuration Debug for project debug_app_ver2_6_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 60195 C:/Users/Projet/Desktop/Recherche/gallay_DDR_ZC706/workspace/debug_platform_ver2_6/export/debug_platform_ver2_6/debug_platform_ver2_6.xpfm standalone_domain C:/Users/Projet/Desktop/Recherche/gallay_DDR_ZC706/workspace/debug_app_ver2_6_system/Debug/system.bif
sdcard_gen --xpfm C:/Users/Projet/Desktop/Recherche/gallay_DDR_ZC706/workspace/debug_platform_ver2_6/export/debug_platform_ver2_6/debug_platform_ver2_6.xpfm --sys_config debug_platform_ver2_6 --bif C:/Users/Projet/Desktop/Recherche/gallay_DDR_ZC706/workspace/debug_app_ver2_6_system/Debug/system.bif --bitstream C:/Users/Projet/Desktop/Recherche/gallay_DDR_ZC706/workspace/debug_app_ver2_6/_ide/bitstream/axi_ddr_hardware_v2_6_debug.bit --elf C:/Users/Projet/Desktop/Recherche/gallay_DDR_ZC706/workspace/debug_app_ver2_6/Debug/debug_app_ver2_6.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/Users/Projet/Desktop/Recherche/gallay_DDR_ZC706/workspace/debug_app_ver2_6/_ide/bitstream/axi_ddr_hardware_v2_6_debug.bit
Running C:/Xilinx/Vitis/2020.1/bin/bootgen  -image C:/Users/Projet/Desktop/Recherche/gallay_DDR_ZC706/workspace/debug_app_ver2_6_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

12:42:59 Build Finished (took 5s.361ms)

