{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition " "Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 11:02:07 2005 " "Info: Processing started: Mon Jan 24 11:02:07 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off toplvl -c toplvl --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off toplvl -c toplvl --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node clk is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 13 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register paths exist for clock clk" {  } {  } 0}
{ "Info" "ITDB_TSU_RESULT" "op1_new\[3\] op1\[3\] clk 4.915 ns register " "Info: tsu for register op1_new\[3\] (data pin = op1\[3\], clock pin = clk) is 4.915 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.860 ns + Longest pin register " "Info: + Longest pin to register delay is 7.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.377 ns) 1.377 ns op1\[3\] 1 PIN IOC_X80_Y39_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(1.377 ns) = 1.377 ns; Loc. = IOC_X80_Y39_N0; Fanout = 1; PIN Node = 'op1\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op1[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(6.195 ns) + CELL(0.186 ns) 7.758 ns op1_new\[3\]~feeder 2 COMB LCCOMB_X61_Y40_N24 1 " "Info: 2: + IC(6.195 ns) + CELL(0.186 ns) = 7.758 ns; Loc. = LCCOMB_X61_Y40_N24; Fanout = 1; COMB Node = 'op1_new\[3\]~feeder'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "6.381 ns" { op1[3] op1_new[3]~feeder } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 59 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.102 ns) 7.860 ns op1_new\[3\] 3 REG LCFF_X61_Y40_N25 34 " "Info: 3: + IC(0.000 ns) + CELL(0.102 ns) = 7.860 ns; Loc. = LCFF_X61_Y40_N25; Fanout = 34; REG Node = 'op1_new\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "0.102 ns" { op1_new[3]~feeder op1_new[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 59 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.665 ns 21.18 % " "Info: Total cell delay = 1.665 ns ( 21.18 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.195 ns 78.82 % " "Info: Total interconnect delay = 6.195 ns ( 78.82 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "7.860 ns" { op1[3] op1_new[3]~feeder op1_new[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.044 ns + " "Info: + Micro setup delay of destination is 0.044 ns" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 59 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.989 ns - Shortest register " "Info: - Shortest clock path from clock clk to destination register is 2.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.379 ns) 1.379 ns clk 1 CLK IOC_X0_Y22_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(1.379 ns) = 1.379 ns; Loc. = IOC_X0_Y22_N0; Fanout = 1; CLK Node = 'clk'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.558 ns clk~clkctrl 2 COMB CLKCTRL_G2 10 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.558 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'clk~clkctrl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "0.179 ns" { clk clk~clkctrl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.578 ns) 2.989 ns op1_new\[3\] 3 REG LCFF_X61_Y40_N25 34 " "Info: 3: + IC(0.853 ns) + CELL(0.578 ns) = 2.989 ns; Loc. = LCFF_X61_Y40_N25; Fanout = 34; REG Node = 'op1_new\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "1.431 ns" { clk~clkctrl op1_new[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 59 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.957 ns 65.47 % " "Info: Total cell delay = 1.957 ns ( 65.47 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.032 ns 34.53 % " "Info: Total interconnect delay = 1.032 ns ( 34.53 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "2.989 ns" { clk clk~clkctrl op1_new[3] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "7.860 ns" { op1[3] op1_new[3]~feeder op1_new[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "2.989 ns" { clk clk~clkctrl op1_new[3] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk res10\[5\] op1_new\[4\] 15.335 ns register " "Info: tco from clock clk to destination pin res10\[5\] through register op1_new\[4\] is 15.335 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.989 ns + Longest register " "Info: + Longest clock path from clock clk to source register is 2.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.379 ns) 1.379 ns clk 1 CLK IOC_X0_Y22_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(1.379 ns) = 1.379 ns; Loc. = IOC_X0_Y22_N0; Fanout = 1; CLK Node = 'clk'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.558 ns clk~clkctrl 2 COMB CLKCTRL_G2 10 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.558 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'clk~clkctrl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "0.179 ns" { clk clk~clkctrl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.578 ns) 2.989 ns op1_new\[4\] 3 REG LCFF_X42_Y43_N17 32 " "Info: 3: + IC(0.853 ns) + CELL(0.578 ns) = 2.989 ns; Loc. = LCFF_X42_Y43_N17; Fanout = 32; REG Node = 'op1_new\[4\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "1.431 ns" { clk~clkctrl op1_new[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 59 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.957 ns 65.47 % " "Info: Total cell delay = 1.957 ns ( 65.47 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.032 ns 34.53 % " "Info: Total interconnect delay = 1.032 ns ( 34.53 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "2.989 ns" { clk clk~clkctrl op1_new[4] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.267 ns + " "Info: + Micro clock to output delay of source is 0.267 ns" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 59 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.079 ns + Longest register pin " "Info: + Longest register to pin delay is 12.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns op1_new\[4\] 1 REG LCFF_X42_Y43_N17 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y43_N17; Fanout = 32; REG Node = 'op1_new\[4\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op1_new[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 59 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.685 ns) + CELL(3.754 ns) 6.439 ns mult10:u2\|lpm_mult:lpm_mult_component\|mult_b4s:auto_generated\|mac_mult1~DATAOUT15 2 COMB DSPMULT_X56_Y42_N0 1 " "Info: 2: + IC(2.685 ns) + CELL(3.754 ns) = 6.439 ns; Loc. = DSPMULT_X56_Y42_N0; Fanout = 1; COMB Node = 'mult10:u2\|lpm_mult:lpm_mult_component\|mult_b4s:auto_generated\|mac_mult1~DATAOUT15'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "6.439 ns" { op1_new[4] mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|mac_mult1~DATAOUT15 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/mult_b4s.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/db/mult_b4s.tdf" 41 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.239 ns) 6.678 ns mult10:u2\|lpm_mult:lpm_mult_component\|mult_b4s:auto_generated\|result\[5\] 3 COMB DSPOUT_X56_Y42_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.239 ns) = 6.678 ns; Loc. = DSPOUT_X56_Y42_N2; Fanout = 1; COMB Node = 'mult10:u2\|lpm_mult:lpm_mult_component\|mult_b4s:auto_generated\|result\[5\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "0.239 ns" { mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|mac_mult1~DATAOUT15 mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|result[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/mult_b4s.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/db/mult_b4s.tdf" 38 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.923 ns) + CELL(2.478 ns) 12.079 ns res10\[5\] 4 PIN IOC_X80_Y42_N2 0 " "Info: 4: + IC(2.923 ns) + CELL(2.478 ns) = 12.079 ns; Loc. = IOC_X80_Y42_N2; Fanout = 0; PIN Node = 'res10\[5\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "5.401 ns" { mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|result[5] res10[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 16 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.471 ns 53.57 % " "Info: Total cell delay = 6.471 ns ( 53.57 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.608 ns 46.43 % " "Info: Total interconnect delay = 5.608 ns ( 46.43 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "12.079 ns" { op1_new[4] mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|mac_mult1~DATAOUT15 mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|result[5] res10[5] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "2.989 ns" { clk clk~clkctrl op1_new[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "12.079 ns" { op1_new[4] mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|mac_mult1~DATAOUT15 mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|result[5] res10[5] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "op2\[8\] res10\[5\] 17.475 ns Longest " "Info: Longest tpd from source pin op2\[8\] to destination pin res10\[5\] is 17.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.243 ns) 1.243 ns op2\[8\] 1 PIN IOC_X65_Y44_N2 24 " "Info: 1: + IC(0.000 ns) + CELL(1.243 ns) = 1.243 ns; Loc. = IOC_X65_Y44_N2; Fanout = 24; PIN Node = 'op2\[8\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op2[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 15 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(6.807 ns) + CELL(3.785 ns) 11.835 ns mult10:u2\|lpm_mult:lpm_mult_component\|mult_b4s:auto_generated\|mac_mult1~DATAOUT15 2 COMB DSPMULT_X56_Y42_N0 1 " "Info: 2: + IC(6.807 ns) + CELL(3.785 ns) = 11.835 ns; Loc. = DSPMULT_X56_Y42_N0; Fanout = 1; COMB Node = 'mult10:u2\|lpm_mult:lpm_mult_component\|mult_b4s:auto_generated\|mac_mult1~DATAOUT15'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "10.592 ns" { op2[8] mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|mac_mult1~DATAOUT15 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/mult_b4s.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/db/mult_b4s.tdf" 41 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.239 ns) 12.074 ns mult10:u2\|lpm_mult:lpm_mult_component\|mult_b4s:auto_generated\|result\[5\] 3 COMB DSPOUT_X56_Y42_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.239 ns) = 12.074 ns; Loc. = DSPOUT_X56_Y42_N2; Fanout = 1; COMB Node = 'mult10:u2\|lpm_mult:lpm_mult_component\|mult_b4s:auto_generated\|result\[5\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "0.239 ns" { mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|mac_mult1~DATAOUT15 mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|result[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/mult_b4s.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/db/mult_b4s.tdf" 38 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.923 ns) + CELL(2.478 ns) 17.475 ns res10\[5\] 4 PIN IOC_X80_Y42_N2 0 " "Info: 4: + IC(2.923 ns) + CELL(2.478 ns) = 17.475 ns; Loc. = IOC_X80_Y42_N2; Fanout = 0; PIN Node = 'res10\[5\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "5.401 ns" { mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|result[5] res10[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 16 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.745 ns 44.32 % " "Info: Total cell delay = 7.745 ns ( 44.32 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.730 ns 55.68 % " "Info: Total interconnect delay = 9.730 ns ( 55.68 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "17.475 ns" { op2[8] mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|mac_mult1~DATAOUT15 mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|result[5] res10[5] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "op1_new\[8\] op1\[8\] clk -3.456 ns register " "Info: th for register op1_new\[8\] (data pin = op1\[8\], clock pin = clk) is -3.456 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.989 ns + Longest register " "Info: + Longest clock path from clock clk to destination register is 2.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.379 ns) 1.379 ns clk 1 CLK IOC_X0_Y22_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(1.379 ns) = 1.379 ns; Loc. = IOC_X0_Y22_N0; Fanout = 1; CLK Node = 'clk'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.558 ns clk~clkctrl 2 COMB CLKCTRL_G2 10 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.558 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'clk~clkctrl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "0.179 ns" { clk clk~clkctrl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.578 ns) 2.989 ns op1_new\[8\] 3 REG LCFF_X77_Y43_N1 24 " "Info: 3: + IC(0.853 ns) + CELL(0.578 ns) = 2.989 ns; Loc. = LCFF_X77_Y43_N1; Fanout = 24; REG Node = 'op1_new\[8\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "1.431 ns" { clk~clkctrl op1_new[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 59 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.957 ns 65.47 % " "Info: Total cell delay = 1.957 ns ( 65.47 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.032 ns 34.53 % " "Info: Total interconnect delay = 1.032 ns ( 34.53 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "2.989 ns" { clk clk~clkctrl op1_new[8] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.175 ns + " "Info: + Micro hold delay of destination is 0.175 ns" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 59 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.620 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.243 ns) 1.243 ns op1\[8\] 1 PIN IOC_X78_Y44_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.243 ns) = 1.243 ns; Loc. = IOC_X78_Y44_N3; Fanout = 1; PIN Node = 'op1\[8\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op1[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.089 ns) + CELL(0.186 ns) 6.518 ns op1_new\[8\]~feeder 2 COMB LCCOMB_X77_Y43_N0 1 " "Info: 2: + IC(5.089 ns) + CELL(0.186 ns) = 6.518 ns; Loc. = LCCOMB_X77_Y43_N0; Fanout = 1; COMB Node = 'op1_new\[8\]~feeder'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "5.275 ns" { op1[8] op1_new[8]~feeder } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 59 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.102 ns) 6.620 ns op1_new\[8\] 3 REG LCFF_X77_Y43_N1 24 " "Info: 3: + IC(0.000 ns) + CELL(0.102 ns) = 6.620 ns; Loc. = LCFF_X77_Y43_N1; Fanout = 24; REG Node = 'op1_new\[8\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "0.102 ns" { op1_new[8]~feeder op1_new[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 59 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.531 ns 23.13 % " "Info: Total cell delay = 1.531 ns ( 23.13 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.089 ns 76.87 % " "Info: Total interconnect delay = 5.089 ns ( 76.87 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "6.620 ns" { op1[8] op1_new[8]~feeder op1_new[8] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "2.989 ns" { clk clk~clkctrl op1_new[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "6.620 ns" { op1[8] op1_new[8]~feeder op1_new[8] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "clk res\[16\] op1_new\[7\] 12.566 ns register " "Info: Minimum tco from clock clk to destination pin res\[16\] through register op1_new\[7\] is 12.566 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.989 ns + Shortest register " "Info: + Shortest clock path from clock clk to source register is 2.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.379 ns) 1.379 ns clk 1 CLK IOC_X0_Y22_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(1.379 ns) = 1.379 ns; Loc. = IOC_X0_Y22_N0; Fanout = 1; CLK Node = 'clk'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.558 ns clk~clkctrl 2 COMB CLKCTRL_G2 10 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.558 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'clk~clkctrl'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "0.179 ns" { clk clk~clkctrl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.578 ns) 2.989 ns op1_new\[7\] 3 REG LCFF_X58_Y43_N1 26 " "Info: 3: + IC(0.853 ns) + CELL(0.578 ns) = 2.989 ns; Loc. = LCFF_X58_Y43_N1; Fanout = 26; REG Node = 'op1_new\[7\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "1.431 ns" { clk~clkctrl op1_new[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 59 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.957 ns 65.47 % " "Info: Total cell delay = 1.957 ns ( 65.47 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.032 ns 34.53 % " "Info: Total interconnect delay = 1.032 ns ( 34.53 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "2.989 ns" { clk clk~clkctrl op1_new[7] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.267 ns + " "Info: + Micro clock to output delay of source is 0.267 ns" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 59 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.310 ns + Shortest register pin " "Info: + Shortest register to pin delay is 9.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns op1_new\[7\] 1 REG LCFF_X58_Y43_N1 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y43_N1; Fanout = 26; REG Node = 'op1_new\[7\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op1_new[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 59 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(3.754 ns) 4.977 ns mult:u1\|lpm_mult:lpm_mult_component\|mult_0ho:auto_generated\|mac_mult1~DATAOUT16 2 COMB DSPMULT_X56_Y43_N0 1 " "Info: 2: + IC(1.223 ns) + CELL(3.754 ns) = 4.977 ns; Loc. = DSPMULT_X56_Y43_N0; Fanout = 1; COMB Node = 'mult:u1\|lpm_mult:lpm_mult_component\|mult_0ho:auto_generated\|mac_mult1~DATAOUT16'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "4.977 ns" { op1_new[7] mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1~DATAOUT16 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/mult_0ho.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/db/mult_0ho.tdf" 41 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.239 ns) 5.216 ns mult:u1\|lpm_mult:lpm_mult_component\|mult_0ho:auto_generated\|result\[16\] 3 COMB DSPOUT_X56_Y43_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.239 ns) = 5.216 ns; Loc. = DSPOUT_X56_Y43_N2; Fanout = 1; COMB Node = 'mult:u1\|lpm_mult:lpm_mult_component\|mult_0ho:auto_generated\|result\[16\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "0.239 ns" { mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1~DATAOUT16 mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|result[16] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/mult_0ho.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/db/mult_0ho.tdf" 38 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.608 ns) + CELL(2.486 ns) 9.310 ns res\[16\] 4 PIN IOC_X54_Y44_N0 0 " "Info: 4: + IC(1.608 ns) + CELL(2.486 ns) = 9.310 ns; Loc. = IOC_X54_Y44_N0; Fanout = 0; PIN Node = 'res\[16\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "4.094 ns" { mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|result[16] res[16] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.479 ns 69.59 % " "Info: Total cell delay = 6.479 ns ( 69.59 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.831 ns 30.41 % " "Info: Total interconnect delay = 2.831 ns ( 30.41 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "9.310 ns" { op1_new[7] mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1~DATAOUT16 mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|result[16] res[16] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "2.989 ns" { clk clk~clkctrl op1_new[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "9.310 ns" { op1_new[7] mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1~DATAOUT16 mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|result[16] res[16] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "op2\[0\] res\[5\] 13.612 ns Shortest " "Info: Shortest tpd from source pin op2\[0\] to destination pin res\[5\] is 13.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.379 ns) 1.379 ns op2\[0\] 1 PIN IOC_X41_Y0_N1 40 " "Info: 1: + IC(0.000 ns) + CELL(1.379 ns) = 1.379 ns; Loc. = IOC_X41_Y0_N1; Fanout = 40; PIN Node = 'op2\[0\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op2[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 15 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.421 ns) + CELL(3.785 ns) 9.585 ns mult:u1\|lpm_mult:lpm_mult_component\|mult_0ho:auto_generated\|mac_mult1~DATAOUT5 2 COMB DSPMULT_X56_Y43_N0 1 " "Info: 2: + IC(4.421 ns) + CELL(3.785 ns) = 9.585 ns; Loc. = DSPMULT_X56_Y43_N0; Fanout = 1; COMB Node = 'mult:u1\|lpm_mult:lpm_mult_component\|mult_0ho:auto_generated\|mac_mult1~DATAOUT5'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "8.206 ns" { op2[0] mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1~DATAOUT5 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/mult_0ho.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/db/mult_0ho.tdf" 41 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.239 ns) 9.824 ns mult:u1\|lpm_mult:lpm_mult_component\|mult_0ho:auto_generated\|result\[5\] 3 COMB DSPOUT_X56_Y43_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.239 ns) = 9.824 ns; Loc. = DSPOUT_X56_Y43_N2; Fanout = 1; COMB Node = 'mult:u1\|lpm_mult:lpm_mult_component\|mult_0ho:auto_generated\|result\[5\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "0.239 ns" { mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1~DATAOUT5 mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|result[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/mult_0ho.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/db/mult_0ho.tdf" 38 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(2.486 ns) 13.612 ns res\[5\] 4 PIN IOC_X57_Y44_N1 0 " "Info: 4: + IC(1.302 ns) + CELL(2.486 ns) = 13.612 ns; Loc. = IOC_X57_Y44_N1; Fanout = 0; PIN Node = 'res\[5\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "3.788 ns" { mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|result[5] res[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.889 ns 57.96 % " "Info: Total cell delay = 7.889 ns ( 57.96 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.723 ns 42.04 % " "Info: Total interconnect delay = 5.723 ns ( 42.04 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "13.612 ns" { op2[0] mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1~DATAOUT5 mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|result[5] res[5] } "NODE_NAME" } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 24 11:02:08 2005 " "Info: Processing ended: Mon Jan 24 11:02:08 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
