// Seed: 2224798957
module module_0 (
    input wand id_0,
    input uwire id_1,
    output tri1 id_2,
    output tri1 id_3
    , id_11,
    input wor id_4,
    output uwire id_5
    , id_12,
    input supply1 id_6,
    output tri id_7,
    output supply1 id_8,
    output wand id_9
);
  wire id_13;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output wire module_1,
    output supply1 id_2,
    input uwire id_3,
    output logic id_4,
    input logic id_5,
    output supply1 id_6,
    input wor id_7,
    output wor id_8,
    input wor id_9,
    input supply1 id_10
);
  initial begin : LABEL_0
    id_4 <= id_5;
  end
  module_0 modCall_1 (
      id_7,
      id_0,
      id_8,
      id_6,
      id_9,
      id_6,
      id_7,
      id_2,
      id_2,
      id_6
  );
endmodule
