{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 11:28:00 2017 " "Info: Processing started: Wed Nov 01 11:28:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off add_sub -c add_sub --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off add_sub -c add_sub --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "cin output1\[6\] 18.006 ns Longest " "Info: Longest tpd from source pin \"cin\" to destination pin \"output1\[6\]\" is 18.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns cin 1 PIN PIN_V2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 9; PIN Node = 'cin'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cin } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab6/Block2.bdf" { { 152 56 224 168 "cin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.163 ns) + CELL(0.438 ns) 7.453 ns Decimal_Display:inst\|add_sub:Csc_Bit_Adder0\|cout~0 2 COMB LCCOMB_X27_Y2_N0 2 " "Info: 2: + IC(6.163 ns) + CELL(0.438 ns) = 7.453 ns; Loc. = LCCOMB_X27_Y2_N0; Fanout = 2; COMB Node = 'Decimal_Display:inst\|add_sub:Csc_Bit_Adder0\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.601 ns" { cin Decimal_Display:inst|add_sub:Csc_Bit_Adder0|cout~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.420 ns) 8.135 ns Decimal_Display:inst\|add_sub:Csc_Bit_Adder1\|cout~0 3 COMB LCCOMB_X27_Y2_N12 4 " "Info: 3: + IC(0.262 ns) + CELL(0.420 ns) = 8.135 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 4; COMB Node = 'Decimal_Display:inst\|add_sub:Csc_Bit_Adder1\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { Decimal_Display:inst|add_sub:Csc_Bit_Adder0|cout~0 Decimal_Display:inst|add_sub:Csc_Bit_Adder1|cout~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.438 ns) 8.865 ns Decimal_Display:inst\|add_sub:Csc_Bit_Adder2\|cout~0 4 COMB LCCOMB_X27_Y2_N2 3 " "Info: 4: + IC(0.292 ns) + CELL(0.438 ns) = 8.865 ns; Loc. = LCCOMB_X27_Y2_N2; Fanout = 3; COMB Node = 'Decimal_Display:inst\|add_sub:Csc_Bit_Adder2\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { Decimal_Display:inst|add_sub:Csc_Bit_Adder1|cout~0 Decimal_Display:inst|add_sub:Csc_Bit_Adder2|cout~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.438 ns) 9.772 ns Decimal_Display:inst\|add_sub:Csc_Bit_Adder3\|sum~0 5 COMB LCCOMB_X28_Y2_N8 2 " "Info: 5: + IC(0.469 ns) + CELL(0.438 ns) = 9.772 ns; Loc. = LCCOMB_X28_Y2_N8; Fanout = 2; COMB Node = 'Decimal_Display:inst\|add_sub:Csc_Bit_Adder3\|sum~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { Decimal_Display:inst|add_sub:Csc_Bit_Adder2|cout~0 Decimal_Display:inst|add_sub:Csc_Bit_Adder3|sum~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 10.308 ns Decimal_Display:inst\|overflow_comp~1 6 COMB LCCOMB_X28_Y2_N4 10 " "Info: 6: + IC(0.261 ns) + CELL(0.275 ns) = 10.308 ns; Loc. = LCCOMB_X28_Y2_N4; Fanout = 10; COMB Node = 'Decimal_Display:inst\|overflow_comp~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { Decimal_Display:inst|add_sub:Csc_Bit_Adder3|sum~0 Decimal_Display:inst|overflow_comp~1 } "NODE_NAME" } } { "Decimal_Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Decimal_Display.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.275 ns) 11.298 ns Decimal_Display:inst\|add_sub:Csc_Bit_Adder4\|cout~2 7 COMB LCCOMB_X27_Y2_N30 1 " "Info: 7: + IC(0.715 ns) + CELL(0.275 ns) = 11.298 ns; Loc. = LCCOMB_X27_Y2_N30; Fanout = 1; COMB Node = 'Decimal_Display:inst\|add_sub:Csc_Bit_Adder4\|cout~2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { Decimal_Display:inst|overflow_comp~1 Decimal_Display:inst|add_sub:Csc_Bit_Adder4|cout~2 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 11.967 ns Decimal_Display:inst\|add_sub:Csc_Bit_Adder4\|cout~3 8 COMB LCCOMB_X27_Y2_N8 2 " "Info: 8: + IC(0.249 ns) + CELL(0.420 ns) = 11.967 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 2; COMB Node = 'Decimal_Display:inst\|add_sub:Csc_Bit_Adder4\|cout~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { Decimal_Display:inst|add_sub:Csc_Bit_Adder4|cout~2 Decimal_Display:inst|add_sub:Csc_Bit_Adder4|cout~3 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.420 ns) 12.648 ns Decimal_Display:inst\|add_sub:Csc_Bit_Adder5\|cout~0 9 COMB LCCOMB_X27_Y2_N28 2 " "Info: 9: + IC(0.261 ns) + CELL(0.420 ns) = 12.648 ns; Loc. = LCCOMB_X27_Y2_N28; Fanout = 2; COMB Node = 'Decimal_Display:inst\|add_sub:Csc_Bit_Adder5\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { Decimal_Display:inst|add_sub:Csc_Bit_Adder4|cout~3 Decimal_Display:inst|add_sub:Csc_Bit_Adder5|cout~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.420 ns) 13.502 ns Decimal_Display:inst\|add_sub:Csc_Bit_Adder6\|cout~0 10 COMB LCCOMB_X28_Y2_N26 1 " "Info: 10: + IC(0.434 ns) + CELL(0.420 ns) = 13.502 ns; Loc. = LCCOMB_X28_Y2_N26; Fanout = 1; COMB Node = 'Decimal_Display:inst\|add_sub:Csc_Bit_Adder6\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { Decimal_Display:inst|add_sub:Csc_Bit_Adder5|cout~0 Decimal_Display:inst|add_sub:Csc_Bit_Adder6|cout~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 13.920 ns Decimal_Display:inst\|add_sub:Csc_Bit_Adder7\|sum 11 COMB LCCOMB_X28_Y2_N28 7 " "Info: 11: + IC(0.268 ns) + CELL(0.150 ns) = 13.920 ns; Loc. = LCCOMB_X28_Y2_N28; Fanout = 7; COMB Node = 'Decimal_Display:inst\|add_sub:Csc_Bit_Adder7\|sum'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { Decimal_Display:inst|add_sub:Csc_Bit_Adder6|cout~0 Decimal_Display:inst|add_sub:Csc_Bit_Adder7|sum } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.150 ns) 14.363 ns Decimal_Display:inst\|Seg_Display:Csc_Seg_Display\|Mux0~0 12 COMB LCCOMB_X28_Y2_N6 1 " "Info: 12: + IC(0.293 ns) + CELL(0.150 ns) = 14.363 ns; Loc. = LCCOMB_X28_Y2_N6; Fanout = 1; COMB Node = 'Decimal_Display:inst\|Seg_Display:Csc_Seg_Display\|Mux0~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.443 ns" { Decimal_Display:inst|add_sub:Csc_Bit_Adder7|sum Decimal_Display:inst|Seg_Display:Csc_Seg_Display|Mux0~0 } "NODE_NAME" } } { "Seg_Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Seg_Display.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(2.798 ns) 18.006 ns output1\[6\] 13 PIN PIN_AF10 0 " "Info: 13: + IC(0.845 ns) + CELL(2.798 ns) = 18.006 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'output1\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { Decimal_Display:inst|Seg_Display:Csc_Seg_Display|Mux0~0 output1[6] } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab6/Block2.bdf" { { 104 552 728 120 "output1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.494 ns ( 41.62 % ) " "Info: Total cell delay = 7.494 ns ( 41.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.512 ns ( 58.38 % ) " "Info: Total interconnect delay = 10.512 ns ( 58.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "18.006 ns" { cin Decimal_Display:inst|add_sub:Csc_Bit_Adder0|cout~0 Decimal_Display:inst|add_sub:Csc_Bit_Adder1|cout~0 Decimal_Display:inst|add_sub:Csc_Bit_Adder2|cout~0 Decimal_Display:inst|add_sub:Csc_Bit_Adder3|sum~0 Decimal_Display:inst|overflow_comp~1 Decimal_Display:inst|add_sub:Csc_Bit_Adder4|cout~2 Decimal_Display:inst|add_sub:Csc_Bit_Adder4|cout~3 Decimal_Display:inst|add_sub:Csc_Bit_Adder5|cout~0 Decimal_Display:inst|add_sub:Csc_Bit_Adder6|cout~0 Decimal_Display:inst|add_sub:Csc_Bit_Adder7|sum Decimal_Display:inst|Seg_Display:Csc_Seg_Display|Mux0~0 output1[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "18.006 ns" { cin {} cin~combout {} Decimal_Display:inst|add_sub:Csc_Bit_Adder0|cout~0 {} Decimal_Display:inst|add_sub:Csc_Bit_Adder1|cout~0 {} Decimal_Display:inst|add_sub:Csc_Bit_Adder2|cout~0 {} Decimal_Display:inst|add_sub:Csc_Bit_Adder3|sum~0 {} Decimal_Display:inst|overflow_comp~1 {} Decimal_Display:inst|add_sub:Csc_Bit_Adder4|cout~2 {} Decimal_Display:inst|add_sub:Csc_Bit_Adder4|cout~3 {} Decimal_Display:inst|add_sub:Csc_Bit_Adder5|cout~0 {} Decimal_Display:inst|add_sub:Csc_Bit_Adder6|cout~0 {} Decimal_Display:inst|add_sub:Csc_Bit_Adder7|sum {} Decimal_Display:inst|Seg_Display:Csc_Seg_Display|Mux0~0 {} output1[6] {} } { 0.000ns 0.000ns 6.163ns 0.262ns 0.292ns 0.469ns 0.261ns 0.715ns 0.249ns 0.261ns 0.434ns 0.268ns 0.293ns 0.845ns } { 0.000ns 0.852ns 0.438ns 0.420ns 0.438ns 0.438ns 0.275ns 0.275ns 0.420ns 0.420ns 0.420ns 0.150ns 0.150ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 11:28:00 2017 " "Info: Processing ended: Wed Nov 01 11:28:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
