#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Sep 11 16:41:07 2024
# Process ID: 5098
# Current directory: /home/alazca/Development/125/Lab1-Software Download/Lab1-Software Download.runs/synth_1
# Command line: vivado -log xor_gate.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xor_gate.tcl
# Log file: /home/alazca/Development/125/Lab1-Software Download/Lab1-Software Download.runs/synth_1/xor_gate.vds
# Journal file: /home/alazca/Development/125/Lab1-Software Download/Lab1-Software Download.runs/synth_1/vivado.jou
# Running On        :LEGION-ARCH
# Platform          :EndeavourOS
# Operating System  :EndeavourOS Linux
# Processor Detail  :13th Gen Intel(R) Core(TM) i9-13900HX
# CPU Frequency     :2200.000 MHz
# CPU Physical cores:24
# CPU Logical cores :32
# Host memory       :33376 MB
# Swap memory       :0 MB
# Total Virtual     :33376 MB
# Available Virtual :27639 MB
#-----------------------------------------------------------
source xor_gate.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1415.160 ; gain = 0.023 ; free physical = 21384 ; free virtual = 25872
Command: read_checkpoint -auto_incremental -incremental {/home/alazca/Development/125/Lab1-Software Download/Lab1-Software Download.srcs/utils_1/imports/synth_1/xor_gate.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from /home/alazca/Development/125/Lab1-Software Download/Lab1-Software Download.srcs/utils_1/imports/synth_1/xor_gate.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top xor_gate -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5252
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1803.938 ; gain = 388.777 ; free physical = 20590 ; free virtual = 25161
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'x', assumed default net type 'wire' [/home/alazca/Development/125/Lab1-Software Download/Lab1-Software Download.srcs/sources_1/new/xor_gate.v:33]
INFO: [Synth 8-6157] synthesizing module 'xor_gate' [/home/alazca/Development/125/Lab1-Software Download/Lab1-Software Download.srcs/sources_1/new/xor_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xor_gate' (0#1) [/home/alazca/Development/125/Lab1-Software Download/Lab1-Software Download.srcs/sources_1/new/xor_gate.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1879.906 ; gain = 464.746 ; free physical = 20365 ; free virtual = 25042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1894.750 ; gain = 479.590 ; free physical = 20392 ; free virtual = 25063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1902.754 ; gain = 487.594 ; free physical = 20392 ; free virtual = 25063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1910.762 ; gain = 495.602 ; free physical = 20379 ; free virtual = 25051
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7k70tfbv676-1 does not have CEAM library.
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2022.262 ; gain = 607.102 ; free physical = 20332 ; free virtual = 24887
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2025.230 ; gain = 610.070 ; free physical = 20332 ; free virtual = 24887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2025.230 ; gain = 610.070 ; free physical = 20332 ; free virtual = 24887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2025.230 ; gain = 610.070 ; free physical = 20324 ; free virtual = 24879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2025.230 ; gain = 610.070 ; free physical = 20324 ; free virtual = 24879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2025.230 ; gain = 610.070 ; free physical = 20324 ; free virtual = 24879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2025.230 ; gain = 610.070 ; free physical = 20324 ; free virtual = 24879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2025.230 ; gain = 610.070 ; free physical = 20324 ; free virtual = 24879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2025.230 ; gain = 610.070 ; free physical = 20324 ; free virtual = 24879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |IBUF |     2|
|3     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     4|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2025.230 ; gain = 610.070 ; free physical = 20324 ; free virtual = 24879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2025.230 ; gain = 610.070 ; free physical = 20324 ; free virtual = 24879
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2025.238 ; gain = 610.070 ; free physical = 20324 ; free virtual = 24879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2040.105 ; gain = 0.000 ; free physical = 20628 ; free virtual = 25185
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.793 ; gain = 0.000 ; free physical = 20381 ; free virtual = 25122
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d6dca5ed
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2115.793 ; gain = 700.633 ; free physical = 20377 ; free virtual = 25122
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1654.202; main = 1415.231; forked = 396.372
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3047.543; main = 2115.797; forked = 1025.277
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2139.805 ; gain = 0.000 ; free physical = 20376 ; free virtual = 25121
INFO: [Common 17-1381] The checkpoint '/home/alazca/Development/125/Lab1-Software Download/Lab1-Software Download.runs/synth_1/xor_gate.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file xor_gate_utilization_synth.rpt -pb xor_gate_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 11 16:41:34 2024...
