[2025-09-17 02:42:29] START suite=qualcomm_srv trace=srv360_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv360_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2570507 heartbeat IPC: 3.89 cumulative IPC: 3.89 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 4992970 heartbeat IPC: 4.128 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4992970 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4992970 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13148789 heartbeat IPC: 1.226 cumulative IPC: 1.226 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 21315735 heartbeat IPC: 1.224 cumulative IPC: 1.225 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 29479050 heartbeat IPC: 1.225 cumulative IPC: 1.225 (Simulation time: 00 hr 04 min 28 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv360_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000005 cycles: 37683774 heartbeat IPC: 1.219 cumulative IPC: 1.224 (Simulation time: 00 hr 05 min 36 sec)
Heartbeat CPU 0 instructions: 70000005 cycles: 45910032 heartbeat IPC: 1.216 cumulative IPC: 1.222 (Simulation time: 00 hr 06 min 37 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 54140406 heartbeat IPC: 1.215 cumulative IPC: 1.221 (Simulation time: 00 hr 07 min 43 sec)
Heartbeat CPU 0 instructions: 90000007 cycles: 62407242 heartbeat IPC: 1.21 cumulative IPC: 1.219 (Simulation time: 00 hr 08 min 46 sec)
Heartbeat CPU 0 instructions: 100000009 cycles: 70712599 heartbeat IPC: 1.204 cumulative IPC: 1.217 (Simulation time: 00 hr 09 min 48 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv360_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000010 cycles: 78900944 heartbeat IPC: 1.221 cumulative IPC: 1.218 (Simulation time: 00 hr 10 min 54 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 81985979 cumulative IPC: 1.22 (Simulation time: 00 hr 12 min 00 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 81985979 cumulative IPC: 1.22 (Simulation time: 00 hr 12 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv360_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.22 instructions: 100000004 cycles: 81985979
CPU 0 Branch Prediction Accuracy: 92.5% MPKI: 13.31 Average ROB Occupancy at Mispredict: 30.61
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08473
BRANCH_INDIRECT: 0.3684
BRANCH_CONDITIONAL: 11.49
BRANCH_DIRECT_CALL: 0.4182
BRANCH_INDIRECT_CALL: 0.5422
BRANCH_RETURN: 0.4038


====Backend Stall Breakdown====
ROB_STALL: 70883
LQ_STALL: 0
SQ_STALL: 46801


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 8.105546

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 70883

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 8745

cpu0->cpu0_STLB TOTAL        ACCESS:    2109536 HIT:    2108900 MISS:        636 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2109536 HIT:    2108900 MISS:        636 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 98.39 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9415089 HIT:    8689509 MISS:     725580 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7698279 HIT:    7104064 MISS:     594215 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     578567 HIT:     473005 MISS:     105562 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1137146 HIT:    1111883 MISS:      25263 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1097 HIT:        557 MISS:        540 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 29.96 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15817173 HIT:    7748655 MISS:    8068518 MSHR_MERGE:    1989148
cpu0->cpu0_L1I LOAD         ACCESS:   15817173 HIT:    7748655 MISS:    8068518 MSHR_MERGE:    1989148
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.15 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30494994 HIT:   26573237 MISS:    3921757 MSHR_MERGE:    1723182
cpu0->cpu0_L1D LOAD         ACCESS:   16652970 HIT:   14520148 MISS:    2132822 MSHR_MERGE:     513914
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13840751 HIT:   12052950 MISS:    1787801 MSHR_MERGE:    1209231
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1273 HIT:        139 MISS:       1134 MSHR_MERGE:         37
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.83 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12962275 HIT:   10680883 MISS:    2281392 MSHR_MERGE:    1154851
cpu0->cpu0_ITLB LOAD         ACCESS:   12962275 HIT:   10680883 MISS:    2281392 MSHR_MERGE:    1154851
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.013 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28966242 HIT:   27646569 MISS:    1319673 MSHR_MERGE:     336678
cpu0->cpu0_DTLB LOAD         ACCESS:   28966242 HIT:   27646569 MISS:    1319673 MSHR_MERGE:     336678
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.07 cycles
cpu0->LLC TOTAL        ACCESS:     884028 HIT:     877684 MISS:       6344 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     594215 HIT:     588027 MISS:       6188 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     105562 HIT:     105562 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     183711 HIT:     183711 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        540 HIT:        384 MISS:        156 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         15
  ROW_BUFFER_MISS:       6329
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       6832

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       551956       513829        71019          462
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           49           82           12
  STLB miss resolved @ L2C                0           61          255          303           27
  STLB miss resolved @ LLC                0           43          115          246           27
  STLB miss resolved @ MEM                0            0           62           92           82

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             196025        56023      1567578       105080            1
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           12            0            0
  STLB miss resolved @ L2C                0            2            2            0            0
  STLB miss resolved @ LLC                0           10           28           21            0
  STLB miss resolved @ MEM                0            0            1            1            0
[2025-09-17 02:54:30] END   suite=qualcomm_srv trace=srv360_ap (rc=0)
