{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "covered",
	"version": "0.7.10-6",
	"section": "universe/electronics",
	"priority": "optional",
	"architecture": "amd64",
	"depends": [
		"libc6 (>= 2.34)",
		"libtcl8.6 (>= 8.6.0)",
		"libtk8.6 (>= 8.6.0)",
		"zlib1g (>= 1:1.1.4)",
		"tklib"
	],
	"recommends": [
		"iverilog | verilog | gplcver (>= 2.12a-1.1)"
	],
	"installedSize": 2258,
	"maintainer": "Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>",
	"description": "Verilog code coverage analysis tool",
	"homepage": "http://covered.sourceforge.net/",
	"filename": "pool/universe/c/covered/covered_0.7.10-6_amd64.deb",
	"size": 523504,
	"md5": "ac7f42c5af587ecb6ad7caeabc1837d6",
	"sha1": "8a5418e2b8bb1a8fb62fcbc04fabe47b9793a10f",
	"sha256": "b74af2a963c16e13393fc82dc38b20bb617a8bc0daaf427783679ee826573b63",
	"sha512": "204993bf045dfe426e06d332c837212d1bdc7fd70ee588d5a85daf421e9ec81a72a88a80b89e3ad78ffb101af1b1d2b94ad5ee38ceb05283b451731383d9a3d6",
	"descriptionMd5": "86b156bb1e738b3df7a11df6bbe5429e"
}