# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../project_pix.srcs/sim_1/imports/new/TB_TOP_PIX.vhd" \

# Do not sort compile order
nosort
