Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Jun 11 17:31:49 2017
| Host         : DESKTOP-K472J0U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[16]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[17]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[18]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana1_image_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana1_image_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana2_image_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana2_image_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana3_image_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana3_image_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[16]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[17]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[18]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[9]/Q (HIGH)

 There are 276 register/latch pins with no clock driven by root clock pin: frame_clk_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Wolvie_lives_out_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Wolvie_lives_out_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Wolvie_lives_out_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/attack_enable_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_jump/jump_enable_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_mov/movement_enable_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/GreenGoblin_lives_out_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/GreenGoblin_lives_out_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/GreenGoblin_lives_out_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/attack_enable_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_jump/jump_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/movement_enable_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 626 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 616 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.157        0.000                      0                 2386        0.058        0.000                      0                 2386        3.000        0.000                       0                   622  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_out1_pixelClkGen    {0.000 20.000}     40.000          25.000          
  clkfbout_pixelClkGen    {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_pixelClkGen_1  {0.000 20.000}     40.000          25.000          
  clkfbout_pixelClkGen_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_pixelClkGen         21.157        0.000                      0                 2386        0.155        0.000                      0                 2386       19.500        0.000                       0                   618  
  clkfbout_pixelClkGen                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_pixelClkGen_1       21.161        0.000                      0                 2386        0.155        0.000                      0                 2386       19.500        0.000                       0                   618  
  clkfbout_pixelClkGen_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_pixelClkGen_1  clk_out1_pixelClkGen         21.157        0.000                      0                 2386        0.058        0.000                      0                 2386  
clk_out1_pixelClkGen    clk_out1_pixelClkGen_1       21.157        0.000                      0                 2386        0.058        0.000                      0                 2386  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen
  To Clock:  clk_out1_pixelClkGen

Setup :            0  Failing Endpoints,  Worst Slack       21.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.157ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        18.076ns  (logic 2.363ns (13.072%)  route 15.713ns (86.928%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 38.462 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.821    17.164    inst_graphic/pixel0
    SLICE_X62Y121        FDSE                                         r  inst_graphic/pixel_in_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.483    38.462    inst_graphic/clk_out1
    SLICE_X62Y121        FDSE                                         r  inst_graphic/pixel_in_reg[4]/C
                         clock pessimism              0.480    38.943    
                         clock uncertainty           -0.098    38.845    
    SLICE_X62Y121        FDSE (Setup_fdse_C_S)       -0.524    38.321    inst_graphic/pixel_in_reg[4]
  -------------------------------------------------------------------
                         required time                         38.321    
                         arrival time                         -17.164    
  -------------------------------------------------------------------
                         slack                                 21.157    

Slack (MET) :             21.231ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        18.099ns  (logic 2.363ns (13.056%)  route 15.736ns (86.944%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.843    17.186    inst_graphic/pixel0
    SLICE_X64Y121        FDRE                                         r  inst_graphic/pixel_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X64Y121        FDRE                                         r  inst_graphic/pixel_in_reg[11]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.098    38.846    
    SLICE_X64Y121        FDRE (Setup_fdre_C_R)       -0.429    38.417    inst_graphic/pixel_in_reg[11]
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -17.186    
  -------------------------------------------------------------------
                         slack                                 21.231    

Slack (MET) :             21.235ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        18.094ns  (logic 2.363ns (13.059%)  route 15.731ns (86.941%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.839    17.182    inst_graphic/pixel0
    SLICE_X65Y121        FDRE                                         r  inst_graphic/pixel_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X65Y121        FDRE                                         r  inst_graphic/pixel_in_reg[10]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.098    38.846    
    SLICE_X65Y121        FDRE (Setup_fdre_C_R)       -0.429    38.417    inst_graphic/pixel_in_reg[10]
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -17.182    
  -------------------------------------------------------------------
                         slack                                 21.235    

Slack (MET) :             21.235ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        18.094ns  (logic 2.363ns (13.059%)  route 15.731ns (86.941%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.839    17.182    inst_graphic/pixel0
    SLICE_X65Y121        FDSE                                         r  inst_graphic/pixel_in_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X65Y121        FDSE                                         r  inst_graphic/pixel_in_reg[8]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.098    38.846    
    SLICE_X65Y121        FDSE (Setup_fdse_C_S)       -0.429    38.417    inst_graphic/pixel_in_reg[8]
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -17.182    
  -------------------------------------------------------------------
                         slack                                 21.235    

Slack (MET) :             21.254ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        18.581ns  (logic 2.487ns (13.385%)  route 16.094ns (86.615%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 38.462 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 r  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 r  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 f  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 r  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          1.067    16.421    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.124    16.545 f  inst_graphic/pixel_in[4]_i_2/O
                         net (fo=1, routed)           0.999    17.544    inst_graphic/pixel_in[4]_i_2_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I3_O)        0.124    17.668 r  inst_graphic/pixel_in[4]_i_1/O
                         net (fo=1, routed)           0.000    17.668    inst_graphic/pixel_in[4]_i_1_n_0
    SLICE_X62Y121        FDSE                                         r  inst_graphic/pixel_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.483    38.462    inst_graphic/clk_out1
    SLICE_X62Y121        FDSE                                         r  inst_graphic/pixel_in_reg[4]/C
                         clock pessimism              0.480    38.943    
                         clock uncertainty           -0.098    38.845    
    SLICE_X62Y121        FDSE (Setup_fdse_C_D)        0.077    38.922    inst_graphic/pixel_in_reg[4]
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                         -17.668    
  -------------------------------------------------------------------
                         slack                                 21.254    

Slack (MET) :             21.256ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        18.534ns  (logic 2.487ns (13.419%)  route 16.047ns (86.581%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 r  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 r  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 f  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 r  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          1.303    16.656    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X62Y120        LUT6 (Prop_lut6_I1_O)        0.124    16.780 f  inst_graphic/pixel_in[2]_i_2/O
                         net (fo=1, routed)           0.717    17.497    inst_graphic/pixel_in[2]_i_2_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I3_O)        0.124    17.621 r  inst_graphic/pixel_in[2]_i_1/O
                         net (fo=1, routed)           0.000    17.621    inst_graphic/pixel_in[2]_i_1_n_0
    SLICE_X63Y120        FDRE                                         r  inst_graphic/pixel_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X63Y120        FDRE                                         r  inst_graphic/pixel_in_reg[2]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.098    38.846    
    SLICE_X63Y120        FDRE (Setup_fdre_C_D)        0.031    38.877    inst_graphic/pixel_in_reg[2]
  -------------------------------------------------------------------
                         required time                         38.877    
                         arrival time                         -17.621    
  -------------------------------------------------------------------
                         slack                                 21.256    

Slack (MET) :             21.264ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        18.526ns  (logic 2.487ns (13.424%)  route 16.039ns (86.576%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.091    15.014    inst_Green_Goblin_att/bbstub_douta[9]
    SLICE_X52Y112        LUT6 (Prop_lut6_I0_O)        0.332    15.346 f  inst_Green_Goblin_att/pixel_in[11]_i_25/O
                         net (fo=12, routed)          1.352    16.698    inst_graphic/Sbam_pos_reg[11]
    SLICE_X65Y121        LUT4 (Prop_lut4_I3_O)        0.124    16.822 r  inst_graphic/pixel_in[10]_i_3/O
                         net (fo=1, routed)           0.667    17.489    inst_graphic/pixel_in[10]_i_3_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124    17.613 r  inst_graphic/pixel_in[10]_i_1/O
                         net (fo=1, routed)           0.000    17.613    inst_graphic/pixel_in[10]_i_1_n_0
    SLICE_X65Y121        FDRE                                         r  inst_graphic/pixel_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X65Y121        FDRE                                         r  inst_graphic/pixel_in_reg[10]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.098    38.846    
    SLICE_X65Y121        FDRE (Setup_fdre_C_D)        0.031    38.877    inst_graphic/pixel_in_reg[10]
  -------------------------------------------------------------------
                         required time                         38.877    
                         arrival time                         -17.613    
  -------------------------------------------------------------------
                         slack                                 21.264    

Slack (MET) :             21.266ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        18.065ns  (logic 2.363ns (13.081%)  route 15.702ns (86.919%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.809    17.152    inst_graphic/pixel0
    SLICE_X65Y120        FDSE                                         r  inst_graphic/pixel_in_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X65Y120        FDSE                                         r  inst_graphic/pixel_in_reg[9]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X65Y120        FDSE (Setup_fdse_C_S)       -0.429    38.418    inst_graphic/pixel_in_reg[9]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -17.152    
  -------------------------------------------------------------------
                         slack                                 21.266    

Slack (MET) :             21.297ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        17.938ns  (logic 2.363ns (13.173%)  route 15.575ns (86.827%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.682    17.025    inst_graphic/pixel0
    SLICE_X62Y120        FDSE                                         r  inst_graphic/pixel_in_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X62Y120        FDSE                                         r  inst_graphic/pixel_in_reg[5]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.098    38.846    
    SLICE_X62Y120        FDSE (Setup_fdse_C_S)       -0.524    38.322    inst_graphic/pixel_in_reg[5]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                         -17.025    
  -------------------------------------------------------------------
                         slack                                 21.297    

Slack (MET) :             21.321ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        18.007ns  (logic 2.363ns (13.123%)  route 15.644ns (86.877%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.751    17.094    inst_graphic/pixel0
    SLICE_X64Y122        FDRE                                         r  inst_graphic/pixel_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.482    38.461    inst_graphic/clk_out1
    SLICE_X64Y122        FDRE                                         r  inst_graphic/pixel_in_reg[6]/C
                         clock pessimism              0.480    38.942    
                         clock uncertainty           -0.098    38.844    
    SLICE_X64Y122        FDRE (Setup_fdre_C_R)       -0.429    38.415    inst_graphic/pixel_in_reg[6]
  -------------------------------------------------------------------
                         required time                         38.415    
                         arrival time                         -17.094    
  -------------------------------------------------------------------
                         slack                                 21.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_h_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X63Y140        FDRE                                         r  inst_graphic/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  inst_graphic/counter_h_reg[8]/Q
                         net (fo=5, routed)           0.103    -0.359    inst_graphic/counter_h_reg_n_0_[8]
    SLICE_X62Y140        LUT6 (Prop_lut6_I3_O)        0.045    -0.314 r  inst_graphic/counter_h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    inst_graphic/counter_h[5]
    SLICE_X62Y140        FDRE                                         r  inst_graphic/counter_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.831    -0.841    inst_graphic/clk_out1
    SLICE_X62Y140        FDRE                                         r  inst_graphic/counter_h_reg[5]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X62Y140        FDRE (Hold_fdre_C_D)         0.121    -0.469    inst_graphic/counter_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 inst_graphic/pixel_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.552    -0.612    inst_graphic/clk_out1
    SLICE_X64Y122        FDRE                                         r  inst_graphic/pixel_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  inst_graphic/pixel_in_reg[6]/Q
                         net (fo=1, routed)           0.126    -0.345    inst_graphic/inst_vga/pixel_in_reg[11][6]
    SLICE_X68Y122        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.821    -0.852    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y122        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.275    -0.577    
    SLICE_X68Y122        FDRE (Hold_fdre_C_D)         0.070    -0.507    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_won_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Wolvie_won_cntH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.564    -0.600    inst_graphic/clk_out1
    SLICE_X51Y92         FDRE                                         r  inst_graphic/Wolvie_won_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/Wolvie_won_cntH_reg[1]/Q
                         net (fo=6, routed)           0.110    -0.349    inst_graphic/Wolvie_won_cntH_reg_n_0_[1]
    SLICE_X50Y92         LUT4 (Prop_lut4_I1_O)        0.045    -0.304 r  inst_graphic/Wolvie_won_cntH[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    inst_graphic/Wolvie_won_cntH[3]
    SLICE_X50Y92         FDRE                                         r  inst_graphic/Wolvie_won_cntH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.834    -0.839    inst_graphic/clk_out1
    SLICE_X50Y92         FDRE                                         r  inst_graphic/Wolvie_won_cntH_reg[3]/C
                         clock pessimism              0.252    -0.587    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.120    -0.467    inst_graphic/Wolvie_won_cntH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 inst_graphic/pixel_in_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.553    -0.611    inst_graphic/clk_out1
    SLICE_X65Y120        FDSE                                         r  inst_graphic/pixel_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y120        FDSE (Prop_fdse_C_Q)         0.141    -0.470 r  inst_graphic/pixel_in_reg[9]/Q
                         net (fo=1, routed)           0.101    -0.369    inst_graphic/inst_vga/pixel_in_reg[11][9]
    SLICE_X66Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.823    -0.850    inst_graphic/inst_vga/clk_out1
    SLICE_X66Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/C
                         clock pessimism              0.253    -0.597    
    SLICE_X66Y120        FDRE (Hold_fdre_C_D)         0.059    -0.538    inst_graphic/inst_vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.555    -0.609    inst_graphic/inst_vga/clk_out1
    SLICE_X56Y114        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y114        FDRE (Prop_fdre_C_Q)         0.148    -0.461 r  inst_graphic/inst_vga/map_col_reg[8]/Q
                         net (fo=1, routed)           0.059    -0.402    inst_graphic/map_col[8]
    SLICE_X57Y114        FDRE                                         r  inst_graphic/map_col_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.824    -0.849    inst_graphic/clk_out1
    SLICE_X57Y114        FDRE                                         r  inst_graphic/map_col_reg[8]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X57Y114        FDRE (Hold_fdre_C_D)         0.022    -0.574    inst_graphic/map_col_reg[8]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana1_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana1_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.572    -0.592    inst_graphic/clk_out1
    SLICE_X31Y97         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  inst_graphic/Pedana1_cntH_reg[1]/Q
                         net (fo=6, routed)           0.121    -0.330    inst_graphic/Pedana1_cntH_reg_n_0_[1]
    SLICE_X30Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  inst_graphic/Pedana1_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    inst_graphic/Pedana1_cntH[5]
    SLICE_X30Y97         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.843    -0.830    inst_graphic/clk_out1
    SLICE_X30Y97         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X30Y97         FDRE (Hold_fdre_C_D)         0.120    -0.459    inst_graphic/Pedana1_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.554    -0.610    inst_graphic/inst_vga/clk_out1
    SLICE_X54Y114        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  inst_graphic/inst_vga/map_row_reg[3]/Q
                         net (fo=1, routed)           0.100    -0.346    inst_graphic/map_row[3]
    SLICE_X53Y114        FDRE                                         r  inst_graphic/map_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.822    -0.850    inst_graphic/clk_out1
    SLICE_X53Y114        FDRE                                         r  inst_graphic/map_row_reg[3]/C
                         clock pessimism              0.255    -0.595    
    SLICE_X53Y114        FDRE (Hold_fdre_C_D)         0.070    -0.525    inst_graphic/map_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_graphic/pixel_in_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.555    -0.609    inst_graphic/clk_out1
    SLICE_X64Y118        FDSE                                         r  inst_graphic/pixel_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y118        FDSE (Prop_fdse_C_Q)         0.141    -0.468 r  inst_graphic/pixel_in_reg[0]/Q
                         net (fo=1, routed)           0.121    -0.347    inst_graphic/inst_vga/pixel_in_reg[11][0]
    SLICE_X64Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.824    -0.849    inst_graphic/inst_vga/clk_out1
    SLICE_X64Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X64Y119        FDRE (Hold_fdre_C_D)         0.070    -0.526    inst_graphic/inst_vga/blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.554    -0.610    inst_graphic/inst_vga/clk_out1
    SLICE_X55Y113        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  inst_graphic/inst_vga/map_row_reg[8]/Q
                         net (fo=1, routed)           0.112    -0.357    inst_graphic/map_row[8]
    SLICE_X54Y113        FDRE                                         r  inst_graphic/map_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.822    -0.850    inst_graphic/clk_out1
    SLICE_X54Y113        FDRE                                         r  inst_graphic/map_row_reg[8]/C
                         clock pessimism              0.253    -0.597    
    SLICE_X54Y113        FDRE (Hold_fdre_C_D)         0.060    -0.537    inst_graphic/map_row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.554    -0.610    inst_graphic/inst_vga/clk_out1
    SLICE_X54Y114        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  inst_graphic/inst_vga/map_row_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.345    inst_graphic/map_row[1]
    SLICE_X53Y114        FDRE                                         r  inst_graphic/map_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.822    -0.850    inst_graphic/clk_out1
    SLICE_X53Y114        FDRE                                         r  inst_graphic/map_row_reg[1]/C
                         clock pessimism              0.255    -0.595    
    SLICE_X53Y114        FDRE (Hold_fdre_C_D)         0.066    -0.529    inst_graphic/map_row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pixelClkGen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y5      inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y0      inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y28     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1      inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y29     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y26     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4      inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y27     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y120    inst_graphic/inst_vga/v_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y125    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y93     inst_graphic/Sbam_cntH_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     inst_graphic/Sbam_cntH_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     inst_graphic/Sbam_cntH_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     inst_graphic/Sbam_cntH_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     inst_graphic/Sbam_cntH_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     inst_graphic/Sbam_cntH_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y95     inst_graphic/Sbam_cntV_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y95     inst_graphic/Sbam_cntV_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y93     inst_graphic/Sbam_cntH_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     inst_graphic/Sbam_cntH_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     inst_graphic/Sbam_cntH_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     inst_graphic/Sbam_cntH_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     inst_graphic/Sbam_cntH_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     inst_graphic/Sbam_cntH_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X72Y25     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_22_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y95     inst_graphic/Sbam_cntV_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y95     inst_graphic/Sbam_cntV_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y95     inst_graphic/Sbam_cntV_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pixelClkGen
  To Clock:  clkfbout_pixelClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pixelClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst_pixelClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen_1
  To Clock:  clk_out1_pixelClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack       21.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.161ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        18.076ns  (logic 2.363ns (13.072%)  route 15.713ns (86.928%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 38.462 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.821    17.164    inst_graphic/pixel0
    SLICE_X62Y121        FDSE                                         r  inst_graphic/pixel_in_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.483    38.462    inst_graphic/clk_out1
    SLICE_X62Y121        FDSE                                         r  inst_graphic/pixel_in_reg[4]/C
                         clock pessimism              0.480    38.943    
                         clock uncertainty           -0.094    38.848    
    SLICE_X62Y121        FDSE (Setup_fdse_C_S)       -0.524    38.324    inst_graphic/pixel_in_reg[4]
  -------------------------------------------------------------------
                         required time                         38.324    
                         arrival time                         -17.164    
  -------------------------------------------------------------------
                         slack                                 21.161    

Slack (MET) :             21.234ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        18.099ns  (logic 2.363ns (13.056%)  route 15.736ns (86.944%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.843    17.186    inst_graphic/pixel0
    SLICE_X64Y121        FDRE                                         r  inst_graphic/pixel_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X64Y121        FDRE                                         r  inst_graphic/pixel_in_reg[11]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.094    38.849    
    SLICE_X64Y121        FDRE (Setup_fdre_C_R)       -0.429    38.420    inst_graphic/pixel_in_reg[11]
  -------------------------------------------------------------------
                         required time                         38.420    
                         arrival time                         -17.186    
  -------------------------------------------------------------------
                         slack                                 21.234    

Slack (MET) :             21.239ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        18.094ns  (logic 2.363ns (13.059%)  route 15.731ns (86.941%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.839    17.182    inst_graphic/pixel0
    SLICE_X65Y121        FDRE                                         r  inst_graphic/pixel_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X65Y121        FDRE                                         r  inst_graphic/pixel_in_reg[10]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.094    38.849    
    SLICE_X65Y121        FDRE (Setup_fdre_C_R)       -0.429    38.420    inst_graphic/pixel_in_reg[10]
  -------------------------------------------------------------------
                         required time                         38.420    
                         arrival time                         -17.182    
  -------------------------------------------------------------------
                         slack                                 21.239    

Slack (MET) :             21.239ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        18.094ns  (logic 2.363ns (13.059%)  route 15.731ns (86.941%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.839    17.182    inst_graphic/pixel0
    SLICE_X65Y121        FDSE                                         r  inst_graphic/pixel_in_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X65Y121        FDSE                                         r  inst_graphic/pixel_in_reg[8]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.094    38.849    
    SLICE_X65Y121        FDSE (Setup_fdse_C_S)       -0.429    38.420    inst_graphic/pixel_in_reg[8]
  -------------------------------------------------------------------
                         required time                         38.420    
                         arrival time                         -17.182    
  -------------------------------------------------------------------
                         slack                                 21.239    

Slack (MET) :             21.257ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        18.581ns  (logic 2.487ns (13.385%)  route 16.094ns (86.615%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 38.462 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 r  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 r  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 f  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 r  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          1.067    16.421    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.124    16.545 f  inst_graphic/pixel_in[4]_i_2/O
                         net (fo=1, routed)           0.999    17.544    inst_graphic/pixel_in[4]_i_2_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I3_O)        0.124    17.668 r  inst_graphic/pixel_in[4]_i_1/O
                         net (fo=1, routed)           0.000    17.668    inst_graphic/pixel_in[4]_i_1_n_0
    SLICE_X62Y121        FDSE                                         r  inst_graphic/pixel_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.483    38.462    inst_graphic/clk_out1
    SLICE_X62Y121        FDSE                                         r  inst_graphic/pixel_in_reg[4]/C
                         clock pessimism              0.480    38.943    
                         clock uncertainty           -0.094    38.848    
    SLICE_X62Y121        FDSE (Setup_fdse_C_D)        0.077    38.925    inst_graphic/pixel_in_reg[4]
  -------------------------------------------------------------------
                         required time                         38.925    
                         arrival time                         -17.668    
  -------------------------------------------------------------------
                         slack                                 21.257    

Slack (MET) :             21.259ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        18.534ns  (logic 2.487ns (13.419%)  route 16.047ns (86.581%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 r  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 r  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 f  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 r  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          1.303    16.656    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X62Y120        LUT6 (Prop_lut6_I1_O)        0.124    16.780 f  inst_graphic/pixel_in[2]_i_2/O
                         net (fo=1, routed)           0.717    17.497    inst_graphic/pixel_in[2]_i_2_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I3_O)        0.124    17.621 r  inst_graphic/pixel_in[2]_i_1/O
                         net (fo=1, routed)           0.000    17.621    inst_graphic/pixel_in[2]_i_1_n_0
    SLICE_X63Y120        FDRE                                         r  inst_graphic/pixel_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X63Y120        FDRE                                         r  inst_graphic/pixel_in_reg[2]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.094    38.849    
    SLICE_X63Y120        FDRE (Setup_fdre_C_D)        0.031    38.880    inst_graphic/pixel_in_reg[2]
  -------------------------------------------------------------------
                         required time                         38.880    
                         arrival time                         -17.621    
  -------------------------------------------------------------------
                         slack                                 21.259    

Slack (MET) :             21.267ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        18.526ns  (logic 2.487ns (13.424%)  route 16.039ns (86.576%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.091    15.014    inst_Green_Goblin_att/bbstub_douta[9]
    SLICE_X52Y112        LUT6 (Prop_lut6_I0_O)        0.332    15.346 f  inst_Green_Goblin_att/pixel_in[11]_i_25/O
                         net (fo=12, routed)          1.352    16.698    inst_graphic/Sbam_pos_reg[11]
    SLICE_X65Y121        LUT4 (Prop_lut4_I3_O)        0.124    16.822 r  inst_graphic/pixel_in[10]_i_3/O
                         net (fo=1, routed)           0.667    17.489    inst_graphic/pixel_in[10]_i_3_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124    17.613 r  inst_graphic/pixel_in[10]_i_1/O
                         net (fo=1, routed)           0.000    17.613    inst_graphic/pixel_in[10]_i_1_n_0
    SLICE_X65Y121        FDRE                                         r  inst_graphic/pixel_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X65Y121        FDRE                                         r  inst_graphic/pixel_in_reg[10]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.094    38.849    
    SLICE_X65Y121        FDRE (Setup_fdre_C_D)        0.031    38.880    inst_graphic/pixel_in_reg[10]
  -------------------------------------------------------------------
                         required time                         38.880    
                         arrival time                         -17.613    
  -------------------------------------------------------------------
                         slack                                 21.267    

Slack (MET) :             21.269ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        18.065ns  (logic 2.363ns (13.081%)  route 15.702ns (86.919%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.809    17.152    inst_graphic/pixel0
    SLICE_X65Y120        FDSE                                         r  inst_graphic/pixel_in_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X65Y120        FDSE                                         r  inst_graphic/pixel_in_reg[9]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.094    38.850    
    SLICE_X65Y120        FDSE (Setup_fdse_C_S)       -0.429    38.421    inst_graphic/pixel_in_reg[9]
  -------------------------------------------------------------------
                         required time                         38.421    
                         arrival time                         -17.152    
  -------------------------------------------------------------------
                         slack                                 21.269    

Slack (MET) :             21.300ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        17.938ns  (logic 2.363ns (13.173%)  route 15.575ns (86.827%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.682    17.025    inst_graphic/pixel0
    SLICE_X62Y120        FDSE                                         r  inst_graphic/pixel_in_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X62Y120        FDSE                                         r  inst_graphic/pixel_in_reg[5]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.094    38.849    
    SLICE_X62Y120        FDSE (Setup_fdse_C_S)       -0.524    38.325    inst_graphic/pixel_in_reg[5]
  -------------------------------------------------------------------
                         required time                         38.325    
                         arrival time                         -17.025    
  -------------------------------------------------------------------
                         slack                                 21.300    

Slack (MET) :             21.324ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        18.007ns  (logic 2.363ns (13.123%)  route 15.644ns (86.877%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.751    17.094    inst_graphic/pixel0
    SLICE_X64Y122        FDRE                                         r  inst_graphic/pixel_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.482    38.461    inst_graphic/clk_out1
    SLICE_X64Y122        FDRE                                         r  inst_graphic/pixel_in_reg[6]/C
                         clock pessimism              0.480    38.942    
                         clock uncertainty           -0.094    38.847    
    SLICE_X64Y122        FDRE (Setup_fdre_C_R)       -0.429    38.418    inst_graphic/pixel_in_reg[6]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -17.094    
  -------------------------------------------------------------------
                         slack                                 21.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_h_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X63Y140        FDRE                                         r  inst_graphic/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  inst_graphic/counter_h_reg[8]/Q
                         net (fo=5, routed)           0.103    -0.359    inst_graphic/counter_h_reg_n_0_[8]
    SLICE_X62Y140        LUT6 (Prop_lut6_I3_O)        0.045    -0.314 r  inst_graphic/counter_h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    inst_graphic/counter_h[5]
    SLICE_X62Y140        FDRE                                         r  inst_graphic/counter_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.831    -0.841    inst_graphic/clk_out1
    SLICE_X62Y140        FDRE                                         r  inst_graphic/counter_h_reg[5]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X62Y140        FDRE (Hold_fdre_C_D)         0.121    -0.469    inst_graphic/counter_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 inst_graphic/pixel_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.552    -0.612    inst_graphic/clk_out1
    SLICE_X64Y122        FDRE                                         r  inst_graphic/pixel_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  inst_graphic/pixel_in_reg[6]/Q
                         net (fo=1, routed)           0.126    -0.345    inst_graphic/inst_vga/pixel_in_reg[11][6]
    SLICE_X68Y122        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.821    -0.852    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y122        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.275    -0.577    
    SLICE_X68Y122        FDRE (Hold_fdre_C_D)         0.070    -0.507    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_won_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Wolvie_won_cntH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.564    -0.600    inst_graphic/clk_out1
    SLICE_X51Y92         FDRE                                         r  inst_graphic/Wolvie_won_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/Wolvie_won_cntH_reg[1]/Q
                         net (fo=6, routed)           0.110    -0.349    inst_graphic/Wolvie_won_cntH_reg_n_0_[1]
    SLICE_X50Y92         LUT4 (Prop_lut4_I1_O)        0.045    -0.304 r  inst_graphic/Wolvie_won_cntH[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    inst_graphic/Wolvie_won_cntH[3]
    SLICE_X50Y92         FDRE                                         r  inst_graphic/Wolvie_won_cntH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.834    -0.839    inst_graphic/clk_out1
    SLICE_X50Y92         FDRE                                         r  inst_graphic/Wolvie_won_cntH_reg[3]/C
                         clock pessimism              0.252    -0.587    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.120    -0.467    inst_graphic/Wolvie_won_cntH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 inst_graphic/pixel_in_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.553    -0.611    inst_graphic/clk_out1
    SLICE_X65Y120        FDSE                                         r  inst_graphic/pixel_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y120        FDSE (Prop_fdse_C_Q)         0.141    -0.470 r  inst_graphic/pixel_in_reg[9]/Q
                         net (fo=1, routed)           0.101    -0.369    inst_graphic/inst_vga/pixel_in_reg[11][9]
    SLICE_X66Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.823    -0.850    inst_graphic/inst_vga/clk_out1
    SLICE_X66Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/C
                         clock pessimism              0.253    -0.597    
    SLICE_X66Y120        FDRE (Hold_fdre_C_D)         0.059    -0.538    inst_graphic/inst_vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.555    -0.609    inst_graphic/inst_vga/clk_out1
    SLICE_X56Y114        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y114        FDRE (Prop_fdre_C_Q)         0.148    -0.461 r  inst_graphic/inst_vga/map_col_reg[8]/Q
                         net (fo=1, routed)           0.059    -0.402    inst_graphic/map_col[8]
    SLICE_X57Y114        FDRE                                         r  inst_graphic/map_col_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.824    -0.849    inst_graphic/clk_out1
    SLICE_X57Y114        FDRE                                         r  inst_graphic/map_col_reg[8]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X57Y114        FDRE (Hold_fdre_C_D)         0.022    -0.574    inst_graphic/map_col_reg[8]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana1_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana1_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.572    -0.592    inst_graphic/clk_out1
    SLICE_X31Y97         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  inst_graphic/Pedana1_cntH_reg[1]/Q
                         net (fo=6, routed)           0.121    -0.330    inst_graphic/Pedana1_cntH_reg_n_0_[1]
    SLICE_X30Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  inst_graphic/Pedana1_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    inst_graphic/Pedana1_cntH[5]
    SLICE_X30Y97         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.843    -0.830    inst_graphic/clk_out1
    SLICE_X30Y97         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X30Y97         FDRE (Hold_fdre_C_D)         0.120    -0.459    inst_graphic/Pedana1_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.554    -0.610    inst_graphic/inst_vga/clk_out1
    SLICE_X54Y114        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  inst_graphic/inst_vga/map_row_reg[3]/Q
                         net (fo=1, routed)           0.100    -0.346    inst_graphic/map_row[3]
    SLICE_X53Y114        FDRE                                         r  inst_graphic/map_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.822    -0.850    inst_graphic/clk_out1
    SLICE_X53Y114        FDRE                                         r  inst_graphic/map_row_reg[3]/C
                         clock pessimism              0.255    -0.595    
    SLICE_X53Y114        FDRE (Hold_fdre_C_D)         0.070    -0.525    inst_graphic/map_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_graphic/pixel_in_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.555    -0.609    inst_graphic/clk_out1
    SLICE_X64Y118        FDSE                                         r  inst_graphic/pixel_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y118        FDSE (Prop_fdse_C_Q)         0.141    -0.468 r  inst_graphic/pixel_in_reg[0]/Q
                         net (fo=1, routed)           0.121    -0.347    inst_graphic/inst_vga/pixel_in_reg[11][0]
    SLICE_X64Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.824    -0.849    inst_graphic/inst_vga/clk_out1
    SLICE_X64Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X64Y119        FDRE (Hold_fdre_C_D)         0.070    -0.526    inst_graphic/inst_vga/blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.554    -0.610    inst_graphic/inst_vga/clk_out1
    SLICE_X55Y113        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  inst_graphic/inst_vga/map_row_reg[8]/Q
                         net (fo=1, routed)           0.112    -0.357    inst_graphic/map_row[8]
    SLICE_X54Y113        FDRE                                         r  inst_graphic/map_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.822    -0.850    inst_graphic/clk_out1
    SLICE_X54Y113        FDRE                                         r  inst_graphic/map_row_reg[8]/C
                         clock pessimism              0.253    -0.597    
    SLICE_X54Y113        FDRE (Hold_fdre_C_D)         0.060    -0.537    inst_graphic/map_row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.554    -0.610    inst_graphic/inst_vga/clk_out1
    SLICE_X54Y114        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  inst_graphic/inst_vga/map_row_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.345    inst_graphic/map_row[1]
    SLICE_X53Y114        FDRE                                         r  inst_graphic/map_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.822    -0.850    inst_graphic/clk_out1
    SLICE_X53Y114        FDRE                                         r  inst_graphic/map_row_reg[1]/C
                         clock pessimism              0.255    -0.595    
    SLICE_X53Y114        FDRE (Hold_fdre_C_D)         0.066    -0.529    inst_graphic/map_row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pixelClkGen_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y5      inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y0      inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y28     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1      inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y29     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y26     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4      inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y27     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y120    inst_graphic/inst_vga/v_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y125    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y93     inst_graphic/Sbam_cntH_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     inst_graphic/Sbam_cntH_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     inst_graphic/Sbam_cntH_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     inst_graphic/Sbam_cntH_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     inst_graphic/Sbam_cntH_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     inst_graphic/Sbam_cntH_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y95     inst_graphic/Sbam_cntV_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y95     inst_graphic/Sbam_cntV_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y93     inst_graphic/Sbam_cntH_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     inst_graphic/Sbam_cntH_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     inst_graphic/Sbam_cntH_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     inst_graphic/Sbam_cntH_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     inst_graphic/Sbam_cntH_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     inst_graphic/Sbam_cntH_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X72Y25     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_22_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y95     inst_graphic/Sbam_cntV_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y95     inst_graphic/Sbam_cntV_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y95     inst_graphic/Sbam_cntV_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pixelClkGen_1
  To Clock:  clkfbout_pixelClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pixelClkGen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst_pixelClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen_1
  To Clock:  clk_out1_pixelClkGen

Setup :            0  Failing Endpoints,  Worst Slack       21.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.157ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        18.076ns  (logic 2.363ns (13.072%)  route 15.713ns (86.928%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 38.462 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.821    17.164    inst_graphic/pixel0
    SLICE_X62Y121        FDSE                                         r  inst_graphic/pixel_in_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.483    38.462    inst_graphic/clk_out1
    SLICE_X62Y121        FDSE                                         r  inst_graphic/pixel_in_reg[4]/C
                         clock pessimism              0.480    38.943    
                         clock uncertainty           -0.098    38.845    
    SLICE_X62Y121        FDSE (Setup_fdse_C_S)       -0.524    38.321    inst_graphic/pixel_in_reg[4]
  -------------------------------------------------------------------
                         required time                         38.321    
                         arrival time                         -17.164    
  -------------------------------------------------------------------
                         slack                                 21.157    

Slack (MET) :             21.231ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        18.099ns  (logic 2.363ns (13.056%)  route 15.736ns (86.944%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.843    17.186    inst_graphic/pixel0
    SLICE_X64Y121        FDRE                                         r  inst_graphic/pixel_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X64Y121        FDRE                                         r  inst_graphic/pixel_in_reg[11]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.098    38.846    
    SLICE_X64Y121        FDRE (Setup_fdre_C_R)       -0.429    38.417    inst_graphic/pixel_in_reg[11]
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -17.186    
  -------------------------------------------------------------------
                         slack                                 21.231    

Slack (MET) :             21.235ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        18.094ns  (logic 2.363ns (13.059%)  route 15.731ns (86.941%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.839    17.182    inst_graphic/pixel0
    SLICE_X65Y121        FDRE                                         r  inst_graphic/pixel_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X65Y121        FDRE                                         r  inst_graphic/pixel_in_reg[10]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.098    38.846    
    SLICE_X65Y121        FDRE (Setup_fdre_C_R)       -0.429    38.417    inst_graphic/pixel_in_reg[10]
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -17.182    
  -------------------------------------------------------------------
                         slack                                 21.235    

Slack (MET) :             21.235ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        18.094ns  (logic 2.363ns (13.059%)  route 15.731ns (86.941%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.839    17.182    inst_graphic/pixel0
    SLICE_X65Y121        FDSE                                         r  inst_graphic/pixel_in_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X65Y121        FDSE                                         r  inst_graphic/pixel_in_reg[8]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.098    38.846    
    SLICE_X65Y121        FDSE (Setup_fdse_C_S)       -0.429    38.417    inst_graphic/pixel_in_reg[8]
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -17.182    
  -------------------------------------------------------------------
                         slack                                 21.235    

Slack (MET) :             21.254ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        18.581ns  (logic 2.487ns (13.385%)  route 16.094ns (86.615%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 38.462 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 r  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 r  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 f  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 r  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          1.067    16.421    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.124    16.545 f  inst_graphic/pixel_in[4]_i_2/O
                         net (fo=1, routed)           0.999    17.544    inst_graphic/pixel_in[4]_i_2_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I3_O)        0.124    17.668 r  inst_graphic/pixel_in[4]_i_1/O
                         net (fo=1, routed)           0.000    17.668    inst_graphic/pixel_in[4]_i_1_n_0
    SLICE_X62Y121        FDSE                                         r  inst_graphic/pixel_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.483    38.462    inst_graphic/clk_out1
    SLICE_X62Y121        FDSE                                         r  inst_graphic/pixel_in_reg[4]/C
                         clock pessimism              0.480    38.943    
                         clock uncertainty           -0.098    38.845    
    SLICE_X62Y121        FDSE (Setup_fdse_C_D)        0.077    38.922    inst_graphic/pixel_in_reg[4]
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                         -17.668    
  -------------------------------------------------------------------
                         slack                                 21.254    

Slack (MET) :             21.256ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        18.534ns  (logic 2.487ns (13.419%)  route 16.047ns (86.581%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 r  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 r  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 f  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 r  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          1.303    16.656    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X62Y120        LUT6 (Prop_lut6_I1_O)        0.124    16.780 f  inst_graphic/pixel_in[2]_i_2/O
                         net (fo=1, routed)           0.717    17.497    inst_graphic/pixel_in[2]_i_2_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I3_O)        0.124    17.621 r  inst_graphic/pixel_in[2]_i_1/O
                         net (fo=1, routed)           0.000    17.621    inst_graphic/pixel_in[2]_i_1_n_0
    SLICE_X63Y120        FDRE                                         r  inst_graphic/pixel_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X63Y120        FDRE                                         r  inst_graphic/pixel_in_reg[2]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.098    38.846    
    SLICE_X63Y120        FDRE (Setup_fdre_C_D)        0.031    38.877    inst_graphic/pixel_in_reg[2]
  -------------------------------------------------------------------
                         required time                         38.877    
                         arrival time                         -17.621    
  -------------------------------------------------------------------
                         slack                                 21.256    

Slack (MET) :             21.264ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        18.526ns  (logic 2.487ns (13.424%)  route 16.039ns (86.576%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.091    15.014    inst_Green_Goblin_att/bbstub_douta[9]
    SLICE_X52Y112        LUT6 (Prop_lut6_I0_O)        0.332    15.346 f  inst_Green_Goblin_att/pixel_in[11]_i_25/O
                         net (fo=12, routed)          1.352    16.698    inst_graphic/Sbam_pos_reg[11]
    SLICE_X65Y121        LUT4 (Prop_lut4_I3_O)        0.124    16.822 r  inst_graphic/pixel_in[10]_i_3/O
                         net (fo=1, routed)           0.667    17.489    inst_graphic/pixel_in[10]_i_3_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124    17.613 r  inst_graphic/pixel_in[10]_i_1/O
                         net (fo=1, routed)           0.000    17.613    inst_graphic/pixel_in[10]_i_1_n_0
    SLICE_X65Y121        FDRE                                         r  inst_graphic/pixel_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X65Y121        FDRE                                         r  inst_graphic/pixel_in_reg[10]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.098    38.846    
    SLICE_X65Y121        FDRE (Setup_fdre_C_D)        0.031    38.877    inst_graphic/pixel_in_reg[10]
  -------------------------------------------------------------------
                         required time                         38.877    
                         arrival time                         -17.613    
  -------------------------------------------------------------------
                         slack                                 21.264    

Slack (MET) :             21.266ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        18.065ns  (logic 2.363ns (13.081%)  route 15.702ns (86.919%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.809    17.152    inst_graphic/pixel0
    SLICE_X65Y120        FDSE                                         r  inst_graphic/pixel_in_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X65Y120        FDSE                                         r  inst_graphic/pixel_in_reg[9]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X65Y120        FDSE (Setup_fdse_C_S)       -0.429    38.418    inst_graphic/pixel_in_reg[9]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -17.152    
  -------------------------------------------------------------------
                         slack                                 21.266    

Slack (MET) :             21.297ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        17.938ns  (logic 2.363ns (13.173%)  route 15.575ns (86.827%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.682    17.025    inst_graphic/pixel0
    SLICE_X62Y120        FDSE                                         r  inst_graphic/pixel_in_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X62Y120        FDSE                                         r  inst_graphic/pixel_in_reg[5]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.098    38.846    
    SLICE_X62Y120        FDSE (Setup_fdse_C_S)       -0.524    38.322    inst_graphic/pixel_in_reg[5]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                         -17.025    
  -------------------------------------------------------------------
                         slack                                 21.297    

Slack (MET) :             21.321ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        18.007ns  (logic 2.363ns (13.123%)  route 15.644ns (86.877%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.751    17.094    inst_graphic/pixel0
    SLICE_X64Y122        FDRE                                         r  inst_graphic/pixel_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.482    38.461    inst_graphic/clk_out1
    SLICE_X64Y122        FDRE                                         r  inst_graphic/pixel_in_reg[6]/C
                         clock pessimism              0.480    38.942    
                         clock uncertainty           -0.098    38.844    
    SLICE_X64Y122        FDRE (Setup_fdre_C_R)       -0.429    38.415    inst_graphic/pixel_in_reg[6]
  -------------------------------------------------------------------
                         required time                         38.415    
                         arrival time                         -17.094    
  -------------------------------------------------------------------
                         slack                                 21.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_h_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X63Y140        FDRE                                         r  inst_graphic/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  inst_graphic/counter_h_reg[8]/Q
                         net (fo=5, routed)           0.103    -0.359    inst_graphic/counter_h_reg_n_0_[8]
    SLICE_X62Y140        LUT6 (Prop_lut6_I3_O)        0.045    -0.314 r  inst_graphic/counter_h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    inst_graphic/counter_h[5]
    SLICE_X62Y140        FDRE                                         r  inst_graphic/counter_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.831    -0.841    inst_graphic/clk_out1
    SLICE_X62Y140        FDRE                                         r  inst_graphic/counter_h_reg[5]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X62Y140        FDRE (Hold_fdre_C_D)         0.121    -0.372    inst_graphic/counter_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 inst_graphic/pixel_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.552    -0.612    inst_graphic/clk_out1
    SLICE_X64Y122        FDRE                                         r  inst_graphic/pixel_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  inst_graphic/pixel_in_reg[6]/Q
                         net (fo=1, routed)           0.126    -0.345    inst_graphic/inst_vga/pixel_in_reg[11][6]
    SLICE_X68Y122        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.821    -0.852    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y122        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.275    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X68Y122        FDRE (Hold_fdre_C_D)         0.070    -0.410    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_won_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Wolvie_won_cntH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.564    -0.600    inst_graphic/clk_out1
    SLICE_X51Y92         FDRE                                         r  inst_graphic/Wolvie_won_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/Wolvie_won_cntH_reg[1]/Q
                         net (fo=6, routed)           0.110    -0.349    inst_graphic/Wolvie_won_cntH_reg_n_0_[1]
    SLICE_X50Y92         LUT4 (Prop_lut4_I1_O)        0.045    -0.304 r  inst_graphic/Wolvie_won_cntH[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    inst_graphic/Wolvie_won_cntH[3]
    SLICE_X50Y92         FDRE                                         r  inst_graphic/Wolvie_won_cntH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.834    -0.839    inst_graphic/clk_out1
    SLICE_X50Y92         FDRE                                         r  inst_graphic/Wolvie_won_cntH_reg[3]/C
                         clock pessimism              0.252    -0.587    
                         clock uncertainty            0.098    -0.490    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.120    -0.370    inst_graphic/Wolvie_won_cntH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 inst_graphic/pixel_in_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.553    -0.611    inst_graphic/clk_out1
    SLICE_X65Y120        FDSE                                         r  inst_graphic/pixel_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y120        FDSE (Prop_fdse_C_Q)         0.141    -0.470 r  inst_graphic/pixel_in_reg[9]/Q
                         net (fo=1, routed)           0.101    -0.369    inst_graphic/inst_vga/pixel_in_reg[11][9]
    SLICE_X66Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.823    -0.850    inst_graphic/inst_vga/clk_out1
    SLICE_X66Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/C
                         clock pessimism              0.253    -0.597    
                         clock uncertainty            0.098    -0.500    
    SLICE_X66Y120        FDRE (Hold_fdre_C_D)         0.059    -0.441    inst_graphic/inst_vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.555    -0.609    inst_graphic/inst_vga/clk_out1
    SLICE_X56Y114        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y114        FDRE (Prop_fdre_C_Q)         0.148    -0.461 r  inst_graphic/inst_vga/map_col_reg[8]/Q
                         net (fo=1, routed)           0.059    -0.402    inst_graphic/map_col[8]
    SLICE_X57Y114        FDRE                                         r  inst_graphic/map_col_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.824    -0.849    inst_graphic/clk_out1
    SLICE_X57Y114        FDRE                                         r  inst_graphic/map_col_reg[8]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X57Y114        FDRE (Hold_fdre_C_D)         0.022    -0.477    inst_graphic/map_col_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana1_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana1_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.572    -0.592    inst_graphic/clk_out1
    SLICE_X31Y97         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  inst_graphic/Pedana1_cntH_reg[1]/Q
                         net (fo=6, routed)           0.121    -0.330    inst_graphic/Pedana1_cntH_reg_n_0_[1]
    SLICE_X30Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  inst_graphic/Pedana1_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    inst_graphic/Pedana1_cntH[5]
    SLICE_X30Y97         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.843    -0.830    inst_graphic/clk_out1
    SLICE_X30Y97         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/C
                         clock pessimism              0.251    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X30Y97         FDRE (Hold_fdre_C_D)         0.120    -0.362    inst_graphic/Pedana1_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.554    -0.610    inst_graphic/inst_vga/clk_out1
    SLICE_X54Y114        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  inst_graphic/inst_vga/map_row_reg[3]/Q
                         net (fo=1, routed)           0.100    -0.346    inst_graphic/map_row[3]
    SLICE_X53Y114        FDRE                                         r  inst_graphic/map_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.822    -0.850    inst_graphic/clk_out1
    SLICE_X53Y114        FDRE                                         r  inst_graphic/map_row_reg[3]/C
                         clock pessimism              0.255    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X53Y114        FDRE (Hold_fdre_C_D)         0.070    -0.428    inst_graphic/map_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 inst_graphic/pixel_in_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.555    -0.609    inst_graphic/clk_out1
    SLICE_X64Y118        FDSE                                         r  inst_graphic/pixel_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y118        FDSE (Prop_fdse_C_Q)         0.141    -0.468 r  inst_graphic/pixel_in_reg[0]/Q
                         net (fo=1, routed)           0.121    -0.347    inst_graphic/inst_vga/pixel_in_reg[11][0]
    SLICE_X64Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.824    -0.849    inst_graphic/inst_vga/clk_out1
    SLICE_X64Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X64Y119        FDRE (Hold_fdre_C_D)         0.070    -0.429    inst_graphic/inst_vga/blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.554    -0.610    inst_graphic/inst_vga/clk_out1
    SLICE_X55Y113        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  inst_graphic/inst_vga/map_row_reg[8]/Q
                         net (fo=1, routed)           0.112    -0.357    inst_graphic/map_row[8]
    SLICE_X54Y113        FDRE                                         r  inst_graphic/map_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.822    -0.850    inst_graphic/clk_out1
    SLICE_X54Y113        FDRE                                         r  inst_graphic/map_row_reg[8]/C
                         clock pessimism              0.253    -0.597    
                         clock uncertainty            0.098    -0.500    
    SLICE_X54Y113        FDRE (Hold_fdre_C_D)         0.060    -0.440    inst_graphic/map_row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.554    -0.610    inst_graphic/inst_vga/clk_out1
    SLICE_X54Y114        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  inst_graphic/inst_vga/map_row_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.345    inst_graphic/map_row[1]
    SLICE_X53Y114        FDRE                                         r  inst_graphic/map_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.822    -0.850    inst_graphic/clk_out1
    SLICE_X53Y114        FDRE                                         r  inst_graphic/map_row_reg[1]/C
                         clock pessimism              0.255    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X53Y114        FDRE (Hold_fdre_C_D)         0.066    -0.432    inst_graphic/map_row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.086    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen
  To Clock:  clk_out1_pixelClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack       21.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.157ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        18.076ns  (logic 2.363ns (13.072%)  route 15.713ns (86.928%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 38.462 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.821    17.164    inst_graphic/pixel0
    SLICE_X62Y121        FDSE                                         r  inst_graphic/pixel_in_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.483    38.462    inst_graphic/clk_out1
    SLICE_X62Y121        FDSE                                         r  inst_graphic/pixel_in_reg[4]/C
                         clock pessimism              0.480    38.943    
                         clock uncertainty           -0.098    38.845    
    SLICE_X62Y121        FDSE (Setup_fdse_C_S)       -0.524    38.321    inst_graphic/pixel_in_reg[4]
  -------------------------------------------------------------------
                         required time                         38.321    
                         arrival time                         -17.164    
  -------------------------------------------------------------------
                         slack                                 21.157    

Slack (MET) :             21.231ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        18.099ns  (logic 2.363ns (13.056%)  route 15.736ns (86.944%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.843    17.186    inst_graphic/pixel0
    SLICE_X64Y121        FDRE                                         r  inst_graphic/pixel_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X64Y121        FDRE                                         r  inst_graphic/pixel_in_reg[11]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.098    38.846    
    SLICE_X64Y121        FDRE (Setup_fdre_C_R)       -0.429    38.417    inst_graphic/pixel_in_reg[11]
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -17.186    
  -------------------------------------------------------------------
                         slack                                 21.231    

Slack (MET) :             21.235ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        18.094ns  (logic 2.363ns (13.059%)  route 15.731ns (86.941%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.839    17.182    inst_graphic/pixel0
    SLICE_X65Y121        FDRE                                         r  inst_graphic/pixel_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X65Y121        FDRE                                         r  inst_graphic/pixel_in_reg[10]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.098    38.846    
    SLICE_X65Y121        FDRE (Setup_fdre_C_R)       -0.429    38.417    inst_graphic/pixel_in_reg[10]
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -17.182    
  -------------------------------------------------------------------
                         slack                                 21.235    

Slack (MET) :             21.235ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        18.094ns  (logic 2.363ns (13.059%)  route 15.731ns (86.941%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.839    17.182    inst_graphic/pixel0
    SLICE_X65Y121        FDSE                                         r  inst_graphic/pixel_in_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X65Y121        FDSE                                         r  inst_graphic/pixel_in_reg[8]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.098    38.846    
    SLICE_X65Y121        FDSE (Setup_fdse_C_S)       -0.429    38.417    inst_graphic/pixel_in_reg[8]
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -17.182    
  -------------------------------------------------------------------
                         slack                                 21.235    

Slack (MET) :             21.254ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        18.581ns  (logic 2.487ns (13.385%)  route 16.094ns (86.615%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 38.462 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 r  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 r  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 f  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 r  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          1.067    16.421    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.124    16.545 f  inst_graphic/pixel_in[4]_i_2/O
                         net (fo=1, routed)           0.999    17.544    inst_graphic/pixel_in[4]_i_2_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I3_O)        0.124    17.668 r  inst_graphic/pixel_in[4]_i_1/O
                         net (fo=1, routed)           0.000    17.668    inst_graphic/pixel_in[4]_i_1_n_0
    SLICE_X62Y121        FDSE                                         r  inst_graphic/pixel_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.483    38.462    inst_graphic/clk_out1
    SLICE_X62Y121        FDSE                                         r  inst_graphic/pixel_in_reg[4]/C
                         clock pessimism              0.480    38.943    
                         clock uncertainty           -0.098    38.845    
    SLICE_X62Y121        FDSE (Setup_fdse_C_D)        0.077    38.922    inst_graphic/pixel_in_reg[4]
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                         -17.668    
  -------------------------------------------------------------------
                         slack                                 21.254    

Slack (MET) :             21.256ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        18.534ns  (logic 2.487ns (13.419%)  route 16.047ns (86.581%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 r  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 r  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 f  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 r  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          1.303    16.656    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X62Y120        LUT6 (Prop_lut6_I1_O)        0.124    16.780 f  inst_graphic/pixel_in[2]_i_2/O
                         net (fo=1, routed)           0.717    17.497    inst_graphic/pixel_in[2]_i_2_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I3_O)        0.124    17.621 r  inst_graphic/pixel_in[2]_i_1/O
                         net (fo=1, routed)           0.000    17.621    inst_graphic/pixel_in[2]_i_1_n_0
    SLICE_X63Y120        FDRE                                         r  inst_graphic/pixel_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X63Y120        FDRE                                         r  inst_graphic/pixel_in_reg[2]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.098    38.846    
    SLICE_X63Y120        FDRE (Setup_fdre_C_D)        0.031    38.877    inst_graphic/pixel_in_reg[2]
  -------------------------------------------------------------------
                         required time                         38.877    
                         arrival time                         -17.621    
  -------------------------------------------------------------------
                         slack                                 21.256    

Slack (MET) :             21.264ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        18.526ns  (logic 2.487ns (13.424%)  route 16.039ns (86.576%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.091    15.014    inst_Green_Goblin_att/bbstub_douta[9]
    SLICE_X52Y112        LUT6 (Prop_lut6_I0_O)        0.332    15.346 f  inst_Green_Goblin_att/pixel_in[11]_i_25/O
                         net (fo=12, routed)          1.352    16.698    inst_graphic/Sbam_pos_reg[11]
    SLICE_X65Y121        LUT4 (Prop_lut4_I3_O)        0.124    16.822 r  inst_graphic/pixel_in[10]_i_3/O
                         net (fo=1, routed)           0.667    17.489    inst_graphic/pixel_in[10]_i_3_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124    17.613 r  inst_graphic/pixel_in[10]_i_1/O
                         net (fo=1, routed)           0.000    17.613    inst_graphic/pixel_in[10]_i_1_n_0
    SLICE_X65Y121        FDRE                                         r  inst_graphic/pixel_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X65Y121        FDRE                                         r  inst_graphic/pixel_in_reg[10]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.098    38.846    
    SLICE_X65Y121        FDRE (Setup_fdre_C_D)        0.031    38.877    inst_graphic/pixel_in_reg[10]
  -------------------------------------------------------------------
                         required time                         38.877    
                         arrival time                         -17.613    
  -------------------------------------------------------------------
                         slack                                 21.264    

Slack (MET) :             21.266ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        18.065ns  (logic 2.363ns (13.081%)  route 15.702ns (86.919%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.809    17.152    inst_graphic/pixel0
    SLICE_X65Y120        FDSE                                         r  inst_graphic/pixel_in_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X65Y120        FDSE                                         r  inst_graphic/pixel_in_reg[9]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X65Y120        FDSE (Setup_fdse_C_S)       -0.429    38.418    inst_graphic/pixel_in_reg[9]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -17.152    
  -------------------------------------------------------------------
                         slack                                 21.266    

Slack (MET) :             21.297ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        17.938ns  (logic 2.363ns (13.173%)  route 15.575ns (86.827%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.682    17.025    inst_graphic/pixel0
    SLICE_X62Y120        FDSE                                         r  inst_graphic/pixel_in_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X62Y120        FDSE                                         r  inst_graphic/pixel_in_reg[5]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.098    38.846    
    SLICE_X62Y120        FDSE (Setup_fdse_C_S)       -0.524    38.322    inst_graphic/pixel_in_reg[5]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                         -17.025    
  -------------------------------------------------------------------
                         slack                                 21.297    

Slack (MET) :             21.321ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        18.007ns  (logic 2.363ns (13.123%)  route 15.644ns (86.877%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.627    -0.913    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y86         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=137, routed)         5.461     5.066    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.190    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_18_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     5.404 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           3.339     8.743    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.297     9.040 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.252 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=5, routed)           3.064    12.316    inst_graphic/brom_util_pixel_out[10]
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.299    12.615 f  inst_graphic/pixel_in[11]_i_48/O
                         net (fo=1, routed)           0.650    13.265    inst_graphic/pixel_in[11]_i_48_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I1_O)        0.124    13.389 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=2, routed)           0.416    13.804    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.119    13.923 r  inst_graphic/pixel_in[11]_i_8/O
                         net (fo=15, routed)          1.098    15.021    inst_graphic/pixel_in_reg[11]_0
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.332    15.353 f  inst_graphic/pixel_in[11]_i_3/O
                         net (fo=13, routed)          0.866    16.219    inst_graphic/pixel_in[11]_i_3_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.343 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.751    17.094    inst_graphic/pixel0
    SLICE_X64Y122        FDRE                                         r  inst_graphic/pixel_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         1.482    38.461    inst_graphic/clk_out1
    SLICE_X64Y122        FDRE                                         r  inst_graphic/pixel_in_reg[6]/C
                         clock pessimism              0.480    38.942    
                         clock uncertainty           -0.098    38.844    
    SLICE_X64Y122        FDRE (Setup_fdre_C_R)       -0.429    38.415    inst_graphic/pixel_in_reg[6]
  -------------------------------------------------------------------
                         required time                         38.415    
                         arrival time                         -17.094    
  -------------------------------------------------------------------
                         slack                                 21.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_h_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X63Y140        FDRE                                         r  inst_graphic/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  inst_graphic/counter_h_reg[8]/Q
                         net (fo=5, routed)           0.103    -0.359    inst_graphic/counter_h_reg_n_0_[8]
    SLICE_X62Y140        LUT6 (Prop_lut6_I3_O)        0.045    -0.314 r  inst_graphic/counter_h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    inst_graphic/counter_h[5]
    SLICE_X62Y140        FDRE                                         r  inst_graphic/counter_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.831    -0.841    inst_graphic/clk_out1
    SLICE_X62Y140        FDRE                                         r  inst_graphic/counter_h_reg[5]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X62Y140        FDRE (Hold_fdre_C_D)         0.121    -0.372    inst_graphic/counter_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 inst_graphic/pixel_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.552    -0.612    inst_graphic/clk_out1
    SLICE_X64Y122        FDRE                                         r  inst_graphic/pixel_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  inst_graphic/pixel_in_reg[6]/Q
                         net (fo=1, routed)           0.126    -0.345    inst_graphic/inst_vga/pixel_in_reg[11][6]
    SLICE_X68Y122        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.821    -0.852    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y122        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.275    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X68Y122        FDRE (Hold_fdre_C_D)         0.070    -0.410    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_won_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Wolvie_won_cntH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.564    -0.600    inst_graphic/clk_out1
    SLICE_X51Y92         FDRE                                         r  inst_graphic/Wolvie_won_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/Wolvie_won_cntH_reg[1]/Q
                         net (fo=6, routed)           0.110    -0.349    inst_graphic/Wolvie_won_cntH_reg_n_0_[1]
    SLICE_X50Y92         LUT4 (Prop_lut4_I1_O)        0.045    -0.304 r  inst_graphic/Wolvie_won_cntH[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    inst_graphic/Wolvie_won_cntH[3]
    SLICE_X50Y92         FDRE                                         r  inst_graphic/Wolvie_won_cntH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.834    -0.839    inst_graphic/clk_out1
    SLICE_X50Y92         FDRE                                         r  inst_graphic/Wolvie_won_cntH_reg[3]/C
                         clock pessimism              0.252    -0.587    
                         clock uncertainty            0.098    -0.490    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.120    -0.370    inst_graphic/Wolvie_won_cntH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 inst_graphic/pixel_in_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.553    -0.611    inst_graphic/clk_out1
    SLICE_X65Y120        FDSE                                         r  inst_graphic/pixel_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y120        FDSE (Prop_fdse_C_Q)         0.141    -0.470 r  inst_graphic/pixel_in_reg[9]/Q
                         net (fo=1, routed)           0.101    -0.369    inst_graphic/inst_vga/pixel_in_reg[11][9]
    SLICE_X66Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.823    -0.850    inst_graphic/inst_vga/clk_out1
    SLICE_X66Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/C
                         clock pessimism              0.253    -0.597    
                         clock uncertainty            0.098    -0.500    
    SLICE_X66Y120        FDRE (Hold_fdre_C_D)         0.059    -0.441    inst_graphic/inst_vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.555    -0.609    inst_graphic/inst_vga/clk_out1
    SLICE_X56Y114        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y114        FDRE (Prop_fdre_C_Q)         0.148    -0.461 r  inst_graphic/inst_vga/map_col_reg[8]/Q
                         net (fo=1, routed)           0.059    -0.402    inst_graphic/map_col[8]
    SLICE_X57Y114        FDRE                                         r  inst_graphic/map_col_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.824    -0.849    inst_graphic/clk_out1
    SLICE_X57Y114        FDRE                                         r  inst_graphic/map_col_reg[8]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X57Y114        FDRE (Hold_fdre_C_D)         0.022    -0.477    inst_graphic/map_col_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana1_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana1_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.572    -0.592    inst_graphic/clk_out1
    SLICE_X31Y97         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  inst_graphic/Pedana1_cntH_reg[1]/Q
                         net (fo=6, routed)           0.121    -0.330    inst_graphic/Pedana1_cntH_reg_n_0_[1]
    SLICE_X30Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  inst_graphic/Pedana1_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    inst_graphic/Pedana1_cntH[5]
    SLICE_X30Y97         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.843    -0.830    inst_graphic/clk_out1
    SLICE_X30Y97         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/C
                         clock pessimism              0.251    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X30Y97         FDRE (Hold_fdre_C_D)         0.120    -0.362    inst_graphic/Pedana1_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.554    -0.610    inst_graphic/inst_vga/clk_out1
    SLICE_X54Y114        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  inst_graphic/inst_vga/map_row_reg[3]/Q
                         net (fo=1, routed)           0.100    -0.346    inst_graphic/map_row[3]
    SLICE_X53Y114        FDRE                                         r  inst_graphic/map_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.822    -0.850    inst_graphic/clk_out1
    SLICE_X53Y114        FDRE                                         r  inst_graphic/map_row_reg[3]/C
                         clock pessimism              0.255    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X53Y114        FDRE (Hold_fdre_C_D)         0.070    -0.428    inst_graphic/map_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 inst_graphic/pixel_in_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.555    -0.609    inst_graphic/clk_out1
    SLICE_X64Y118        FDSE                                         r  inst_graphic/pixel_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y118        FDSE (Prop_fdse_C_Q)         0.141    -0.468 r  inst_graphic/pixel_in_reg[0]/Q
                         net (fo=1, routed)           0.121    -0.347    inst_graphic/inst_vga/pixel_in_reg[11][0]
    SLICE_X64Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.824    -0.849    inst_graphic/inst_vga/clk_out1
    SLICE_X64Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X64Y119        FDRE (Hold_fdre_C_D)         0.070    -0.429    inst_graphic/inst_vga/blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.554    -0.610    inst_graphic/inst_vga/clk_out1
    SLICE_X55Y113        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  inst_graphic/inst_vga/map_row_reg[8]/Q
                         net (fo=1, routed)           0.112    -0.357    inst_graphic/map_row[8]
    SLICE_X54Y113        FDRE                                         r  inst_graphic/map_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.822    -0.850    inst_graphic/clk_out1
    SLICE_X54Y113        FDRE                                         r  inst_graphic/map_row_reg[8]/C
                         clock pessimism              0.253    -0.597    
                         clock uncertainty            0.098    -0.500    
    SLICE_X54Y113        FDRE (Hold_fdre_C_D)         0.060    -0.440    inst_graphic/map_row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.554    -0.610    inst_graphic/inst_vga/clk_out1
    SLICE_X54Y114        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  inst_graphic/inst_vga/map_row_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.345    inst_graphic/map_row[1]
    SLICE_X53Y114        FDRE                                         r  inst_graphic/map_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=616, routed)         0.822    -0.850    inst_graphic/clk_out1
    SLICE_X53Y114        FDRE                                         r  inst_graphic/map_row_reg[1]/C
                         clock pessimism              0.255    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X53Y114        FDRE (Hold_fdre_C_D)         0.066    -0.432    inst_graphic/map_row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.086    





