INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ish/verilog/vivadoWS/20240510_8bit_Adder_FND_Display/20240510_8bit_Adder_FND_Display.srcs/sim_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
