
*** Running vivado
    with args -log fpga_basicIO.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_basicIO.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source fpga_basicIO.tcl -notrace
Command: synth_design -top fpga_basicIO -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8456
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1178.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fpga_basicIO' [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/fpga_basicIO.vhd:48]
INFO: [Synth 8-3491] module 'disp7' declared at 'C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/disp7.vhd:9' bound to instance 'inst_disp7' of component 'disp7' [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/fpga_basicIO.vhd:94]
INFO: [Synth 8-638] synthesizing module 'disp7' [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/disp7.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'disp7' (1#1) [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/disp7.vhd:21]
INFO: [Synth 8-3491] module 'hex2disp' declared at 'C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/hex2disp.vhd:14' bound to instance 'inst_hex0' of component 'hex2disp' [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/fpga_basicIO.vhd:103]
INFO: [Synth 8-638] synthesizing module 'hex2disp' [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/hex2disp.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'hex2disp' (2#1) [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/hex2disp.vhd:21]
INFO: [Synth 8-3491] module 'hex2disp' declared at 'C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/hex2disp.vhd:14' bound to instance 'inst_hex1' of component 'hex2disp' [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/fpga_basicIO.vhd:104]
INFO: [Synth 8-3491] module 'hex2disp' declared at 'C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/hex2disp.vhd:14' bound to instance 'inst_hex2' of component 'hex2disp' [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/fpga_basicIO.vhd:105]
INFO: [Synth 8-3491] module 'hex2disp' declared at 'C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/hex2disp.vhd:14' bound to instance 'inst_hex3' of component 'hex2disp' [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/fpga_basicIO.vhd:106]
INFO: [Synth 8-3491] module 'clkdiv' declared at 'C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/clkdiv.vhd:30' bound to instance 'inst_clkdiv' of component 'clkdiv' [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/fpga_basicIO.vhd:108]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/clkdiv.vhd:36]
INFO: [Synth 8-113] binding component instance 'BUFG_INST2' to cell 'BUFG' [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/clkdiv.vhd:61]
INFO: [Synth 8-113] binding component instance 'BUFG_INST3' to cell 'BUFG' [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/clkdiv.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (3#1) [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/clkdiv.vhd:36]
INFO: [Synth 8-3491] module 'circuito' declared at 'C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/circuit.vhd:31' bound to instance 'inst_circuito' of component 'circuito' [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/fpga_basicIO.vhd:114]
INFO: [Synth 8-638] synthesizing module 'circuito' [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/circuit.vhd:40]
INFO: [Synth 8-3491] module 'control' declared at 'C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/control.vhd:9' bound to instance 'inst_control' of component 'control' [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/circuit.vhd:68]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/control.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'control' (4#1) [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/control.vhd:18]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/datapath.vhd:26' bound to instance 'inst_datapath' of component 'datapath' [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/circuit.vhd:76]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/datapath.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'datapath' (5#1) [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/datapath.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'circuito' (6#1) [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/circuit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'fpga_basicIO' (7#1) [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.srcs/sources_1/new/fpga_basicIO.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1178.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1178.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1178.375 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1178.375 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab0/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab0/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab0/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_basicIO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_basicIO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1178.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1178.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1178.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1178.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1178.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1178.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 1     
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 8     
	   4 Input   17 Bit        Muxes := 2     
	   7 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	  11 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP inst_circuito/inst_datapath/ex_mulsg, operation Mode is: A*B2.
DSP Report: register inst_circuito/inst_datapath/register1_reg is absorbed into DSP inst_circuito/inst_datapath/ex_mulsg.
DSP Report: operator inst_circuito/inst_datapath/ex_mulsg is absorbed into DSP inst_circuito/inst_datapath/ex_mulsg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1178.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fpga_basicIO | A*B2        | 17     | 13     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1178.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1178.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1178.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1178.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1178.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1178.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1178.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1178.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1178.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     3|
|2     |CARRY4  |    21|
|3     |DSP48E1 |     1|
|4     |LUT1    |    44|
|5     |LUT2    |     8|
|6     |LUT3    |    17|
|7     |LUT4    |    74|
|8     |LUT5    |    22|
|9     |LUT6    |   106|
|10    |MUXF7   |    44|
|11    |MUXF8   |     3|
|12    |FDRE    |    81|
|13    |IBUF    |    22|
|14    |OBUF    |    28|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1178.375 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1178.375 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1178.375 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1178.375 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1179.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bb91d628
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1179.336 ; gain = 0.961
INFO: [Common 17-1381] The checkpoint 'C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab1/project_1/project_1.runs/synth_1/fpga_basicIO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_basicIO_utilization_synth.rpt -pb fpga_basicIO_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 15 11:28:16 2021...
