{"index": 349, "svad": "This property verifies that the HREADYOUT signal is correctly assigned to 1 during a successful Wishbone bus transaction completion. The assertion triggers on every positive edge of the HCLK clock signal, provided the active-high reset signal HRESETn is not asserted (not equal to 0). When both the bus cycle signal r_wb_cyc_o and the acknowledgment signal wb_ack_i are simultaneously high, the property requires that the ready output signal HREADYOUT must be high in the same clock cycle. The assertion is disabled when HRESETn is low, indicating a reset condition.", "reference_sva": "property p_HREADYOUT_assignment;\n    @(posedge HCLK) disable iff (HRESETn == 0)\n        (r_wb_cyc_o == 1 && wb_ack_i == 1) |-> (HREADYOUT == 1);\nendproperty\nassert_p_HREADYOUT_assignment: assert property (p_HREADYOUT_assignment) else $error(\"Assertion failed: HREADYOUT signal is not set to 1 when r_wb_cyc_o and wb_ack_i are both 1\");", "generated_sva": "property HREADYOUT_assertion;\n    @(posedge HCLK) disable iff (!HRESETn)\n    (r_wb_cyc_o && wb_ack_i) |-> HREADYOUT;\nendproperty\n\nassert property (HREADYOUT_assertion);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_HREADYOUT_assignment\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `HREADYOUT`, `r_wb_cyc_o`, `wb_ack_i`\n\n* **Clocks & Resets:**\n    * Primary Clock: `HCLK` (posedge)\n    * Reset Signal: `HRESETn` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `(r_wb_cyc_o == 1 && wb_ack_i == 1)`\n    * Response condition: `(HREADYOUT == 1)`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `(r_wb_cyc_o == 1 && wb_ack_i == 1)`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `(HREADYOUT == 1)`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (HRESETn == 0)`\n    * Property is disabled when reset `HRESETn` is active high\n\n* **Assertion Structure:**\n    * `@(posedge HCLK) (r_wb_cyc_o == 1 && wb_ack_i == 1) |-> (HREADYOUT == 1)`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_HREADYOUT_assignment;\n    @(posedge HCLK) disable iff (HRESETn == 0)\n        (r_wb_cyc_o == 1 && wb_ack_i == 1) |-> (HREADYOUT == 1);\nendproperty\nassert_p_HREADYOUT_assignment: assert property (p_HREADYOUT_assignment) else $error(\"Assertion failed: HREADYOUT signal is not set to 1 when r_wb_cyc_o and wb_ack_i are both 1\");\n```\n\n**Summary:**\nProperty `p_HREADYOUT_assignment` uses overlapping implication synchronized to `HCLK`.", "error_message": null, "generation_time": 3.1072421073913574, "verification_time": 0.028830528259277344, "from_cache": false}