fifo2c8x128.v,verilog,xil_defaultlib,../../../../dcfifo.srcs/sources_1/ip/fifo2c8x128/sim/fifo2c8x128.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
