 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : reg_file
Version: K-2015.06
Date   : Thu Sep 15 01:18:47 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: register_file_reg[15][19]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][19]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][19]/Q (DFFRQX2M)                  0.67       0.67 f
  U1472/Y (MX4X1M)                                        0.64       1.31 f
  U1529/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[19]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[19]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][18]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][18]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][18]/Q (DFFRQX2M)                  0.67       0.67 f
  U1471/Y (MX4X1M)                                        0.64       1.31 f
  U1525/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[18]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[18]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][17]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][17]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][17]/Q (DFFRQX2M)                  0.67       0.67 f
  U1470/Y (MX4X1M)                                        0.64       1.31 f
  U1521/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[17]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[17]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][16]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][16]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][16]/Q (DFFRQX2M)                  0.67       0.67 f
  U1469/Y (MX4X1M)                                        0.64       1.31 f
  U1517/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[16]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[16]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][15]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][15]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][15]/Q (DFFRQX2M)                  0.67       0.67 f
  U1468/Y (MX4X1M)                                        0.64       1.31 f
  U1513/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[15]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[15]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][14]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][14]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][14]/Q (DFFRQX2M)                  0.67       0.67 f
  U1467/Y (MX4X1M)                                        0.64       1.31 f
  U1509/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[14]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[14]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][13]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][13]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][13]/Q (DFFRQX2M)                  0.67       0.67 f
  U1466/Y (MX4X1M)                                        0.64       1.31 f
  U1505/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[13]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[13]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][12]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][12]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][12]/Q (DFFRQX2M)                  0.67       0.67 f
  U1465/Y (MX4X1M)                                        0.64       1.31 f
  U1501/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[12]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[12]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][8]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][8]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[15][8]/Q (DFFRQX2M)                   0.67       0.67 f
  U1461/Y (MX4X1M)                                        0.64       1.31 f
  U1485/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[8]/D (EDFFHQX2M)                        0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[8]/CK (EDFFHQX2M)                       0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][31]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][31]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][31]/Q (DFFRQX2M)                  0.67       0.67 f
  U1484/Y (MX4X1M)                                        0.64       1.31 f
  U1577/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[31]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[31]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][30]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][30]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][30]/Q (DFFRQX2M)                  0.67       0.67 f
  U1483/Y (MX4X1M)                                        0.64       1.31 f
  U1573/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[30]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[30]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][29]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][29]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][29]/Q (DFFRQX2M)                  0.67       0.67 f
  U1482/Y (MX4X1M)                                        0.64       1.31 f
  U1569/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[29]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[29]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][28]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][28]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][28]/Q (DFFRQX2M)                  0.67       0.67 f
  U1481/Y (MX4X1M)                                        0.64       1.31 f
  U1565/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[28]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[28]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][27]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][27]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][27]/Q (DFFRQX2M)                  0.67       0.67 f
  U1480/Y (MX4X1M)                                        0.64       1.31 f
  U1561/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[27]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[27]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][26]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][26]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][26]/Q (DFFRQX2M)                  0.67       0.67 f
  U1479/Y (MX4X1M)                                        0.64       1.31 f
  U1557/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[26]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[26]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][25]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][25]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][25]/Q (DFFRQX2M)                  0.67       0.67 f
  U1478/Y (MX4X1M)                                        0.64       1.31 f
  U1553/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[25]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[25]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][24]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][24]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][24]/Q (DFFRQX2M)                  0.67       0.67 f
  U1477/Y (MX4X1M)                                        0.64       1.31 f
  U1549/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[24]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[24]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][20]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][20]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][20]/Q (DFFRQX2M)                  0.67       0.67 f
  U1473/Y (MX4X1M)                                        0.64       1.31 f
  U1533/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[20]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[20]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][7]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][7]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[15][7]/Q (DFFRQX2M)                   0.67       0.67 f
  U1460/Y (MX4X1M)                                        0.64       1.31 f
  U1609/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[7]/D (EDFFHQX2M)                        0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[7]/CK (EDFFHQX2M)                       0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][6]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[6]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][6]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[15][6]/Q (DFFRQX2M)                   0.67       0.67 f
  U1459/Y (MX4X1M)                                        0.64       1.31 f
  U1605/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[6]/D (EDFFHQX2M)                        0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[6]/CK (EDFFHQX2M)                       0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][2]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][2]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[15][2]/Q (DFFRQX2M)                   0.67       0.67 f
  U1455/Y (MX4X1M)                                        0.64       1.31 f
  U1589/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[2]/D (EDFFHQX2M)                        0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[2]/CK (EDFFHQX2M)                       0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][1]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[15][1]/Q (DFFRQX2M)                   0.67       0.67 f
  U1454/Y (MX4X1M)                                        0.64       1.31 f
  U1585/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[1]/D (EDFFHQX2M)                        0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[1]/CK (EDFFHQX2M)                       0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][0]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[15][0]/Q (DFFRQX2M)                   0.67       0.67 f
  U1453/Y (MX4X1M)                                        0.64       1.31 f
  U1581/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[0]/D (EDFFHQX2M)                        0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[0]/CK (EDFFHQX2M)                       0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][5]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[15][5]/Q (DFFRQX2M)                   0.67       0.67 f
  U1458/Y (MX4X1M)                                        0.64       1.31 f
  U1601/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[5]/D (EDFFHQX2M)                        0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[5]/CK (EDFFHQX2M)                       0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][4]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][4]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[15][4]/Q (DFFRQX2M)                   0.67       0.67 f
  U1457/Y (MX4X1M)                                        0.64       1.31 f
  U1597/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[4]/D (EDFFHQX2M)                        0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[4]/CK (EDFFHQX2M)                       0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][3]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[15][3]/Q (DFFRQX2M)                   0.67       0.67 f
  U1456/Y (MX4X1M)                                        0.64       1.31 f
  U1593/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[3]/D (EDFFHQX2M)                        0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[3]/CK (EDFFHQX2M)                       0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][11]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][11]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][11]/Q (DFFRQX2M)                  0.67       0.67 f
  U1464/Y (MX4X1M)                                        0.64       1.31 f
  U1497/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[11]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[11]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][10]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][10]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][10]/Q (DFFRQX2M)                  0.67       0.67 f
  U1463/Y (MX4X1M)                                        0.64       1.31 f
  U1493/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[10]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[10]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][9]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][9]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[15][9]/Q (DFFRQX2M)                   0.67       0.67 f
  U1462/Y (MX4X1M)                                        0.64       1.31 f
  U1489/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[9]/D (EDFFHQX2M)                        0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[9]/CK (EDFFHQX2M)                       0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][23]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][23]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][23]/Q (DFFRQX2M)                  0.67       0.67 f
  U1476/Y (MX4X1M)                                        0.64       1.31 f
  U1545/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[23]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[23]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][22]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][22]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][22]/Q (DFFRQX2M)                  0.67       0.67 f
  U1475/Y (MX4X1M)                                        0.64       1.31 f
  U1541/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[22]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[22]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[15][21]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data_reg[21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[15][21]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[15][21]/Q (DFFRQX2M)                  0.67       0.67 f
  U1474/Y (MX4X1M)                                        0.64       1.31 f
  U1537/Y (MX4X1M)                                        0.65       1.96 f
  o_read_data_reg[21]/D (EDFFHQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  o_read_data_reg[21]/CK (EDFFHQX2M)                      0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.41


  Startpoint: register_file_reg[0][24]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][24]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[0][24]/Q (DFFRQX2M)                   0.70       0.70 r
  U1162/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][24]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][24]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][22]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][22]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[0][22]/Q (DFFRQX2M)                   0.70       0.70 r
  U1161/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][22]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][22]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][21]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][21]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[0][21]/Q (DFFRQX2M)                   0.70       0.70 r
  U1160/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][21]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][21]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][20]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][20]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[0][20]/Q (DFFRQX2M)                   0.70       0.70 r
  U1159/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][20]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][20]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][19]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][19]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[0][19]/Q (DFFRQX2M)                   0.70       0.70 r
  U1158/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][19]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][19]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][18]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][18]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[0][18]/Q (DFFRQX2M)                   0.70       0.70 r
  U1157/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][18]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][18]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][17]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][17]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[0][17]/Q (DFFRQX2M)                   0.70       0.70 r
  U1156/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][17]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][17]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][16]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][16]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[0][16]/Q (DFFRQX2M)                   0.70       0.70 r
  U1155/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][16]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][16]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][15]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][15]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[0][15]/Q (DFFRQX2M)                   0.70       0.70 r
  U1154/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][15]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][15]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][14]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][14]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[0][14]/Q (DFFRQX2M)                   0.70       0.70 r
  U1153/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][14]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][14]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][13]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][13]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[0][13]/Q (DFFRQX2M)                   0.70       0.70 r
  U1152/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][13]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][13]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][12]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][12]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[0][12]/Q (DFFRQX2M)                   0.70       0.70 r
  U1151/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][12]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][12]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][11]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][11]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[0][11]/Q (DFFRQX2M)                   0.70       0.70 r
  U1150/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][11]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][11]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][10]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][10]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[0][10]/Q (DFFRQX2M)                   0.70       0.70 r
  U1149/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][10]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][10]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][9]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][9]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[0][9]/Q (DFFRQX2M)                    0.70       0.70 r
  U1148/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][9]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][9]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][8]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][8]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[0][8]/Q (DFFRQX2M)                    0.70       0.70 r
  U1147/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][8]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][8]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][7]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][7]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[0][7]/Q (DFFRQX2M)                    0.70       0.70 r
  U1146/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][7]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][7]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][6]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][6]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][6]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[0][6]/Q (DFFRQX2M)                    0.70       0.70 r
  U1145/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][6]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][6]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][5]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[0][5]/Q (DFFRQX2M)                    0.70       0.70 r
  U1144/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][5]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][5]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][4]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][4]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[0][4]/Q (DFFRQX2M)                    0.70       0.70 r
  U1143/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][4]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][4]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][3]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[0][3]/Q (DFFRQX2M)                    0.70       0.70 r
  U1142/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][3]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][3]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][2]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][2]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[0][2]/Q (DFFRQX2M)                    0.70       0.70 r
  U1141/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][2]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][2]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][1]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[0][1]/Q (DFFRQX2M)                    0.70       0.70 r
  U1140/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][1]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][1]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[0][0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[0][0]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[0][0]/Q (DFFRQX2M)                    0.70       0.70 r
  U1139/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[0][0]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][0]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[8][19]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[8][19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[8][19]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[8][19]/Q (DFFRQX2M)                   0.70       0.70 r
  U1246/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[8][19]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[8][19]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[8][18]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[8][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[8][18]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[8][18]/Q (DFFRQX2M)                   0.70       0.70 r
  U1245/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[8][18]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[8][18]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[8][17]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[8][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[8][17]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[8][17]/Q (DFFRQX2M)                   0.70       0.70 r
  U1244/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[8][17]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[8][17]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[8][16]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[8][16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[8][16]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[8][16]/Q (DFFRQX2M)                   0.70       0.70 r
  U1243/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[8][16]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[8][16]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[8][15]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[8][15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[8][15]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[8][15]/Q (DFFRQX2M)                   0.70       0.70 r
  U1242/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[8][15]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[8][15]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[8][14]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[8][14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[8][14]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[8][14]/Q (DFFRQX2M)                   0.70       0.70 r
  U1241/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[8][14]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[8][14]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[8][13]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[8][13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[8][13]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[8][13]/Q (DFFRQX2M)                   0.70       0.70 r
  U1240/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[8][13]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[8][13]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[8][12]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[8][12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[8][12]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[8][12]/Q (DFFRQX2M)                   0.70       0.70 r
  U1239/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[8][12]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[8][12]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[8][11]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[8][11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[8][11]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[8][11]/Q (DFFRQX2M)                   0.70       0.70 r
  U1238/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[8][11]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[8][11]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[8][10]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[8][10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[8][10]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[8][10]/Q (DFFRQX2M)                   0.70       0.70 r
  U1237/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[8][10]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[8][10]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[8][9]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[8][9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[8][9]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[8][9]/Q (DFFRQX2M)                    0.70       0.70 r
  U1236/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[8][9]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[8][9]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[8][8]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[8][8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[8][8]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[8][8]/Q (DFFRQX2M)                    0.70       0.70 r
  U1235/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[8][8]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[8][8]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[8][7]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[8][7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[8][7]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[8][7]/Q (DFFRQX2M)                    0.70       0.70 r
  U1234/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[8][7]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[8][7]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[8][6]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[8][6]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[8][6]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[8][6]/Q (DFFRQX2M)                    0.70       0.70 r
  U1233/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[8][6]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[8][6]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[8][5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[8][5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[8][5]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[8][5]/Q (DFFRQX2M)                    0.70       0.70 r
  U1232/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[8][5]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[8][5]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[8][4]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[8][4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[8][4]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[8][4]/Q (DFFRQX2M)                    0.70       0.70 r
  U1231/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[8][4]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[8][4]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[8][3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[8][3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[8][3]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[8][3]/Q (DFFRQX2M)                    0.70       0.70 r
  U1230/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[8][3]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[8][3]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[8][2]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[8][2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[8][2]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[8][2]/Q (DFFRQX2M)                    0.70       0.70 r
  U1229/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[8][2]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[8][2]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[8][1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[8][1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[8][1]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[8][1]/Q (DFFRQX2M)                    0.70       0.70 r
  U1228/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[8][1]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[8][1]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[8][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[8][0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[8][0]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[8][0]/Q (DFFRQX2M)                    0.70       0.70 r
  U1227/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[8][0]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[8][0]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][24]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][24]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[4][24]/Q (DFFRQX2M)                   0.70       0.70 r
  U1058/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][24]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][24]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][22]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][22]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[4][22]/Q (DFFRQX2M)                   0.70       0.70 r
  U1057/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][22]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][22]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][21]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][21]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[4][21]/Q (DFFRQX2M)                   0.70       0.70 r
  U1056/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][21]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][21]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][20]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][20]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[4][20]/Q (DFFRQX2M)                   0.70       0.70 r
  U1055/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][20]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][20]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][19]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][19]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[4][19]/Q (DFFRQX2M)                   0.70       0.70 r
  U1054/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][19]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][19]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][18]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][18]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[4][18]/Q (DFFRQX2M)                   0.70       0.70 r
  U1053/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][18]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][18]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][17]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][17]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[4][17]/Q (DFFRQX2M)                   0.70       0.70 r
  U1052/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][17]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][17]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][16]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][16]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[4][16]/Q (DFFRQX2M)                   0.70       0.70 r
  U1051/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][16]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][16]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][15]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][15]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[4][15]/Q (DFFRQX2M)                   0.70       0.70 r
  U1050/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][15]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][15]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][14]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][14]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[4][14]/Q (DFFRQX2M)                   0.70       0.70 r
  U1049/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][14]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][14]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][13]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][13]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[4][13]/Q (DFFRQX2M)                   0.70       0.70 r
  U1048/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][13]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][13]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][12]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][12]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[4][12]/Q (DFFRQX2M)                   0.70       0.70 r
  U1047/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][12]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][12]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][11]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][11]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[4][11]/Q (DFFRQX2M)                   0.70       0.70 r
  U1046/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][11]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][11]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][10]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][10]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[4][10]/Q (DFFRQX2M)                   0.70       0.70 r
  U1045/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][10]/D (DFFRQX2M)                   0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][10]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][9]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][9]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[4][9]/Q (DFFRQX2M)                    0.70       0.70 r
  U1044/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][9]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][9]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][8]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][8]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[4][8]/Q (DFFRQX2M)                    0.70       0.70 r
  U1043/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][8]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][8]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][7]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][7]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[4][7]/Q (DFFRQX2M)                    0.70       0.70 r
  U1042/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][7]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][7]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][6]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][6]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][6]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[4][6]/Q (DFFRQX2M)                    0.70       0.70 r
  U1041/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][6]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][6]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][5]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[4][5]/Q (DFFRQX2M)                    0.70       0.70 r
  U1040/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][5]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][5]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][4]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][4]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[4][4]/Q (DFFRQX2M)                    0.70       0.70 r
  U1039/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][4]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][4]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][3]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[4][3]/Q (DFFRQX2M)                    0.70       0.70 r
  U1038/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][3]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][3]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][2]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][2]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[4][2]/Q (DFFRQX2M)                    0.70       0.70 r
  U1037/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][2]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][2]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][1]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[4][1]/Q (DFFRQX2M)                    0.70       0.70 r
  U1036/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][1]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][1]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: register_file_reg[4][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[4][0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[4][0]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[4][0]/Q (DFFRQX2M)                    0.70       0.70 r
  U1035/Y (OAI2BB2X1M)                                    0.44       1.14 r
  register_file_reg[4][0]/D (DFFRQX2M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][0]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.24


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U746/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1162/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][24]/D (DFFRQX2M)                   0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][24]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U746/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1161/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][22]/D (DFFRQX2M)                   0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][22]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U746/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1160/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][21]/D (DFFRQX2M)                   0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][21]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U746/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1159/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][20]/D (DFFRQX2M)                   0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][20]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U746/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1158/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][19]/D (DFFRQX2M)                   0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][19]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U746/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1157/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][18]/D (DFFRQX2M)                   0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][18]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U746/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1156/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][17]/D (DFFRQX2M)                   0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][17]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U746/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1155/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][16]/D (DFFRQX2M)                   0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][16]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U746/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1154/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][15]/D (DFFRQX2M)                   0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][15]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U746/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1153/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][14]/D (DFFRQX2M)                   0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][14]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U746/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1152/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][13]/D (DFFRQX2M)                   0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][13]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U745/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1151/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][12]/D (DFFRQX2M)                   0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][12]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U745/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1150/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][11]/D (DFFRQX2M)                   0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][11]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U745/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1149/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][10]/D (DFFRQX2M)                   0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][10]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U745/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1148/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][9]/D (DFFRQX2M)                    0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][9]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U745/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1147/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][8]/D (DFFRQX2M)                    0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][8]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U745/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1146/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][7]/D (DFFRQX2M)                    0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][7]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][6]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U745/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1145/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][6]/D (DFFRQX2M)                    0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][6]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U745/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1144/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][5]/D (DFFRQX2M)                    0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][5]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U745/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1143/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][4]/D (DFFRQX2M)                    0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][4]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U745/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1142/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][3]/D (DFFRQX2M)                    0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][3]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U745/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1141/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][2]/D (DFFRQX2M)                    0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][2]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U745/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1140/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][1]/D (DFFRQX2M)                    0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][1]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U812/Y (NAND2X4M)                                       0.57      43.36 f
  U746/Y (CLKBUFX6M)                                      0.99      44.36 f
  U1139/Y (OAI2BB2X1M)                                    0.94      45.29 r
  register_file_reg[0][0]/D (DFFRQX2M)                    0.00      45.29 r
  data arrival time                                                 45.29

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[0][0]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.29
  --------------------------------------------------------------------------
  slack (MET)                                                       54.09


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U732/Y (CLKBUFX6M)                                      0.99      44.38 f
  U986/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][24]/D (DFFRQX2M)                   0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][24]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U732/Y (CLKBUFX6M)                                      0.99      44.38 f
  U985/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][22]/D (DFFRQX2M)                   0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][22]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U732/Y (CLKBUFX6M)                                      0.99      44.38 f
  U984/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][21]/D (DFFRQX2M)                   0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][21]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U732/Y (CLKBUFX6M)                                      0.99      44.38 f
  U983/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][20]/D (DFFRQX2M)                   0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][20]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U732/Y (CLKBUFX6M)                                      0.99      44.38 f
  U982/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][19]/D (DFFRQX2M)                   0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][19]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U732/Y (CLKBUFX6M)                                      0.99      44.38 f
  U981/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][18]/D (DFFRQX2M)                   0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][18]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U732/Y (CLKBUFX6M)                                      0.99      44.38 f
  U980/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][17]/D (DFFRQX2M)                   0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][17]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U732/Y (CLKBUFX6M)                                      0.99      44.38 f
  U979/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][16]/D (DFFRQX2M)                   0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][16]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U732/Y (CLKBUFX6M)                                      0.99      44.38 f
  U978/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][15]/D (DFFRQX2M)                   0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][15]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U732/Y (CLKBUFX6M)                                      0.99      44.38 f
  U977/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][14]/D (DFFRQX2M)                   0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][14]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U732/Y (CLKBUFX6M)                                      0.99      44.38 f
  U976/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][13]/D (DFFRQX2M)                   0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][13]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U731/Y (CLKBUFX6M)                                      0.99      44.38 f
  U975/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][12]/D (DFFRQX2M)                   0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][12]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U731/Y (CLKBUFX6M)                                      0.99      44.38 f
  U974/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][11]/D (DFFRQX2M)                   0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][11]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U731/Y (CLKBUFX6M)                                      0.99      44.38 f
  U973/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][10]/D (DFFRQX2M)                   0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][10]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U731/Y (CLKBUFX6M)                                      0.99      44.38 f
  U972/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][9]/D (DFFRQX2M)                    0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][9]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U731/Y (CLKBUFX6M)                                      0.99      44.38 f
  U971/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][8]/D (DFFRQX2M)                    0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][8]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U731/Y (CLKBUFX6M)                                      0.99      44.38 f
  U970/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][7]/D (DFFRQX2M)                    0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][7]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][6]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U731/Y (CLKBUFX6M)                                      0.99      44.38 f
  U969/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][6]/D (DFFRQX2M)                    0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][6]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U731/Y (CLKBUFX6M)                                      0.99      44.38 f
  U968/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][5]/D (DFFRQX2M)                    0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][5]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U731/Y (CLKBUFX6M)                                      0.99      44.38 f
  U967/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][4]/D (DFFRQX2M)                    0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][4]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U731/Y (CLKBUFX6M)                                      0.99      44.38 f
  U966/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][3]/D (DFFRQX2M)                    0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][3]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U731/Y (CLKBUFX6M)                                      0.99      44.38 f
  U965/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][2]/D (DFFRQX2M)                    0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][2]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U731/Y (CLKBUFX6M)                                      0.99      44.38 f
  U964/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][1]/D (DFFRQX2M)                    0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][1]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[1][0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U807/Y (NAND2X4M)                                       0.59      43.39 f
  U732/Y (CLKBUFX6M)                                      0.99      44.38 f
  U963/Y (OAI2BB2X1M)                                     0.87      45.24 r
  register_file_reg[1][0]/D (DFFRQX2M)                    0.00      45.24 r
  data arrival time                                                 45.24

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[1][0]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.24
  --------------------------------------------------------------------------
  slack (MET)                                                       54.14


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U734/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1010/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[2][24]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][24]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U734/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1009/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[2][22]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][22]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U734/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1008/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[2][21]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][21]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U734/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1007/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[2][20]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][20]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U734/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1006/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[2][19]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][19]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U734/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1005/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[2][18]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][18]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U734/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1004/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[2][17]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][17]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U734/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1003/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[2][16]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][16]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U734/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1002/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[2][15]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][15]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U734/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1001/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[2][14]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][14]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U734/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1000/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[2][13]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][13]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U733/Y (CLKBUFX6M)                                      0.99      44.35 f
  U999/Y (OAI2BB2X1M)                                     0.87      45.22 r
  register_file_reg[2][12]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][12]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U733/Y (CLKBUFX6M)                                      0.99      44.35 f
  U998/Y (OAI2BB2X1M)                                     0.87      45.22 r
  register_file_reg[2][11]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][11]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U733/Y (CLKBUFX6M)                                      0.99      44.35 f
  U997/Y (OAI2BB2X1M)                                     0.87      45.22 r
  register_file_reg[2][10]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][10]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U733/Y (CLKBUFX6M)                                      0.99      44.35 f
  U996/Y (OAI2BB2X1M)                                     0.87      45.22 r
  register_file_reg[2][9]/D (DFFRQX2M)                    0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][9]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U733/Y (CLKBUFX6M)                                      0.99      44.35 f
  U995/Y (OAI2BB2X1M)                                     0.87      45.22 r
  register_file_reg[2][8]/D (DFFRQX2M)                    0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][8]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U733/Y (CLKBUFX6M)                                      0.99      44.35 f
  U994/Y (OAI2BB2X1M)                                     0.87      45.22 r
  register_file_reg[2][7]/D (DFFRQX2M)                    0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][7]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][6]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U733/Y (CLKBUFX6M)                                      0.99      44.35 f
  U993/Y (OAI2BB2X1M)                                     0.87      45.22 r
  register_file_reg[2][6]/D (DFFRQX2M)                    0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][6]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U733/Y (CLKBUFX6M)                                      0.99      44.35 f
  U992/Y (OAI2BB2X1M)                                     0.87      45.22 r
  register_file_reg[2][5]/D (DFFRQX2M)                    0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][5]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U733/Y (CLKBUFX6M)                                      0.99      44.35 f
  U991/Y (OAI2BB2X1M)                                     0.87      45.22 r
  register_file_reg[2][4]/D (DFFRQX2M)                    0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][4]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U733/Y (CLKBUFX6M)                                      0.99      44.35 f
  U990/Y (OAI2BB2X1M)                                     0.87      45.22 r
  register_file_reg[2][3]/D (DFFRQX2M)                    0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][3]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U733/Y (CLKBUFX6M)                                      0.99      44.35 f
  U989/Y (OAI2BB2X1M)                                     0.87      45.22 r
  register_file_reg[2][2]/D (DFFRQX2M)                    0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][2]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U733/Y (CLKBUFX6M)                                      0.99      44.35 f
  U988/Y (OAI2BB2X1M)                                     0.87      45.22 r
  register_file_reg[2][1]/D (DFFRQX2M)                    0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][1]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U813/Y (NAND2X4M)                                       0.57      43.36 f
  U734/Y (CLKBUFX6M)                                      0.99      44.35 f
  U987/Y (OAI2BB2X1M)                                     0.87      45.22 r
  register_file_reg[2][0]/D (DFFRQX2M)                    0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[2][0]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U736/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1034/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][24]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][24]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U736/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1033/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][22]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][22]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U736/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1032/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][21]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][21]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U736/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1031/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][20]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][20]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U736/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1030/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][19]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][19]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U736/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1029/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][18]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][18]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U736/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1028/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][17]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][17]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U736/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1027/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][16]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][16]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U736/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1026/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][15]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][15]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U736/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1025/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][14]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][14]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U736/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1024/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][13]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][13]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U735/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1023/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][12]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][12]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U735/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1022/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][11]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][11]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U735/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1021/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][10]/D (DFFRQX2M)                   0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][10]/CK (DFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U735/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1020/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][9]/D (DFFRQX2M)                    0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][9]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U735/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1019/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][8]/D (DFFRQX2M)                    0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][8]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U735/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1018/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][7]/D (DFFRQX2M)                    0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][7]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][6]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U735/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1017/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][6]/D (DFFRQX2M)                    0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][6]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U735/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1016/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][5]/D (DFFRQX2M)                    0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][5]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U735/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1015/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][4]/D (DFFRQX2M)                    0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][4]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U735/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1014/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][3]/D (DFFRQX2M)                    0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][3]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U735/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1013/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][2]/D (DFFRQX2M)                    0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][2]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U735/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1012/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][1]/D (DFFRQX2M)                    0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][1]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[3][0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U806/Y (NOR2BX8M)                                       0.63      42.79 r
  U814/Y (NAND2X4M)                                       0.57      43.36 f
  U736/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1011/Y (OAI2BB2X1M)                                    0.87      45.22 r
  register_file_reg[3][0]/D (DFFRQX2M)                    0.00      45.22 r
  data arrival time                                                 45.22

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[3][0]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.22
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[4][3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U808/Y (NAND2X4M)                                       0.57      43.36 f
  U737/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1038/Y (OAI2BB2X1M)                                    0.87      45.21 r
  register_file_reg[4][3]/D (DFFRQX2M)                    0.00      45.21 r
  data arrival time                                                 45.21

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][3]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.21
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[4][2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U808/Y (NAND2X4M)                                       0.57      43.36 f
  U737/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1037/Y (OAI2BB2X1M)                                    0.87      45.21 r
  register_file_reg[4][2]/D (DFFRQX2M)                    0.00      45.21 r
  data arrival time                                                 45.21

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][2]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.21
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[4][1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U808/Y (NAND2X4M)                                       0.57      43.36 f
  U737/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1036/Y (OAI2BB2X1M)                                    0.87      45.21 r
  register_file_reg[4][1]/D (DFFRQX2M)                    0.00      45.21 r
  data arrival time                                                 45.21

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][1]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.21
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: i_write_enable
              (input port clocked by CLK)
  Endpoint: register_file_reg[4][0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  i_write_enable (in)                                     0.33      40.33 r
  U646/Y (NOR2BX2M)                                       0.86      41.20 r
  U643/Y (NOR2BX2M)                                       0.96      42.16 r
  U831/Y (NOR2BX8M)                                       0.64      42.79 r
  U808/Y (NAND2X4M)                                       0.57      43.36 f
  U738/Y (CLKBUFX6M)                                      0.99      44.35 f
  U1035/Y (OAI2BB2X1M)                                    0.87      45.21 r
  register_file_reg[4][0]/D (DFFRQX2M)                    0.00      45.21 r
  data arrival time                                                 45.21

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file_reg[4][0]/CK (DFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -45.21
  --------------------------------------------------------------------------
  slack (MET)                                                       54.17


  Startpoint: o_read_data_reg[31]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[31]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[31]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[31]/Q (EDFFHQX2M)        0.39       0.39 r
  U640/Y (INVXLM)                          0.47       0.86 f
  U641/Y (INVX8M)                          0.93       1.79 r
  o_read_data[31] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[30]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[30]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[30]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[30]/Q (EDFFHQX2M)        0.39       0.39 r
  U638/Y (INVXLM)                          0.47       0.86 f
  U639/Y (INVX8M)                          0.93       1.79 r
  o_read_data[30] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[29]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[29]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[29]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[29]/Q (EDFFHQX2M)        0.39       0.39 r
  U620/Y (INVXLM)                          0.47       0.86 f
  U621/Y (INVX8M)                          0.93       1.79 r
  o_read_data[29] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[28]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[28]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[28]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[28]/Q (EDFFHQX2M)        0.39       0.39 r
  U618/Y (INVXLM)                          0.47       0.86 f
  U619/Y (INVX8M)                          0.93       1.79 r
  o_read_data[28] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[27]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[27]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[27]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[27]/Q (EDFFHQX2M)        0.39       0.39 r
  U616/Y (INVXLM)                          0.47       0.86 f
  U617/Y (INVX8M)                          0.93       1.79 r
  o_read_data[27] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[26]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[26]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[26]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[26]/Q (EDFFHQX2M)        0.39       0.39 r
  U614/Y (INVXLM)                          0.47       0.86 f
  U615/Y (INVX8M)                          0.93       1.79 r
  o_read_data[26] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[25]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[25]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[25]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[25]/Q (EDFFHQX2M)        0.39       0.39 r
  U612/Y (INVXLM)                          0.47       0.86 f
  U613/Y (INVX8M)                          0.93       1.79 r
  o_read_data[25] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[24]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[24]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[24]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[24]/Q (EDFFHQX2M)        0.39       0.39 r
  U610/Y (INVXLM)                          0.47       0.86 f
  U611/Y (INVX8M)                          0.93       1.79 r
  o_read_data[24] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[23]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[23]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[23]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[23]/Q (EDFFHQX2M)        0.39       0.39 r
  U608/Y (INVXLM)                          0.47       0.86 f
  U609/Y (INVX8M)                          0.93       1.79 r
  o_read_data[23] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[22]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[22]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[22]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[22]/Q (EDFFHQX2M)        0.39       0.39 r
  U606/Y (INVXLM)                          0.47       0.86 f
  U607/Y (INVX8M)                          0.93       1.79 r
  o_read_data[22] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[21]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[21]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[21]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[21]/Q (EDFFHQX2M)        0.39       0.39 r
  U604/Y (INVXLM)                          0.47       0.86 f
  U605/Y (INVX8M)                          0.93       1.79 r
  o_read_data[21] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[20]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[20]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[20]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[20]/Q (EDFFHQX2M)        0.39       0.39 r
  U602/Y (INVXLM)                          0.47       0.86 f
  U603/Y (INVX8M)                          0.93       1.79 r
  o_read_data[20] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[19]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[19]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[19]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[19]/Q (EDFFHQX2M)        0.39       0.39 r
  U600/Y (INVXLM)                          0.47       0.86 f
  U601/Y (INVX8M)                          0.93       1.79 r
  o_read_data[19] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[18]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[18]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[18]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[18]/Q (EDFFHQX2M)        0.39       0.39 r
  U598/Y (INVXLM)                          0.47       0.86 f
  U599/Y (INVX8M)                          0.93       1.79 r
  o_read_data[18] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[17]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[17]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[17]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[17]/Q (EDFFHQX2M)        0.39       0.39 r
  U596/Y (INVXLM)                          0.47       0.86 f
  U597/Y (INVX8M)                          0.93       1.79 r
  o_read_data[17] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[16]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[16]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[16]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[16]/Q (EDFFHQX2M)        0.39       0.39 r
  U594/Y (INVXLM)                          0.47       0.86 f
  U595/Y (INVX8M)                          0.93       1.79 r
  o_read_data[16] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[15]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[15]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[15]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[15]/Q (EDFFHQX2M)        0.39       0.39 r
  U592/Y (INVXLM)                          0.47       0.86 f
  U593/Y (INVX8M)                          0.93       1.79 r
  o_read_data[15] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[14]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[14]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[14]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[14]/Q (EDFFHQX2M)        0.39       0.39 r
  U590/Y (INVXLM)                          0.47       0.86 f
  U591/Y (INVX8M)                          0.93       1.79 r
  o_read_data[14] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[13]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[13]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[13]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[13]/Q (EDFFHQX2M)        0.39       0.39 r
  U588/Y (INVXLM)                          0.47       0.86 f
  U589/Y (INVX8M)                          0.93       1.79 r
  o_read_data[13] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[12]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[12]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[12]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[12]/Q (EDFFHQX2M)        0.39       0.39 r
  U586/Y (INVXLM)                          0.47       0.86 f
  U587/Y (INVX8M)                          0.93       1.79 r
  o_read_data[12] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[11]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[11]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[11]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[11]/Q (EDFFHQX2M)        0.39       0.39 r
  U584/Y (INVXLM)                          0.47       0.86 f
  U585/Y (INVX8M)                          0.93       1.79 r
  o_read_data[11] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[10]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[10]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[10]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[10]/Q (EDFFHQX2M)        0.39       0.39 r
  U582/Y (INVXLM)                          0.47       0.86 f
  U583/Y (INVX8M)                          0.93       1.79 r
  o_read_data[10] (out)                    0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[9]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[9]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[9]/CK (EDFFHQX2M)        0.00       0.00 r
  o_read_data_reg[9]/Q (EDFFHQX2M)         0.39       0.39 r
  U580/Y (INVXLM)                          0.47       0.86 f
  U581/Y (INVX8M)                          0.93       1.79 r
  o_read_data[9] (out)                     0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[8]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[8]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[8]/CK (EDFFHQX2M)        0.00       0.00 r
  o_read_data_reg[8]/Q (EDFFHQX2M)         0.39       0.39 r
  U578/Y (INVXLM)                          0.47       0.86 f
  U579/Y (INVX8M)                          0.93       1.79 r
  o_read_data[8] (out)                     0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[7]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[7]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[7]/CK (EDFFHQX2M)        0.00       0.00 r
  o_read_data_reg[7]/Q (EDFFHQX2M)         0.39       0.39 r
  U636/Y (INVXLM)                          0.47       0.86 f
  U637/Y (INVX8M)                          0.93       1.79 r
  o_read_data[7] (out)                     0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[6]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[6]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[6]/CK (EDFFHQX2M)        0.00       0.00 r
  o_read_data_reg[6]/Q (EDFFHQX2M)         0.39       0.39 r
  U634/Y (INVXLM)                          0.47       0.86 f
  U635/Y (INVX8M)                          0.93       1.79 r
  o_read_data[6] (out)                     0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[5]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[5]/CK (EDFFHQX2M)        0.00       0.00 r
  o_read_data_reg[5]/Q (EDFFHQX2M)         0.39       0.39 r
  U632/Y (INVXLM)                          0.47       0.86 f
  U633/Y (INVX8M)                          0.93       1.79 r
  o_read_data[5] (out)                     0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[4]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[4]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[4]/CK (EDFFHQX2M)        0.00       0.00 r
  o_read_data_reg[4]/Q (EDFFHQX2M)         0.39       0.39 r
  U630/Y (INVXLM)                          0.47       0.86 f
  U631/Y (INVX8M)                          0.93       1.79 r
  o_read_data[4] (out)                     0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[3]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[3]/CK (EDFFHQX2M)        0.00       0.00 r
  o_read_data_reg[3]/Q (EDFFHQX2M)         0.39       0.39 r
  U628/Y (INVXLM)                          0.47       0.86 f
  U629/Y (INVX8M)                          0.93       1.79 r
  o_read_data[3] (out)                     0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[2]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[2]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[2]/CK (EDFFHQX2M)        0.00       0.00 r
  o_read_data_reg[2]/Q (EDFFHQX2M)         0.39       0.39 r
  U626/Y (INVXLM)                          0.47       0.86 f
  U627/Y (INVX8M)                          0.93       1.79 r
  o_read_data[2] (out)                     0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[1]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[1]/CK (EDFFHQX2M)        0.00       0.00 r
  o_read_data_reg[1]/Q (EDFFHQX2M)         0.39       0.39 r
  U624/Y (INVXLM)                          0.47       0.86 f
  U625/Y (INVX8M)                          0.93       1.79 r
  o_read_data[1] (out)                     0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


  Startpoint: o_read_data_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[0]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[0]/CK (EDFFHQX2M)        0.00       0.00 r
  o_read_data_reg[0]/Q (EDFFHQX2M)         0.39       0.39 r
  U622/Y (INVXLM)                          0.47       0.86 f
  U623/Y (INVX8M)                          0.93       1.79 r
  o_read_data[0] (out)                     0.00       1.79 r
  data arrival time                                   1.79

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                        78.01


1
