Command: vcs -kdb -R -full64 -sverilog +v2k +notimingcheck -debug_acc +nospecify \
+vcs+flush+all -debug_access -l compile.log ./testbench/tb_cpu.sv ../../RTL/pipe/ArithmeticLogicUnit.v \
../../RTL/pipe/ControlUnit.v ../../RTL/pipe/CPU.v ../../RTL/pipe/DataMemory.v ../../RTL/pipe/FA.v \
../../RTL/pipe/HA.v ../../RTL/pipe/InstructionMemory.v ../../RTL/pipe/LoHiRegister.v \
../../RTL/pipe/MultDiv.v ../../RTL/pipe/ProgramCounter.v ../../RTL/pipe/RegisterFile.v \
+define+P1+PRINT
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version V-2023.12_Full64 -- Thu Mar 27 14:21:50 2025

                    Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file './testbench/tb_cpu.sv'
Parsing included file '../../RTL/def/def_inst_type.v'.
Back to file './testbench/tb_cpu.sv'.
Parsing design file '../../RTL/pipe/ArithmeticLogicUnit.v'
Parsing design file '../../RTL/pipe/ControlUnit.v'
Parsing included file '../../RTL/def/def_data_type.v'.
Back to file '../../RTL/pipe/ControlUnit.v'.
Parsing included file '../../RTL/def/def_inst.v'.
Back to file '../../RTL/pipe/ControlUnit.v'.
Parsing included file '../../RTL/def/def_inst_type.v'.
Back to file '../../RTL/pipe/ControlUnit.v'.
Parsing design file '../../RTL/pipe/CPU.v'
Parsing design file '../../RTL/pipe/DataMemory.v'
Parsing design file '../../RTL/pipe/FA.v'
Parsing design file '../../RTL/pipe/HA.v'
Parsing design file '../../RTL/pipe/InstructionMemory.v'
Parsing design file '../../RTL/pipe/LoHiRegister.v'
Parsing design file '../../RTL/pipe/MultDiv.v'
Parsing design file '../../RTL/pipe/ProgramCounter.v'
Parsing design file '../../RTL/pipe/RegisterFile.v'
Top Level Modules:
       tb_cpu
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...

2 modules and 0 UDP read.
recompiling module tb_cpu
	However, due to incremental compilation, only 1 module needs to be compiled. 
make[1]: Entering directory '/home/jorjor/Projects/mips/SIM/pipe/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/usr/cad/synopsys/vcs/2023.12/linux64/lib -L/usr/cad/synopsys/vcs/2023.12/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _680399_archive_1.so \
_prev_archive_1.so   SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /usr/cad/synopsys/vcs/2023.12/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/cad/synopsys/vcs/2023.12/linux64/lib/vcs_save_restore_new.o \
/usr/cad/synopsys/verdi/2023.12/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread \
-ldl 
../simv up to date
make[1]: Leaving directory '/home/jorjor/Projects/mips/SIM/pipe/csrc'
Command: /home/jorjor/Projects/mips/SIM/pipe/./simv +v2k +notimingcheck +nospecify +vcs+flush+all -a compile.log +define+P1+PRINT
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version V-2023.12_Full64; Runtime version V-2023.12_Full64;  Mar 27 14:21 2025
*Verdi* Loading libsscore_vcs202312.so
FSDB Dumper for VCS, Release Verdi_V-2023.12, Linux x86_64/64bit, 11/15/2023
(C) 1996 - 2023 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'novas.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* WARNING: Var 'mem' will be ignored because its total element is larger than or equal to 1073741824.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
==============================================================
    Pattern 1 : Arithmetic Operation                           
==============================================================
Program End.

=================== Register File ===================
t0 = 2479bde0, t1 = 12345678, t2 = 9abcdef0, t3 = 12345670, 
t4 = 9abcdef8, t5 = 88888888, t6 = acf13568, t7 = 2479bde0, 
s0 = 00000000, s1 = 00000000, s2 = 00000000, s3 = 00000000, 
s4 = 00000000, s5 = 00000000, s6 = 00000000, s7 = 00000000, 
a0 = 00000000, a1 = 00000000, a2 = 00000000, a3 = 00000000, 
$finish called from file "./testbench/tb_cpu.sv", line 215.
$finish at simulation time  160.0 ns
           V C S   S i m u l a t i o n   R e p o r t 
Time: 160000 ps
CPU Time:      0.190 seconds;       Data structure size:   0.1Mb
Thu Mar 27 14:21:57 2025
CPU time: .355 seconds to compile + .203 seconds to elab + .192 seconds to link + .218 seconds in simulation
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
