PPA Report for adaptive_clock_gate.v (Module: adaptive_clock_gate)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 12
IO Count: 11
Cell Count: 51

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A
End-to-End Path Delay: 4.565 ns

POWER METRICS:
-------------
Total Power Consumption: 0.727 W
