
3DN_TP_Noyau_Temps_Reel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064fc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  080066cc  080066cc  000076cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006858  08006858  00008070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006858  08006858  00007858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006860  08006860  00008070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006860  08006860  00007860  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006864  08006864  00007864  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08006868  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000041a0  20000070  080068d8  00008070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004210  080068d8  00008210  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000114b7  00000000  00000000  000080a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f9e  00000000  00000000  00019557  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e98  00000000  00000000  0001c4f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b0e  00000000  00000000  0001d390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028860  00000000  00000000  0001de9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001285b  00000000  00000000  000466fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2a73  00000000  00000000  00058f59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014b9cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004134  00000000  00000000  0014ba10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  0014fb44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080066b4 	.word	0x080066b4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	080066b4 	.word	0x080066b4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	60f8      	str	r0, [r7, #12]
 80005e4:	60b9      	str	r1, [r7, #8]
 80005e6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	4a07      	ldr	r2, [pc, #28]	@ (8000608 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ee:	68bb      	ldr	r3, [r7, #8]
 80005f0:	4a06      	ldr	r2, [pc, #24]	@ (800060c <vApplicationGetIdleTaskMemory+0x30>)
 80005f2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	2280      	movs	r2, #128	@ 0x80
 80005f8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005fa:	bf00      	nop
 80005fc:	3714      	adds	r7, #20
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	20000090 	.word	0x20000090
 800060c:	200000e4 	.word	0x200000e4

08000610 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000610:	b5b0      	push	{r4, r5, r7, lr}
 8000612:	b088      	sub	sp, #32
 8000614:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000616:	4b0a      	ldr	r3, [pc, #40]	@ (8000640 <MX_FREERTOS_Init+0x30>)
 8000618:	1d3c      	adds	r4, r7, #4
 800061a:	461d      	mov	r5, r3
 800061c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800061e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000620:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000624:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000628:	1d3b      	adds	r3, r7, #4
 800062a:	2100      	movs	r1, #0
 800062c:	4618      	mov	r0, r3
 800062e:	f003 f8dc 	bl	80037ea <osThreadCreate>
 8000632:	4603      	mov	r3, r0
 8000634:	4a03      	ldr	r2, [pc, #12]	@ (8000644 <MX_FREERTOS_Init+0x34>)
 8000636:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000638:	bf00      	nop
 800063a:	3720      	adds	r7, #32
 800063c:	46bd      	mov	sp, r7
 800063e:	bdb0      	pop	{r4, r5, r7, pc}
 8000640:	080066d8 	.word	0x080066d8
 8000644:	2000008c 	.word	0x2000008c

08000648 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000650:	2001      	movs	r0, #1
 8000652:	f003 f916 	bl	8003882 <osDelay>
 8000656:	e7fb      	b.n	8000650 <StartDefaultTask+0x8>

08000658 <MX_GPIO_Init>:
     PB11   ------> USB_OTG_HS_ULPI_D4
     PB14   ------> SPI2_MISO
     PB15   ------> SPI2_MOSI
*/
void MX_GPIO_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b090      	sub	sp, #64	@ 0x40
 800065c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800065e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000662:	2200      	movs	r2, #0
 8000664:	601a      	str	r2, [r3, #0]
 8000666:	605a      	str	r2, [r3, #4]
 8000668:	609a      	str	r2, [r3, #8]
 800066a:	60da      	str	r2, [r3, #12]
 800066c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800066e:	4bad      	ldr	r3, [pc, #692]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000672:	4aac      	ldr	r2, [pc, #688]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 8000674:	f043 0310 	orr.w	r3, r3, #16
 8000678:	6313      	str	r3, [r2, #48]	@ 0x30
 800067a:	4baa      	ldr	r3, [pc, #680]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 800067c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800067e:	f003 0310 	and.w	r3, r3, #16
 8000682:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000686:	4ba7      	ldr	r3, [pc, #668]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068a:	4aa6      	ldr	r2, [pc, #664]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 800068c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000690:	6313      	str	r3, [r2, #48]	@ 0x30
 8000692:	4ba4      	ldr	r3, [pc, #656]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000696:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800069a:	627b      	str	r3, [r7, #36]	@ 0x24
 800069c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800069e:	4ba1      	ldr	r3, [pc, #644]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a2:	4aa0      	ldr	r2, [pc, #640]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 80006a4:	f043 0302 	orr.w	r3, r3, #2
 80006a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006aa:	4b9e      	ldr	r3, [pc, #632]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ae:	f003 0302 	and.w	r3, r3, #2
 80006b2:	623b      	str	r3, [r7, #32]
 80006b4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006b6:	4b9b      	ldr	r3, [pc, #620]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ba:	4a9a      	ldr	r2, [pc, #616]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 80006bc:	f043 0308 	orr.w	r3, r3, #8
 80006c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006c2:	4b98      	ldr	r3, [pc, #608]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c6:	f003 0308 	and.w	r3, r3, #8
 80006ca:	61fb      	str	r3, [r7, #28]
 80006cc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ce:	4b95      	ldr	r3, [pc, #596]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d2:	4a94      	ldr	r2, [pc, #592]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 80006d4:	f043 0304 	orr.w	r3, r3, #4
 80006d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006da:	4b92      	ldr	r3, [pc, #584]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006de:	f003 0304 	and.w	r3, r3, #4
 80006e2:	61bb      	str	r3, [r7, #24]
 80006e4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006e6:	4b8f      	ldr	r3, [pc, #572]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ea:	4a8e      	ldr	r2, [pc, #568]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 80006ec:	f043 0301 	orr.w	r3, r3, #1
 80006f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006f2:	4b8c      	ldr	r3, [pc, #560]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	f003 0301 	and.w	r3, r3, #1
 80006fa:	617b      	str	r3, [r7, #20]
 80006fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80006fe:	4b89      	ldr	r3, [pc, #548]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	4a88      	ldr	r2, [pc, #544]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 8000704:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000708:	6313      	str	r3, [r2, #48]	@ 0x30
 800070a:	4b86      	ldr	r3, [pc, #536]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000712:	613b      	str	r3, [r7, #16]
 8000714:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000716:	4b83      	ldr	r3, [pc, #524]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071a:	4a82      	ldr	r2, [pc, #520]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 800071c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000720:	6313      	str	r3, [r2, #48]	@ 0x30
 8000722:	4b80      	ldr	r3, [pc, #512]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000726:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800072a:	60fb      	str	r3, [r7, #12]
 800072c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800072e:	4b7d      	ldr	r3, [pc, #500]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	4a7c      	ldr	r2, [pc, #496]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 8000734:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000738:	6313      	str	r3, [r2, #48]	@ 0x30
 800073a:	4b7a      	ldr	r3, [pc, #488]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000742:	60bb      	str	r3, [r7, #8]
 8000744:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000746:	4b77      	ldr	r3, [pc, #476]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074a:	4a76      	ldr	r2, [pc, #472]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 800074c:	f043 0320 	orr.w	r3, r3, #32
 8000750:	6313      	str	r3, [r2, #48]	@ 0x30
 8000752:	4b74      	ldr	r3, [pc, #464]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000756:	f003 0320 	and.w	r3, r3, #32
 800075a:	607b      	str	r3, [r7, #4]
 800075c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800075e:	4b71      	ldr	r3, [pc, #452]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000762:	4a70      	ldr	r2, [pc, #448]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 8000764:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000768:	6313      	str	r3, [r2, #48]	@ 0x30
 800076a:	4b6e      	ldr	r3, [pc, #440]	@ (8000924 <MX_GPIO_Init+0x2cc>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000772:	603b      	str	r3, [r7, #0]
 8000774:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000776:	2201      	movs	r2, #1
 8000778:	2120      	movs	r1, #32
 800077a:	486b      	ldr	r0, [pc, #428]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 800077c:	f001 fa1c 	bl	8001bb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin|LED_Pin|LCD_DISP_Pin, GPIO_PIN_RESET);
 8000780:	2200      	movs	r2, #0
 8000782:	f241 010e 	movw	r1, #4110	@ 0x100e
 8000786:	4869      	ldr	r0, [pc, #420]	@ (800092c <MX_GPIO_Init+0x2d4>)
 8000788:	f001 fa16 	bl	8001bb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 800078c:	2200      	movs	r2, #0
 800078e:	2108      	movs	r1, #8
 8000790:	4867      	ldr	r0, [pc, #412]	@ (8000930 <MX_GPIO_Init+0x2d8>)
 8000792:	f001 fa11 	bl	8001bb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8000796:	2200      	movs	r2, #0
 8000798:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800079c:	4865      	ldr	r0, [pc, #404]	@ (8000934 <MX_GPIO_Init+0x2dc>)
 800079e:	f001 fa0b 	bl	8001bb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 80007a2:	2200      	movs	r2, #0
 80007a4:	21c8      	movs	r1, #200	@ 0xc8
 80007a6:	4864      	ldr	r0, [pc, #400]	@ (8000938 <MX_GPIO_Init+0x2e0>)
 80007a8:	f001 fa06 	bl	8001bb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_B0_Pin */
  GPIO_InitStruct.Pin = LCD_B0_Pin;
 80007ac:	2310      	movs	r3, #16
 80007ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007b0:	2302      	movs	r3, #2
 80007b2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b4:	2300      	movs	r3, #0
 80007b6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b8:	2300      	movs	r3, #0
 80007ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80007bc:	230e      	movs	r3, #14
 80007be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80007c0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80007c4:	4619      	mov	r1, r3
 80007c6:	485d      	ldr	r0, [pc, #372]	@ (800093c <MX_GPIO_Init+0x2e4>)
 80007c8:	f001 f832 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 80007cc:	2308      	movs	r3, #8
 80007ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007d0:	2300      	movs	r3, #0
 80007d2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d4:	2300      	movs	r3, #0
 80007d6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80007d8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80007dc:	4619      	mov	r1, r3
 80007de:	4857      	ldr	r0, [pc, #348]	@ (800093c <MX_GPIO_Init+0x2e4>)
 80007e0:	f001 f826 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_D2_Pin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 80007e4:	2304      	movs	r3, #4
 80007e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007e8:	2302      	movs	r3, #2
 80007ea:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ec:	2300      	movs	r3, #0
 80007ee:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007f0:	2303      	movs	r3, #3
 80007f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80007f4:	2309      	movs	r3, #9
 80007f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 80007f8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80007fc:	4619      	mov	r1, r3
 80007fe:	484f      	ldr	r0, [pc, #316]	@ (800093c <MX_GPIO_Init+0x2e4>)
 8000800:	f001 f816 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8000804:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8000808:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800080a:	2302      	movs	r3, #2
 800080c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080e:	2300      	movs	r3, #0
 8000810:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000812:	2303      	movs	r3, #3
 8000814:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000816:	230b      	movs	r3, #11
 8000818:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800081a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800081e:	4619      	mov	r1, r3
 8000820:	4845      	ldr	r0, [pc, #276]	@ (8000938 <MX_GPIO_Init+0x2e0>)
 8000822:	f001 f805 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_NBL1_Pin FMC_NBL0_Pin FMC_D5_Pin FMC_D6_Pin
                           FMC_D8_Pin FMC_D11_Pin FMC_D4_Pin FMC_D7_Pin
                           FMC_D9_Pin FMC_D12_Pin FMC_D10_Pin */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8000826:	f64f 7383 	movw	r3, #65411	@ 0xff83
 800082a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800082c:	2302      	movs	r3, #2
 800082e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000830:	2300      	movs	r3, #0
 8000832:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000834:	2303      	movs	r3, #3
 8000836:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000838:	230c      	movs	r3, #12
 800083a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800083c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000840:	4619      	mov	r1, r3
 8000842:	483e      	ldr	r0, [pc, #248]	@ (800093c <MX_GPIO_Init+0x2e4>)
 8000844:	f000 fff4 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_SCL_D15_Pin ARDUINO_SDA_D14_Pin */
  GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8000848:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800084c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800084e:	2312      	movs	r3, #18
 8000850:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000852:	2300      	movs	r3, #0
 8000854:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000856:	2300      	movs	r3, #0
 8000858:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800085a:	2304      	movs	r3, #4
 800085c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800085e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000862:	4619      	mov	r1, r3
 8000864:	4836      	ldr	r0, [pc, #216]	@ (8000940 <MX_GPIO_Init+0x2e8>)
 8000866:	f000 ffe3 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 800086a:	f643 4323 	movw	r3, #15395	@ 0x3c23
 800086e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000870:	2302      	movs	r3, #2
 8000872:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000874:	2300      	movs	r3, #0
 8000876:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000878:	2303      	movs	r3, #3
 800087a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800087c:	230a      	movs	r3, #10
 800087e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000880:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000884:	4619      	mov	r1, r3
 8000886:	482e      	ldr	r0, [pc, #184]	@ (8000940 <MX_GPIO_Init+0x2e8>)
 8000888:	f000 ffd2 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D3_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 800088c:	2310      	movs	r3, #16
 800088e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000890:	2302      	movs	r3, #2
 8000892:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000898:	2300      	movs	r3, #0
 800089a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800089c:	2302      	movs	r3, #2
 800089e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 80008a0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80008a4:	4619      	mov	r1, r3
 80008a6:	4826      	ldr	r0, [pc, #152]	@ (8000940 <MX_GPIO_Init+0x2e8>)
 80008a8:	f000 ffc2 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPDIF_RX0_Pin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 80008ac:	2380      	movs	r3, #128	@ 0x80
 80008ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b0:	2302      	movs	r3, #2
 80008b2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b4:	2300      	movs	r3, #0
 80008b6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b8:	2300      	movs	r3, #0
 80008ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 80008bc:	2308      	movs	r3, #8
 80008be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 80008c0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80008c4:	4619      	mov	r1, r3
 80008c6:	4818      	ldr	r0, [pc, #96]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 80008c8:	f000 ffb2 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDMMC_CK_Pin SDMMC_D3_Pin SDMMC_D2_Pin PC9
                           PC8 */
  GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 80008cc:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80008d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d2:	2302      	movs	r3, #2
 80008d4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d6:	2300      	movs	r3, #0
 80008d8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008da:	2303      	movs	r3, #3
 80008dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80008de:	230c      	movs	r3, #12
 80008e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80008e6:	4619      	mov	r1, r3
 80008e8:	4816      	ldr	r0, [pc, #88]	@ (8000944 <MX_GPIO_Init+0x2ec>)
 80008ea:	f000 ffa1 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D9_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 80008ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80008f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f4:	2302      	movs	r3, #2
 80008f6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f8:	2300      	movs	r3, #0
 80008fa:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fc:	2300      	movs	r3, #0
 80008fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000900:	2301      	movs	r3, #1
 8000902:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8000904:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000908:	4619      	mov	r1, r3
 800090a:	480f      	ldr	r0, [pc, #60]	@ (8000948 <MX_GPIO_Init+0x2f0>)
 800090c:	f000 ff90 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D6_Pin DCMI_D7_Pin */
  GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8000910:	2360      	movs	r3, #96	@ 0x60
 8000912:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000914:	2302      	movs	r3, #2
 8000916:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000918:	2300      	movs	r3, #0
 800091a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091c:	2300      	movs	r3, #0
 800091e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000920:	230d      	movs	r3, #13
 8000922:	e013      	b.n	800094c <MX_GPIO_Init+0x2f4>
 8000924:	40023800 	.word	0x40023800
 8000928:	40020c00 	.word	0x40020c00
 800092c:	40022000 	.word	0x40022000
 8000930:	40022800 	.word	0x40022800
 8000934:	40021c00 	.word	0x40021c00
 8000938:	40021800 	.word	0x40021800
 800093c:	40021000 	.word	0x40021000
 8000940:	40020400 	.word	0x40020400
 8000944:	40020800 	.word	0x40020800
 8000948:	40020000 	.word	0x40020000
 800094c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800094e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000952:	4619      	mov	r1, r3
 8000954:	48bc      	ldr	r0, [pc, #752]	@ (8000c48 <MX_GPIO_Init+0x5f0>)
 8000956:	f000 ff6b 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_NCS_Pin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 800095a:	2340      	movs	r3, #64	@ 0x40
 800095c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095e:	2302      	movs	r3, #2
 8000960:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000966:	2303      	movs	r3, #3
 8000968:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800096a:	230a      	movs	r3, #10
 800096c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 800096e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000972:	4619      	mov	r1, r3
 8000974:	48b5      	ldr	r0, [pc, #724]	@ (8000c4c <MX_GPIO_Init+0x5f4>)
 8000976:	f000 ff5b 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_SDNCAS_Pin FMC_SDCLK_Pin FMC_A11_Pin FMC_A10_Pin
                           FMC_BA1_Pin FMC_BA0_Pin */
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 800097a:	f248 1333 	movw	r3, #33075	@ 0x8133
 800097e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000980:	2302      	movs	r3, #2
 8000982:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	2300      	movs	r3, #0
 8000986:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000988:	2303      	movs	r3, #3
 800098a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800098c:	230c      	movs	r3, #12
 800098e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000990:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000994:	4619      	mov	r1, r3
 8000996:	48ae      	ldr	r0, [pc, #696]	@ (8000c50 <MX_GPIO_Init+0x5f8>)
 8000998:	f000 ff4a 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_B1_Pin LCD_B2_Pin LCD_B3_Pin LCD_G4_Pin
                           LCD_G1_Pin LCD_G3_Pin LCD_G0_Pin LCD_G2_Pin
                           LCD_R7_Pin LCD_R5_Pin LCD_R6_Pin LCD_R4_Pin
                           LCD_R3_Pin LCD_R1_Pin LCD_R2_Pin */
  GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 800099c:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 80009a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009a2:	2302      	movs	r3, #2
 80009a4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a6:	2300      	movs	r3, #0
 80009a8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009aa:	2300      	movs	r3, #0
 80009ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80009ae:	230e      	movs	r3, #14
 80009b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80009b2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009b6:	4619      	mov	r1, r3
 80009b8:	48a6      	ldr	r0, [pc, #664]	@ (8000c54 <MX_GPIO_Init+0x5fc>)
 80009ba:	f000 ff39 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 80009be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009c4:	2300      	movs	r3, #0
 80009c6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c8:	2300      	movs	r3, #0
 80009ca:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80009cc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009d0:	4619      	mov	r1, r3
 80009d2:	48a0      	ldr	r0, [pc, #640]	@ (8000c54 <MX_GPIO_Init+0x5fc>)
 80009d4:	f000 ff2c 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 80009d8:	2340      	movs	r3, #64	@ 0x40
 80009da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009dc:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80009e0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e2:	2300      	movs	r3, #0
 80009e4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 80009e6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009ea:	4619      	mov	r1, r3
 80009ec:	489a      	ldr	r0, [pc, #616]	@ (8000c58 <MX_GPIO_Init+0x600>)
 80009ee:	f000 ff1f 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_D2_Pin FMC_D3_Pin FMC_D1_Pin FMC_D15_Pin
                           FMC_D0_Pin FMC_D14_Pin FMC_D13_Pin */
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 80009f2:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80009f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f8:	2302      	movs	r3, #2
 80009fa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fc:	2300      	movs	r3, #0
 80009fe:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a00:	2303      	movs	r3, #3
 8000a02:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a04:	230c      	movs	r3, #12
 8000a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a08:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	4892      	ldr	r0, [pc, #584]	@ (8000c58 <MX_GPIO_Init+0x600>)
 8000a10:	f000 ff0e 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin OTG_FS_ID_Pin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8000a14:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000a18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a1a:	2302      	movs	r3, #2
 8000a1c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a22:	2303      	movs	r3, #3
 8000a24:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000a26:	230a      	movs	r3, #10
 8000a28:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a2a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a2e:	4619      	mov	r1, r3
 8000a30:	488a      	ldr	r0, [pc, #552]	@ (8000c5c <MX_GPIO_Init+0x604>)
 8000a32:	f000 fefd 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI2_MCLKA_Pin SAI2_SCKA_Pin SAI2_FSA_Pin SAI2_SDA_Pin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8000a36:	23f0      	movs	r3, #240	@ 0xf0
 8000a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a42:	2300      	movs	r3, #0
 8000a44:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000a46:	230a      	movs	r3, #10
 8000a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000a4a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4883      	ldr	r0, [pc, #524]	@ (8000c60 <MX_GPIO_Init+0x608>)
 8000a52:	f000 feed 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_DE_Pin LCD_B7_Pin LCD_B6_Pin LCD_B5_Pin
                           LCD_G6_Pin LCD_G7_Pin LCD_G5_Pin */
  GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8000a56:	23f7      	movs	r3, #247	@ 0xf7
 8000a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a5a:	2302      	movs	r3, #2
 8000a5c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a62:	2300      	movs	r3, #0
 8000a64:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000a66:	230e      	movs	r3, #14
 8000a68:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8000a6a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a6e:	4619      	mov	r1, r3
 8000a70:	487c      	ldr	r0, [pc, #496]	@ (8000c64 <MX_GPIO_Init+0x60c>)
 8000a72:	f000 fedd 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_B4_Pin */
  GPIO_InitStruct.Pin = LCD_B4_Pin;
 8000a76:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a80:	2300      	movs	r3, #0
 8000a82:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a84:	2300      	movs	r3, #0
 8000a86:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000a88:	2309      	movs	r3, #9
 8000a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8000a8c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a90:	4619      	mov	r1, r3
 8000a92:	486f      	ldr	r0, [pc, #444]	@ (8000c50 <MX_GPIO_Init+0x5f8>)
 8000a94:	f000 fecc 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : SAI2_SDB_Pin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8000a98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a9e:	2302      	movs	r3, #2
 8000aa0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000aaa:	230a      	movs	r3, #10
 8000aac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8000aae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	4866      	ldr	r0, [pc, #408]	@ (8000c50 <MX_GPIO_Init+0x5f8>)
 8000ab6:	f000 febb 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000aba:	2320      	movs	r3, #32
 8000abc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000aca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ace:	4619      	mov	r1, r3
 8000ad0:	4861      	ldr	r0, [pc, #388]	@ (8000c58 <MX_GPIO_Init+0x600>)
 8000ad2:	f000 fead 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_D5_Pin */
  GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8000ad6:	2308      	movs	r3, #8
 8000ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ada:	2302      	movs	r3, #2
 8000adc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000ae6:	230d      	movs	r3, #13
 8000ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8000aea:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000aee:	4619      	mov	r1, r3
 8000af0:	4859      	ldr	r0, [pc, #356]	@ (8000c58 <MX_GPIO_Init+0x600>)
 8000af2:	f000 fe9d 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LED_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LED_Pin|LCD_DISP_Pin;
 8000af6:	f241 030e 	movw	r3, #4110	@ 0x100e
 8000afa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000afc:	2301      	movs	r3, #1
 8000afe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b00:	2300      	movs	r3, #0
 8000b02:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b04:	2300      	movs	r3, #0
 8000b06:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000b08:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4854      	ldr	r0, [pc, #336]	@ (8000c60 <MX_GPIO_Init+0x608>)
 8000b10:	f000 fe8e 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8000b14:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8000b22:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b26:	4619      	mov	r1, r3
 8000b28:	484f      	ldr	r0, [pc, #316]	@ (8000c68 <MX_GPIO_Init+0x610>)
 8000b2a:	f000 fe81 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_A0_Pin FMC_A1_Pin FMC_A2_Pin FMC_A3_Pin
                           FMC_A4_Pin FMC_A5_Pin FMC_A6_Pin FMC_A9_Pin
                           FMC_A7_Pin FMC_A8_Pin FMC_SDNRAS_Pin */
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8000b2e:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8000b32:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b34:	2302      	movs	r3, #2
 8000b36:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b3c:	2303      	movs	r3, #3
 8000b3e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b40:	230c      	movs	r3, #12
 8000b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b44:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b48:	4619      	mov	r1, r3
 8000b4a:	4848      	ldr	r0, [pc, #288]	@ (8000c6c <MX_GPIO_Init+0x614>)
 8000b4c:	f000 fe70 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_HSYNC_Pin LCD_VSYNC_Pin LCD_R0_Pin LCD_CLK_Pin */
  GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8000b50:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8000b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b56:	2302      	movs	r3, #2
 8000b58:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000b62:	230e      	movs	r3, #14
 8000b64:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000b66:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	483c      	ldr	r0, [pc, #240]	@ (8000c60 <MX_GPIO_Init+0x608>)
 8000b6e:	f000 fe5f 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8000b72:	2308      	movs	r3, #8
 8000b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b76:	2301      	movs	r3, #1
 8000b78:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8000b82:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b86:	4619      	mov	r1, r3
 8000b88:	4836      	ldr	r0, [pc, #216]	@ (8000c64 <MX_GPIO_Init+0x60c>)
 8000b8a:	f000 fe51 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_VSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8000b8e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b94:	2302      	movs	r3, #2
 8000b96:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000ba0:	230d      	movs	r3, #13
 8000ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8000ba4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ba8:	4619      	mov	r1, r3
 8000baa:	4829      	ldr	r0, [pc, #164]	@ (8000c50 <MX_GPIO_Init+0x5f8>)
 8000bac:	f000 fe40 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000bb0:	2310      	movs	r3, #16
 8000bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000bbc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4825      	ldr	r0, [pc, #148]	@ (8000c58 <MX_GPIO_Init+0x600>)
 8000bc4:	f000 fe34 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC_D0_Pin */
  GPIO_InitStruct.Pin = SDMMC_D0_Pin;
 8000bc8:	2304      	movs	r3, #4
 8000bca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bcc:	2302      	movs	r3, #2
 8000bce:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bd4:	2303      	movs	r3, #3
 8000bd6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000bd8:	230c      	movs	r3, #12
 8000bda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SDMMC_D0_GPIO_Port, &GPIO_InitStruct);
 8000bdc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000be0:	4619      	mov	r1, r3
 8000be2:	481d      	ldr	r0, [pc, #116]	@ (8000c58 <MX_GPIO_Init+0x600>)
 8000be4:	f000 fe24 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8000be8:	f248 0304 	movw	r3, #32772	@ 0x8004
 8000bec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000bf6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	481c      	ldr	r0, [pc, #112]	@ (8000c70 <MX_GPIO_Init+0x618>)
 8000bfe:	f000 fe17 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8000c02:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c08:	2301      	movs	r3, #1
 8000c0a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c10:	2300      	movs	r3, #0
 8000c12:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000c14:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c18:	4619      	mov	r1, r3
 8000c1a:	4815      	ldr	r0, [pc, #84]	@ (8000c70 <MX_GPIO_Init+0x618>)
 8000c1c:	f000 fe08 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D4_Pin DCMI_D3_Pin DCMI_D0_Pin DCMI_D2_Pin
                           DCMI_D1_Pin */
  GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8000c20:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 8000c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |DCMI_D1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c26:	2302      	movs	r3, #2
 8000c28:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000c32:	230d      	movs	r3, #13
 8000c34:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000c36:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	480c      	ldr	r0, [pc, #48]	@ (8000c70 <MX_GPIO_Init+0x618>)
 8000c3e:	f000 fdf7 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_CS_D5_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8000c42:	2301      	movs	r3, #1
 8000c44:	e016      	b.n	8000c74 <MX_GPIO_Init+0x61c>
 8000c46:	bf00      	nop
 8000c48:	40021000 	.word	0x40021000
 8000c4c:	40020400 	.word	0x40020400
 8000c50:	40021800 	.word	0x40021800
 8000c54:	40022400 	.word	0x40022400
 8000c58:	40020c00 	.word	0x40020c00
 8000c5c:	40020000 	.word	0x40020000
 8000c60:	40022000 	.word	0x40022000
 8000c64:	40022800 	.word	0x40022800
 8000c68:	40020800 	.word	0x40020800
 8000c6c:	40021400 	.word	0x40021400
 8000c70:	40021c00 	.word	0x40021c00
 8000c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c76:	2302      	movs	r3, #2
 8000c78:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000c82:	2302      	movs	r3, #2
 8000c84:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8000c86:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	48a4      	ldr	r0, [pc, #656]	@ (8000f20 <MX_GPIO_Init+0x8c8>)
 8000c8e:	f000 fdcf 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8000c92:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000c96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000ca0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	489e      	ldr	r0, [pc, #632]	@ (8000f20 <MX_GPIO_Init+0x8c8>)
 8000ca8:	f000 fdc2 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D10_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8000cac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000cb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8000cc2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	4896      	ldr	r0, [pc, #600]	@ (8000f24 <MX_GPIO_Init+0x8cc>)
 8000cca:	f000 fdb1 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8000cce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000cd4:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000cd8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8000cde:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	488e      	ldr	r0, [pc, #568]	@ (8000f20 <MX_GPIO_Init+0x8c8>)
 8000ce6:	f000 fda3 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_RX_D0_Pin ARDUINO_TX_D1_Pin */
  GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8000cea:	23c0      	movs	r3, #192	@ 0xc0
 8000cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cee:	2302      	movs	r3, #2
 8000cf0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cf6:	2303      	movs	r3, #3
 8000cf8:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000cfa:	2308      	movs	r3, #8
 8000cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cfe:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d02:	4619      	mov	r1, r3
 8000d04:	4888      	ldr	r0, [pc, #544]	@ (8000f28 <MX_GPIO_Init+0x8d0>)
 8000d06:	f000 fd93 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8000d0a:	2310      	movs	r3, #16
 8000d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0e:	2302      	movs	r3, #2
 8000d10:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d12:	2300      	movs	r3, #0
 8000d14:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d16:	2303      	movs	r3, #3
 8000d18:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000d1a:	230a      	movs	r3, #10
 8000d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8000d1e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d22:	4619      	mov	r1, r3
 8000d24:	4881      	ldr	r0, [pc, #516]	@ (8000f2c <MX_GPIO_Init+0x8d4>)
 8000d26:	f000 fd83 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_SDNME_Pin FMC_SDNE0_Pin */
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8000d2a:	2328      	movs	r3, #40	@ 0x28
 8000d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2e:	2302      	movs	r3, #2
 8000d30:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d32:	2300      	movs	r3, #0
 8000d34:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d36:	2303      	movs	r3, #3
 8000d38:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000d3a:	230c      	movs	r3, #12
 8000d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000d3e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d42:	4619      	mov	r1, r3
 8000d44:	4879      	ldr	r0, [pc, #484]	@ (8000f2c <MX_GPIO_Init+0x8d4>)
 8000d46:	f000 fd73 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8000d4a:	23c8      	movs	r3, #200	@ 0xc8
 8000d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d4e:	2301      	movs	r3, #1
 8000d50:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d52:	2300      	movs	r3, #0
 8000d54:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d56:	2300      	movs	r3, #0
 8000d58:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d5a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d5e:	4619      	mov	r1, r3
 8000d60:	4873      	ldr	r0, [pc, #460]	@ (8000f30 <MX_GPIO_Init+0x8d8>)
 8000d62:	f000 fd65 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_A4_Pin ARDUINO_A5_Pin ARDUINO_A1_Pin ARDUINO_A2_Pin
                           ARDUINO_A3_Pin */
  GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8000d66:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8000d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ARDUINO_A3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d6c:	2303      	movs	r3, #3
 8000d6e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d70:	2300      	movs	r3, #0
 8000d72:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000d74:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d78:	4619      	mov	r1, r3
 8000d7a:	486e      	ldr	r0, [pc, #440]	@ (8000f34 <MX_GPIO_Init+0x8dc>)
 8000d7c:	f000 fd58 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : FMC_SDCKE0_Pin */
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8000d80:	2308      	movs	r3, #8
 8000d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d84:	2302      	movs	r3, #2
 8000d86:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d8c:	2303      	movs	r3, #3
 8000d8e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000d90:	230c      	movs	r3, #12
 8000d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8000d94:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d98:	4619      	mov	r1, r3
 8000d9a:	4863      	ldr	r0, [pc, #396]	@ (8000f28 <MX_GPIO_Init+0x8d0>)
 8000d9c:	f000 fd48 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8000da0:	2305      	movs	r3, #5
 8000da2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da4:	2302      	movs	r3, #2
 8000da6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da8:	2300      	movs	r3, #0
 8000daa:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dac:	2303      	movs	r3, #3
 8000dae:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000db0:	230a      	movs	r3, #10
 8000db2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000db4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000db8:	4619      	mov	r1, r3
 8000dba:	485b      	ldr	r0, [pc, #364]	@ (8000f28 <MX_GPIO_Init+0x8d0>)
 8000dbc:	f000 fd38 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000dc0:	2332      	movs	r3, #50	@ 0x32
 8000dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc4:	2302      	movs	r3, #2
 8000dc6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dcc:	2303      	movs	r3, #3
 8000dce:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000dd0:	230b      	movs	r3, #11
 8000dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dd4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000dd8:	4619      	mov	r1, r3
 8000dda:	4853      	ldr	r0, [pc, #332]	@ (8000f28 <MX_GPIO_Init+0x8d0>)
 8000ddc:	f000 fd28 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000de0:	2304      	movs	r3, #4
 8000de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de4:	2302      	movs	r3, #2
 8000de6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de8:	2300      	movs	r3, #0
 8000dea:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dec:	2303      	movs	r3, #3
 8000dee:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000df0:	2309      	movs	r3, #9
 8000df2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000df4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000df8:	4619      	mov	r1, r3
 8000dfa:	484f      	ldr	r0, [pc, #316]	@ (8000f38 <MX_GPIO_Init+0x8e0>)
 8000dfc:	f000 fd18 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_D1_Pin QSPI_D3_Pin QSPI_D0_Pin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8000e00:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8000e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e06:	2302      	movs	r3, #2
 8000e08:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e0e:	2303      	movs	r3, #3
 8000e10:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000e12:	2309      	movs	r3, #9
 8000e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e16:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	4847      	ldr	r0, [pc, #284]	@ (8000f3c <MX_GPIO_Init+0x8e4>)
 8000e1e:	f000 fd07 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8000e22:	2304      	movs	r3, #4
 8000e24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e26:	2300      	movs	r3, #0
 8000e28:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8000e2e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e32:	4619      	mov	r1, r3
 8000e34:	483e      	ldr	r0, [pc, #248]	@ (8000f30 <MX_GPIO_Init+0x8d8>)
 8000e36:	f000 fcfb 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000e3a:	2386      	movs	r3, #134	@ 0x86
 8000e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e42:	2300      	movs	r3, #0
 8000e44:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e46:	2303      	movs	r3, #3
 8000e48:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e4a:	230b      	movs	r3, #11
 8000e4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e4e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e52:	4619      	mov	r1, r3
 8000e54:	4833      	ldr	r0, [pc, #204]	@ (8000f24 <MX_GPIO_Init+0x8cc>)
 8000e56:	f000 fceb 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_A0_Pin */
  GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e5e:	2303      	movs	r3, #3
 8000e60:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e62:	2300      	movs	r3, #0
 8000e64:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8000e66:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	482d      	ldr	r0, [pc, #180]	@ (8000f24 <MX_GPIO_Init+0x8cc>)
 8000e6e:	f000 fcdf 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_HSYNC_Pin PA6 */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8000e72:	2350      	movs	r3, #80	@ 0x50
 8000e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e76:	2302      	movs	r3, #2
 8000e78:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000e82:	230d      	movs	r3, #13
 8000e84:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e86:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	4825      	ldr	r0, [pc, #148]	@ (8000f24 <MX_GPIO_Init+0x8cc>)
 8000e8e:	f000 fccf 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_SCL_Pin LCD_SDA_Pin */
  GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8000e92:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e98:	2312      	movs	r3, #18
 8000e9a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000ea4:	2304      	movs	r3, #4
 8000ea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000ea8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000eac:	4619      	mov	r1, r3
 8000eae:	481f      	ldr	r0, [pc, #124]	@ (8000f2c <MX_GPIO_Init+0x8d4>)
 8000eb0:	f000 fcbe 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8000eb4:	2328      	movs	r3, #40	@ 0x28
 8000eb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb8:	2302      	movs	r3, #2
 8000eba:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec0:	2303      	movs	r3, #3
 8000ec2:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000ec4:	230a      	movs	r3, #10
 8000ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ec8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ecc:	4619      	mov	r1, r3
 8000ece:	4815      	ldr	r0, [pc, #84]	@ (8000f24 <MX_GPIO_Init+0x8cc>)
 8000ed0:	f000 fcae 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D6_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8000ed4:	2340      	movs	r3, #64	@ 0x40
 8000ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000edc:	2300      	movs	r3, #0
 8000ede:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8000ee4:	2309      	movs	r3, #9
 8000ee6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8000ee8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000eec:	4619      	mov	r1, r3
 8000eee:	480f      	ldr	r0, [pc, #60]	@ (8000f2c <MX_GPIO_Init+0x8d4>)
 8000ef0:	f000 fc9e 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_MISO_D12_Pin ARDUINO_MOSI_PWM_D11_Pin */
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8000ef4:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efa:	2302      	movs	r3, #2
 8000efc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f02:	2300      	movs	r3, #0
 8000f04:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f06:	2305      	movs	r3, #5
 8000f08:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f0a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4809      	ldr	r0, [pc, #36]	@ (8000f38 <MX_GPIO_Init+0x8e0>)
 8000f12:	f000 fc8d 	bl	8001830 <HAL_GPIO_Init>

}
 8000f16:	bf00      	nop
 8000f18:	3740      	adds	r7, #64	@ 0x40
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40022000 	.word	0x40022000
 8000f24:	40020000 	.word	0x40020000
 8000f28:	40020800 	.word	0x40020800
 8000f2c:	40021c00 	.word	0x40021c00
 8000f30:	40021800 	.word	0x40021800
 8000f34:	40021400 	.word	0x40021400
 8000f38:	40020400 	.word	0x40020400
 8000f3c:	40020c00 	.word	0x40020c00

08000f40 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000f44:	f3bf 8f4f 	dsb	sy
}
 8000f48:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000f4a:	4b06      	ldr	r3, [pc, #24]	@ (8000f64 <__NVIC_SystemReset+0x24>)
 8000f4c:	68db      	ldr	r3, [r3, #12]
 8000f4e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000f52:	4904      	ldr	r1, [pc, #16]	@ (8000f64 <__NVIC_SystemReset+0x24>)
 8000f54:	4b04      	ldr	r3, [pc, #16]	@ (8000f68 <__NVIC_SystemReset+0x28>)
 8000f56:	4313      	orrs	r3, r2
 8000f58:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f5a:	f3bf 8f4f 	dsb	sy
}
 8000f5e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000f60:	bf00      	nop
 8000f62:	e7fd      	b.n	8000f60 <__NVIC_SystemReset+0x20>
 8000f64:	e000ed00 	.word	0xe000ed00
 8000f68:	05fa0004 	.word	0x05fa0004

08000f6c <__io_putchar>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
void MX_FREERTOS_Init(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int chr)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&chr, 1, HAL_MAX_DELAY);
 8000f74:	1d39      	adds	r1, r7, #4
 8000f76:	f04f 33ff 	mov.w	r3, #4294967295
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	4803      	ldr	r0, [pc, #12]	@ (8000f8c <__io_putchar+0x20>)
 8000f7e:	f001 ff5d 	bl	8002e3c <HAL_UART_Transmit>
	return chr;
 8000f82:	687b      	ldr	r3, [r7, #4]
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3708      	adds	r7, #8
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	200002ec 	.word	0x200002ec

08000f90 <taskGive>:
	}
}
*/

void taskGive(void *pvParameters)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
	TickType_t timerValue;

	for (;;)
	{
		timerValue = HAL_GetTick();
 8000f98:	f000 fb58 	bl	800164c <HAL_GetTick>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	60fb      	str	r3, [r7, #12]
		printf("taskGive: envoi de %lu dans la queue\r\n", timerValue);
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4812      	ldr	r0, [pc, #72]	@ (8000ff0 <taskGive+0x60>)
 8000fa6:	f004 fcad 	bl	8005904 <iprintf>

		if (xQueueSend(xQueue, &timerValue, portMAX_DELAY) != pdPASS)
 8000faa:	4b12      	ldr	r3, [pc, #72]	@ (8000ff4 <taskGive+0x64>)
 8000fac:	6818      	ldr	r0, [r3, #0]
 8000fae:	f107 010c 	add.w	r1, r7, #12
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8000fb8:	f002 fdfa 	bl	8003bb0 <xQueueGenericSend>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d002      	beq.n	8000fc8 <taskGive+0x38>
		{
			printf("taskGive: ERREUR d'envoi dans la queue !\r\n");
 8000fc2:	480d      	ldr	r0, [pc, #52]	@ (8000ff8 <taskGive+0x68>)
 8000fc4:	f004 fd06 	bl	80059d4 <puts>
		}

		vTaskDelay(pdMS_TO_TICKS(delay_ms));
 8000fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8000ffc <taskGive+0x6c>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000fd0:	fb02 f303 	mul.w	r3, r2, r3
 8000fd4:	4a0a      	ldr	r2, [pc, #40]	@ (8001000 <taskGive+0x70>)
 8000fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8000fda:	099b      	lsrs	r3, r3, #6
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f003 fa89 	bl	80044f4 <vTaskDelay>
		delay_ms += 100;
 8000fe2:	4b06      	ldr	r3, [pc, #24]	@ (8000ffc <taskGive+0x6c>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	3364      	adds	r3, #100	@ 0x64
 8000fe8:	4a04      	ldr	r2, [pc, #16]	@ (8000ffc <taskGive+0x6c>)
 8000fea:	6013      	str	r3, [r2, #0]
		timerValue = HAL_GetTick();
 8000fec:	e7d4      	b.n	8000f98 <taskGive+0x8>
 8000fee:	bf00      	nop
 8000ff0:	08006704 	.word	0x08006704
 8000ff4:	200002e4 	.word	0x200002e4
 8000ff8:	0800672c 	.word	0x0800672c
 8000ffc:	20000000 	.word	0x20000000
 8001000:	10624dd3 	.word	0x10624dd3

08001004 <taskTake>:
	}
}

void taskTake(void *pvParameters)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
	TickType_t receivedValue;

	for (;;)
	{
		printf("taskTake: attente d'une valeur dans la queue...\r\n");
 800100c:	480c      	ldr	r0, [pc, #48]	@ (8001040 <taskTake+0x3c>)
 800100e:	f004 fce1 	bl	80059d4 <puts>

		if (xQueueReceive(xQueue, &receivedValue, pdMS_TO_TICKS(1000)) == pdTRUE)
 8001012:	4b0c      	ldr	r3, [pc, #48]	@ (8001044 <taskTake+0x40>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f107 010c 	add.w	r1, r7, #12
 800101a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800101e:	4618      	mov	r0, r3
 8001020:	f002 fed0 	bl	8003dc4 <xQueueReceive>
 8001024:	4603      	mov	r3, r0
 8001026:	2b01      	cmp	r3, #1
 8001028:	d105      	bne.n	8001036 <taskTake+0x32>
		{
			printf("taskTake: reu %lu depuis la queue !\r\n", receivedValue);
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	4619      	mov	r1, r3
 800102e:	4806      	ldr	r0, [pc, #24]	@ (8001048 <taskTake+0x44>)
 8001030:	f004 fc68 	bl	8005904 <iprintf>
 8001034:	e7ea      	b.n	800100c <taskTake+0x8>
		}
		else
		{
			printf("taskTake: Timeout! Aucune donne reue.\r\n");
 8001036:	4805      	ldr	r0, [pc, #20]	@ (800104c <taskTake+0x48>)
 8001038:	f004 fccc 	bl	80059d4 <puts>
			NVIC_SystemReset();
 800103c:	f7ff ff80 	bl	8000f40 <__NVIC_SystemReset>
 8001040:	08006758 	.word	0x08006758
 8001044:	200002e4 	.word	0x200002e4
 8001048:	0800678c 	.word	0x0800678c
 800104c:	080067b4 	.word	0x080067b4

08001050 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001056:	f000 faa8 	bl	80015aa <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800105a:	f000 f84f 	bl	80010fc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800105e:	f7ff fafb 	bl	8000658 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 8001062:	f000 f9c7 	bl	80013f4 <MX_USART1_UART_Init>

	/*
	xTaskCreate(taskGive, "Give", 128, NULL, 1, NULL);
	xTaskCreate(taskTake, "Take", 128, NULL, 2, &xTaskTakeHandle); */

	xQueue = xQueueCreate(5, sizeof(TickType_t));
 8001066:	2200      	movs	r2, #0
 8001068:	2104      	movs	r1, #4
 800106a:	2005      	movs	r0, #5
 800106c:	f002 fd3e 	bl	8003aec <xQueueGenericCreate>
 8001070:	4603      	mov	r3, r0
 8001072:	4a1b      	ldr	r2, [pc, #108]	@ (80010e0 <main+0x90>)
 8001074:	6013      	str	r3, [r2, #0]
	if (xQueue == NULL) {
 8001076:	4b1a      	ldr	r3, [pc, #104]	@ (80010e0 <main+0x90>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d101      	bne.n	8001082 <main+0x32>
		Error_Handler(); // Erreur de cration
 800107e:	f000 f8ad 	bl	80011dc <Error_Handler>
	}

	xTaskCreate(taskGive, "Give", 128, NULL, 1, NULL);
 8001082:	2300      	movs	r3, #0
 8001084:	9301      	str	r3, [sp, #4]
 8001086:	2301      	movs	r3, #1
 8001088:	9300      	str	r3, [sp, #0]
 800108a:	2300      	movs	r3, #0
 800108c:	2280      	movs	r2, #128	@ 0x80
 800108e:	4915      	ldr	r1, [pc, #84]	@ (80010e4 <main+0x94>)
 8001090:	4815      	ldr	r0, [pc, #84]	@ (80010e8 <main+0x98>)
 8001092:	f003 f8f5 	bl	8004280 <xTaskCreate>
	xTaskCreate(taskTake, "Take", 128, NULL, 2, NULL);
 8001096:	2300      	movs	r3, #0
 8001098:	9301      	str	r3, [sp, #4]
 800109a:	2302      	movs	r3, #2
 800109c:	9300      	str	r3, [sp, #0]
 800109e:	2300      	movs	r3, #0
 80010a0:	2280      	movs	r2, #128	@ 0x80
 80010a2:	4912      	ldr	r1, [pc, #72]	@ (80010ec <main+0x9c>)
 80010a4:	4812      	ldr	r0, [pc, #72]	@ (80010f0 <main+0xa0>)
 80010a6:	f003 f8eb 	bl	8004280 <xTaskCreate>
	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 80010aa:	f7ff fab1 	bl	8000610 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 80010ae:	f002 fb95 	bl	80037dc <osKernelStart>
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		//HAL_Delay(100);
		if (HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin) == GPIO_PIN_SET) {
 80010b2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80010b6:	480f      	ldr	r0, [pc, #60]	@ (80010f4 <main+0xa4>)
 80010b8:	f000 fd66 	bl	8001b88 <HAL_GPIO_ReadPin>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d105      	bne.n	80010ce <main+0x7e>
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);  // Allume la LED
 80010c2:	2201      	movs	r2, #1
 80010c4:	2102      	movs	r1, #2
 80010c6:	480b      	ldr	r0, [pc, #44]	@ (80010f4 <main+0xa4>)
 80010c8:	f000 fd76 	bl	8001bb8 <HAL_GPIO_WritePin>
 80010cc:	e004      	b.n	80010d8 <main+0x88>
		} else {
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);  // teint la LED
 80010ce:	2200      	movs	r2, #0
 80010d0:	2102      	movs	r1, #2
 80010d2:	4808      	ldr	r0, [pc, #32]	@ (80010f4 <main+0xa4>)
 80010d4:	f000 fd70 	bl	8001bb8 <HAL_GPIO_WritePin>
		}
		printf("Test printf bien\r\n");
 80010d8:	4807      	ldr	r0, [pc, #28]	@ (80010f8 <main+0xa8>)
 80010da:	f004 fc7b 	bl	80059d4 <puts>
		if (HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin) == GPIO_PIN_SET) {
 80010de:	e7e8      	b.n	80010b2 <main+0x62>
 80010e0:	200002e4 	.word	0x200002e4
 80010e4:	080067e0 	.word	0x080067e0
 80010e8:	08000f91 	.word	0x08000f91
 80010ec:	080067e8 	.word	0x080067e8
 80010f0:	08001005 	.word	0x08001005
 80010f4:	40022000 	.word	0x40022000
 80010f8:	080067f0 	.word	0x080067f0

080010fc <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b094      	sub	sp, #80	@ 0x50
 8001100:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001102:	f107 0320 	add.w	r3, r7, #32
 8001106:	2230      	movs	r2, #48	@ 0x30
 8001108:	2100      	movs	r1, #0
 800110a:	4618      	mov	r0, r3
 800110c:	f004 fd42 	bl	8005b94 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001110:	f107 030c 	add.w	r3, r7, #12
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
 800111a:	609a      	str	r2, [r3, #8]
 800111c:	60da      	str	r2, [r3, #12]
 800111e:	611a      	str	r2, [r3, #16]

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 8001120:	f000 fd64 	bl	8001bec <HAL_PWR_EnableBkUpAccess>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001124:	4b2b      	ldr	r3, [pc, #172]	@ (80011d4 <SystemClock_Config+0xd8>)
 8001126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001128:	4a2a      	ldr	r2, [pc, #168]	@ (80011d4 <SystemClock_Config+0xd8>)
 800112a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800112e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001130:	4b28      	ldr	r3, [pc, #160]	@ (80011d4 <SystemClock_Config+0xd8>)
 8001132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001134:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001138:	60bb      	str	r3, [r7, #8]
 800113a:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800113c:	4b26      	ldr	r3, [pc, #152]	@ (80011d8 <SystemClock_Config+0xdc>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a25      	ldr	r2, [pc, #148]	@ (80011d8 <SystemClock_Config+0xdc>)
 8001142:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001146:	6013      	str	r3, [r2, #0]
 8001148:	4b23      	ldr	r3, [pc, #140]	@ (80011d8 <SystemClock_Config+0xdc>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001150:	607b      	str	r3, [r7, #4]
 8001152:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001154:	2301      	movs	r3, #1
 8001156:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001158:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800115c:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800115e:	2302      	movs	r3, #2
 8001160:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001162:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001166:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 25;
 8001168:	2319      	movs	r3, #25
 800116a:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 432;
 800116c:	f44f 73d8 	mov.w	r3, #432	@ 0x1b0
 8001170:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001172:	2302      	movs	r3, #2
 8001174:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8001176:	2302      	movs	r3, #2
 8001178:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800117a:	f107 0320 	add.w	r3, r7, #32
 800117e:	4618      	mov	r0, r3
 8001180:	f000 fd94 	bl	8001cac <HAL_RCC_OscConfig>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <SystemClock_Config+0x92>
	{
		Error_Handler();
 800118a:	f000 f827 	bl	80011dc <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800118e:	f000 fd3d 	bl	8001c0c <HAL_PWREx_EnableOverDrive>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <SystemClock_Config+0xa0>
	{
		Error_Handler();
 8001198:	f000 f820 	bl	80011dc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800119c:	230f      	movs	r3, #15
 800119e:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011a0:	2302      	movs	r3, #2
 80011a2:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011a4:	2300      	movs	r3, #0
 80011a6:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011a8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80011ac:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011b2:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80011b4:	f107 030c 	add.w	r3, r7, #12
 80011b8:	2107      	movs	r1, #7
 80011ba:	4618      	mov	r0, r3
 80011bc:	f001 f81a 	bl	80021f4 <HAL_RCC_ClockConfig>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <SystemClock_Config+0xce>
	{
		Error_Handler();
 80011c6:	f000 f809 	bl	80011dc <Error_Handler>
	}
}
 80011ca:	bf00      	nop
 80011cc:	3750      	adds	r7, #80	@ 0x50
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40023800 	.word	0x40023800
 80011d8:	40007000 	.word	0x40007000

080011dc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80011e0:	b672      	cpsid	i
}
 80011e2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80011e4:	bf00      	nop
 80011e6:	e7fd      	b.n	80011e4 <Error_Handler+0x8>

080011e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80011ee:	4b11      	ldr	r3, [pc, #68]	@ (8001234 <HAL_MspInit+0x4c>)
 80011f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011f2:	4a10      	ldr	r2, [pc, #64]	@ (8001234 <HAL_MspInit+0x4c>)
 80011f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80011fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001234 <HAL_MspInit+0x4c>)
 80011fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001202:	607b      	str	r3, [r7, #4]
 8001204:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001206:	4b0b      	ldr	r3, [pc, #44]	@ (8001234 <HAL_MspInit+0x4c>)
 8001208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800120a:	4a0a      	ldr	r2, [pc, #40]	@ (8001234 <HAL_MspInit+0x4c>)
 800120c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001210:	6453      	str	r3, [r2, #68]	@ 0x44
 8001212:	4b08      	ldr	r3, [pc, #32]	@ (8001234 <HAL_MspInit+0x4c>)
 8001214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001216:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800121a:	603b      	str	r3, [r7, #0]
 800121c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800121e:	2200      	movs	r2, #0
 8001220:	210f      	movs	r1, #15
 8001222:	f06f 0001 	mvn.w	r0, #1
 8001226:	f000 fada 	bl	80017de <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800122a:	bf00      	nop
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	40023800 	.word	0x40023800

08001238 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800123c:	bf00      	nop
 800123e:	e7fd      	b.n	800123c <NMI_Handler+0x4>

08001240 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001244:	bf00      	nop
 8001246:	e7fd      	b.n	8001244 <HardFault_Handler+0x4>

08001248 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800124c:	bf00      	nop
 800124e:	e7fd      	b.n	800124c <MemManage_Handler+0x4>

08001250 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001254:	bf00      	nop
 8001256:	e7fd      	b.n	8001254 <BusFault_Handler+0x4>

08001258 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800125c:	bf00      	nop
 800125e:	e7fd      	b.n	800125c <UsageFault_Handler+0x4>

08001260 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001264:	bf00      	nop
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr

0800126e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800126e:	b580      	push	{r7, lr}
 8001270:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001272:	f000 f9d7 	bl	8001624 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001276:	f003 fd93 	bl	8004da0 <xTaskGetSchedulerState>
 800127a:	4603      	mov	r3, r0
 800127c:	2b01      	cmp	r3, #1
 800127e:	d001      	beq.n	8001284 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001280:	f004 f842 	bl	8005308 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001284:	bf00      	nop
 8001286:	bd80      	pop	{r7, pc}

08001288 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b086      	sub	sp, #24
 800128c:	af00      	add	r7, sp, #0
 800128e:	60f8      	str	r0, [r7, #12]
 8001290:	60b9      	str	r1, [r7, #8]
 8001292:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001294:	2300      	movs	r3, #0
 8001296:	617b      	str	r3, [r7, #20]
 8001298:	e00a      	b.n	80012b0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800129a:	f3af 8000 	nop.w
 800129e:	4601      	mov	r1, r0
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	1c5a      	adds	r2, r3, #1
 80012a4:	60ba      	str	r2, [r7, #8]
 80012a6:	b2ca      	uxtb	r2, r1
 80012a8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	3301      	adds	r3, #1
 80012ae:	617b      	str	r3, [r7, #20]
 80012b0:	697a      	ldr	r2, [r7, #20]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	dbf0      	blt.n	800129a <_read+0x12>
  }

  return len;
 80012b8:	687b      	ldr	r3, [r7, #4]
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3718      	adds	r7, #24
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}

080012c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012c2:	b580      	push	{r7, lr}
 80012c4:	b086      	sub	sp, #24
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	60f8      	str	r0, [r7, #12]
 80012ca:	60b9      	str	r1, [r7, #8]
 80012cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ce:	2300      	movs	r3, #0
 80012d0:	617b      	str	r3, [r7, #20]
 80012d2:	e009      	b.n	80012e8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	1c5a      	adds	r2, r3, #1
 80012d8:	60ba      	str	r2, [r7, #8]
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff fe45 	bl	8000f6c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	3301      	adds	r3, #1
 80012e6:	617b      	str	r3, [r7, #20]
 80012e8:	697a      	ldr	r2, [r7, #20]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	dbf1      	blt.n	80012d4 <_write+0x12>
  }
  return len;
 80012f0:	687b      	ldr	r3, [r7, #4]
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3718      	adds	r7, #24
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}

080012fa <_close>:

int _close(int file)
{
 80012fa:	b480      	push	{r7}
 80012fc:	b083      	sub	sp, #12
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001302:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001306:	4618      	mov	r0, r3
 8001308:	370c      	adds	r7, #12
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr

08001312 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001312:	b480      	push	{r7}
 8001314:	b083      	sub	sp, #12
 8001316:	af00      	add	r7, sp, #0
 8001318:	6078      	str	r0, [r7, #4]
 800131a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001322:	605a      	str	r2, [r3, #4]
  return 0;
 8001324:	2300      	movs	r3, #0
}
 8001326:	4618      	mov	r0, r3
 8001328:	370c      	adds	r7, #12
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr

08001332 <_isatty>:

int _isatty(int file)
{
 8001332:	b480      	push	{r7}
 8001334:	b083      	sub	sp, #12
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800133a:	2301      	movs	r3, #1
}
 800133c:	4618      	mov	r0, r3
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr

08001348 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001354:	2300      	movs	r3, #0
}
 8001356:	4618      	mov	r0, r3
 8001358:	3714      	adds	r7, #20
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
	...

08001364 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b086      	sub	sp, #24
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800136c:	4a14      	ldr	r2, [pc, #80]	@ (80013c0 <_sbrk+0x5c>)
 800136e:	4b15      	ldr	r3, [pc, #84]	@ (80013c4 <_sbrk+0x60>)
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001378:	4b13      	ldr	r3, [pc, #76]	@ (80013c8 <_sbrk+0x64>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d102      	bne.n	8001386 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001380:	4b11      	ldr	r3, [pc, #68]	@ (80013c8 <_sbrk+0x64>)
 8001382:	4a12      	ldr	r2, [pc, #72]	@ (80013cc <_sbrk+0x68>)
 8001384:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001386:	4b10      	ldr	r3, [pc, #64]	@ (80013c8 <_sbrk+0x64>)
 8001388:	681a      	ldr	r2, [r3, #0]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4413      	add	r3, r2
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	429a      	cmp	r2, r3
 8001392:	d207      	bcs.n	80013a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001394:	f004 fc4c 	bl	8005c30 <__errno>
 8001398:	4603      	mov	r3, r0
 800139a:	220c      	movs	r2, #12
 800139c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800139e:	f04f 33ff 	mov.w	r3, #4294967295
 80013a2:	e009      	b.n	80013b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013a4:	4b08      	ldr	r3, [pc, #32]	@ (80013c8 <_sbrk+0x64>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013aa:	4b07      	ldr	r3, [pc, #28]	@ (80013c8 <_sbrk+0x64>)
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4413      	add	r3, r2
 80013b2:	4a05      	ldr	r2, [pc, #20]	@ (80013c8 <_sbrk+0x64>)
 80013b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013b6:	68fb      	ldr	r3, [r7, #12]
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	3718      	adds	r7, #24
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	20050000 	.word	0x20050000
 80013c4:	00000400 	.word	0x00000400
 80013c8:	200002e8 	.word	0x200002e8
 80013cc:	20004210 	.word	0x20004210

080013d0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013d4:	4b06      	ldr	r3, [pc, #24]	@ (80013f0 <SystemInit+0x20>)
 80013d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013da:	4a05      	ldr	r2, [pc, #20]	@ (80013f0 <SystemInit+0x20>)
 80013dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013e4:	bf00      	nop
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	e000ed00 	.word	0xe000ed00

080013f4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80013f8:	4b14      	ldr	r3, [pc, #80]	@ (800144c <MX_USART1_UART_Init+0x58>)
 80013fa:	4a15      	ldr	r2, [pc, #84]	@ (8001450 <MX_USART1_UART_Init+0x5c>)
 80013fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80013fe:	4b13      	ldr	r3, [pc, #76]	@ (800144c <MX_USART1_UART_Init+0x58>)
 8001400:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001404:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001406:	4b11      	ldr	r3, [pc, #68]	@ (800144c <MX_USART1_UART_Init+0x58>)
 8001408:	2200      	movs	r2, #0
 800140a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800140c:	4b0f      	ldr	r3, [pc, #60]	@ (800144c <MX_USART1_UART_Init+0x58>)
 800140e:	2200      	movs	r2, #0
 8001410:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001412:	4b0e      	ldr	r3, [pc, #56]	@ (800144c <MX_USART1_UART_Init+0x58>)
 8001414:	2200      	movs	r2, #0
 8001416:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001418:	4b0c      	ldr	r3, [pc, #48]	@ (800144c <MX_USART1_UART_Init+0x58>)
 800141a:	220c      	movs	r2, #12
 800141c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800141e:	4b0b      	ldr	r3, [pc, #44]	@ (800144c <MX_USART1_UART_Init+0x58>)
 8001420:	2200      	movs	r2, #0
 8001422:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001424:	4b09      	ldr	r3, [pc, #36]	@ (800144c <MX_USART1_UART_Init+0x58>)
 8001426:	2200      	movs	r2, #0
 8001428:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800142a:	4b08      	ldr	r3, [pc, #32]	@ (800144c <MX_USART1_UART_Init+0x58>)
 800142c:	2200      	movs	r2, #0
 800142e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001430:	4b06      	ldr	r3, [pc, #24]	@ (800144c <MX_USART1_UART_Init+0x58>)
 8001432:	2200      	movs	r2, #0
 8001434:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001436:	4805      	ldr	r0, [pc, #20]	@ (800144c <MX_USART1_UART_Init+0x58>)
 8001438:	f001 fcb2 	bl	8002da0 <HAL_UART_Init>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001442:	f7ff fecb 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001446:	bf00      	nop
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	200002ec 	.word	0x200002ec
 8001450:	40011000 	.word	0x40011000

08001454 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b0ac      	sub	sp, #176	@ 0xb0
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800145c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	609a      	str	r2, [r3, #8]
 8001468:	60da      	str	r2, [r3, #12]
 800146a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800146c:	f107 0318 	add.w	r3, r7, #24
 8001470:	2284      	movs	r2, #132	@ 0x84
 8001472:	2100      	movs	r1, #0
 8001474:	4618      	mov	r0, r3
 8001476:	f004 fb8d 	bl	8005b94 <memset>
  if(uartHandle->Instance==USART1)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a32      	ldr	r2, [pc, #200]	@ (8001548 <HAL_UART_MspInit+0xf4>)
 8001480:	4293      	cmp	r3, r2
 8001482:	d15c      	bne.n	800153e <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001484:	2340      	movs	r3, #64	@ 0x40
 8001486:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001488:	2300      	movs	r3, #0
 800148a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800148c:	f107 0318 	add.w	r3, r7, #24
 8001490:	4618      	mov	r0, r3
 8001492:	f001 f895 	bl	80025c0 <HAL_RCCEx_PeriphCLKConfig>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800149c:	f7ff fe9e 	bl	80011dc <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80014a0:	4b2a      	ldr	r3, [pc, #168]	@ (800154c <HAL_UART_MspInit+0xf8>)
 80014a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014a4:	4a29      	ldr	r2, [pc, #164]	@ (800154c <HAL_UART_MspInit+0xf8>)
 80014a6:	f043 0310 	orr.w	r3, r3, #16
 80014aa:	6453      	str	r3, [r2, #68]	@ 0x44
 80014ac:	4b27      	ldr	r3, [pc, #156]	@ (800154c <HAL_UART_MspInit+0xf8>)
 80014ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014b0:	f003 0310 	and.w	r3, r3, #16
 80014b4:	617b      	str	r3, [r7, #20]
 80014b6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b8:	4b24      	ldr	r3, [pc, #144]	@ (800154c <HAL_UART_MspInit+0xf8>)
 80014ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014bc:	4a23      	ldr	r2, [pc, #140]	@ (800154c <HAL_UART_MspInit+0xf8>)
 80014be:	f043 0302 	orr.w	r3, r3, #2
 80014c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c4:	4b21      	ldr	r3, [pc, #132]	@ (800154c <HAL_UART_MspInit+0xf8>)
 80014c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c8:	f003 0302 	and.w	r3, r3, #2
 80014cc:	613b      	str	r3, [r7, #16]
 80014ce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d0:	4b1e      	ldr	r3, [pc, #120]	@ (800154c <HAL_UART_MspInit+0xf8>)
 80014d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d4:	4a1d      	ldr	r2, [pc, #116]	@ (800154c <HAL_UART_MspInit+0xf8>)
 80014d6:	f043 0301 	orr.w	r3, r3, #1
 80014da:	6313      	str	r3, [r2, #48]	@ 0x30
 80014dc:	4b1b      	ldr	r3, [pc, #108]	@ (800154c <HAL_UART_MspInit+0xf8>)
 80014de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e0:	f003 0301 	and.w	r3, r3, #1
 80014e4:	60fb      	str	r3, [r7, #12]
 80014e6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80014e8:	2380      	movs	r3, #128	@ 0x80
 80014ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ee:	2302      	movs	r3, #2
 80014f0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f4:	2300      	movs	r3, #0
 80014f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fa:	2300      	movs	r3, #0
 80014fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001500:	2307      	movs	r3, #7
 8001502:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001506:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800150a:	4619      	mov	r1, r3
 800150c:	4810      	ldr	r0, [pc, #64]	@ (8001550 <HAL_UART_MspInit+0xfc>)
 800150e:	f000 f98f 	bl	8001830 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001512:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001516:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800151a:	2302      	movs	r3, #2
 800151c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001520:	2300      	movs	r3, #0
 8001522:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001526:	2300      	movs	r3, #0
 8001528:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800152c:	2307      	movs	r3, #7
 800152e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001532:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001536:	4619      	mov	r1, r3
 8001538:	4806      	ldr	r0, [pc, #24]	@ (8001554 <HAL_UART_MspInit+0x100>)
 800153a:	f000 f979 	bl	8001830 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800153e:	bf00      	nop
 8001540:	37b0      	adds	r7, #176	@ 0xb0
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40011000 	.word	0x40011000
 800154c:	40023800 	.word	0x40023800
 8001550:	40020400 	.word	0x40020400
 8001554:	40020000 	.word	0x40020000

08001558 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001558:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001590 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 800155c:	f7ff ff38 	bl	80013d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001560:	480c      	ldr	r0, [pc, #48]	@ (8001594 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001562:	490d      	ldr	r1, [pc, #52]	@ (8001598 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001564:	4a0d      	ldr	r2, [pc, #52]	@ (800159c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001566:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001568:	e002      	b.n	8001570 <LoopCopyDataInit>

0800156a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800156a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800156c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800156e:	3304      	adds	r3, #4

08001570 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001570:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001572:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001574:	d3f9      	bcc.n	800156a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001576:	4a0a      	ldr	r2, [pc, #40]	@ (80015a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001578:	4c0a      	ldr	r4, [pc, #40]	@ (80015a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800157a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800157c:	e001      	b.n	8001582 <LoopFillZerobss>

0800157e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800157e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001580:	3204      	adds	r2, #4

08001582 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001582:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001584:	d3fb      	bcc.n	800157e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001586:	f004 fb59 	bl	8005c3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800158a:	f7ff fd61 	bl	8001050 <main>
  bx  lr    
 800158e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001590:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001594:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001598:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800159c:	08006868 	.word	0x08006868
  ldr r2, =_sbss
 80015a0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80015a4:	20004210 	.word	0x20004210

080015a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015a8:	e7fe      	b.n	80015a8 <ADC_IRQHandler>

080015aa <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015ae:	2003      	movs	r0, #3
 80015b0:	f000 f90a 	bl	80017c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015b4:	200f      	movs	r0, #15
 80015b6:	f000 f805 	bl	80015c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015ba:	f7ff fe15 	bl	80011e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015be:	2300      	movs	r3, #0
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	bd80      	pop	{r7, pc}

080015c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015cc:	4b12      	ldr	r3, [pc, #72]	@ (8001618 <HAL_InitTick+0x54>)
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	4b12      	ldr	r3, [pc, #72]	@ (800161c <HAL_InitTick+0x58>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	4619      	mov	r1, r3
 80015d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015da:	fbb3 f3f1 	udiv	r3, r3, r1
 80015de:	fbb2 f3f3 	udiv	r3, r2, r3
 80015e2:	4618      	mov	r0, r3
 80015e4:	f000 f917 	bl	8001816 <HAL_SYSTICK_Config>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e00e      	b.n	8001610 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2b0f      	cmp	r3, #15
 80015f6:	d80a      	bhi.n	800160e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015f8:	2200      	movs	r2, #0
 80015fa:	6879      	ldr	r1, [r7, #4]
 80015fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001600:	f000 f8ed 	bl	80017de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001604:	4a06      	ldr	r2, [pc, #24]	@ (8001620 <HAL_InitTick+0x5c>)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800160a:	2300      	movs	r3, #0
 800160c:	e000      	b.n	8001610 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800160e:	2301      	movs	r3, #1
}
 8001610:	4618      	mov	r0, r3
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	20000004 	.word	0x20000004
 800161c:	2000000c 	.word	0x2000000c
 8001620:	20000008 	.word	0x20000008

08001624 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001628:	4b06      	ldr	r3, [pc, #24]	@ (8001644 <HAL_IncTick+0x20>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	461a      	mov	r2, r3
 800162e:	4b06      	ldr	r3, [pc, #24]	@ (8001648 <HAL_IncTick+0x24>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4413      	add	r3, r2
 8001634:	4a04      	ldr	r2, [pc, #16]	@ (8001648 <HAL_IncTick+0x24>)
 8001636:	6013      	str	r3, [r2, #0]
}
 8001638:	bf00      	nop
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	2000000c 	.word	0x2000000c
 8001648:	20000374 	.word	0x20000374

0800164c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  return uwTick;
 8001650:	4b03      	ldr	r3, [pc, #12]	@ (8001660 <HAL_GetTick+0x14>)
 8001652:	681b      	ldr	r3, [r3, #0]
}
 8001654:	4618      	mov	r0, r3
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	20000374 	.word	0x20000374

08001664 <__NVIC_SetPriorityGrouping>:
{
 8001664:	b480      	push	{r7}
 8001666:	b085      	sub	sp, #20
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f003 0307 	and.w	r3, r3, #7
 8001672:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001674:	4b0b      	ldr	r3, [pc, #44]	@ (80016a4 <__NVIC_SetPriorityGrouping+0x40>)
 8001676:	68db      	ldr	r3, [r3, #12]
 8001678:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800167a:	68ba      	ldr	r2, [r7, #8]
 800167c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001680:	4013      	ands	r3, r2
 8001682:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800168c:	4b06      	ldr	r3, [pc, #24]	@ (80016a8 <__NVIC_SetPriorityGrouping+0x44>)
 800168e:	4313      	orrs	r3, r2
 8001690:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001692:	4a04      	ldr	r2, [pc, #16]	@ (80016a4 <__NVIC_SetPriorityGrouping+0x40>)
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	60d3      	str	r3, [r2, #12]
}
 8001698:	bf00      	nop
 800169a:	3714      	adds	r7, #20
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr
 80016a4:	e000ed00 	.word	0xe000ed00
 80016a8:	05fa0000 	.word	0x05fa0000

080016ac <__NVIC_GetPriorityGrouping>:
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016b0:	4b04      	ldr	r3, [pc, #16]	@ (80016c4 <__NVIC_GetPriorityGrouping+0x18>)
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	0a1b      	lsrs	r3, r3, #8
 80016b6:	f003 0307 	and.w	r3, r3, #7
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	e000ed00 	.word	0xe000ed00

080016c8 <__NVIC_SetPriority>:
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	4603      	mov	r3, r0
 80016d0:	6039      	str	r1, [r7, #0]
 80016d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	db0a      	blt.n	80016f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	b2da      	uxtb	r2, r3
 80016e0:	490c      	ldr	r1, [pc, #48]	@ (8001714 <__NVIC_SetPriority+0x4c>)
 80016e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e6:	0112      	lsls	r2, r2, #4
 80016e8:	b2d2      	uxtb	r2, r2
 80016ea:	440b      	add	r3, r1
 80016ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80016f0:	e00a      	b.n	8001708 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	b2da      	uxtb	r2, r3
 80016f6:	4908      	ldr	r1, [pc, #32]	@ (8001718 <__NVIC_SetPriority+0x50>)
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	f003 030f 	and.w	r3, r3, #15
 80016fe:	3b04      	subs	r3, #4
 8001700:	0112      	lsls	r2, r2, #4
 8001702:	b2d2      	uxtb	r2, r2
 8001704:	440b      	add	r3, r1
 8001706:	761a      	strb	r2, [r3, #24]
}
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr
 8001714:	e000e100 	.word	0xe000e100
 8001718:	e000ed00 	.word	0xe000ed00

0800171c <NVIC_EncodePriority>:
{
 800171c:	b480      	push	{r7}
 800171e:	b089      	sub	sp, #36	@ 0x24
 8001720:	af00      	add	r7, sp, #0
 8001722:	60f8      	str	r0, [r7, #12]
 8001724:	60b9      	str	r1, [r7, #8]
 8001726:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	f003 0307 	and.w	r3, r3, #7
 800172e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001730:	69fb      	ldr	r3, [r7, #28]
 8001732:	f1c3 0307 	rsb	r3, r3, #7
 8001736:	2b04      	cmp	r3, #4
 8001738:	bf28      	it	cs
 800173a:	2304      	movcs	r3, #4
 800173c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	3304      	adds	r3, #4
 8001742:	2b06      	cmp	r3, #6
 8001744:	d902      	bls.n	800174c <NVIC_EncodePriority+0x30>
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	3b03      	subs	r3, #3
 800174a:	e000      	b.n	800174e <NVIC_EncodePriority+0x32>
 800174c:	2300      	movs	r3, #0
 800174e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001750:	f04f 32ff 	mov.w	r2, #4294967295
 8001754:	69bb      	ldr	r3, [r7, #24]
 8001756:	fa02 f303 	lsl.w	r3, r2, r3
 800175a:	43da      	mvns	r2, r3
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	401a      	ands	r2, r3
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001764:	f04f 31ff 	mov.w	r1, #4294967295
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	fa01 f303 	lsl.w	r3, r1, r3
 800176e:	43d9      	mvns	r1, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001774:	4313      	orrs	r3, r2
}
 8001776:	4618      	mov	r0, r3
 8001778:	3724      	adds	r7, #36	@ 0x24
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
	...

08001784 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	3b01      	subs	r3, #1
 8001790:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001794:	d301      	bcc.n	800179a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001796:	2301      	movs	r3, #1
 8001798:	e00f      	b.n	80017ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800179a:	4a0a      	ldr	r2, [pc, #40]	@ (80017c4 <SysTick_Config+0x40>)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	3b01      	subs	r3, #1
 80017a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017a2:	210f      	movs	r1, #15
 80017a4:	f04f 30ff 	mov.w	r0, #4294967295
 80017a8:	f7ff ff8e 	bl	80016c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017ac:	4b05      	ldr	r3, [pc, #20]	@ (80017c4 <SysTick_Config+0x40>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017b2:	4b04      	ldr	r3, [pc, #16]	@ (80017c4 <SysTick_Config+0x40>)
 80017b4:	2207      	movs	r2, #7
 80017b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017b8:	2300      	movs	r3, #0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	e000e010 	.word	0xe000e010

080017c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017d0:	6878      	ldr	r0, [r7, #4]
 80017d2:	f7ff ff47 	bl	8001664 <__NVIC_SetPriorityGrouping>
}
 80017d6:	bf00      	nop
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}

080017de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017de:	b580      	push	{r7, lr}
 80017e0:	b086      	sub	sp, #24
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	4603      	mov	r3, r0
 80017e6:	60b9      	str	r1, [r7, #8]
 80017e8:	607a      	str	r2, [r7, #4]
 80017ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80017ec:	2300      	movs	r3, #0
 80017ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017f0:	f7ff ff5c 	bl	80016ac <__NVIC_GetPriorityGrouping>
 80017f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	68b9      	ldr	r1, [r7, #8]
 80017fa:	6978      	ldr	r0, [r7, #20]
 80017fc:	f7ff ff8e 	bl	800171c <NVIC_EncodePriority>
 8001800:	4602      	mov	r2, r0
 8001802:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001806:	4611      	mov	r1, r2
 8001808:	4618      	mov	r0, r3
 800180a:	f7ff ff5d 	bl	80016c8 <__NVIC_SetPriority>
}
 800180e:	bf00      	nop
 8001810:	3718      	adds	r7, #24
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001816:	b580      	push	{r7, lr}
 8001818:	b082      	sub	sp, #8
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f7ff ffb0 	bl	8001784 <SysTick_Config>
 8001824:	4603      	mov	r3, r0
}
 8001826:	4618      	mov	r0, r3
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
	...

08001830 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001830:	b480      	push	{r7}
 8001832:	b089      	sub	sp, #36	@ 0x24
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800183a:	2300      	movs	r3, #0
 800183c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800183e:	2300      	movs	r3, #0
 8001840:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001842:	2300      	movs	r3, #0
 8001844:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001846:	2300      	movs	r3, #0
 8001848:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800184a:	2300      	movs	r3, #0
 800184c:	61fb      	str	r3, [r7, #28]
 800184e:	e175      	b.n	8001b3c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001850:	2201      	movs	r2, #1
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	fa02 f303 	lsl.w	r3, r2, r3
 8001858:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	697a      	ldr	r2, [r7, #20]
 8001860:	4013      	ands	r3, r2
 8001862:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001864:	693a      	ldr	r2, [r7, #16]
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	429a      	cmp	r2, r3
 800186a:	f040 8164 	bne.w	8001b36 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	f003 0303 	and.w	r3, r3, #3
 8001876:	2b01      	cmp	r3, #1
 8001878:	d005      	beq.n	8001886 <HAL_GPIO_Init+0x56>
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	f003 0303 	and.w	r3, r3, #3
 8001882:	2b02      	cmp	r3, #2
 8001884:	d130      	bne.n	80018e8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	005b      	lsls	r3, r3, #1
 8001890:	2203      	movs	r2, #3
 8001892:	fa02 f303 	lsl.w	r3, r2, r3
 8001896:	43db      	mvns	r3, r3
 8001898:	69ba      	ldr	r2, [r7, #24]
 800189a:	4013      	ands	r3, r2
 800189c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	68da      	ldr	r2, [r3, #12]
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	005b      	lsls	r3, r3, #1
 80018a6:	fa02 f303 	lsl.w	r3, r2, r3
 80018aa:	69ba      	ldr	r2, [r7, #24]
 80018ac:	4313      	orrs	r3, r2
 80018ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	69ba      	ldr	r2, [r7, #24]
 80018b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018bc:	2201      	movs	r2, #1
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	fa02 f303 	lsl.w	r3, r2, r3
 80018c4:	43db      	mvns	r3, r3
 80018c6:	69ba      	ldr	r2, [r7, #24]
 80018c8:	4013      	ands	r3, r2
 80018ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	091b      	lsrs	r3, r3, #4
 80018d2:	f003 0201 	and.w	r2, r3, #1
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	fa02 f303 	lsl.w	r3, r2, r3
 80018dc:	69ba      	ldr	r2, [r7, #24]
 80018de:	4313      	orrs	r3, r2
 80018e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	69ba      	ldr	r2, [r7, #24]
 80018e6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f003 0303 	and.w	r3, r3, #3
 80018f0:	2b03      	cmp	r3, #3
 80018f2:	d017      	beq.n	8001924 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	005b      	lsls	r3, r3, #1
 80018fe:	2203      	movs	r2, #3
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	43db      	mvns	r3, r3
 8001906:	69ba      	ldr	r2, [r7, #24]
 8001908:	4013      	ands	r3, r2
 800190a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	689a      	ldr	r2, [r3, #8]
 8001910:	69fb      	ldr	r3, [r7, #28]
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	fa02 f303 	lsl.w	r3, r2, r3
 8001918:	69ba      	ldr	r2, [r7, #24]
 800191a:	4313      	orrs	r3, r2
 800191c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	69ba      	ldr	r2, [r7, #24]
 8001922:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	f003 0303 	and.w	r3, r3, #3
 800192c:	2b02      	cmp	r3, #2
 800192e:	d123      	bne.n	8001978 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001930:	69fb      	ldr	r3, [r7, #28]
 8001932:	08da      	lsrs	r2, r3, #3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	3208      	adds	r2, #8
 8001938:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800193c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	f003 0307 	and.w	r3, r3, #7
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	220f      	movs	r2, #15
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	43db      	mvns	r3, r3
 800194e:	69ba      	ldr	r2, [r7, #24]
 8001950:	4013      	ands	r3, r2
 8001952:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	691a      	ldr	r2, [r3, #16]
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	f003 0307 	and.w	r3, r3, #7
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	fa02 f303 	lsl.w	r3, r2, r3
 8001964:	69ba      	ldr	r2, [r7, #24]
 8001966:	4313      	orrs	r3, r2
 8001968:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	08da      	lsrs	r2, r3, #3
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	3208      	adds	r2, #8
 8001972:	69b9      	ldr	r1, [r7, #24]
 8001974:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	005b      	lsls	r3, r3, #1
 8001982:	2203      	movs	r2, #3
 8001984:	fa02 f303 	lsl.w	r3, r2, r3
 8001988:	43db      	mvns	r3, r3
 800198a:	69ba      	ldr	r2, [r7, #24]
 800198c:	4013      	ands	r3, r2
 800198e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f003 0203 	and.w	r2, r3, #3
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	005b      	lsls	r3, r3, #1
 800199c:	fa02 f303 	lsl.w	r3, r2, r3
 80019a0:	69ba      	ldr	r2, [r7, #24]
 80019a2:	4313      	orrs	r3, r2
 80019a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	69ba      	ldr	r2, [r7, #24]
 80019aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	f000 80be 	beq.w	8001b36 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019ba:	4b66      	ldr	r3, [pc, #408]	@ (8001b54 <HAL_GPIO_Init+0x324>)
 80019bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019be:	4a65      	ldr	r2, [pc, #404]	@ (8001b54 <HAL_GPIO_Init+0x324>)
 80019c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80019c6:	4b63      	ldr	r3, [pc, #396]	@ (8001b54 <HAL_GPIO_Init+0x324>)
 80019c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019ce:	60fb      	str	r3, [r7, #12]
 80019d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80019d2:	4a61      	ldr	r2, [pc, #388]	@ (8001b58 <HAL_GPIO_Init+0x328>)
 80019d4:	69fb      	ldr	r3, [r7, #28]
 80019d6:	089b      	lsrs	r3, r3, #2
 80019d8:	3302      	adds	r3, #2
 80019da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019de:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	f003 0303 	and.w	r3, r3, #3
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	220f      	movs	r2, #15
 80019ea:	fa02 f303 	lsl.w	r3, r2, r3
 80019ee:	43db      	mvns	r3, r3
 80019f0:	69ba      	ldr	r2, [r7, #24]
 80019f2:	4013      	ands	r3, r2
 80019f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4a58      	ldr	r2, [pc, #352]	@ (8001b5c <HAL_GPIO_Init+0x32c>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d037      	beq.n	8001a6e <HAL_GPIO_Init+0x23e>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4a57      	ldr	r2, [pc, #348]	@ (8001b60 <HAL_GPIO_Init+0x330>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d031      	beq.n	8001a6a <HAL_GPIO_Init+0x23a>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	4a56      	ldr	r2, [pc, #344]	@ (8001b64 <HAL_GPIO_Init+0x334>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d02b      	beq.n	8001a66 <HAL_GPIO_Init+0x236>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4a55      	ldr	r2, [pc, #340]	@ (8001b68 <HAL_GPIO_Init+0x338>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d025      	beq.n	8001a62 <HAL_GPIO_Init+0x232>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4a54      	ldr	r2, [pc, #336]	@ (8001b6c <HAL_GPIO_Init+0x33c>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d01f      	beq.n	8001a5e <HAL_GPIO_Init+0x22e>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4a53      	ldr	r2, [pc, #332]	@ (8001b70 <HAL_GPIO_Init+0x340>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d019      	beq.n	8001a5a <HAL_GPIO_Init+0x22a>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4a52      	ldr	r2, [pc, #328]	@ (8001b74 <HAL_GPIO_Init+0x344>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d013      	beq.n	8001a56 <HAL_GPIO_Init+0x226>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4a51      	ldr	r2, [pc, #324]	@ (8001b78 <HAL_GPIO_Init+0x348>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d00d      	beq.n	8001a52 <HAL_GPIO_Init+0x222>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4a50      	ldr	r2, [pc, #320]	@ (8001b7c <HAL_GPIO_Init+0x34c>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d007      	beq.n	8001a4e <HAL_GPIO_Init+0x21e>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4a4f      	ldr	r2, [pc, #316]	@ (8001b80 <HAL_GPIO_Init+0x350>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d101      	bne.n	8001a4a <HAL_GPIO_Init+0x21a>
 8001a46:	2309      	movs	r3, #9
 8001a48:	e012      	b.n	8001a70 <HAL_GPIO_Init+0x240>
 8001a4a:	230a      	movs	r3, #10
 8001a4c:	e010      	b.n	8001a70 <HAL_GPIO_Init+0x240>
 8001a4e:	2308      	movs	r3, #8
 8001a50:	e00e      	b.n	8001a70 <HAL_GPIO_Init+0x240>
 8001a52:	2307      	movs	r3, #7
 8001a54:	e00c      	b.n	8001a70 <HAL_GPIO_Init+0x240>
 8001a56:	2306      	movs	r3, #6
 8001a58:	e00a      	b.n	8001a70 <HAL_GPIO_Init+0x240>
 8001a5a:	2305      	movs	r3, #5
 8001a5c:	e008      	b.n	8001a70 <HAL_GPIO_Init+0x240>
 8001a5e:	2304      	movs	r3, #4
 8001a60:	e006      	b.n	8001a70 <HAL_GPIO_Init+0x240>
 8001a62:	2303      	movs	r3, #3
 8001a64:	e004      	b.n	8001a70 <HAL_GPIO_Init+0x240>
 8001a66:	2302      	movs	r3, #2
 8001a68:	e002      	b.n	8001a70 <HAL_GPIO_Init+0x240>
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e000      	b.n	8001a70 <HAL_GPIO_Init+0x240>
 8001a6e:	2300      	movs	r3, #0
 8001a70:	69fa      	ldr	r2, [r7, #28]
 8001a72:	f002 0203 	and.w	r2, r2, #3
 8001a76:	0092      	lsls	r2, r2, #2
 8001a78:	4093      	lsls	r3, r2
 8001a7a:	69ba      	ldr	r2, [r7, #24]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001a80:	4935      	ldr	r1, [pc, #212]	@ (8001b58 <HAL_GPIO_Init+0x328>)
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	089b      	lsrs	r3, r3, #2
 8001a86:	3302      	adds	r3, #2
 8001a88:	69ba      	ldr	r2, [r7, #24]
 8001a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a8e:	4b3d      	ldr	r3, [pc, #244]	@ (8001b84 <HAL_GPIO_Init+0x354>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	43db      	mvns	r3, r3
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d003      	beq.n	8001ab2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001aaa:	69ba      	ldr	r2, [r7, #24]
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ab2:	4a34      	ldr	r2, [pc, #208]	@ (8001b84 <HAL_GPIO_Init+0x354>)
 8001ab4:	69bb      	ldr	r3, [r7, #24]
 8001ab6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ab8:	4b32      	ldr	r3, [pc, #200]	@ (8001b84 <HAL_GPIO_Init+0x354>)
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	43db      	mvns	r3, r3
 8001ac2:	69ba      	ldr	r2, [r7, #24]
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d003      	beq.n	8001adc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001ad4:	69ba      	ldr	r2, [r7, #24]
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001adc:	4a29      	ldr	r2, [pc, #164]	@ (8001b84 <HAL_GPIO_Init+0x354>)
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ae2:	4b28      	ldr	r3, [pc, #160]	@ (8001b84 <HAL_GPIO_Init+0x354>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	43db      	mvns	r3, r3
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	4013      	ands	r3, r2
 8001af0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d003      	beq.n	8001b06 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001afe:	69ba      	ldr	r2, [r7, #24]
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b06:	4a1f      	ldr	r2, [pc, #124]	@ (8001b84 <HAL_GPIO_Init+0x354>)
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b0c:	4b1d      	ldr	r3, [pc, #116]	@ (8001b84 <HAL_GPIO_Init+0x354>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	43db      	mvns	r3, r3
 8001b16:	69ba      	ldr	r2, [r7, #24]
 8001b18:	4013      	ands	r3, r2
 8001b1a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d003      	beq.n	8001b30 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b30:	4a14      	ldr	r2, [pc, #80]	@ (8001b84 <HAL_GPIO_Init+0x354>)
 8001b32:	69bb      	ldr	r3, [r7, #24]
 8001b34:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	3301      	adds	r3, #1
 8001b3a:	61fb      	str	r3, [r7, #28]
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	2b0f      	cmp	r3, #15
 8001b40:	f67f ae86 	bls.w	8001850 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001b44:	bf00      	nop
 8001b46:	bf00      	nop
 8001b48:	3724      	adds	r7, #36	@ 0x24
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	40023800 	.word	0x40023800
 8001b58:	40013800 	.word	0x40013800
 8001b5c:	40020000 	.word	0x40020000
 8001b60:	40020400 	.word	0x40020400
 8001b64:	40020800 	.word	0x40020800
 8001b68:	40020c00 	.word	0x40020c00
 8001b6c:	40021000 	.word	0x40021000
 8001b70:	40021400 	.word	0x40021400
 8001b74:	40021800 	.word	0x40021800
 8001b78:	40021c00 	.word	0x40021c00
 8001b7c:	40022000 	.word	0x40022000
 8001b80:	40022400 	.word	0x40022400
 8001b84:	40013c00 	.word	0x40013c00

08001b88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	460b      	mov	r3, r1
 8001b92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	691a      	ldr	r2, [r3, #16]
 8001b98:	887b      	ldrh	r3, [r7, #2]
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d002      	beq.n	8001ba6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	73fb      	strb	r3, [r7, #15]
 8001ba4:	e001      	b.n	8001baa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001baa:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	3714      	adds	r7, #20
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr

08001bb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	807b      	strh	r3, [r7, #2]
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bc8:	787b      	ldrb	r3, [r7, #1]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d003      	beq.n	8001bd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bce:	887a      	ldrh	r2, [r7, #2]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001bd4:	e003      	b.n	8001bde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001bd6:	887b      	ldrh	r3, [r7, #2]
 8001bd8:	041a      	lsls	r2, r3, #16
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	619a      	str	r2, [r3, #24]
}
 8001bde:	bf00      	nop
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
	...

08001bec <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001bf0:	4b05      	ldr	r3, [pc, #20]	@ (8001c08 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a04      	ldr	r2, [pc, #16]	@ (8001c08 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001bf6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bfa:	6013      	str	r3, [r2, #0]
}
 8001bfc:	bf00      	nop
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	40007000 	.word	0x40007000

08001c0c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001c12:	2300      	movs	r3, #0
 8001c14:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001c16:	4b23      	ldr	r3, [pc, #140]	@ (8001ca4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1a:	4a22      	ldr	r2, [pc, #136]	@ (8001ca4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001c1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c20:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c22:	4b20      	ldr	r3, [pc, #128]	@ (8001ca4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c2a:	603b      	str	r3, [r7, #0]
 8001c2c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001c2e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ca8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a1d      	ldr	r2, [pc, #116]	@ (8001ca8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001c34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c38:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c3a:	f7ff fd07 	bl	800164c <HAL_GetTick>
 8001c3e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001c40:	e009      	b.n	8001c56 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001c42:	f7ff fd03 	bl	800164c <HAL_GetTick>
 8001c46:	4602      	mov	r2, r0
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c50:	d901      	bls.n	8001c56 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e022      	b.n	8001c9c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001c56:	4b14      	ldr	r3, [pc, #80]	@ (8001ca8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c62:	d1ee      	bne.n	8001c42 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001c64:	4b10      	ldr	r3, [pc, #64]	@ (8001ca8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a0f      	ldr	r2, [pc, #60]	@ (8001ca8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001c6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c6e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c70:	f7ff fcec 	bl	800164c <HAL_GetTick>
 8001c74:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001c76:	e009      	b.n	8001c8c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001c78:	f7ff fce8 	bl	800164c <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c86:	d901      	bls.n	8001c8c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e007      	b.n	8001c9c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001c8c:	4b06      	ldr	r3, [pc, #24]	@ (8001ca8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001c98:	d1ee      	bne.n	8001c78 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3708      	adds	r7, #8
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	40023800 	.word	0x40023800
 8001ca8:	40007000 	.word	0x40007000

08001cac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d101      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e291      	b.n	80021e6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f003 0301 	and.w	r3, r3, #1
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	f000 8087 	beq.w	8001dde <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cd0:	4b96      	ldr	r3, [pc, #600]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	f003 030c 	and.w	r3, r3, #12
 8001cd8:	2b04      	cmp	r3, #4
 8001cda:	d00c      	beq.n	8001cf6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cdc:	4b93      	ldr	r3, [pc, #588]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	f003 030c 	and.w	r3, r3, #12
 8001ce4:	2b08      	cmp	r3, #8
 8001ce6:	d112      	bne.n	8001d0e <HAL_RCC_OscConfig+0x62>
 8001ce8:	4b90      	ldr	r3, [pc, #576]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cf0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001cf4:	d10b      	bne.n	8001d0e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cf6:	4b8d      	ldr	r3, [pc, #564]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d06c      	beq.n	8001ddc <HAL_RCC_OscConfig+0x130>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d168      	bne.n	8001ddc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e26b      	b.n	80021e6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d16:	d106      	bne.n	8001d26 <HAL_RCC_OscConfig+0x7a>
 8001d18:	4b84      	ldr	r3, [pc, #528]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a83      	ldr	r2, [pc, #524]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001d1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d22:	6013      	str	r3, [r2, #0]
 8001d24:	e02e      	b.n	8001d84 <HAL_RCC_OscConfig+0xd8>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d10c      	bne.n	8001d48 <HAL_RCC_OscConfig+0x9c>
 8001d2e:	4b7f      	ldr	r3, [pc, #508]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a7e      	ldr	r2, [pc, #504]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001d34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d38:	6013      	str	r3, [r2, #0]
 8001d3a:	4b7c      	ldr	r3, [pc, #496]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a7b      	ldr	r2, [pc, #492]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001d40:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d44:	6013      	str	r3, [r2, #0]
 8001d46:	e01d      	b.n	8001d84 <HAL_RCC_OscConfig+0xd8>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d50:	d10c      	bne.n	8001d6c <HAL_RCC_OscConfig+0xc0>
 8001d52:	4b76      	ldr	r3, [pc, #472]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a75      	ldr	r2, [pc, #468]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001d58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d5c:	6013      	str	r3, [r2, #0]
 8001d5e:	4b73      	ldr	r3, [pc, #460]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a72      	ldr	r2, [pc, #456]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001d64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d68:	6013      	str	r3, [r2, #0]
 8001d6a:	e00b      	b.n	8001d84 <HAL_RCC_OscConfig+0xd8>
 8001d6c:	4b6f      	ldr	r3, [pc, #444]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a6e      	ldr	r2, [pc, #440]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001d72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d76:	6013      	str	r3, [r2, #0]
 8001d78:	4b6c      	ldr	r3, [pc, #432]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a6b      	ldr	r2, [pc, #428]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001d7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d013      	beq.n	8001db4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d8c:	f7ff fc5e 	bl	800164c <HAL_GetTick>
 8001d90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d92:	e008      	b.n	8001da6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d94:	f7ff fc5a 	bl	800164c <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	2b64      	cmp	r3, #100	@ 0x64
 8001da0:	d901      	bls.n	8001da6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001da2:	2303      	movs	r3, #3
 8001da4:	e21f      	b.n	80021e6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001da6:	4b61      	ldr	r3, [pc, #388]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d0f0      	beq.n	8001d94 <HAL_RCC_OscConfig+0xe8>
 8001db2:	e014      	b.n	8001dde <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001db4:	f7ff fc4a 	bl	800164c <HAL_GetTick>
 8001db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dba:	e008      	b.n	8001dce <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dbc:	f7ff fc46 	bl	800164c <HAL_GetTick>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	2b64      	cmp	r3, #100	@ 0x64
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e20b      	b.n	80021e6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dce:	4b57      	ldr	r3, [pc, #348]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d1f0      	bne.n	8001dbc <HAL_RCC_OscConfig+0x110>
 8001dda:	e000      	b.n	8001dde <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ddc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0302 	and.w	r3, r3, #2
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d069      	beq.n	8001ebe <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001dea:	4b50      	ldr	r3, [pc, #320]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	f003 030c 	and.w	r3, r3, #12
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d00b      	beq.n	8001e0e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001df6:	4b4d      	ldr	r3, [pc, #308]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001df8:	689b      	ldr	r3, [r3, #8]
 8001dfa:	f003 030c 	and.w	r3, r3, #12
 8001dfe:	2b08      	cmp	r3, #8
 8001e00:	d11c      	bne.n	8001e3c <HAL_RCC_OscConfig+0x190>
 8001e02:	4b4a      	ldr	r3, [pc, #296]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d116      	bne.n	8001e3c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e0e:	4b47      	ldr	r3, [pc, #284]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 0302 	and.w	r3, r3, #2
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d005      	beq.n	8001e26 <HAL_RCC_OscConfig+0x17a>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	68db      	ldr	r3, [r3, #12]
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d001      	beq.n	8001e26 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e1df      	b.n	80021e6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e26:	4b41      	ldr	r3, [pc, #260]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	691b      	ldr	r3, [r3, #16]
 8001e32:	00db      	lsls	r3, r3, #3
 8001e34:	493d      	ldr	r1, [pc, #244]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001e36:	4313      	orrs	r3, r2
 8001e38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e3a:	e040      	b.n	8001ebe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d023      	beq.n	8001e8c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e44:	4b39      	ldr	r3, [pc, #228]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a38      	ldr	r2, [pc, #224]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001e4a:	f043 0301 	orr.w	r3, r3, #1
 8001e4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e50:	f7ff fbfc 	bl	800164c <HAL_GetTick>
 8001e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e56:	e008      	b.n	8001e6a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e58:	f7ff fbf8 	bl	800164c <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	d901      	bls.n	8001e6a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e1bd      	b.n	80021e6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e6a:	4b30      	ldr	r3, [pc, #192]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 0302 	and.w	r3, r3, #2
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d0f0      	beq.n	8001e58 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e76:	4b2d      	ldr	r3, [pc, #180]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	691b      	ldr	r3, [r3, #16]
 8001e82:	00db      	lsls	r3, r3, #3
 8001e84:	4929      	ldr	r1, [pc, #164]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001e86:	4313      	orrs	r3, r2
 8001e88:	600b      	str	r3, [r1, #0]
 8001e8a:	e018      	b.n	8001ebe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e8c:	4b27      	ldr	r3, [pc, #156]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a26      	ldr	r2, [pc, #152]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001e92:	f023 0301 	bic.w	r3, r3, #1
 8001e96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e98:	f7ff fbd8 	bl	800164c <HAL_GetTick>
 8001e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e9e:	e008      	b.n	8001eb2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ea0:	f7ff fbd4 	bl	800164c <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e199      	b.n	80021e6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eb2:	4b1e      	ldr	r3, [pc, #120]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0302 	and.w	r3, r3, #2
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d1f0      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 0308 	and.w	r3, r3, #8
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d038      	beq.n	8001f3c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	695b      	ldr	r3, [r3, #20]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d019      	beq.n	8001f06 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ed2:	4b16      	ldr	r3, [pc, #88]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001ed4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ed6:	4a15      	ldr	r2, [pc, #84]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001ed8:	f043 0301 	orr.w	r3, r3, #1
 8001edc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ede:	f7ff fbb5 	bl	800164c <HAL_GetTick>
 8001ee2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ee4:	e008      	b.n	8001ef8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ee6:	f7ff fbb1 	bl	800164c <HAL_GetTick>
 8001eea:	4602      	mov	r2, r0
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d901      	bls.n	8001ef8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001ef4:	2303      	movs	r3, #3
 8001ef6:	e176      	b.n	80021e6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ef8:	4b0c      	ldr	r3, [pc, #48]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001efa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001efc:	f003 0302 	and.w	r3, r3, #2
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d0f0      	beq.n	8001ee6 <HAL_RCC_OscConfig+0x23a>
 8001f04:	e01a      	b.n	8001f3c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f06:	4b09      	ldr	r3, [pc, #36]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001f08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f0a:	4a08      	ldr	r2, [pc, #32]	@ (8001f2c <HAL_RCC_OscConfig+0x280>)
 8001f0c:	f023 0301 	bic.w	r3, r3, #1
 8001f10:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f12:	f7ff fb9b 	bl	800164c <HAL_GetTick>
 8001f16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f18:	e00a      	b.n	8001f30 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f1a:	f7ff fb97 	bl	800164c <HAL_GetTick>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	d903      	bls.n	8001f30 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e15c      	b.n	80021e6 <HAL_RCC_OscConfig+0x53a>
 8001f2c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f30:	4b91      	ldr	r3, [pc, #580]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8001f32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f34:	f003 0302 	and.w	r3, r3, #2
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d1ee      	bne.n	8001f1a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 0304 	and.w	r3, r3, #4
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	f000 80a4 	beq.w	8002092 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f4a:	4b8b      	ldr	r3, [pc, #556]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8001f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d10d      	bne.n	8001f72 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f56:	4b88      	ldr	r3, [pc, #544]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8001f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5a:	4a87      	ldr	r2, [pc, #540]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8001f5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f60:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f62:	4b85      	ldr	r3, [pc, #532]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8001f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f6a:	60bb      	str	r3, [r7, #8]
 8001f6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f72:	4b82      	ldr	r3, [pc, #520]	@ (800217c <HAL_RCC_OscConfig+0x4d0>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d118      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001f7e:	4b7f      	ldr	r3, [pc, #508]	@ (800217c <HAL_RCC_OscConfig+0x4d0>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a7e      	ldr	r2, [pc, #504]	@ (800217c <HAL_RCC_OscConfig+0x4d0>)
 8001f84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f8a:	f7ff fb5f 	bl	800164c <HAL_GetTick>
 8001f8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f90:	e008      	b.n	8001fa4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f92:	f7ff fb5b 	bl	800164c <HAL_GetTick>
 8001f96:	4602      	mov	r2, r0
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	2b64      	cmp	r3, #100	@ 0x64
 8001f9e:	d901      	bls.n	8001fa4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	e120      	b.n	80021e6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fa4:	4b75      	ldr	r3, [pc, #468]	@ (800217c <HAL_RCC_OscConfig+0x4d0>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d0f0      	beq.n	8001f92 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d106      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x31a>
 8001fb8:	4b6f      	ldr	r3, [pc, #444]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8001fba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fbc:	4a6e      	ldr	r2, [pc, #440]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8001fbe:	f043 0301 	orr.w	r3, r3, #1
 8001fc2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fc4:	e02d      	b.n	8002022 <HAL_RCC_OscConfig+0x376>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d10c      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x33c>
 8001fce:	4b6a      	ldr	r3, [pc, #424]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8001fd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fd2:	4a69      	ldr	r2, [pc, #420]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8001fd4:	f023 0301 	bic.w	r3, r3, #1
 8001fd8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fda:	4b67      	ldr	r3, [pc, #412]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8001fdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fde:	4a66      	ldr	r2, [pc, #408]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8001fe0:	f023 0304 	bic.w	r3, r3, #4
 8001fe4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fe6:	e01c      	b.n	8002022 <HAL_RCC_OscConfig+0x376>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	2b05      	cmp	r3, #5
 8001fee:	d10c      	bne.n	800200a <HAL_RCC_OscConfig+0x35e>
 8001ff0:	4b61      	ldr	r3, [pc, #388]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8001ff2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ff4:	4a60      	ldr	r2, [pc, #384]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8001ff6:	f043 0304 	orr.w	r3, r3, #4
 8001ffa:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ffc:	4b5e      	ldr	r3, [pc, #376]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8001ffe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002000:	4a5d      	ldr	r2, [pc, #372]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8002002:	f043 0301 	orr.w	r3, r3, #1
 8002006:	6713      	str	r3, [r2, #112]	@ 0x70
 8002008:	e00b      	b.n	8002022 <HAL_RCC_OscConfig+0x376>
 800200a:	4b5b      	ldr	r3, [pc, #364]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 800200c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800200e:	4a5a      	ldr	r2, [pc, #360]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8002010:	f023 0301 	bic.w	r3, r3, #1
 8002014:	6713      	str	r3, [r2, #112]	@ 0x70
 8002016:	4b58      	ldr	r3, [pc, #352]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8002018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800201a:	4a57      	ldr	r2, [pc, #348]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 800201c:	f023 0304 	bic.w	r3, r3, #4
 8002020:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d015      	beq.n	8002056 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800202a:	f7ff fb0f 	bl	800164c <HAL_GetTick>
 800202e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002030:	e00a      	b.n	8002048 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002032:	f7ff fb0b 	bl	800164c <HAL_GetTick>
 8002036:	4602      	mov	r2, r0
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002040:	4293      	cmp	r3, r2
 8002042:	d901      	bls.n	8002048 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002044:	2303      	movs	r3, #3
 8002046:	e0ce      	b.n	80021e6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002048:	4b4b      	ldr	r3, [pc, #300]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 800204a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800204c:	f003 0302 	and.w	r3, r3, #2
 8002050:	2b00      	cmp	r3, #0
 8002052:	d0ee      	beq.n	8002032 <HAL_RCC_OscConfig+0x386>
 8002054:	e014      	b.n	8002080 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002056:	f7ff faf9 	bl	800164c <HAL_GetTick>
 800205a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800205c:	e00a      	b.n	8002074 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800205e:	f7ff faf5 	bl	800164c <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	f241 3288 	movw	r2, #5000	@ 0x1388
 800206c:	4293      	cmp	r3, r2
 800206e:	d901      	bls.n	8002074 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002070:	2303      	movs	r3, #3
 8002072:	e0b8      	b.n	80021e6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002074:	4b40      	ldr	r3, [pc, #256]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8002076:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002078:	f003 0302 	and.w	r3, r3, #2
 800207c:	2b00      	cmp	r3, #0
 800207e:	d1ee      	bne.n	800205e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002080:	7dfb      	ldrb	r3, [r7, #23]
 8002082:	2b01      	cmp	r3, #1
 8002084:	d105      	bne.n	8002092 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002086:	4b3c      	ldr	r3, [pc, #240]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8002088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208a:	4a3b      	ldr	r2, [pc, #236]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 800208c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002090:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	699b      	ldr	r3, [r3, #24]
 8002096:	2b00      	cmp	r3, #0
 8002098:	f000 80a4 	beq.w	80021e4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800209c:	4b36      	ldr	r3, [pc, #216]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f003 030c 	and.w	r3, r3, #12
 80020a4:	2b08      	cmp	r3, #8
 80020a6:	d06b      	beq.n	8002180 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	2b02      	cmp	r3, #2
 80020ae:	d149      	bne.n	8002144 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020b0:	4b31      	ldr	r3, [pc, #196]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a30      	ldr	r2, [pc, #192]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 80020b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80020ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020bc:	f7ff fac6 	bl	800164c <HAL_GetTick>
 80020c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020c2:	e008      	b.n	80020d6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020c4:	f7ff fac2 	bl	800164c <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d901      	bls.n	80020d6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e087      	b.n	80021e6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020d6:	4b28      	ldr	r3, [pc, #160]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d1f0      	bne.n	80020c4 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	69da      	ldr	r2, [r3, #28]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6a1b      	ldr	r3, [r3, #32]
 80020ea:	431a      	orrs	r2, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020f0:	019b      	lsls	r3, r3, #6
 80020f2:	431a      	orrs	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020f8:	085b      	lsrs	r3, r3, #1
 80020fa:	3b01      	subs	r3, #1
 80020fc:	041b      	lsls	r3, r3, #16
 80020fe:	431a      	orrs	r2, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002104:	061b      	lsls	r3, r3, #24
 8002106:	4313      	orrs	r3, r2
 8002108:	4a1b      	ldr	r2, [pc, #108]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 800210a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800210e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002110:	4b19      	ldr	r3, [pc, #100]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a18      	ldr	r2, [pc, #96]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8002116:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800211a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800211c:	f7ff fa96 	bl	800164c <HAL_GetTick>
 8002120:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002122:	e008      	b.n	8002136 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002124:	f7ff fa92 	bl	800164c <HAL_GetTick>
 8002128:	4602      	mov	r2, r0
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	2b02      	cmp	r3, #2
 8002130:	d901      	bls.n	8002136 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002132:	2303      	movs	r3, #3
 8002134:	e057      	b.n	80021e6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002136:	4b10      	ldr	r3, [pc, #64]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d0f0      	beq.n	8002124 <HAL_RCC_OscConfig+0x478>
 8002142:	e04f      	b.n	80021e4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002144:	4b0c      	ldr	r3, [pc, #48]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a0b      	ldr	r2, [pc, #44]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 800214a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800214e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002150:	f7ff fa7c 	bl	800164c <HAL_GetTick>
 8002154:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002156:	e008      	b.n	800216a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002158:	f7ff fa78 	bl	800164c <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	2b02      	cmp	r3, #2
 8002164:	d901      	bls.n	800216a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e03d      	b.n	80021e6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800216a:	4b03      	ldr	r3, [pc, #12]	@ (8002178 <HAL_RCC_OscConfig+0x4cc>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d1f0      	bne.n	8002158 <HAL_RCC_OscConfig+0x4ac>
 8002176:	e035      	b.n	80021e4 <HAL_RCC_OscConfig+0x538>
 8002178:	40023800 	.word	0x40023800
 800217c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002180:	4b1b      	ldr	r3, [pc, #108]	@ (80021f0 <HAL_RCC_OscConfig+0x544>)
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	699b      	ldr	r3, [r3, #24]
 800218a:	2b01      	cmp	r3, #1
 800218c:	d028      	beq.n	80021e0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002198:	429a      	cmp	r2, r3
 800219a:	d121      	bne.n	80021e0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d11a      	bne.n	80021e0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80021aa:	68fa      	ldr	r2, [r7, #12]
 80021ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80021b0:	4013      	ands	r3, r2
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80021b6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d111      	bne.n	80021e0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021c6:	085b      	lsrs	r3, r3, #1
 80021c8:	3b01      	subs	r3, #1
 80021ca:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d107      	bne.n	80021e0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021da:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80021dc:	429a      	cmp	r2, r3
 80021de:	d001      	beq.n	80021e4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80021e0:	2301      	movs	r3, #1
 80021e2:	e000      	b.n	80021e6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3718      	adds	r7, #24
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	40023800 	.word	0x40023800

080021f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b084      	sub	sp, #16
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80021fe:	2300      	movs	r3, #0
 8002200:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d101      	bne.n	800220c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	e0d0      	b.n	80023ae <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800220c:	4b6a      	ldr	r3, [pc, #424]	@ (80023b8 <HAL_RCC_ClockConfig+0x1c4>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 030f 	and.w	r3, r3, #15
 8002214:	683a      	ldr	r2, [r7, #0]
 8002216:	429a      	cmp	r2, r3
 8002218:	d910      	bls.n	800223c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800221a:	4b67      	ldr	r3, [pc, #412]	@ (80023b8 <HAL_RCC_ClockConfig+0x1c4>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f023 020f 	bic.w	r2, r3, #15
 8002222:	4965      	ldr	r1, [pc, #404]	@ (80023b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	4313      	orrs	r3, r2
 8002228:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800222a:	4b63      	ldr	r3, [pc, #396]	@ (80023b8 <HAL_RCC_ClockConfig+0x1c4>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 030f 	and.w	r3, r3, #15
 8002232:	683a      	ldr	r2, [r7, #0]
 8002234:	429a      	cmp	r2, r3
 8002236:	d001      	beq.n	800223c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e0b8      	b.n	80023ae <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 0302 	and.w	r3, r3, #2
 8002244:	2b00      	cmp	r3, #0
 8002246:	d020      	beq.n	800228a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 0304 	and.w	r3, r3, #4
 8002250:	2b00      	cmp	r3, #0
 8002252:	d005      	beq.n	8002260 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002254:	4b59      	ldr	r3, [pc, #356]	@ (80023bc <HAL_RCC_ClockConfig+0x1c8>)
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	4a58      	ldr	r2, [pc, #352]	@ (80023bc <HAL_RCC_ClockConfig+0x1c8>)
 800225a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800225e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0308 	and.w	r3, r3, #8
 8002268:	2b00      	cmp	r3, #0
 800226a:	d005      	beq.n	8002278 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800226c:	4b53      	ldr	r3, [pc, #332]	@ (80023bc <HAL_RCC_ClockConfig+0x1c8>)
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	4a52      	ldr	r2, [pc, #328]	@ (80023bc <HAL_RCC_ClockConfig+0x1c8>)
 8002272:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002276:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002278:	4b50      	ldr	r3, [pc, #320]	@ (80023bc <HAL_RCC_ClockConfig+0x1c8>)
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	494d      	ldr	r1, [pc, #308]	@ (80023bc <HAL_RCC_ClockConfig+0x1c8>)
 8002286:	4313      	orrs	r3, r2
 8002288:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0301 	and.w	r3, r3, #1
 8002292:	2b00      	cmp	r3, #0
 8002294:	d040      	beq.n	8002318 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	2b01      	cmp	r3, #1
 800229c:	d107      	bne.n	80022ae <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800229e:	4b47      	ldr	r3, [pc, #284]	@ (80023bc <HAL_RCC_ClockConfig+0x1c8>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d115      	bne.n	80022d6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e07f      	b.n	80023ae <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d107      	bne.n	80022c6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022b6:	4b41      	ldr	r3, [pc, #260]	@ (80023bc <HAL_RCC_ClockConfig+0x1c8>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d109      	bne.n	80022d6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e073      	b.n	80023ae <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022c6:	4b3d      	ldr	r3, [pc, #244]	@ (80023bc <HAL_RCC_ClockConfig+0x1c8>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0302 	and.w	r3, r3, #2
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d101      	bne.n	80022d6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e06b      	b.n	80023ae <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022d6:	4b39      	ldr	r3, [pc, #228]	@ (80023bc <HAL_RCC_ClockConfig+0x1c8>)
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f023 0203 	bic.w	r2, r3, #3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	4936      	ldr	r1, [pc, #216]	@ (80023bc <HAL_RCC_ClockConfig+0x1c8>)
 80022e4:	4313      	orrs	r3, r2
 80022e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022e8:	f7ff f9b0 	bl	800164c <HAL_GetTick>
 80022ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ee:	e00a      	b.n	8002306 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022f0:	f7ff f9ac 	bl	800164c <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022fe:	4293      	cmp	r3, r2
 8002300:	d901      	bls.n	8002306 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e053      	b.n	80023ae <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002306:	4b2d      	ldr	r3, [pc, #180]	@ (80023bc <HAL_RCC_ClockConfig+0x1c8>)
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	f003 020c 	and.w	r2, r3, #12
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	429a      	cmp	r2, r3
 8002316:	d1eb      	bne.n	80022f0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002318:	4b27      	ldr	r3, [pc, #156]	@ (80023b8 <HAL_RCC_ClockConfig+0x1c4>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f003 030f 	and.w	r3, r3, #15
 8002320:	683a      	ldr	r2, [r7, #0]
 8002322:	429a      	cmp	r2, r3
 8002324:	d210      	bcs.n	8002348 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002326:	4b24      	ldr	r3, [pc, #144]	@ (80023b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f023 020f 	bic.w	r2, r3, #15
 800232e:	4922      	ldr	r1, [pc, #136]	@ (80023b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	4313      	orrs	r3, r2
 8002334:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002336:	4b20      	ldr	r3, [pc, #128]	@ (80023b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 030f 	and.w	r3, r3, #15
 800233e:	683a      	ldr	r2, [r7, #0]
 8002340:	429a      	cmp	r2, r3
 8002342:	d001      	beq.n	8002348 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e032      	b.n	80023ae <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 0304 	and.w	r3, r3, #4
 8002350:	2b00      	cmp	r3, #0
 8002352:	d008      	beq.n	8002366 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002354:	4b19      	ldr	r3, [pc, #100]	@ (80023bc <HAL_RCC_ClockConfig+0x1c8>)
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	4916      	ldr	r1, [pc, #88]	@ (80023bc <HAL_RCC_ClockConfig+0x1c8>)
 8002362:	4313      	orrs	r3, r2
 8002364:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0308 	and.w	r3, r3, #8
 800236e:	2b00      	cmp	r3, #0
 8002370:	d009      	beq.n	8002386 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002372:	4b12      	ldr	r3, [pc, #72]	@ (80023bc <HAL_RCC_ClockConfig+0x1c8>)
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	691b      	ldr	r3, [r3, #16]
 800237e:	00db      	lsls	r3, r3, #3
 8002380:	490e      	ldr	r1, [pc, #56]	@ (80023bc <HAL_RCC_ClockConfig+0x1c8>)
 8002382:	4313      	orrs	r3, r2
 8002384:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002386:	f000 f821 	bl	80023cc <HAL_RCC_GetSysClockFreq>
 800238a:	4602      	mov	r2, r0
 800238c:	4b0b      	ldr	r3, [pc, #44]	@ (80023bc <HAL_RCC_ClockConfig+0x1c8>)
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	091b      	lsrs	r3, r3, #4
 8002392:	f003 030f 	and.w	r3, r3, #15
 8002396:	490a      	ldr	r1, [pc, #40]	@ (80023c0 <HAL_RCC_ClockConfig+0x1cc>)
 8002398:	5ccb      	ldrb	r3, [r1, r3]
 800239a:	fa22 f303 	lsr.w	r3, r2, r3
 800239e:	4a09      	ldr	r2, [pc, #36]	@ (80023c4 <HAL_RCC_ClockConfig+0x1d0>)
 80023a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023a2:	4b09      	ldr	r3, [pc, #36]	@ (80023c8 <HAL_RCC_ClockConfig+0x1d4>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7ff f90c 	bl	80015c4 <HAL_InitTick>

  return HAL_OK;
 80023ac:	2300      	movs	r3, #0
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3710      	adds	r7, #16
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	40023c00 	.word	0x40023c00
 80023bc:	40023800 	.word	0x40023800
 80023c0:	0800680c 	.word	0x0800680c
 80023c4:	20000004 	.word	0x20000004
 80023c8:	20000008 	.word	0x20000008

080023cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023d0:	b090      	sub	sp, #64	@ 0x40
 80023d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80023d4:	2300      	movs	r3, #0
 80023d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80023d8:	2300      	movs	r3, #0
 80023da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80023dc:	2300      	movs	r3, #0
 80023de:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 80023e0:	2300      	movs	r3, #0
 80023e2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80023e4:	4b59      	ldr	r3, [pc, #356]	@ (800254c <HAL_RCC_GetSysClockFreq+0x180>)
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	f003 030c 	and.w	r3, r3, #12
 80023ec:	2b08      	cmp	r3, #8
 80023ee:	d00d      	beq.n	800240c <HAL_RCC_GetSysClockFreq+0x40>
 80023f0:	2b08      	cmp	r3, #8
 80023f2:	f200 80a1 	bhi.w	8002538 <HAL_RCC_GetSysClockFreq+0x16c>
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d002      	beq.n	8002400 <HAL_RCC_GetSysClockFreq+0x34>
 80023fa:	2b04      	cmp	r3, #4
 80023fc:	d003      	beq.n	8002406 <HAL_RCC_GetSysClockFreq+0x3a>
 80023fe:	e09b      	b.n	8002538 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002400:	4b53      	ldr	r3, [pc, #332]	@ (8002550 <HAL_RCC_GetSysClockFreq+0x184>)
 8002402:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002404:	e09b      	b.n	800253e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002406:	4b53      	ldr	r3, [pc, #332]	@ (8002554 <HAL_RCC_GetSysClockFreq+0x188>)
 8002408:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800240a:	e098      	b.n	800253e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800240c:	4b4f      	ldr	r3, [pc, #316]	@ (800254c <HAL_RCC_GetSysClockFreq+0x180>)
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002414:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002416:	4b4d      	ldr	r3, [pc, #308]	@ (800254c <HAL_RCC_GetSysClockFreq+0x180>)
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800241e:	2b00      	cmp	r3, #0
 8002420:	d028      	beq.n	8002474 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002422:	4b4a      	ldr	r3, [pc, #296]	@ (800254c <HAL_RCC_GetSysClockFreq+0x180>)
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	099b      	lsrs	r3, r3, #6
 8002428:	2200      	movs	r2, #0
 800242a:	623b      	str	r3, [r7, #32]
 800242c:	627a      	str	r2, [r7, #36]	@ 0x24
 800242e:	6a3b      	ldr	r3, [r7, #32]
 8002430:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002434:	2100      	movs	r1, #0
 8002436:	4b47      	ldr	r3, [pc, #284]	@ (8002554 <HAL_RCC_GetSysClockFreq+0x188>)
 8002438:	fb03 f201 	mul.w	r2, r3, r1
 800243c:	2300      	movs	r3, #0
 800243e:	fb00 f303 	mul.w	r3, r0, r3
 8002442:	4413      	add	r3, r2
 8002444:	4a43      	ldr	r2, [pc, #268]	@ (8002554 <HAL_RCC_GetSysClockFreq+0x188>)
 8002446:	fba0 1202 	umull	r1, r2, r0, r2
 800244a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800244c:	460a      	mov	r2, r1
 800244e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002450:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002452:	4413      	add	r3, r2
 8002454:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002456:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002458:	2200      	movs	r2, #0
 800245a:	61bb      	str	r3, [r7, #24]
 800245c:	61fa      	str	r2, [r7, #28]
 800245e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002462:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002466:	f7fd ff23 	bl	80002b0 <__aeabi_uldivmod>
 800246a:	4602      	mov	r2, r0
 800246c:	460b      	mov	r3, r1
 800246e:	4613      	mov	r3, r2
 8002470:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002472:	e053      	b.n	800251c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002474:	4b35      	ldr	r3, [pc, #212]	@ (800254c <HAL_RCC_GetSysClockFreq+0x180>)
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	099b      	lsrs	r3, r3, #6
 800247a:	2200      	movs	r2, #0
 800247c:	613b      	str	r3, [r7, #16]
 800247e:	617a      	str	r2, [r7, #20]
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002486:	f04f 0b00 	mov.w	fp, #0
 800248a:	4652      	mov	r2, sl
 800248c:	465b      	mov	r3, fp
 800248e:	f04f 0000 	mov.w	r0, #0
 8002492:	f04f 0100 	mov.w	r1, #0
 8002496:	0159      	lsls	r1, r3, #5
 8002498:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800249c:	0150      	lsls	r0, r2, #5
 800249e:	4602      	mov	r2, r0
 80024a0:	460b      	mov	r3, r1
 80024a2:	ebb2 080a 	subs.w	r8, r2, sl
 80024a6:	eb63 090b 	sbc.w	r9, r3, fp
 80024aa:	f04f 0200 	mov.w	r2, #0
 80024ae:	f04f 0300 	mov.w	r3, #0
 80024b2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80024b6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80024ba:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80024be:	ebb2 0408 	subs.w	r4, r2, r8
 80024c2:	eb63 0509 	sbc.w	r5, r3, r9
 80024c6:	f04f 0200 	mov.w	r2, #0
 80024ca:	f04f 0300 	mov.w	r3, #0
 80024ce:	00eb      	lsls	r3, r5, #3
 80024d0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80024d4:	00e2      	lsls	r2, r4, #3
 80024d6:	4614      	mov	r4, r2
 80024d8:	461d      	mov	r5, r3
 80024da:	eb14 030a 	adds.w	r3, r4, sl
 80024de:	603b      	str	r3, [r7, #0]
 80024e0:	eb45 030b 	adc.w	r3, r5, fp
 80024e4:	607b      	str	r3, [r7, #4]
 80024e6:	f04f 0200 	mov.w	r2, #0
 80024ea:	f04f 0300 	mov.w	r3, #0
 80024ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80024f2:	4629      	mov	r1, r5
 80024f4:	028b      	lsls	r3, r1, #10
 80024f6:	4621      	mov	r1, r4
 80024f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80024fc:	4621      	mov	r1, r4
 80024fe:	028a      	lsls	r2, r1, #10
 8002500:	4610      	mov	r0, r2
 8002502:	4619      	mov	r1, r3
 8002504:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002506:	2200      	movs	r2, #0
 8002508:	60bb      	str	r3, [r7, #8]
 800250a:	60fa      	str	r2, [r7, #12]
 800250c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002510:	f7fd fece 	bl	80002b0 <__aeabi_uldivmod>
 8002514:	4602      	mov	r2, r0
 8002516:	460b      	mov	r3, r1
 8002518:	4613      	mov	r3, r2
 800251a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800251c:	4b0b      	ldr	r3, [pc, #44]	@ (800254c <HAL_RCC_GetSysClockFreq+0x180>)
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	0c1b      	lsrs	r3, r3, #16
 8002522:	f003 0303 	and.w	r3, r3, #3
 8002526:	3301      	adds	r3, #1
 8002528:	005b      	lsls	r3, r3, #1
 800252a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800252c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800252e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002530:	fbb2 f3f3 	udiv	r3, r2, r3
 8002534:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002536:	e002      	b.n	800253e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002538:	4b05      	ldr	r3, [pc, #20]	@ (8002550 <HAL_RCC_GetSysClockFreq+0x184>)
 800253a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800253c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800253e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002540:	4618      	mov	r0, r3
 8002542:	3740      	adds	r7, #64	@ 0x40
 8002544:	46bd      	mov	sp, r7
 8002546:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800254a:	bf00      	nop
 800254c:	40023800 	.word	0x40023800
 8002550:	00f42400 	.word	0x00f42400
 8002554:	017d7840 	.word	0x017d7840

08002558 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800255c:	4b03      	ldr	r3, [pc, #12]	@ (800256c <HAL_RCC_GetHCLKFreq+0x14>)
 800255e:	681b      	ldr	r3, [r3, #0]
}
 8002560:	4618      	mov	r0, r3
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	20000004 	.word	0x20000004

08002570 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002574:	f7ff fff0 	bl	8002558 <HAL_RCC_GetHCLKFreq>
 8002578:	4602      	mov	r2, r0
 800257a:	4b05      	ldr	r3, [pc, #20]	@ (8002590 <HAL_RCC_GetPCLK1Freq+0x20>)
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	0a9b      	lsrs	r3, r3, #10
 8002580:	f003 0307 	and.w	r3, r3, #7
 8002584:	4903      	ldr	r1, [pc, #12]	@ (8002594 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002586:	5ccb      	ldrb	r3, [r1, r3]
 8002588:	fa22 f303 	lsr.w	r3, r2, r3
}
 800258c:	4618      	mov	r0, r3
 800258e:	bd80      	pop	{r7, pc}
 8002590:	40023800 	.word	0x40023800
 8002594:	0800681c 	.word	0x0800681c

08002598 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800259c:	f7ff ffdc 	bl	8002558 <HAL_RCC_GetHCLKFreq>
 80025a0:	4602      	mov	r2, r0
 80025a2:	4b05      	ldr	r3, [pc, #20]	@ (80025b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	0b5b      	lsrs	r3, r3, #13
 80025a8:	f003 0307 	and.w	r3, r3, #7
 80025ac:	4903      	ldr	r1, [pc, #12]	@ (80025bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80025ae:	5ccb      	ldrb	r3, [r1, r3]
 80025b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	40023800 	.word	0x40023800
 80025bc:	0800681c 	.word	0x0800681c

080025c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b088      	sub	sp, #32
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80025c8:	2300      	movs	r3, #0
 80025ca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80025cc:	2300      	movs	r3, #0
 80025ce:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80025d0:	2300      	movs	r3, #0
 80025d2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80025d4:	2300      	movs	r3, #0
 80025d6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80025d8:	2300      	movs	r3, #0
 80025da:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 0301 	and.w	r3, r3, #1
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d012      	beq.n	800260e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80025e8:	4b69      	ldr	r3, [pc, #420]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	4a68      	ldr	r2, [pc, #416]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025ee:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80025f2:	6093      	str	r3, [r2, #8]
 80025f4:	4b66      	ldr	r3, [pc, #408]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025f6:	689a      	ldr	r2, [r3, #8]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025fc:	4964      	ldr	r1, [pc, #400]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025fe:	4313      	orrs	r3, r2
 8002600:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002606:	2b00      	cmp	r3, #0
 8002608:	d101      	bne.n	800260e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800260a:	2301      	movs	r3, #1
 800260c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d017      	beq.n	800264a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800261a:	4b5d      	ldr	r3, [pc, #372]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800261c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002620:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002628:	4959      	ldr	r1, [pc, #356]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800262a:	4313      	orrs	r3, r2
 800262c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002634:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002638:	d101      	bne.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800263a:	2301      	movs	r3, #1
 800263c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002642:	2b00      	cmp	r3, #0
 8002644:	d101      	bne.n	800264a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002646:	2301      	movs	r3, #1
 8002648:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002652:	2b00      	cmp	r3, #0
 8002654:	d017      	beq.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002656:	4b4e      	ldr	r3, [pc, #312]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002658:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800265c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002664:	494a      	ldr	r1, [pc, #296]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002666:	4313      	orrs	r3, r2
 8002668:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002670:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002674:	d101      	bne.n	800267a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002676:	2301      	movs	r3, #1
 8002678:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800267e:	2b00      	cmp	r3, #0
 8002680:	d101      	bne.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002682:	2301      	movs	r3, #1
 8002684:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002692:	2301      	movs	r3, #1
 8002694:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0320 	and.w	r3, r3, #32
 800269e:	2b00      	cmp	r3, #0
 80026a0:	f000 808b 	beq.w	80027ba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80026a4:	4b3a      	ldr	r3, [pc, #232]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80026a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a8:	4a39      	ldr	r2, [pc, #228]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80026aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80026b0:	4b37      	ldr	r3, [pc, #220]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80026b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026b8:	60bb      	str	r3, [r7, #8]
 80026ba:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80026bc:	4b35      	ldr	r3, [pc, #212]	@ (8002794 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a34      	ldr	r2, [pc, #208]	@ (8002794 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80026c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026c8:	f7fe ffc0 	bl	800164c <HAL_GetTick>
 80026cc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80026ce:	e008      	b.n	80026e2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026d0:	f7fe ffbc 	bl	800164c <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b64      	cmp	r3, #100	@ 0x64
 80026dc:	d901      	bls.n	80026e2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e357      	b.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80026e2:	4b2c      	ldr	r3, [pc, #176]	@ (8002794 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d0f0      	beq.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80026ee:	4b28      	ldr	r3, [pc, #160]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80026f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80026f6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d035      	beq.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002702:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002706:	693a      	ldr	r2, [r7, #16]
 8002708:	429a      	cmp	r2, r3
 800270a:	d02e      	beq.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800270c:	4b20      	ldr	r3, [pc, #128]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800270e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002710:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002714:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002716:	4b1e      	ldr	r3, [pc, #120]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002718:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800271a:	4a1d      	ldr	r2, [pc, #116]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800271c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002720:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002722:	4b1b      	ldr	r3, [pc, #108]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002724:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002726:	4a1a      	ldr	r2, [pc, #104]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002728:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800272c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800272e:	4a18      	ldr	r2, [pc, #96]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002730:	693b      	ldr	r3, [r7, #16]
 8002732:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002734:	4b16      	ldr	r3, [pc, #88]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002736:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002738:	f003 0301 	and.w	r3, r3, #1
 800273c:	2b01      	cmp	r3, #1
 800273e:	d114      	bne.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002740:	f7fe ff84 	bl	800164c <HAL_GetTick>
 8002744:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002746:	e00a      	b.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002748:	f7fe ff80 	bl	800164c <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002756:	4293      	cmp	r3, r2
 8002758:	d901      	bls.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e319      	b.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800275e:	4b0c      	ldr	r3, [pc, #48]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002760:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002762:	f003 0302 	and.w	r3, r3, #2
 8002766:	2b00      	cmp	r3, #0
 8002768:	d0ee      	beq.n	8002748 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002772:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002776:	d111      	bne.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002778:	4b05      	ldr	r3, [pc, #20]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002784:	4b04      	ldr	r3, [pc, #16]	@ (8002798 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002786:	400b      	ands	r3, r1
 8002788:	4901      	ldr	r1, [pc, #4]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800278a:	4313      	orrs	r3, r2
 800278c:	608b      	str	r3, [r1, #8]
 800278e:	e00b      	b.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002790:	40023800 	.word	0x40023800
 8002794:	40007000 	.word	0x40007000
 8002798:	0ffffcff 	.word	0x0ffffcff
 800279c:	4baa      	ldr	r3, [pc, #680]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	4aa9      	ldr	r2, [pc, #676]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027a2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80027a6:	6093      	str	r3, [r2, #8]
 80027a8:	4ba7      	ldr	r3, [pc, #668]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027aa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027b4:	49a4      	ldr	r1, [pc, #656]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027b6:	4313      	orrs	r3, r2
 80027b8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0310 	and.w	r3, r3, #16
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d010      	beq.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80027c6:	4ba0      	ldr	r3, [pc, #640]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80027cc:	4a9e      	ldr	r2, [pc, #632]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80027d2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80027d6:	4b9c      	ldr	r3, [pc, #624]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027d8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027e0:	4999      	ldr	r1, [pc, #612]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027e2:	4313      	orrs	r3, r2
 80027e4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d00a      	beq.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80027f4:	4b94      	ldr	r3, [pc, #592]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027fa:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002802:	4991      	ldr	r1, [pc, #580]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002804:	4313      	orrs	r3, r2
 8002806:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d00a      	beq.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002816:	4b8c      	ldr	r3, [pc, #560]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002818:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800281c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002824:	4988      	ldr	r1, [pc, #544]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002826:	4313      	orrs	r3, r2
 8002828:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d00a      	beq.n	800284e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002838:	4b83      	ldr	r3, [pc, #524]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800283a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800283e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002846:	4980      	ldr	r1, [pc, #512]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002848:	4313      	orrs	r3, r2
 800284a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d00a      	beq.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800285a:	4b7b      	ldr	r3, [pc, #492]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800285c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002860:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002868:	4977      	ldr	r1, [pc, #476]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800286a:	4313      	orrs	r3, r2
 800286c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002878:	2b00      	cmp	r3, #0
 800287a:	d00a      	beq.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800287c:	4b72      	ldr	r3, [pc, #456]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800287e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002882:	f023 0203 	bic.w	r2, r3, #3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800288a:	496f      	ldr	r1, [pc, #444]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800288c:	4313      	orrs	r3, r2
 800288e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800289a:	2b00      	cmp	r3, #0
 800289c:	d00a      	beq.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800289e:	4b6a      	ldr	r3, [pc, #424]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028a4:	f023 020c 	bic.w	r2, r3, #12
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028ac:	4966      	ldr	r1, [pc, #408]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028ae:	4313      	orrs	r3, r2
 80028b0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d00a      	beq.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80028c0:	4b61      	ldr	r3, [pc, #388]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028c6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028ce:	495e      	ldr	r1, [pc, #376]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028d0:	4313      	orrs	r3, r2
 80028d2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d00a      	beq.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80028e2:	4b59      	ldr	r3, [pc, #356]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028e8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028f0:	4955      	ldr	r1, [pc, #340]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028f2:	4313      	orrs	r3, r2
 80028f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002900:	2b00      	cmp	r3, #0
 8002902:	d00a      	beq.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002904:	4b50      	ldr	r3, [pc, #320]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002906:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800290a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002912:	494d      	ldr	r1, [pc, #308]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002914:	4313      	orrs	r3, r2
 8002916:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002922:	2b00      	cmp	r3, #0
 8002924:	d00a      	beq.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002926:	4b48      	ldr	r3, [pc, #288]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002928:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800292c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002934:	4944      	ldr	r1, [pc, #272]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002936:	4313      	orrs	r3, r2
 8002938:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d00a      	beq.n	800295e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002948:	4b3f      	ldr	r3, [pc, #252]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800294a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800294e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002956:	493c      	ldr	r1, [pc, #240]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002958:	4313      	orrs	r3, r2
 800295a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00a      	beq.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800296a:	4b37      	ldr	r3, [pc, #220]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800296c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002970:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002978:	4933      	ldr	r1, [pc, #204]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800297a:	4313      	orrs	r3, r2
 800297c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002988:	2b00      	cmp	r3, #0
 800298a:	d00a      	beq.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800298c:	4b2e      	ldr	r3, [pc, #184]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800298e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002992:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800299a:	492b      	ldr	r1, [pc, #172]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800299c:	4313      	orrs	r3, r2
 800299e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d011      	beq.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80029ae:	4b26      	ldr	r3, [pc, #152]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80029b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029b4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80029bc:	4922      	ldr	r1, [pc, #136]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80029be:	4313      	orrs	r3, r2
 80029c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80029c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80029cc:	d101      	bne.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80029ce:	2301      	movs	r3, #1
 80029d0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0308 	and.w	r3, r3, #8
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80029de:	2301      	movs	r3, #1
 80029e0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00a      	beq.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80029ee:	4b16      	ldr	r3, [pc, #88]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80029f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029f4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029fc:	4912      	ldr	r1, [pc, #72]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80029fe:	4313      	orrs	r3, r2
 8002a00:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d00b      	beq.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002a10:	4b0d      	ldr	r3, [pc, #52]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a16:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a20:	4909      	ldr	r1, [pc, #36]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a22:	4313      	orrs	r3, r2
 8002a24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	2b01      	cmp	r3, #1
 8002a2c:	d006      	beq.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	f000 80d9 	beq.w	8002bee <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002a3c:	4b02      	ldr	r3, [pc, #8]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a01      	ldr	r2, [pc, #4]	@ (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a42:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002a46:	e001      	b.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8002a48:	40023800 	.word	0x40023800
 8002a4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a4e:	f7fe fdfd 	bl	800164c <HAL_GetTick>
 8002a52:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002a54:	e008      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002a56:	f7fe fdf9 	bl	800164c <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	2b64      	cmp	r3, #100	@ 0x64
 8002a62:	d901      	bls.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e194      	b.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002a68:	4b6c      	ldr	r3, [pc, #432]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d1f0      	bne.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 0301 	and.w	r3, r3, #1
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d021      	beq.n	8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d11d      	bne.n	8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002a88:	4b64      	ldr	r3, [pc, #400]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a8e:	0c1b      	lsrs	r3, r3, #16
 8002a90:	f003 0303 	and.w	r3, r3, #3
 8002a94:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002a96:	4b61      	ldr	r3, [pc, #388]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a9c:	0e1b      	lsrs	r3, r3, #24
 8002a9e:	f003 030f 	and.w	r3, r3, #15
 8002aa2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	019a      	lsls	r2, r3, #6
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	041b      	lsls	r3, r3, #16
 8002aae:	431a      	orrs	r2, r3
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	061b      	lsls	r3, r3, #24
 8002ab4:	431a      	orrs	r2, r3
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	071b      	lsls	r3, r3, #28
 8002abc:	4957      	ldr	r1, [pc, #348]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d004      	beq.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ad4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ad8:	d00a      	beq.n	8002af0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d02e      	beq.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002aee:	d129      	bne.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002af0:	4b4a      	ldr	r3, [pc, #296]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002af2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002af6:	0c1b      	lsrs	r3, r3, #16
 8002af8:	f003 0303 	and.w	r3, r3, #3
 8002afc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002afe:	4b47      	ldr	r3, [pc, #284]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b04:	0f1b      	lsrs	r3, r3, #28
 8002b06:	f003 0307 	and.w	r3, r3, #7
 8002b0a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	019a      	lsls	r2, r3, #6
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	041b      	lsls	r3, r3, #16
 8002b16:	431a      	orrs	r2, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	061b      	lsls	r3, r3, #24
 8002b1e:	431a      	orrs	r2, r3
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	071b      	lsls	r3, r3, #28
 8002b24:	493d      	ldr	r1, [pc, #244]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002b2c:	4b3b      	ldr	r3, [pc, #236]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b32:	f023 021f 	bic.w	r2, r3, #31
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b3a:	3b01      	subs	r3, #1
 8002b3c:	4937      	ldr	r1, [pc, #220]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d01d      	beq.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002b50:	4b32      	ldr	r3, [pc, #200]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b56:	0e1b      	lsrs	r3, r3, #24
 8002b58:	f003 030f 	and.w	r3, r3, #15
 8002b5c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002b5e:	4b2f      	ldr	r3, [pc, #188]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b64:	0f1b      	lsrs	r3, r3, #28
 8002b66:	f003 0307 	and.w	r3, r3, #7
 8002b6a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	019a      	lsls	r2, r3, #6
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	691b      	ldr	r3, [r3, #16]
 8002b76:	041b      	lsls	r3, r3, #16
 8002b78:	431a      	orrs	r2, r3
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	061b      	lsls	r3, r3, #24
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	071b      	lsls	r3, r3, #28
 8002b84:	4925      	ldr	r1, [pc, #148]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b86:	4313      	orrs	r3, r2
 8002b88:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d011      	beq.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	019a      	lsls	r2, r3, #6
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	691b      	ldr	r3, [r3, #16]
 8002ba2:	041b      	lsls	r3, r3, #16
 8002ba4:	431a      	orrs	r2, r3
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	68db      	ldr	r3, [r3, #12]
 8002baa:	061b      	lsls	r3, r3, #24
 8002bac:	431a      	orrs	r2, r3
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	071b      	lsls	r3, r3, #28
 8002bb4:	4919      	ldr	r1, [pc, #100]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002bbc:	4b17      	ldr	r3, [pc, #92]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a16      	ldr	r2, [pc, #88]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002bc2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002bc6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bc8:	f7fe fd40 	bl	800164c <HAL_GetTick>
 8002bcc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002bce:	e008      	b.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002bd0:	f7fe fd3c 	bl	800164c <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	2b64      	cmp	r3, #100	@ 0x64
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e0d7      	b.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002be2:	4b0e      	ldr	r3, [pc, #56]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d0f0      	beq.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002bee:	69bb      	ldr	r3, [r7, #24]
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	f040 80cd 	bne.w	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002bf6:	4b09      	ldr	r3, [pc, #36]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a08      	ldr	r2, [pc, #32]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002bfc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c00:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c02:	f7fe fd23 	bl	800164c <HAL_GetTick>
 8002c06:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002c08:	e00a      	b.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002c0a:	f7fe fd1f 	bl	800164c <HAL_GetTick>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	2b64      	cmp	r3, #100	@ 0x64
 8002c16:	d903      	bls.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	e0ba      	b.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8002c1c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002c20:	4b5e      	ldr	r3, [pc, #376]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002c28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c2c:	d0ed      	beq.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d003      	beq.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d009      	beq.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d02e      	beq.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d12a      	bne.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002c56:	4b51      	ldr	r3, [pc, #324]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c5c:	0c1b      	lsrs	r3, r3, #16
 8002c5e:	f003 0303 	and.w	r3, r3, #3
 8002c62:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002c64:	4b4d      	ldr	r3, [pc, #308]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c6a:	0f1b      	lsrs	r3, r3, #28
 8002c6c:	f003 0307 	and.w	r3, r3, #7
 8002c70:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	695b      	ldr	r3, [r3, #20]
 8002c76:	019a      	lsls	r2, r3, #6
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	041b      	lsls	r3, r3, #16
 8002c7c:	431a      	orrs	r2, r3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	699b      	ldr	r3, [r3, #24]
 8002c82:	061b      	lsls	r3, r3, #24
 8002c84:	431a      	orrs	r2, r3
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	071b      	lsls	r3, r3, #28
 8002c8a:	4944      	ldr	r1, [pc, #272]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002c92:	4b42      	ldr	r3, [pc, #264]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c98:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ca0:	3b01      	subs	r3, #1
 8002ca2:	021b      	lsls	r3, r3, #8
 8002ca4:	493d      	ldr	r1, [pc, #244]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d022      	beq.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002cbc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002cc0:	d11d      	bne.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002cc2:	4b36      	ldr	r3, [pc, #216]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002cc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cc8:	0e1b      	lsrs	r3, r3, #24
 8002cca:	f003 030f 	and.w	r3, r3, #15
 8002cce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002cd0:	4b32      	ldr	r3, [pc, #200]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cd6:	0f1b      	lsrs	r3, r3, #28
 8002cd8:	f003 0307 	and.w	r3, r3, #7
 8002cdc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	695b      	ldr	r3, [r3, #20]
 8002ce2:	019a      	lsls	r2, r3, #6
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6a1b      	ldr	r3, [r3, #32]
 8002ce8:	041b      	lsls	r3, r3, #16
 8002cea:	431a      	orrs	r2, r3
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	061b      	lsls	r3, r3, #24
 8002cf0:	431a      	orrs	r2, r3
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	071b      	lsls	r3, r3, #28
 8002cf6:	4929      	ldr	r1, [pc, #164]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0308 	and.w	r3, r3, #8
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d028      	beq.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002d0a:	4b24      	ldr	r3, [pc, #144]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d10:	0e1b      	lsrs	r3, r3, #24
 8002d12:	f003 030f 	and.w	r3, r3, #15
 8002d16:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002d18:	4b20      	ldr	r3, [pc, #128]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d1e:	0c1b      	lsrs	r3, r3, #16
 8002d20:	f003 0303 	and.w	r3, r3, #3
 8002d24:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	695b      	ldr	r3, [r3, #20]
 8002d2a:	019a      	lsls	r2, r3, #6
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	041b      	lsls	r3, r3, #16
 8002d30:	431a      	orrs	r2, r3
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	061b      	lsls	r3, r3, #24
 8002d36:	431a      	orrs	r2, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	69db      	ldr	r3, [r3, #28]
 8002d3c:	071b      	lsls	r3, r3, #28
 8002d3e:	4917      	ldr	r1, [pc, #92]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d40:	4313      	orrs	r3, r2
 8002d42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002d46:	4b15      	ldr	r3, [pc, #84]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d4c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d54:	4911      	ldr	r1, [pc, #68]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d56:	4313      	orrs	r3, r2
 8002d58:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002d5c:	4b0f      	ldr	r3, [pc, #60]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a0e      	ldr	r2, [pc, #56]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d66:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d68:	f7fe fc70 	bl	800164c <HAL_GetTick>
 8002d6c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002d6e:	e008      	b.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002d70:	f7fe fc6c 	bl	800164c <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	2b64      	cmp	r3, #100	@ 0x64
 8002d7c:	d901      	bls.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e007      	b.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002d82:	4b06      	ldr	r3, [pc, #24]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d8e:	d1ef      	bne.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3720      	adds	r7, #32
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	40023800 	.word	0x40023800

08002da0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d101      	bne.n	8002db2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e040      	b.n	8002e34 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d106      	bne.n	8002dc8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f7fe fb46 	bl	8001454 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2224      	movs	r2, #36	@ 0x24
 8002dcc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f022 0201 	bic.w	r2, r2, #1
 8002ddc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d002      	beq.n	8002dec <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f000 fb16 	bl	8003418 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	f000 f8af 	bl	8002f50 <UART_SetConfig>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d101      	bne.n	8002dfc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e01b      	b.n	8002e34 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	685a      	ldr	r2, [r3, #4]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e0a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	689a      	ldr	r2, [r3, #8]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e1a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f042 0201 	orr.w	r2, r2, #1
 8002e2a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	f000 fb95 	bl	800355c <UART_CheckIdleState>
 8002e32:	4603      	mov	r3, r0
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3708      	adds	r7, #8
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}

08002e3c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b08a      	sub	sp, #40	@ 0x28
 8002e40:	af02      	add	r7, sp, #8
 8002e42:	60f8      	str	r0, [r7, #12]
 8002e44:	60b9      	str	r1, [r7, #8]
 8002e46:	603b      	str	r3, [r7, #0]
 8002e48:	4613      	mov	r3, r2
 8002e4a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e50:	2b20      	cmp	r3, #32
 8002e52:	d177      	bne.n	8002f44 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d002      	beq.n	8002e60 <HAL_UART_Transmit+0x24>
 8002e5a:	88fb      	ldrh	r3, [r7, #6]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d101      	bne.n	8002e64 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e070      	b.n	8002f46 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2200      	movs	r2, #0
 8002e68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2221      	movs	r2, #33	@ 0x21
 8002e70:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e72:	f7fe fbeb 	bl	800164c <HAL_GetTick>
 8002e76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	88fa      	ldrh	r2, [r7, #6]
 8002e7c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	88fa      	ldrh	r2, [r7, #6]
 8002e84:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e90:	d108      	bne.n	8002ea4 <HAL_UART_Transmit+0x68>
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	691b      	ldr	r3, [r3, #16]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d104      	bne.n	8002ea4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	61bb      	str	r3, [r7, #24]
 8002ea2:	e003      	b.n	8002eac <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002eac:	e02f      	b.n	8002f0e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	9300      	str	r3, [sp, #0]
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	2180      	movs	r1, #128	@ 0x80
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	f000 fba6 	bl	800360a <UART_WaitOnFlagUntilTimeout>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d004      	beq.n	8002ece <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2220      	movs	r2, #32
 8002ec8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002eca:	2303      	movs	r3, #3
 8002ecc:	e03b      	b.n	8002f46 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002ece:	69fb      	ldr	r3, [r7, #28]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d10b      	bne.n	8002eec <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ed4:	69bb      	ldr	r3, [r7, #24]
 8002ed6:	881b      	ldrh	r3, [r3, #0]
 8002ed8:	461a      	mov	r2, r3
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ee2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	3302      	adds	r3, #2
 8002ee8:	61bb      	str	r3, [r7, #24]
 8002eea:	e007      	b.n	8002efc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002eec:	69fb      	ldr	r3, [r7, #28]
 8002eee:	781a      	ldrb	r2, [r3, #0]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	3301      	adds	r3, #1
 8002efa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	3b01      	subs	r3, #1
 8002f06:	b29a      	uxth	r2, r3
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002f14:	b29b      	uxth	r3, r3
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d1c9      	bne.n	8002eae <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	9300      	str	r3, [sp, #0]
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	2200      	movs	r2, #0
 8002f22:	2140      	movs	r1, #64	@ 0x40
 8002f24:	68f8      	ldr	r0, [r7, #12]
 8002f26:	f000 fb70 	bl	800360a <UART_WaitOnFlagUntilTimeout>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d004      	beq.n	8002f3a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2220      	movs	r2, #32
 8002f34:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e005      	b.n	8002f46 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2220      	movs	r2, #32
 8002f3e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002f40:	2300      	movs	r3, #0
 8002f42:	e000      	b.n	8002f46 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002f44:	2302      	movs	r3, #2
  }
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3720      	adds	r7, #32
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
	...

08002f50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b088      	sub	sp, #32
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689a      	ldr	r2, [r3, #8]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	691b      	ldr	r3, [r3, #16]
 8002f64:	431a      	orrs	r2, r3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	695b      	ldr	r3, [r3, #20]
 8002f6a:	431a      	orrs	r2, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	69db      	ldr	r3, [r3, #28]
 8002f70:	4313      	orrs	r3, r2
 8002f72:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	4ba6      	ldr	r3, [pc, #664]	@ (8003214 <UART_SetConfig+0x2c4>)
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	6812      	ldr	r2, [r2, #0]
 8002f82:	6979      	ldr	r1, [r7, #20]
 8002f84:	430b      	orrs	r3, r1
 8002f86:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	68da      	ldr	r2, [r3, #12]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	699b      	ldr	r3, [r3, #24]
 8002fa2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6a1b      	ldr	r3, [r3, #32]
 8002fa8:	697a      	ldr	r2, [r7, #20]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	697a      	ldr	r2, [r7, #20]
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a94      	ldr	r2, [pc, #592]	@ (8003218 <UART_SetConfig+0x2c8>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d120      	bne.n	800300e <UART_SetConfig+0xbe>
 8002fcc:	4b93      	ldr	r3, [pc, #588]	@ (800321c <UART_SetConfig+0x2cc>)
 8002fce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fd2:	f003 0303 	and.w	r3, r3, #3
 8002fd6:	2b03      	cmp	r3, #3
 8002fd8:	d816      	bhi.n	8003008 <UART_SetConfig+0xb8>
 8002fda:	a201      	add	r2, pc, #4	@ (adr r2, 8002fe0 <UART_SetConfig+0x90>)
 8002fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fe0:	08002ff1 	.word	0x08002ff1
 8002fe4:	08002ffd 	.word	0x08002ffd
 8002fe8:	08002ff7 	.word	0x08002ff7
 8002fec:	08003003 	.word	0x08003003
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	77fb      	strb	r3, [r7, #31]
 8002ff4:	e150      	b.n	8003298 <UART_SetConfig+0x348>
 8002ff6:	2302      	movs	r3, #2
 8002ff8:	77fb      	strb	r3, [r7, #31]
 8002ffa:	e14d      	b.n	8003298 <UART_SetConfig+0x348>
 8002ffc:	2304      	movs	r3, #4
 8002ffe:	77fb      	strb	r3, [r7, #31]
 8003000:	e14a      	b.n	8003298 <UART_SetConfig+0x348>
 8003002:	2308      	movs	r3, #8
 8003004:	77fb      	strb	r3, [r7, #31]
 8003006:	e147      	b.n	8003298 <UART_SetConfig+0x348>
 8003008:	2310      	movs	r3, #16
 800300a:	77fb      	strb	r3, [r7, #31]
 800300c:	e144      	b.n	8003298 <UART_SetConfig+0x348>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a83      	ldr	r2, [pc, #524]	@ (8003220 <UART_SetConfig+0x2d0>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d132      	bne.n	800307e <UART_SetConfig+0x12e>
 8003018:	4b80      	ldr	r3, [pc, #512]	@ (800321c <UART_SetConfig+0x2cc>)
 800301a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800301e:	f003 030c 	and.w	r3, r3, #12
 8003022:	2b0c      	cmp	r3, #12
 8003024:	d828      	bhi.n	8003078 <UART_SetConfig+0x128>
 8003026:	a201      	add	r2, pc, #4	@ (adr r2, 800302c <UART_SetConfig+0xdc>)
 8003028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800302c:	08003061 	.word	0x08003061
 8003030:	08003079 	.word	0x08003079
 8003034:	08003079 	.word	0x08003079
 8003038:	08003079 	.word	0x08003079
 800303c:	0800306d 	.word	0x0800306d
 8003040:	08003079 	.word	0x08003079
 8003044:	08003079 	.word	0x08003079
 8003048:	08003079 	.word	0x08003079
 800304c:	08003067 	.word	0x08003067
 8003050:	08003079 	.word	0x08003079
 8003054:	08003079 	.word	0x08003079
 8003058:	08003079 	.word	0x08003079
 800305c:	08003073 	.word	0x08003073
 8003060:	2300      	movs	r3, #0
 8003062:	77fb      	strb	r3, [r7, #31]
 8003064:	e118      	b.n	8003298 <UART_SetConfig+0x348>
 8003066:	2302      	movs	r3, #2
 8003068:	77fb      	strb	r3, [r7, #31]
 800306a:	e115      	b.n	8003298 <UART_SetConfig+0x348>
 800306c:	2304      	movs	r3, #4
 800306e:	77fb      	strb	r3, [r7, #31]
 8003070:	e112      	b.n	8003298 <UART_SetConfig+0x348>
 8003072:	2308      	movs	r3, #8
 8003074:	77fb      	strb	r3, [r7, #31]
 8003076:	e10f      	b.n	8003298 <UART_SetConfig+0x348>
 8003078:	2310      	movs	r3, #16
 800307a:	77fb      	strb	r3, [r7, #31]
 800307c:	e10c      	b.n	8003298 <UART_SetConfig+0x348>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a68      	ldr	r2, [pc, #416]	@ (8003224 <UART_SetConfig+0x2d4>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d120      	bne.n	80030ca <UART_SetConfig+0x17a>
 8003088:	4b64      	ldr	r3, [pc, #400]	@ (800321c <UART_SetConfig+0x2cc>)
 800308a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800308e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003092:	2b30      	cmp	r3, #48	@ 0x30
 8003094:	d013      	beq.n	80030be <UART_SetConfig+0x16e>
 8003096:	2b30      	cmp	r3, #48	@ 0x30
 8003098:	d814      	bhi.n	80030c4 <UART_SetConfig+0x174>
 800309a:	2b20      	cmp	r3, #32
 800309c:	d009      	beq.n	80030b2 <UART_SetConfig+0x162>
 800309e:	2b20      	cmp	r3, #32
 80030a0:	d810      	bhi.n	80030c4 <UART_SetConfig+0x174>
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d002      	beq.n	80030ac <UART_SetConfig+0x15c>
 80030a6:	2b10      	cmp	r3, #16
 80030a8:	d006      	beq.n	80030b8 <UART_SetConfig+0x168>
 80030aa:	e00b      	b.n	80030c4 <UART_SetConfig+0x174>
 80030ac:	2300      	movs	r3, #0
 80030ae:	77fb      	strb	r3, [r7, #31]
 80030b0:	e0f2      	b.n	8003298 <UART_SetConfig+0x348>
 80030b2:	2302      	movs	r3, #2
 80030b4:	77fb      	strb	r3, [r7, #31]
 80030b6:	e0ef      	b.n	8003298 <UART_SetConfig+0x348>
 80030b8:	2304      	movs	r3, #4
 80030ba:	77fb      	strb	r3, [r7, #31]
 80030bc:	e0ec      	b.n	8003298 <UART_SetConfig+0x348>
 80030be:	2308      	movs	r3, #8
 80030c0:	77fb      	strb	r3, [r7, #31]
 80030c2:	e0e9      	b.n	8003298 <UART_SetConfig+0x348>
 80030c4:	2310      	movs	r3, #16
 80030c6:	77fb      	strb	r3, [r7, #31]
 80030c8:	e0e6      	b.n	8003298 <UART_SetConfig+0x348>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a56      	ldr	r2, [pc, #344]	@ (8003228 <UART_SetConfig+0x2d8>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d120      	bne.n	8003116 <UART_SetConfig+0x1c6>
 80030d4:	4b51      	ldr	r3, [pc, #324]	@ (800321c <UART_SetConfig+0x2cc>)
 80030d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030da:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80030de:	2bc0      	cmp	r3, #192	@ 0xc0
 80030e0:	d013      	beq.n	800310a <UART_SetConfig+0x1ba>
 80030e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80030e4:	d814      	bhi.n	8003110 <UART_SetConfig+0x1c0>
 80030e6:	2b80      	cmp	r3, #128	@ 0x80
 80030e8:	d009      	beq.n	80030fe <UART_SetConfig+0x1ae>
 80030ea:	2b80      	cmp	r3, #128	@ 0x80
 80030ec:	d810      	bhi.n	8003110 <UART_SetConfig+0x1c0>
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d002      	beq.n	80030f8 <UART_SetConfig+0x1a8>
 80030f2:	2b40      	cmp	r3, #64	@ 0x40
 80030f4:	d006      	beq.n	8003104 <UART_SetConfig+0x1b4>
 80030f6:	e00b      	b.n	8003110 <UART_SetConfig+0x1c0>
 80030f8:	2300      	movs	r3, #0
 80030fa:	77fb      	strb	r3, [r7, #31]
 80030fc:	e0cc      	b.n	8003298 <UART_SetConfig+0x348>
 80030fe:	2302      	movs	r3, #2
 8003100:	77fb      	strb	r3, [r7, #31]
 8003102:	e0c9      	b.n	8003298 <UART_SetConfig+0x348>
 8003104:	2304      	movs	r3, #4
 8003106:	77fb      	strb	r3, [r7, #31]
 8003108:	e0c6      	b.n	8003298 <UART_SetConfig+0x348>
 800310a:	2308      	movs	r3, #8
 800310c:	77fb      	strb	r3, [r7, #31]
 800310e:	e0c3      	b.n	8003298 <UART_SetConfig+0x348>
 8003110:	2310      	movs	r3, #16
 8003112:	77fb      	strb	r3, [r7, #31]
 8003114:	e0c0      	b.n	8003298 <UART_SetConfig+0x348>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a44      	ldr	r2, [pc, #272]	@ (800322c <UART_SetConfig+0x2dc>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d125      	bne.n	800316c <UART_SetConfig+0x21c>
 8003120:	4b3e      	ldr	r3, [pc, #248]	@ (800321c <UART_SetConfig+0x2cc>)
 8003122:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003126:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800312a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800312e:	d017      	beq.n	8003160 <UART_SetConfig+0x210>
 8003130:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003134:	d817      	bhi.n	8003166 <UART_SetConfig+0x216>
 8003136:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800313a:	d00b      	beq.n	8003154 <UART_SetConfig+0x204>
 800313c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003140:	d811      	bhi.n	8003166 <UART_SetConfig+0x216>
 8003142:	2b00      	cmp	r3, #0
 8003144:	d003      	beq.n	800314e <UART_SetConfig+0x1fe>
 8003146:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800314a:	d006      	beq.n	800315a <UART_SetConfig+0x20a>
 800314c:	e00b      	b.n	8003166 <UART_SetConfig+0x216>
 800314e:	2300      	movs	r3, #0
 8003150:	77fb      	strb	r3, [r7, #31]
 8003152:	e0a1      	b.n	8003298 <UART_SetConfig+0x348>
 8003154:	2302      	movs	r3, #2
 8003156:	77fb      	strb	r3, [r7, #31]
 8003158:	e09e      	b.n	8003298 <UART_SetConfig+0x348>
 800315a:	2304      	movs	r3, #4
 800315c:	77fb      	strb	r3, [r7, #31]
 800315e:	e09b      	b.n	8003298 <UART_SetConfig+0x348>
 8003160:	2308      	movs	r3, #8
 8003162:	77fb      	strb	r3, [r7, #31]
 8003164:	e098      	b.n	8003298 <UART_SetConfig+0x348>
 8003166:	2310      	movs	r3, #16
 8003168:	77fb      	strb	r3, [r7, #31]
 800316a:	e095      	b.n	8003298 <UART_SetConfig+0x348>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a2f      	ldr	r2, [pc, #188]	@ (8003230 <UART_SetConfig+0x2e0>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d125      	bne.n	80031c2 <UART_SetConfig+0x272>
 8003176:	4b29      	ldr	r3, [pc, #164]	@ (800321c <UART_SetConfig+0x2cc>)
 8003178:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800317c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003180:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003184:	d017      	beq.n	80031b6 <UART_SetConfig+0x266>
 8003186:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800318a:	d817      	bhi.n	80031bc <UART_SetConfig+0x26c>
 800318c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003190:	d00b      	beq.n	80031aa <UART_SetConfig+0x25a>
 8003192:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003196:	d811      	bhi.n	80031bc <UART_SetConfig+0x26c>
 8003198:	2b00      	cmp	r3, #0
 800319a:	d003      	beq.n	80031a4 <UART_SetConfig+0x254>
 800319c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031a0:	d006      	beq.n	80031b0 <UART_SetConfig+0x260>
 80031a2:	e00b      	b.n	80031bc <UART_SetConfig+0x26c>
 80031a4:	2301      	movs	r3, #1
 80031a6:	77fb      	strb	r3, [r7, #31]
 80031a8:	e076      	b.n	8003298 <UART_SetConfig+0x348>
 80031aa:	2302      	movs	r3, #2
 80031ac:	77fb      	strb	r3, [r7, #31]
 80031ae:	e073      	b.n	8003298 <UART_SetConfig+0x348>
 80031b0:	2304      	movs	r3, #4
 80031b2:	77fb      	strb	r3, [r7, #31]
 80031b4:	e070      	b.n	8003298 <UART_SetConfig+0x348>
 80031b6:	2308      	movs	r3, #8
 80031b8:	77fb      	strb	r3, [r7, #31]
 80031ba:	e06d      	b.n	8003298 <UART_SetConfig+0x348>
 80031bc:	2310      	movs	r3, #16
 80031be:	77fb      	strb	r3, [r7, #31]
 80031c0:	e06a      	b.n	8003298 <UART_SetConfig+0x348>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a1b      	ldr	r2, [pc, #108]	@ (8003234 <UART_SetConfig+0x2e4>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d138      	bne.n	800323e <UART_SetConfig+0x2ee>
 80031cc:	4b13      	ldr	r3, [pc, #76]	@ (800321c <UART_SetConfig+0x2cc>)
 80031ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031d2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80031d6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80031da:	d017      	beq.n	800320c <UART_SetConfig+0x2bc>
 80031dc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80031e0:	d82a      	bhi.n	8003238 <UART_SetConfig+0x2e8>
 80031e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031e6:	d00b      	beq.n	8003200 <UART_SetConfig+0x2b0>
 80031e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031ec:	d824      	bhi.n	8003238 <UART_SetConfig+0x2e8>
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d003      	beq.n	80031fa <UART_SetConfig+0x2aa>
 80031f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031f6:	d006      	beq.n	8003206 <UART_SetConfig+0x2b6>
 80031f8:	e01e      	b.n	8003238 <UART_SetConfig+0x2e8>
 80031fa:	2300      	movs	r3, #0
 80031fc:	77fb      	strb	r3, [r7, #31]
 80031fe:	e04b      	b.n	8003298 <UART_SetConfig+0x348>
 8003200:	2302      	movs	r3, #2
 8003202:	77fb      	strb	r3, [r7, #31]
 8003204:	e048      	b.n	8003298 <UART_SetConfig+0x348>
 8003206:	2304      	movs	r3, #4
 8003208:	77fb      	strb	r3, [r7, #31]
 800320a:	e045      	b.n	8003298 <UART_SetConfig+0x348>
 800320c:	2308      	movs	r3, #8
 800320e:	77fb      	strb	r3, [r7, #31]
 8003210:	e042      	b.n	8003298 <UART_SetConfig+0x348>
 8003212:	bf00      	nop
 8003214:	efff69f3 	.word	0xefff69f3
 8003218:	40011000 	.word	0x40011000
 800321c:	40023800 	.word	0x40023800
 8003220:	40004400 	.word	0x40004400
 8003224:	40004800 	.word	0x40004800
 8003228:	40004c00 	.word	0x40004c00
 800322c:	40005000 	.word	0x40005000
 8003230:	40011400 	.word	0x40011400
 8003234:	40007800 	.word	0x40007800
 8003238:	2310      	movs	r3, #16
 800323a:	77fb      	strb	r3, [r7, #31]
 800323c:	e02c      	b.n	8003298 <UART_SetConfig+0x348>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a72      	ldr	r2, [pc, #456]	@ (800340c <UART_SetConfig+0x4bc>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d125      	bne.n	8003294 <UART_SetConfig+0x344>
 8003248:	4b71      	ldr	r3, [pc, #452]	@ (8003410 <UART_SetConfig+0x4c0>)
 800324a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800324e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003252:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003256:	d017      	beq.n	8003288 <UART_SetConfig+0x338>
 8003258:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800325c:	d817      	bhi.n	800328e <UART_SetConfig+0x33e>
 800325e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003262:	d00b      	beq.n	800327c <UART_SetConfig+0x32c>
 8003264:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003268:	d811      	bhi.n	800328e <UART_SetConfig+0x33e>
 800326a:	2b00      	cmp	r3, #0
 800326c:	d003      	beq.n	8003276 <UART_SetConfig+0x326>
 800326e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003272:	d006      	beq.n	8003282 <UART_SetConfig+0x332>
 8003274:	e00b      	b.n	800328e <UART_SetConfig+0x33e>
 8003276:	2300      	movs	r3, #0
 8003278:	77fb      	strb	r3, [r7, #31]
 800327a:	e00d      	b.n	8003298 <UART_SetConfig+0x348>
 800327c:	2302      	movs	r3, #2
 800327e:	77fb      	strb	r3, [r7, #31]
 8003280:	e00a      	b.n	8003298 <UART_SetConfig+0x348>
 8003282:	2304      	movs	r3, #4
 8003284:	77fb      	strb	r3, [r7, #31]
 8003286:	e007      	b.n	8003298 <UART_SetConfig+0x348>
 8003288:	2308      	movs	r3, #8
 800328a:	77fb      	strb	r3, [r7, #31]
 800328c:	e004      	b.n	8003298 <UART_SetConfig+0x348>
 800328e:	2310      	movs	r3, #16
 8003290:	77fb      	strb	r3, [r7, #31]
 8003292:	e001      	b.n	8003298 <UART_SetConfig+0x348>
 8003294:	2310      	movs	r3, #16
 8003296:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	69db      	ldr	r3, [r3, #28]
 800329c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032a0:	d15b      	bne.n	800335a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80032a2:	7ffb      	ldrb	r3, [r7, #31]
 80032a4:	2b08      	cmp	r3, #8
 80032a6:	d828      	bhi.n	80032fa <UART_SetConfig+0x3aa>
 80032a8:	a201      	add	r2, pc, #4	@ (adr r2, 80032b0 <UART_SetConfig+0x360>)
 80032aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ae:	bf00      	nop
 80032b0:	080032d5 	.word	0x080032d5
 80032b4:	080032dd 	.word	0x080032dd
 80032b8:	080032e5 	.word	0x080032e5
 80032bc:	080032fb 	.word	0x080032fb
 80032c0:	080032eb 	.word	0x080032eb
 80032c4:	080032fb 	.word	0x080032fb
 80032c8:	080032fb 	.word	0x080032fb
 80032cc:	080032fb 	.word	0x080032fb
 80032d0:	080032f3 	.word	0x080032f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032d4:	f7ff f94c 	bl	8002570 <HAL_RCC_GetPCLK1Freq>
 80032d8:	61b8      	str	r0, [r7, #24]
        break;
 80032da:	e013      	b.n	8003304 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80032dc:	f7ff f95c 	bl	8002598 <HAL_RCC_GetPCLK2Freq>
 80032e0:	61b8      	str	r0, [r7, #24]
        break;
 80032e2:	e00f      	b.n	8003304 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032e4:	4b4b      	ldr	r3, [pc, #300]	@ (8003414 <UART_SetConfig+0x4c4>)
 80032e6:	61bb      	str	r3, [r7, #24]
        break;
 80032e8:	e00c      	b.n	8003304 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032ea:	f7ff f86f 	bl	80023cc <HAL_RCC_GetSysClockFreq>
 80032ee:	61b8      	str	r0, [r7, #24]
        break;
 80032f0:	e008      	b.n	8003304 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032f6:	61bb      	str	r3, [r7, #24]
        break;
 80032f8:	e004      	b.n	8003304 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80032fa:	2300      	movs	r3, #0
 80032fc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	77bb      	strb	r3, [r7, #30]
        break;
 8003302:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d074      	beq.n	80033f4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800330a:	69bb      	ldr	r3, [r7, #24]
 800330c:	005a      	lsls	r2, r3, #1
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	085b      	lsrs	r3, r3, #1
 8003314:	441a      	add	r2, r3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	fbb2 f3f3 	udiv	r3, r2, r3
 800331e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	2b0f      	cmp	r3, #15
 8003324:	d916      	bls.n	8003354 <UART_SetConfig+0x404>
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800332c:	d212      	bcs.n	8003354 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	b29b      	uxth	r3, r3
 8003332:	f023 030f 	bic.w	r3, r3, #15
 8003336:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	085b      	lsrs	r3, r3, #1
 800333c:	b29b      	uxth	r3, r3
 800333e:	f003 0307 	and.w	r3, r3, #7
 8003342:	b29a      	uxth	r2, r3
 8003344:	89fb      	ldrh	r3, [r7, #14]
 8003346:	4313      	orrs	r3, r2
 8003348:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	89fa      	ldrh	r2, [r7, #14]
 8003350:	60da      	str	r2, [r3, #12]
 8003352:	e04f      	b.n	80033f4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	77bb      	strb	r3, [r7, #30]
 8003358:	e04c      	b.n	80033f4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800335a:	7ffb      	ldrb	r3, [r7, #31]
 800335c:	2b08      	cmp	r3, #8
 800335e:	d828      	bhi.n	80033b2 <UART_SetConfig+0x462>
 8003360:	a201      	add	r2, pc, #4	@ (adr r2, 8003368 <UART_SetConfig+0x418>)
 8003362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003366:	bf00      	nop
 8003368:	0800338d 	.word	0x0800338d
 800336c:	08003395 	.word	0x08003395
 8003370:	0800339d 	.word	0x0800339d
 8003374:	080033b3 	.word	0x080033b3
 8003378:	080033a3 	.word	0x080033a3
 800337c:	080033b3 	.word	0x080033b3
 8003380:	080033b3 	.word	0x080033b3
 8003384:	080033b3 	.word	0x080033b3
 8003388:	080033ab 	.word	0x080033ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800338c:	f7ff f8f0 	bl	8002570 <HAL_RCC_GetPCLK1Freq>
 8003390:	61b8      	str	r0, [r7, #24]
        break;
 8003392:	e013      	b.n	80033bc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003394:	f7ff f900 	bl	8002598 <HAL_RCC_GetPCLK2Freq>
 8003398:	61b8      	str	r0, [r7, #24]
        break;
 800339a:	e00f      	b.n	80033bc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800339c:	4b1d      	ldr	r3, [pc, #116]	@ (8003414 <UART_SetConfig+0x4c4>)
 800339e:	61bb      	str	r3, [r7, #24]
        break;
 80033a0:	e00c      	b.n	80033bc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80033a2:	f7ff f813 	bl	80023cc <HAL_RCC_GetSysClockFreq>
 80033a6:	61b8      	str	r0, [r7, #24]
        break;
 80033a8:	e008      	b.n	80033bc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80033ae:	61bb      	str	r3, [r7, #24]
        break;
 80033b0:	e004      	b.n	80033bc <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80033b2:	2300      	movs	r3, #0
 80033b4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	77bb      	strb	r3, [r7, #30]
        break;
 80033ba:	bf00      	nop
    }

    if (pclk != 0U)
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d018      	beq.n	80033f4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	085a      	lsrs	r2, r3, #1
 80033c8:	69bb      	ldr	r3, [r7, #24]
 80033ca:	441a      	add	r2, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033d4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	2b0f      	cmp	r3, #15
 80033da:	d909      	bls.n	80033f0 <UART_SetConfig+0x4a0>
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033e2:	d205      	bcs.n	80033f0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	b29a      	uxth	r2, r3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	60da      	str	r2, [r3, #12]
 80033ee:	e001      	b.n	80033f4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2200      	movs	r2, #0
 80033f8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003400:	7fbb      	ldrb	r3, [r7, #30]
}
 8003402:	4618      	mov	r0, r3
 8003404:	3720      	adds	r7, #32
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	40007c00 	.word	0x40007c00
 8003410:	40023800 	.word	0x40023800
 8003414:	00f42400 	.word	0x00f42400

08003418 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003424:	f003 0308 	and.w	r3, r3, #8
 8003428:	2b00      	cmp	r3, #0
 800342a:	d00a      	beq.n	8003442 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	430a      	orrs	r2, r1
 8003440:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003446:	f003 0301 	and.w	r3, r3, #1
 800344a:	2b00      	cmp	r3, #0
 800344c:	d00a      	beq.n	8003464 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	430a      	orrs	r2, r1
 8003462:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003468:	f003 0302 	and.w	r3, r3, #2
 800346c:	2b00      	cmp	r3, #0
 800346e:	d00a      	beq.n	8003486 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	430a      	orrs	r2, r1
 8003484:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348a:	f003 0304 	and.w	r3, r3, #4
 800348e:	2b00      	cmp	r3, #0
 8003490:	d00a      	beq.n	80034a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	430a      	orrs	r2, r1
 80034a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ac:	f003 0310 	and.w	r3, r3, #16
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d00a      	beq.n	80034ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	430a      	orrs	r2, r1
 80034c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ce:	f003 0320 	and.w	r3, r3, #32
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d00a      	beq.n	80034ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	430a      	orrs	r2, r1
 80034ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d01a      	beq.n	800352e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	430a      	orrs	r2, r1
 800350c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003512:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003516:	d10a      	bne.n	800352e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003532:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00a      	beq.n	8003550 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	430a      	orrs	r2, r1
 800354e:	605a      	str	r2, [r3, #4]
  }
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b08c      	sub	sp, #48	@ 0x30
 8003560:	af02      	add	r7, sp, #8
 8003562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2200      	movs	r2, #0
 8003568:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800356c:	f7fe f86e 	bl	800164c <HAL_GetTick>
 8003570:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0308 	and.w	r3, r3, #8
 800357c:	2b08      	cmp	r3, #8
 800357e:	d12e      	bne.n	80035de <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003580:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003584:	9300      	str	r3, [sp, #0]
 8003586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003588:	2200      	movs	r2, #0
 800358a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 f83b 	bl	800360a <UART_WaitOnFlagUntilTimeout>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d021      	beq.n	80035de <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	e853 3f00 	ldrex	r3, [r3]
 80035a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80035ae:	623b      	str	r3, [r7, #32]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	461a      	mov	r2, r3
 80035b6:	6a3b      	ldr	r3, [r7, #32]
 80035b8:	61fb      	str	r3, [r7, #28]
 80035ba:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035bc:	69b9      	ldr	r1, [r7, #24]
 80035be:	69fa      	ldr	r2, [r7, #28]
 80035c0:	e841 2300 	strex	r3, r2, [r1]
 80035c4:	617b      	str	r3, [r7, #20]
   return(result);
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d1e6      	bne.n	800359a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2220      	movs	r2, #32
 80035d0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e011      	b.n	8003602 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2220      	movs	r2, #32
 80035e2:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2220      	movs	r2, #32
 80035e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3728      	adds	r7, #40	@ 0x28
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}

0800360a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800360a:	b580      	push	{r7, lr}
 800360c:	b084      	sub	sp, #16
 800360e:	af00      	add	r7, sp, #0
 8003610:	60f8      	str	r0, [r7, #12]
 8003612:	60b9      	str	r1, [r7, #8]
 8003614:	603b      	str	r3, [r7, #0]
 8003616:	4613      	mov	r3, r2
 8003618:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800361a:	e04f      	b.n	80036bc <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003622:	d04b      	beq.n	80036bc <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003624:	f7fe f812 	bl	800164c <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	69ba      	ldr	r2, [r7, #24]
 8003630:	429a      	cmp	r2, r3
 8003632:	d302      	bcc.n	800363a <UART_WaitOnFlagUntilTimeout+0x30>
 8003634:	69bb      	ldr	r3, [r7, #24]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d101      	bne.n	800363e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800363a:	2303      	movs	r3, #3
 800363c:	e04e      	b.n	80036dc <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0304 	and.w	r3, r3, #4
 8003648:	2b00      	cmp	r3, #0
 800364a:	d037      	beq.n	80036bc <UART_WaitOnFlagUntilTimeout+0xb2>
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	2b80      	cmp	r3, #128	@ 0x80
 8003650:	d034      	beq.n	80036bc <UART_WaitOnFlagUntilTimeout+0xb2>
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	2b40      	cmp	r3, #64	@ 0x40
 8003656:	d031      	beq.n	80036bc <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	69db      	ldr	r3, [r3, #28]
 800365e:	f003 0308 	and.w	r3, r3, #8
 8003662:	2b08      	cmp	r3, #8
 8003664:	d110      	bne.n	8003688 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2208      	movs	r2, #8
 800366c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800366e:	68f8      	ldr	r0, [r7, #12]
 8003670:	f000 f838 	bl	80036e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2208      	movs	r2, #8
 8003678:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e029      	b.n	80036dc <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	69db      	ldr	r3, [r3, #28]
 800368e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003692:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003696:	d111      	bne.n	80036bc <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80036a0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036a2:	68f8      	ldr	r0, [r7, #12]
 80036a4:	f000 f81e 	bl	80036e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2220      	movs	r2, #32
 80036ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2200      	movs	r2, #0
 80036b4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	e00f      	b.n	80036dc <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	69da      	ldr	r2, [r3, #28]
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	4013      	ands	r3, r2
 80036c6:	68ba      	ldr	r2, [r7, #8]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	bf0c      	ite	eq
 80036cc:	2301      	moveq	r3, #1
 80036ce:	2300      	movne	r3, #0
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	461a      	mov	r2, r3
 80036d4:	79fb      	ldrb	r3, [r7, #7]
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d0a0      	beq.n	800361c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036da:	2300      	movs	r3, #0
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3710      	adds	r7, #16
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b095      	sub	sp, #84	@ 0x54
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036f4:	e853 3f00 	ldrex	r3, [r3]
 80036f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80036fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003700:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	461a      	mov	r2, r3
 8003708:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800370a:	643b      	str	r3, [r7, #64]	@ 0x40
 800370c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800370e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003710:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003712:	e841 2300 	strex	r3, r2, [r1]
 8003716:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800371a:	2b00      	cmp	r3, #0
 800371c:	d1e6      	bne.n	80036ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	3308      	adds	r3, #8
 8003724:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003726:	6a3b      	ldr	r3, [r7, #32]
 8003728:	e853 3f00 	ldrex	r3, [r3]
 800372c:	61fb      	str	r3, [r7, #28]
   return(result);
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	f023 0301 	bic.w	r3, r3, #1
 8003734:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	3308      	adds	r3, #8
 800373c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800373e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003740:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003742:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003744:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003746:	e841 2300 	strex	r3, r2, [r1]
 800374a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800374c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800374e:	2b00      	cmp	r3, #0
 8003750:	d1e5      	bne.n	800371e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003756:	2b01      	cmp	r3, #1
 8003758:	d118      	bne.n	800378c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	e853 3f00 	ldrex	r3, [r3]
 8003766:	60bb      	str	r3, [r7, #8]
   return(result);
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	f023 0310 	bic.w	r3, r3, #16
 800376e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	461a      	mov	r2, r3
 8003776:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003778:	61bb      	str	r3, [r7, #24]
 800377a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800377c:	6979      	ldr	r1, [r7, #20]
 800377e:	69ba      	ldr	r2, [r7, #24]
 8003780:	e841 2300 	strex	r3, r2, [r1]
 8003784:	613b      	str	r3, [r7, #16]
   return(result);
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d1e6      	bne.n	800375a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2220      	movs	r2, #32
 8003790:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2200      	movs	r2, #0
 8003798:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2200      	movs	r2, #0
 800379e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80037a0:	bf00      	nop
 80037a2:	3754      	adds	r7, #84	@ 0x54
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr

080037ac <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b085      	sub	sp, #20
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	4603      	mov	r3, r0
 80037b4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80037b6:	2300      	movs	r3, #0
 80037b8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80037ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80037be:	2b84      	cmp	r3, #132	@ 0x84
 80037c0:	d005      	beq.n	80037ce <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80037c2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	4413      	add	r3, r2
 80037ca:	3303      	adds	r3, #3
 80037cc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80037ce:	68fb      	ldr	r3, [r7, #12]
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	3714      	adds	r7, #20
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr

080037dc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80037e0:	f000 fec0 	bl	8004564 <vTaskStartScheduler>
  
  return osOK;
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	bd80      	pop	{r7, pc}

080037ea <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80037ea:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037ec:	b089      	sub	sp, #36	@ 0x24
 80037ee:	af04      	add	r7, sp, #16
 80037f0:	6078      	str	r0, [r7, #4]
 80037f2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	695b      	ldr	r3, [r3, #20]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d020      	beq.n	800383e <osThreadCreate+0x54>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	699b      	ldr	r3, [r3, #24]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d01c      	beq.n	800383e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685c      	ldr	r4, [r3, #4]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	691e      	ldr	r6, [r3, #16]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003816:	4618      	mov	r0, r3
 8003818:	f7ff ffc8 	bl	80037ac <makeFreeRtosPriority>
 800381c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	695b      	ldr	r3, [r3, #20]
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003826:	9202      	str	r2, [sp, #8]
 8003828:	9301      	str	r3, [sp, #4]
 800382a:	9100      	str	r1, [sp, #0]
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	4632      	mov	r2, r6
 8003830:	4629      	mov	r1, r5
 8003832:	4620      	mov	r0, r4
 8003834:	f000 fcbe 	bl	80041b4 <xTaskCreateStatic>
 8003838:	4603      	mov	r3, r0
 800383a:	60fb      	str	r3, [r7, #12]
 800383c:	e01c      	b.n	8003878 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	685c      	ldr	r4, [r3, #4]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800384a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003852:	4618      	mov	r0, r3
 8003854:	f7ff ffaa 	bl	80037ac <makeFreeRtosPriority>
 8003858:	4602      	mov	r2, r0
 800385a:	f107 030c 	add.w	r3, r7, #12
 800385e:	9301      	str	r3, [sp, #4]
 8003860:	9200      	str	r2, [sp, #0]
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	4632      	mov	r2, r6
 8003866:	4629      	mov	r1, r5
 8003868:	4620      	mov	r0, r4
 800386a:	f000 fd09 	bl	8004280 <xTaskCreate>
 800386e:	4603      	mov	r3, r0
 8003870:	2b01      	cmp	r3, #1
 8003872:	d001      	beq.n	8003878 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003874:	2300      	movs	r3, #0
 8003876:	e000      	b.n	800387a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003878:	68fb      	ldr	r3, [r7, #12]
}
 800387a:	4618      	mov	r0, r3
 800387c:	3714      	adds	r7, #20
 800387e:	46bd      	mov	sp, r7
 8003880:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003882 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003882:	b580      	push	{r7, lr}
 8003884:	b084      	sub	sp, #16
 8003886:	af00      	add	r7, sp, #0
 8003888:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d001      	beq.n	8003898 <osDelay+0x16>
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	e000      	b.n	800389a <osDelay+0x18>
 8003898:	2301      	movs	r3, #1
 800389a:	4618      	mov	r0, r3
 800389c:	f000 fe2a 	bl	80044f4 <vTaskDelay>
  
  return osOK;
 80038a0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3710      	adds	r7, #16
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}

080038aa <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80038aa:	b480      	push	{r7}
 80038ac:	b083      	sub	sp, #12
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f103 0208 	add.w	r2, r3, #8
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f04f 32ff 	mov.w	r2, #4294967295
 80038c2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	f103 0208 	add.w	r2, r3, #8
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	f103 0208 	add.w	r2, r3, #8
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2200      	movs	r2, #0
 80038dc:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80038de:	bf00      	nop
 80038e0:	370c      	adds	r7, #12
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr

080038ea <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80038ea:	b480      	push	{r7}
 80038ec:	b083      	sub	sp, #12
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2200      	movs	r2, #0
 80038f6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80038f8:	bf00      	nop
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003904:	b480      	push	{r7}
 8003906:	b085      	sub	sp, #20
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	68fa      	ldr	r2, [r7, #12]
 8003918:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	689a      	ldr	r2, [r3, #8]
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	683a      	ldr	r2, [r7, #0]
 8003928:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	683a      	ldr	r2, [r7, #0]
 800392e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	1c5a      	adds	r2, r3, #1
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	601a      	str	r2, [r3, #0]
}
 8003940:	bf00      	nop
 8003942:	3714      	adds	r7, #20
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800394c:	b480      	push	{r7}
 800394e:	b085      	sub	sp, #20
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003962:	d103      	bne.n	800396c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	691b      	ldr	r3, [r3, #16]
 8003968:	60fb      	str	r3, [r7, #12]
 800396a:	e00c      	b.n	8003986 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	3308      	adds	r3, #8
 8003970:	60fb      	str	r3, [r7, #12]
 8003972:	e002      	b.n	800397a <vListInsert+0x2e>
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	60fb      	str	r3, [r7, #12]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	68ba      	ldr	r2, [r7, #8]
 8003982:	429a      	cmp	r2, r3
 8003984:	d2f6      	bcs.n	8003974 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	685a      	ldr	r2, [r3, #4]
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	683a      	ldr	r2, [r7, #0]
 8003994:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	68fa      	ldr	r2, [r7, #12]
 800399a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	683a      	ldr	r2, [r7, #0]
 80039a0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	687a      	ldr	r2, [r7, #4]
 80039a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	1c5a      	adds	r2, r3, #1
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	601a      	str	r2, [r3, #0]
}
 80039b2:	bf00      	nop
 80039b4:	3714      	adds	r7, #20
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr

080039be <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80039be:	b480      	push	{r7}
 80039c0:	b085      	sub	sp, #20
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	691b      	ldr	r3, [r3, #16]
 80039ca:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	687a      	ldr	r2, [r7, #4]
 80039d2:	6892      	ldr	r2, [r2, #8]
 80039d4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	6852      	ldr	r2, [r2, #4]
 80039de:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	687a      	ldr	r2, [r7, #4]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d103      	bne.n	80039f2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	689a      	ldr	r2, [r3, #8]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	1e5a      	subs	r2, r3, #1
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3714      	adds	r7, #20
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a10:	4770      	bx	lr
	...

08003a14 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d10d      	bne.n	8003a44 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003a28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a2c:	b672      	cpsid	i
 8003a2e:	f383 8811 	msr	BASEPRI, r3
 8003a32:	f3bf 8f6f 	isb	sy
 8003a36:	f3bf 8f4f 	dsb	sy
 8003a3a:	b662      	cpsie	i
 8003a3c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003a3e:	bf00      	nop
 8003a40:	bf00      	nop
 8003a42:	e7fd      	b.n	8003a40 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8003a44:	f001 fbca 	bl	80051dc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a50:	68f9      	ldr	r1, [r7, #12]
 8003a52:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003a54:	fb01 f303 	mul.w	r3, r1, r3
 8003a58:	441a      	add	r2, r3
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2200      	movs	r2, #0
 8003a62:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a74:	3b01      	subs	r3, #1
 8003a76:	68f9      	ldr	r1, [r7, #12]
 8003a78:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003a7a:	fb01 f303 	mul.w	r3, r1, r3
 8003a7e:	441a      	add	r2, r3
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	22ff      	movs	r2, #255	@ 0xff
 8003a88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	22ff      	movs	r2, #255	@ 0xff
 8003a90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d114      	bne.n	8003ac4 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	691b      	ldr	r3, [r3, #16]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d01a      	beq.n	8003ad8 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	3310      	adds	r3, #16
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f000 ffb2 	bl	8004a10 <xTaskRemoveFromEventList>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d012      	beq.n	8003ad8 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8003ae8 <xQueueGenericReset+0xd4>)
 8003ab4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ab8:	601a      	str	r2, [r3, #0]
 8003aba:	f3bf 8f4f 	dsb	sy
 8003abe:	f3bf 8f6f 	isb	sy
 8003ac2:	e009      	b.n	8003ad8 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	3310      	adds	r3, #16
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f7ff feee 	bl	80038aa <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	3324      	adds	r3, #36	@ 0x24
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f7ff fee9 	bl	80038aa <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003ad8:	f001 fbb6 	bl	8005248 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003adc:	2301      	movs	r3, #1
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3710      	adds	r7, #16
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	e000ed04 	.word	0xe000ed04

08003aec <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b08a      	sub	sp, #40	@ 0x28
 8003af0:	af02      	add	r7, sp, #8
 8003af2:	60f8      	str	r0, [r7, #12]
 8003af4:	60b9      	str	r1, [r7, #8]
 8003af6:	4613      	mov	r3, r2
 8003af8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d10d      	bne.n	8003b1c <xQueueGenericCreate+0x30>
	__asm volatile
 8003b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b04:	b672      	cpsid	i
 8003b06:	f383 8811 	msr	BASEPRI, r3
 8003b0a:	f3bf 8f6f 	isb	sy
 8003b0e:	f3bf 8f4f 	dsb	sy
 8003b12:	b662      	cpsie	i
 8003b14:	613b      	str	r3, [r7, #16]
}
 8003b16:	bf00      	nop
 8003b18:	bf00      	nop
 8003b1a:	e7fd      	b.n	8003b18 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d102      	bne.n	8003b28 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8003b22:	2300      	movs	r3, #0
 8003b24:	61fb      	str	r3, [r7, #28]
 8003b26:	e004      	b.n	8003b32 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	68ba      	ldr	r2, [r7, #8]
 8003b2c:	fb02 f303 	mul.w	r3, r2, r3
 8003b30:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003b32:	69fb      	ldr	r3, [r7, #28]
 8003b34:	3348      	adds	r3, #72	@ 0x48
 8003b36:	4618      	mov	r0, r3
 8003b38:	f001 fc38 	bl	80053ac <pvPortMalloc>
 8003b3c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003b3e:	69bb      	ldr	r3, [r7, #24]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d011      	beq.n	8003b68 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003b44:	69bb      	ldr	r3, [r7, #24]
 8003b46:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	3348      	adds	r3, #72	@ 0x48
 8003b4c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003b56:	79fa      	ldrb	r2, [r7, #7]
 8003b58:	69bb      	ldr	r3, [r7, #24]
 8003b5a:	9300      	str	r3, [sp, #0]
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	697a      	ldr	r2, [r7, #20]
 8003b60:	68b9      	ldr	r1, [r7, #8]
 8003b62:	68f8      	ldr	r0, [r7, #12]
 8003b64:	f000 f805 	bl	8003b72 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003b68:	69bb      	ldr	r3, [r7, #24]
	}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3720      	adds	r7, #32
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}

08003b72 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003b72:	b580      	push	{r7, lr}
 8003b74:	b084      	sub	sp, #16
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	60f8      	str	r0, [r7, #12]
 8003b7a:	60b9      	str	r1, [r7, #8]
 8003b7c:	607a      	str	r2, [r7, #4]
 8003b7e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d103      	bne.n	8003b8e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003b86:	69bb      	ldr	r3, [r7, #24]
 8003b88:	69ba      	ldr	r2, [r7, #24]
 8003b8a:	601a      	str	r2, [r3, #0]
 8003b8c:	e002      	b.n	8003b94 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003b8e:	69bb      	ldr	r3, [r7, #24]
 8003b90:	687a      	ldr	r2, [r7, #4]
 8003b92:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003b94:	69bb      	ldr	r3, [r7, #24]
 8003b96:	68fa      	ldr	r2, [r7, #12]
 8003b98:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003b9a:	69bb      	ldr	r3, [r7, #24]
 8003b9c:	68ba      	ldr	r2, [r7, #8]
 8003b9e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003ba0:	2101      	movs	r1, #1
 8003ba2:	69b8      	ldr	r0, [r7, #24]
 8003ba4:	f7ff ff36 	bl	8003a14 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003ba8:	bf00      	nop
 8003baa:	3710      	adds	r7, #16
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b08e      	sub	sp, #56	@ 0x38
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	60f8      	str	r0, [r7, #12]
 8003bb8:	60b9      	str	r1, [r7, #8]
 8003bba:	607a      	str	r2, [r7, #4]
 8003bbc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d10d      	bne.n	8003be8 <xQueueGenericSend+0x38>
	__asm volatile
 8003bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bd0:	b672      	cpsid	i
 8003bd2:	f383 8811 	msr	BASEPRI, r3
 8003bd6:	f3bf 8f6f 	isb	sy
 8003bda:	f3bf 8f4f 	dsb	sy
 8003bde:	b662      	cpsie	i
 8003be0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003be2:	bf00      	nop
 8003be4:	bf00      	nop
 8003be6:	e7fd      	b.n	8003be4 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d103      	bne.n	8003bf6 <xQueueGenericSend+0x46>
 8003bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d101      	bne.n	8003bfa <xQueueGenericSend+0x4a>
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e000      	b.n	8003bfc <xQueueGenericSend+0x4c>
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d10d      	bne.n	8003c1c <xQueueGenericSend+0x6c>
	__asm volatile
 8003c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c04:	b672      	cpsid	i
 8003c06:	f383 8811 	msr	BASEPRI, r3
 8003c0a:	f3bf 8f6f 	isb	sy
 8003c0e:	f3bf 8f4f 	dsb	sy
 8003c12:	b662      	cpsie	i
 8003c14:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003c16:	bf00      	nop
 8003c18:	bf00      	nop
 8003c1a:	e7fd      	b.n	8003c18 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d103      	bne.n	8003c2a <xQueueGenericSend+0x7a>
 8003c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d101      	bne.n	8003c2e <xQueueGenericSend+0x7e>
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e000      	b.n	8003c30 <xQueueGenericSend+0x80>
 8003c2e:	2300      	movs	r3, #0
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d10d      	bne.n	8003c50 <xQueueGenericSend+0xa0>
	__asm volatile
 8003c34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c38:	b672      	cpsid	i
 8003c3a:	f383 8811 	msr	BASEPRI, r3
 8003c3e:	f3bf 8f6f 	isb	sy
 8003c42:	f3bf 8f4f 	dsb	sy
 8003c46:	b662      	cpsie	i
 8003c48:	623b      	str	r3, [r7, #32]
}
 8003c4a:	bf00      	nop
 8003c4c:	bf00      	nop
 8003c4e:	e7fd      	b.n	8003c4c <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003c50:	f001 f8a6 	bl	8004da0 <xTaskGetSchedulerState>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d102      	bne.n	8003c60 <xQueueGenericSend+0xb0>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d101      	bne.n	8003c64 <xQueueGenericSend+0xb4>
 8003c60:	2301      	movs	r3, #1
 8003c62:	e000      	b.n	8003c66 <xQueueGenericSend+0xb6>
 8003c64:	2300      	movs	r3, #0
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d10d      	bne.n	8003c86 <xQueueGenericSend+0xd6>
	__asm volatile
 8003c6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c6e:	b672      	cpsid	i
 8003c70:	f383 8811 	msr	BASEPRI, r3
 8003c74:	f3bf 8f6f 	isb	sy
 8003c78:	f3bf 8f4f 	dsb	sy
 8003c7c:	b662      	cpsie	i
 8003c7e:	61fb      	str	r3, [r7, #28]
}
 8003c80:	bf00      	nop
 8003c82:	bf00      	nop
 8003c84:	e7fd      	b.n	8003c82 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003c86:	f001 faa9 	bl	80051dc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d302      	bcc.n	8003c9c <xQueueGenericSend+0xec>
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	2b02      	cmp	r3, #2
 8003c9a:	d129      	bne.n	8003cf0 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003c9c:	683a      	ldr	r2, [r7, #0]
 8003c9e:	68b9      	ldr	r1, [r7, #8]
 8003ca0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003ca2:	f000 f977 	bl	8003f94 <prvCopyDataToQueue>
 8003ca6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d010      	beq.n	8003cd2 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cb2:	3324      	adds	r3, #36	@ 0x24
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f000 feab 	bl	8004a10 <xTaskRemoveFromEventList>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d013      	beq.n	8003ce8 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003cc0:	4b3f      	ldr	r3, [pc, #252]	@ (8003dc0 <xQueueGenericSend+0x210>)
 8003cc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cc6:	601a      	str	r2, [r3, #0]
 8003cc8:	f3bf 8f4f 	dsb	sy
 8003ccc:	f3bf 8f6f 	isb	sy
 8003cd0:	e00a      	b.n	8003ce8 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d007      	beq.n	8003ce8 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003cd8:	4b39      	ldr	r3, [pc, #228]	@ (8003dc0 <xQueueGenericSend+0x210>)
 8003cda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cde:	601a      	str	r2, [r3, #0]
 8003ce0:	f3bf 8f4f 	dsb	sy
 8003ce4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003ce8:	f001 faae 	bl	8005248 <vPortExitCritical>
				return pdPASS;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e063      	b.n	8003db8 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d103      	bne.n	8003cfe <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003cf6:	f001 faa7 	bl	8005248 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	e05c      	b.n	8003db8 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003cfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d106      	bne.n	8003d12 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003d04:	f107 0314 	add.w	r3, r7, #20
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f000 fee7 	bl	8004adc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003d12:	f001 fa99 	bl	8005248 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003d16:	f000 fc8b 	bl	8004630 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003d1a:	f001 fa5f 	bl	80051dc <vPortEnterCritical>
 8003d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d20:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003d24:	b25b      	sxtb	r3, r3
 8003d26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d2a:	d103      	bne.n	8003d34 <xQueueGenericSend+0x184>
 8003d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d36:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003d3a:	b25b      	sxtb	r3, r3
 8003d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d40:	d103      	bne.n	8003d4a <xQueueGenericSend+0x19a>
 8003d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d44:	2200      	movs	r2, #0
 8003d46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003d4a:	f001 fa7d 	bl	8005248 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003d4e:	1d3a      	adds	r2, r7, #4
 8003d50:	f107 0314 	add.w	r3, r7, #20
 8003d54:	4611      	mov	r1, r2
 8003d56:	4618      	mov	r0, r3
 8003d58:	f000 fed6 	bl	8004b08 <xTaskCheckForTimeOut>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d124      	bne.n	8003dac <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003d62:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d64:	f000 fa0e 	bl	8004184 <prvIsQueueFull>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d018      	beq.n	8003da0 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d70:	3310      	adds	r3, #16
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	4611      	mov	r1, r2
 8003d76:	4618      	mov	r0, r3
 8003d78:	f000 fe22 	bl	80049c0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003d7c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d7e:	f000 f999 	bl	80040b4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003d82:	f000 fc63 	bl	800464c <xTaskResumeAll>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	f47f af7c 	bne.w	8003c86 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8003d8e:	4b0c      	ldr	r3, [pc, #48]	@ (8003dc0 <xQueueGenericSend+0x210>)
 8003d90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d94:	601a      	str	r2, [r3, #0]
 8003d96:	f3bf 8f4f 	dsb	sy
 8003d9a:	f3bf 8f6f 	isb	sy
 8003d9e:	e772      	b.n	8003c86 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003da0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003da2:	f000 f987 	bl	80040b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003da6:	f000 fc51 	bl	800464c <xTaskResumeAll>
 8003daa:	e76c      	b.n	8003c86 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003dac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003dae:	f000 f981 	bl	80040b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003db2:	f000 fc4b 	bl	800464c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003db6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3738      	adds	r7, #56	@ 0x38
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}
 8003dc0:	e000ed04 	.word	0xe000ed04

08003dc4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b08c      	sub	sp, #48	@ 0x30
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	60f8      	str	r0, [r7, #12]
 8003dcc:	60b9      	str	r1, [r7, #8]
 8003dce:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d10d      	bne.n	8003dfa <xQueueReceive+0x36>
	__asm volatile
 8003dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003de2:	b672      	cpsid	i
 8003de4:	f383 8811 	msr	BASEPRI, r3
 8003de8:	f3bf 8f6f 	isb	sy
 8003dec:	f3bf 8f4f 	dsb	sy
 8003df0:	b662      	cpsie	i
 8003df2:	623b      	str	r3, [r7, #32]
}
 8003df4:	bf00      	nop
 8003df6:	bf00      	nop
 8003df8:	e7fd      	b.n	8003df6 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d103      	bne.n	8003e08 <xQueueReceive+0x44>
 8003e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d101      	bne.n	8003e0c <xQueueReceive+0x48>
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e000      	b.n	8003e0e <xQueueReceive+0x4a>
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d10d      	bne.n	8003e2e <xQueueReceive+0x6a>
	__asm volatile
 8003e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e16:	b672      	cpsid	i
 8003e18:	f383 8811 	msr	BASEPRI, r3
 8003e1c:	f3bf 8f6f 	isb	sy
 8003e20:	f3bf 8f4f 	dsb	sy
 8003e24:	b662      	cpsie	i
 8003e26:	61fb      	str	r3, [r7, #28]
}
 8003e28:	bf00      	nop
 8003e2a:	bf00      	nop
 8003e2c:	e7fd      	b.n	8003e2a <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003e2e:	f000 ffb7 	bl	8004da0 <xTaskGetSchedulerState>
 8003e32:	4603      	mov	r3, r0
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d102      	bne.n	8003e3e <xQueueReceive+0x7a>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d101      	bne.n	8003e42 <xQueueReceive+0x7e>
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e000      	b.n	8003e44 <xQueueReceive+0x80>
 8003e42:	2300      	movs	r3, #0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d10d      	bne.n	8003e64 <xQueueReceive+0xa0>
	__asm volatile
 8003e48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e4c:	b672      	cpsid	i
 8003e4e:	f383 8811 	msr	BASEPRI, r3
 8003e52:	f3bf 8f6f 	isb	sy
 8003e56:	f3bf 8f4f 	dsb	sy
 8003e5a:	b662      	cpsie	i
 8003e5c:	61bb      	str	r3, [r7, #24]
}
 8003e5e:	bf00      	nop
 8003e60:	bf00      	nop
 8003e62:	e7fd      	b.n	8003e60 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003e64:	f001 f9ba 	bl	80051dc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e6c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d01f      	beq.n	8003eb4 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003e74:	68b9      	ldr	r1, [r7, #8]
 8003e76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003e78:	f000 f8f6 	bl	8004068 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e7e:	1e5a      	subs	r2, r3, #1
 8003e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e82:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e86:	691b      	ldr	r3, [r3, #16]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d00f      	beq.n	8003eac <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003e8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e8e:	3310      	adds	r3, #16
 8003e90:	4618      	mov	r0, r3
 8003e92:	f000 fdbd 	bl	8004a10 <xTaskRemoveFromEventList>
 8003e96:	4603      	mov	r3, r0
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d007      	beq.n	8003eac <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003e9c:	4b3c      	ldr	r3, [pc, #240]	@ (8003f90 <xQueueReceive+0x1cc>)
 8003e9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ea2:	601a      	str	r2, [r3, #0]
 8003ea4:	f3bf 8f4f 	dsb	sy
 8003ea8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003eac:	f001 f9cc 	bl	8005248 <vPortExitCritical>
				return pdPASS;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e069      	b.n	8003f88 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d103      	bne.n	8003ec2 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003eba:	f001 f9c5 	bl	8005248 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	e062      	b.n	8003f88 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d106      	bne.n	8003ed6 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003ec8:	f107 0310 	add.w	r3, r7, #16
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f000 fe05 	bl	8004adc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003ed6:	f001 f9b7 	bl	8005248 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003eda:	f000 fba9 	bl	8004630 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003ede:	f001 f97d 	bl	80051dc <vPortEnterCritical>
 8003ee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ee4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003ee8:	b25b      	sxtb	r3, r3
 8003eea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eee:	d103      	bne.n	8003ef8 <xQueueReceive+0x134>
 8003ef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003efa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003efe:	b25b      	sxtb	r3, r3
 8003f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f04:	d103      	bne.n	8003f0e <xQueueReceive+0x14a>
 8003f06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f0e:	f001 f99b 	bl	8005248 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003f12:	1d3a      	adds	r2, r7, #4
 8003f14:	f107 0310 	add.w	r3, r7, #16
 8003f18:	4611      	mov	r1, r2
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f000 fdf4 	bl	8004b08 <xTaskCheckForTimeOut>
 8003f20:	4603      	mov	r3, r0
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d123      	bne.n	8003f6e <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003f26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f28:	f000 f916 	bl	8004158 <prvIsQueueEmpty>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d017      	beq.n	8003f62 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003f32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f34:	3324      	adds	r3, #36	@ 0x24
 8003f36:	687a      	ldr	r2, [r7, #4]
 8003f38:	4611      	mov	r1, r2
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f000 fd40 	bl	80049c0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003f40:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f42:	f000 f8b7 	bl	80040b4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003f46:	f000 fb81 	bl	800464c <xTaskResumeAll>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d189      	bne.n	8003e64 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8003f50:	4b0f      	ldr	r3, [pc, #60]	@ (8003f90 <xQueueReceive+0x1cc>)
 8003f52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f56:	601a      	str	r2, [r3, #0]
 8003f58:	f3bf 8f4f 	dsb	sy
 8003f5c:	f3bf 8f6f 	isb	sy
 8003f60:	e780      	b.n	8003e64 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003f62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f64:	f000 f8a6 	bl	80040b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003f68:	f000 fb70 	bl	800464c <xTaskResumeAll>
 8003f6c:	e77a      	b.n	8003e64 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003f6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f70:	f000 f8a0 	bl	80040b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003f74:	f000 fb6a 	bl	800464c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003f78:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f7a:	f000 f8ed 	bl	8004158 <prvIsQueueEmpty>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	f43f af6f 	beq.w	8003e64 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003f86:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3730      	adds	r7, #48	@ 0x30
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	e000ed04 	.word	0xe000ed04

08003f94 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b086      	sub	sp, #24
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	60b9      	str	r1, [r7, #8]
 8003f9e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fa8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d10d      	bne.n	8003fce <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d14d      	bne.n	8004056 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f000 ff0c 	bl	8004ddc <xTaskPriorityDisinherit>
 8003fc4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	609a      	str	r2, [r3, #8]
 8003fcc:	e043      	b.n	8004056 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d119      	bne.n	8004008 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6858      	ldr	r0, [r3, #4]
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fdc:	461a      	mov	r2, r3
 8003fde:	68b9      	ldr	r1, [r7, #8]
 8003fe0:	f001 fe53 	bl	8005c8a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	685a      	ldr	r2, [r3, #4]
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fec:	441a      	add	r2, r3
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	685a      	ldr	r2, [r3, #4]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d32b      	bcc.n	8004056 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	605a      	str	r2, [r3, #4]
 8004006:	e026      	b.n	8004056 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	68d8      	ldr	r0, [r3, #12]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004010:	461a      	mov	r2, r3
 8004012:	68b9      	ldr	r1, [r7, #8]
 8004014:	f001 fe39 	bl	8005c8a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	68da      	ldr	r2, [r3, #12]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004020:	425b      	negs	r3, r3
 8004022:	441a      	add	r2, r3
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	68da      	ldr	r2, [r3, #12]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	429a      	cmp	r2, r3
 8004032:	d207      	bcs.n	8004044 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	689a      	ldr	r2, [r3, #8]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800403c:	425b      	negs	r3, r3
 800403e:	441a      	add	r2, r3
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2b02      	cmp	r3, #2
 8004048:	d105      	bne.n	8004056 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d002      	beq.n	8004056 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	3b01      	subs	r3, #1
 8004054:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	1c5a      	adds	r2, r3, #1
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800405e:	697b      	ldr	r3, [r7, #20]
}
 8004060:	4618      	mov	r0, r3
 8004062:	3718      	adds	r7, #24
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}

08004068 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b082      	sub	sp, #8
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
 8004070:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004076:	2b00      	cmp	r3, #0
 8004078:	d018      	beq.n	80040ac <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	68da      	ldr	r2, [r3, #12]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004082:	441a      	add	r2, r3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	68da      	ldr	r2, [r3, #12]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	429a      	cmp	r2, r3
 8004092:	d303      	bcc.n	800409c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	68d9      	ldr	r1, [r3, #12]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040a4:	461a      	mov	r2, r3
 80040a6:	6838      	ldr	r0, [r7, #0]
 80040a8:	f001 fdef 	bl	8005c8a <memcpy>
	}
}
 80040ac:	bf00      	nop
 80040ae:	3708      	adds	r7, #8
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80040bc:	f001 f88e 	bl	80051dc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80040c6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80040c8:	e011      	b.n	80040ee <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d012      	beq.n	80040f8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	3324      	adds	r3, #36	@ 0x24
 80040d6:	4618      	mov	r0, r3
 80040d8:	f000 fc9a 	bl	8004a10 <xTaskRemoveFromEventList>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d001      	beq.n	80040e6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80040e2:	f000 fd79 	bl	8004bd8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80040e6:	7bfb      	ldrb	r3, [r7, #15]
 80040e8:	3b01      	subs	r3, #1
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80040ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	dce9      	bgt.n	80040ca <prvUnlockQueue+0x16>
 80040f6:	e000      	b.n	80040fa <prvUnlockQueue+0x46>
					break;
 80040f8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	22ff      	movs	r2, #255	@ 0xff
 80040fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004102:	f001 f8a1 	bl	8005248 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004106:	f001 f869 	bl	80051dc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004110:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004112:	e011      	b.n	8004138 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	691b      	ldr	r3, [r3, #16]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d012      	beq.n	8004142 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	3310      	adds	r3, #16
 8004120:	4618      	mov	r0, r3
 8004122:	f000 fc75 	bl	8004a10 <xTaskRemoveFromEventList>
 8004126:	4603      	mov	r3, r0
 8004128:	2b00      	cmp	r3, #0
 800412a:	d001      	beq.n	8004130 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800412c:	f000 fd54 	bl	8004bd8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004130:	7bbb      	ldrb	r3, [r7, #14]
 8004132:	3b01      	subs	r3, #1
 8004134:	b2db      	uxtb	r3, r3
 8004136:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004138:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800413c:	2b00      	cmp	r3, #0
 800413e:	dce9      	bgt.n	8004114 <prvUnlockQueue+0x60>
 8004140:	e000      	b.n	8004144 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004142:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	22ff      	movs	r2, #255	@ 0xff
 8004148:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800414c:	f001 f87c 	bl	8005248 <vPortExitCritical>
}
 8004150:	bf00      	nop
 8004152:	3710      	adds	r7, #16
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}

08004158 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b084      	sub	sp, #16
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004160:	f001 f83c 	bl	80051dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004168:	2b00      	cmp	r3, #0
 800416a:	d102      	bne.n	8004172 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800416c:	2301      	movs	r3, #1
 800416e:	60fb      	str	r3, [r7, #12]
 8004170:	e001      	b.n	8004176 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004172:	2300      	movs	r3, #0
 8004174:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004176:	f001 f867 	bl	8005248 <vPortExitCritical>

	return xReturn;
 800417a:	68fb      	ldr	r3, [r7, #12]
}
 800417c:	4618      	mov	r0, r3
 800417e:	3710      	adds	r7, #16
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}

08004184 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b084      	sub	sp, #16
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800418c:	f001 f826 	bl	80051dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004198:	429a      	cmp	r2, r3
 800419a:	d102      	bne.n	80041a2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800419c:	2301      	movs	r3, #1
 800419e:	60fb      	str	r3, [r7, #12]
 80041a0:	e001      	b.n	80041a6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80041a2:	2300      	movs	r3, #0
 80041a4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80041a6:	f001 f84f 	bl	8005248 <vPortExitCritical>

	return xReturn;
 80041aa:	68fb      	ldr	r3, [r7, #12]
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	3710      	adds	r7, #16
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}

080041b4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b08e      	sub	sp, #56	@ 0x38
 80041b8:	af04      	add	r7, sp, #16
 80041ba:	60f8      	str	r0, [r7, #12]
 80041bc:	60b9      	str	r1, [r7, #8]
 80041be:	607a      	str	r2, [r7, #4]
 80041c0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80041c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d10d      	bne.n	80041e4 <xTaskCreateStatic+0x30>
	__asm volatile
 80041c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041cc:	b672      	cpsid	i
 80041ce:	f383 8811 	msr	BASEPRI, r3
 80041d2:	f3bf 8f6f 	isb	sy
 80041d6:	f3bf 8f4f 	dsb	sy
 80041da:	b662      	cpsie	i
 80041dc:	623b      	str	r3, [r7, #32]
}
 80041de:	bf00      	nop
 80041e0:	bf00      	nop
 80041e2:	e7fd      	b.n	80041e0 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 80041e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d10d      	bne.n	8004206 <xTaskCreateStatic+0x52>
	__asm volatile
 80041ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041ee:	b672      	cpsid	i
 80041f0:	f383 8811 	msr	BASEPRI, r3
 80041f4:	f3bf 8f6f 	isb	sy
 80041f8:	f3bf 8f4f 	dsb	sy
 80041fc:	b662      	cpsie	i
 80041fe:	61fb      	str	r3, [r7, #28]
}
 8004200:	bf00      	nop
 8004202:	bf00      	nop
 8004204:	e7fd      	b.n	8004202 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004206:	2354      	movs	r3, #84	@ 0x54
 8004208:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	2b54      	cmp	r3, #84	@ 0x54
 800420e:	d00d      	beq.n	800422c <xTaskCreateStatic+0x78>
	__asm volatile
 8004210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004214:	b672      	cpsid	i
 8004216:	f383 8811 	msr	BASEPRI, r3
 800421a:	f3bf 8f6f 	isb	sy
 800421e:	f3bf 8f4f 	dsb	sy
 8004222:	b662      	cpsie	i
 8004224:	61bb      	str	r3, [r7, #24]
}
 8004226:	bf00      	nop
 8004228:	bf00      	nop
 800422a:	e7fd      	b.n	8004228 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800422c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800422e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004230:	2b00      	cmp	r3, #0
 8004232:	d01e      	beq.n	8004272 <xTaskCreateStatic+0xbe>
 8004234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004236:	2b00      	cmp	r3, #0
 8004238:	d01b      	beq.n	8004272 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800423a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800423c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800423e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004240:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004242:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004246:	2202      	movs	r2, #2
 8004248:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800424c:	2300      	movs	r3, #0
 800424e:	9303      	str	r3, [sp, #12]
 8004250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004252:	9302      	str	r3, [sp, #8]
 8004254:	f107 0314 	add.w	r3, r7, #20
 8004258:	9301      	str	r3, [sp, #4]
 800425a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800425c:	9300      	str	r3, [sp, #0]
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	687a      	ldr	r2, [r7, #4]
 8004262:	68b9      	ldr	r1, [r7, #8]
 8004264:	68f8      	ldr	r0, [r7, #12]
 8004266:	f000 f850 	bl	800430a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800426a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800426c:	f000 f8d8 	bl	8004420 <prvAddNewTaskToReadyList>
 8004270:	e001      	b.n	8004276 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8004272:	2300      	movs	r3, #0
 8004274:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004276:	697b      	ldr	r3, [r7, #20]
	}
 8004278:	4618      	mov	r0, r3
 800427a:	3728      	adds	r7, #40	@ 0x28
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}

08004280 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004280:	b580      	push	{r7, lr}
 8004282:	b08c      	sub	sp, #48	@ 0x30
 8004284:	af04      	add	r7, sp, #16
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	60b9      	str	r1, [r7, #8]
 800428a:	603b      	str	r3, [r7, #0]
 800428c:	4613      	mov	r3, r2
 800428e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004290:	88fb      	ldrh	r3, [r7, #6]
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	4618      	mov	r0, r3
 8004296:	f001 f889 	bl	80053ac <pvPortMalloc>
 800429a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d00e      	beq.n	80042c0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80042a2:	2054      	movs	r0, #84	@ 0x54
 80042a4:	f001 f882 	bl	80053ac <pvPortMalloc>
 80042a8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80042aa:	69fb      	ldr	r3, [r7, #28]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d003      	beq.n	80042b8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80042b0:	69fb      	ldr	r3, [r7, #28]
 80042b2:	697a      	ldr	r2, [r7, #20]
 80042b4:	631a      	str	r2, [r3, #48]	@ 0x30
 80042b6:	e005      	b.n	80042c4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80042b8:	6978      	ldr	r0, [r7, #20]
 80042ba:	f001 f945 	bl	8005548 <vPortFree>
 80042be:	e001      	b.n	80042c4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80042c0:	2300      	movs	r3, #0
 80042c2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80042c4:	69fb      	ldr	r3, [r7, #28]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d017      	beq.n	80042fa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80042d2:	88fa      	ldrh	r2, [r7, #6]
 80042d4:	2300      	movs	r3, #0
 80042d6:	9303      	str	r3, [sp, #12]
 80042d8:	69fb      	ldr	r3, [r7, #28]
 80042da:	9302      	str	r3, [sp, #8]
 80042dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042de:	9301      	str	r3, [sp, #4]
 80042e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042e2:	9300      	str	r3, [sp, #0]
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	68b9      	ldr	r1, [r7, #8]
 80042e8:	68f8      	ldr	r0, [r7, #12]
 80042ea:	f000 f80e 	bl	800430a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80042ee:	69f8      	ldr	r0, [r7, #28]
 80042f0:	f000 f896 	bl	8004420 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80042f4:	2301      	movs	r3, #1
 80042f6:	61bb      	str	r3, [r7, #24]
 80042f8:	e002      	b.n	8004300 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80042fa:	f04f 33ff 	mov.w	r3, #4294967295
 80042fe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004300:	69bb      	ldr	r3, [r7, #24]
	}
 8004302:	4618      	mov	r0, r3
 8004304:	3720      	adds	r7, #32
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}

0800430a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800430a:	b580      	push	{r7, lr}
 800430c:	b088      	sub	sp, #32
 800430e:	af00      	add	r7, sp, #0
 8004310:	60f8      	str	r0, [r7, #12]
 8004312:	60b9      	str	r1, [r7, #8]
 8004314:	607a      	str	r2, [r7, #4]
 8004316:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800431a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800431c:	6879      	ldr	r1, [r7, #4]
 800431e:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8004322:	440b      	add	r3, r1
 8004324:	009b      	lsls	r3, r3, #2
 8004326:	4413      	add	r3, r2
 8004328:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800432a:	69bb      	ldr	r3, [r7, #24]
 800432c:	f023 0307 	bic.w	r3, r3, #7
 8004330:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004332:	69bb      	ldr	r3, [r7, #24]
 8004334:	f003 0307 	and.w	r3, r3, #7
 8004338:	2b00      	cmp	r3, #0
 800433a:	d00d      	beq.n	8004358 <prvInitialiseNewTask+0x4e>
	__asm volatile
 800433c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004340:	b672      	cpsid	i
 8004342:	f383 8811 	msr	BASEPRI, r3
 8004346:	f3bf 8f6f 	isb	sy
 800434a:	f3bf 8f4f 	dsb	sy
 800434e:	b662      	cpsie	i
 8004350:	617b      	str	r3, [r7, #20]
}
 8004352:	bf00      	nop
 8004354:	bf00      	nop
 8004356:	e7fd      	b.n	8004354 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d01f      	beq.n	800439e <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800435e:	2300      	movs	r3, #0
 8004360:	61fb      	str	r3, [r7, #28]
 8004362:	e012      	b.n	800438a <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004364:	68ba      	ldr	r2, [r7, #8]
 8004366:	69fb      	ldr	r3, [r7, #28]
 8004368:	4413      	add	r3, r2
 800436a:	7819      	ldrb	r1, [r3, #0]
 800436c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800436e:	69fb      	ldr	r3, [r7, #28]
 8004370:	4413      	add	r3, r2
 8004372:	3334      	adds	r3, #52	@ 0x34
 8004374:	460a      	mov	r2, r1
 8004376:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004378:	68ba      	ldr	r2, [r7, #8]
 800437a:	69fb      	ldr	r3, [r7, #28]
 800437c:	4413      	add	r3, r2
 800437e:	781b      	ldrb	r3, [r3, #0]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d006      	beq.n	8004392 <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004384:	69fb      	ldr	r3, [r7, #28]
 8004386:	3301      	adds	r3, #1
 8004388:	61fb      	str	r3, [r7, #28]
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	2b0f      	cmp	r3, #15
 800438e:	d9e9      	bls.n	8004364 <prvInitialiseNewTask+0x5a>
 8004390:	e000      	b.n	8004394 <prvInitialiseNewTask+0x8a>
			{
				break;
 8004392:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004396:	2200      	movs	r2, #0
 8004398:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800439c:	e003      	b.n	80043a6 <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800439e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80043a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043a8:	2b06      	cmp	r3, #6
 80043aa:	d901      	bls.n	80043b0 <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80043ac:	2306      	movs	r3, #6
 80043ae:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80043b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80043b4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80043b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80043ba:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80043bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043be:	2200      	movs	r2, #0
 80043c0:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80043c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043c4:	3304      	adds	r3, #4
 80043c6:	4618      	mov	r0, r3
 80043c8:	f7ff fa8f 	bl	80038ea <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80043cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043ce:	3318      	adds	r3, #24
 80043d0:	4618      	mov	r0, r3
 80043d2:	f7ff fa8a 	bl	80038ea <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80043d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043da:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043de:	f1c3 0207 	rsb	r2, r3, #7
 80043e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043e4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80043e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043ea:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80043ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043ee:	2200      	movs	r2, #0
 80043f0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80043f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043f4:	2200      	movs	r2, #0
 80043f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80043fa:	683a      	ldr	r2, [r7, #0]
 80043fc:	68f9      	ldr	r1, [r7, #12]
 80043fe:	69b8      	ldr	r0, [r7, #24]
 8004400:	f000 fdde 	bl	8004fc0 <pxPortInitialiseStack>
 8004404:	4602      	mov	r2, r0
 8004406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004408:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800440a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800440c:	2b00      	cmp	r3, #0
 800440e:	d002      	beq.n	8004416 <prvInitialiseNewTask+0x10c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004410:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004412:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004414:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004416:	bf00      	nop
 8004418:	3720      	adds	r7, #32
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
	...

08004420 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b082      	sub	sp, #8
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004428:	f000 fed8 	bl	80051dc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800442c:	4b2a      	ldr	r3, [pc, #168]	@ (80044d8 <prvAddNewTaskToReadyList+0xb8>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	3301      	adds	r3, #1
 8004432:	4a29      	ldr	r2, [pc, #164]	@ (80044d8 <prvAddNewTaskToReadyList+0xb8>)
 8004434:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004436:	4b29      	ldr	r3, [pc, #164]	@ (80044dc <prvAddNewTaskToReadyList+0xbc>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d109      	bne.n	8004452 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800443e:	4a27      	ldr	r2, [pc, #156]	@ (80044dc <prvAddNewTaskToReadyList+0xbc>)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004444:	4b24      	ldr	r3, [pc, #144]	@ (80044d8 <prvAddNewTaskToReadyList+0xb8>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	2b01      	cmp	r3, #1
 800444a:	d110      	bne.n	800446e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800444c:	f000 fbe8 	bl	8004c20 <prvInitialiseTaskLists>
 8004450:	e00d      	b.n	800446e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004452:	4b23      	ldr	r3, [pc, #140]	@ (80044e0 <prvAddNewTaskToReadyList+0xc0>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d109      	bne.n	800446e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800445a:	4b20      	ldr	r3, [pc, #128]	@ (80044dc <prvAddNewTaskToReadyList+0xbc>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004464:	429a      	cmp	r2, r3
 8004466:	d802      	bhi.n	800446e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004468:	4a1c      	ldr	r2, [pc, #112]	@ (80044dc <prvAddNewTaskToReadyList+0xbc>)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800446e:	4b1d      	ldr	r3, [pc, #116]	@ (80044e4 <prvAddNewTaskToReadyList+0xc4>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	3301      	adds	r3, #1
 8004474:	4a1b      	ldr	r2, [pc, #108]	@ (80044e4 <prvAddNewTaskToReadyList+0xc4>)
 8004476:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800447c:	2201      	movs	r2, #1
 800447e:	409a      	lsls	r2, r3
 8004480:	4b19      	ldr	r3, [pc, #100]	@ (80044e8 <prvAddNewTaskToReadyList+0xc8>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4313      	orrs	r3, r2
 8004486:	4a18      	ldr	r2, [pc, #96]	@ (80044e8 <prvAddNewTaskToReadyList+0xc8>)
 8004488:	6013      	str	r3, [r2, #0]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800448e:	4613      	mov	r3, r2
 8004490:	009b      	lsls	r3, r3, #2
 8004492:	4413      	add	r3, r2
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	4a15      	ldr	r2, [pc, #84]	@ (80044ec <prvAddNewTaskToReadyList+0xcc>)
 8004498:	441a      	add	r2, r3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	3304      	adds	r3, #4
 800449e:	4619      	mov	r1, r3
 80044a0:	4610      	mov	r0, r2
 80044a2:	f7ff fa2f 	bl	8003904 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80044a6:	f000 fecf 	bl	8005248 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80044aa:	4b0d      	ldr	r3, [pc, #52]	@ (80044e0 <prvAddNewTaskToReadyList+0xc0>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d00e      	beq.n	80044d0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80044b2:	4b0a      	ldr	r3, [pc, #40]	@ (80044dc <prvAddNewTaskToReadyList+0xbc>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044bc:	429a      	cmp	r2, r3
 80044be:	d207      	bcs.n	80044d0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80044c0:	4b0b      	ldr	r3, [pc, #44]	@ (80044f0 <prvAddNewTaskToReadyList+0xd0>)
 80044c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80044c6:	601a      	str	r2, [r3, #0]
 80044c8:	f3bf 8f4f 	dsb	sy
 80044cc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80044d0:	bf00      	nop
 80044d2:	3708      	adds	r7, #8
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	20000478 	.word	0x20000478
 80044dc:	20000378 	.word	0x20000378
 80044e0:	20000484 	.word	0x20000484
 80044e4:	20000494 	.word	0x20000494
 80044e8:	20000480 	.word	0x20000480
 80044ec:	2000037c 	.word	0x2000037c
 80044f0:	e000ed04 	.word	0xe000ed04

080044f4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b084      	sub	sp, #16
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80044fc:	2300      	movs	r3, #0
 80044fe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d01a      	beq.n	800453c <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004506:	4b15      	ldr	r3, [pc, #84]	@ (800455c <vTaskDelay+0x68>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d00d      	beq.n	800452a <vTaskDelay+0x36>
	__asm volatile
 800450e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004512:	b672      	cpsid	i
 8004514:	f383 8811 	msr	BASEPRI, r3
 8004518:	f3bf 8f6f 	isb	sy
 800451c:	f3bf 8f4f 	dsb	sy
 8004520:	b662      	cpsie	i
 8004522:	60bb      	str	r3, [r7, #8]
}
 8004524:	bf00      	nop
 8004526:	bf00      	nop
 8004528:	e7fd      	b.n	8004526 <vTaskDelay+0x32>
			vTaskSuspendAll();
 800452a:	f000 f881 	bl	8004630 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800452e:	2100      	movs	r1, #0
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	f000 fcdf 	bl	8004ef4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004536:	f000 f889 	bl	800464c <xTaskResumeAll>
 800453a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d107      	bne.n	8004552 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8004542:	4b07      	ldr	r3, [pc, #28]	@ (8004560 <vTaskDelay+0x6c>)
 8004544:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004548:	601a      	str	r2, [r3, #0]
 800454a:	f3bf 8f4f 	dsb	sy
 800454e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004552:	bf00      	nop
 8004554:	3710      	adds	r7, #16
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	200004a0 	.word	0x200004a0
 8004560:	e000ed04 	.word	0xe000ed04

08004564 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b08a      	sub	sp, #40	@ 0x28
 8004568:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800456a:	2300      	movs	r3, #0
 800456c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800456e:	2300      	movs	r3, #0
 8004570:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004572:	463a      	mov	r2, r7
 8004574:	1d39      	adds	r1, r7, #4
 8004576:	f107 0308 	add.w	r3, r7, #8
 800457a:	4618      	mov	r0, r3
 800457c:	f7fc f82e 	bl	80005dc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004580:	6839      	ldr	r1, [r7, #0]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	68ba      	ldr	r2, [r7, #8]
 8004586:	9202      	str	r2, [sp, #8]
 8004588:	9301      	str	r3, [sp, #4]
 800458a:	2300      	movs	r3, #0
 800458c:	9300      	str	r3, [sp, #0]
 800458e:	2300      	movs	r3, #0
 8004590:	460a      	mov	r2, r1
 8004592:	4921      	ldr	r1, [pc, #132]	@ (8004618 <vTaskStartScheduler+0xb4>)
 8004594:	4821      	ldr	r0, [pc, #132]	@ (800461c <vTaskStartScheduler+0xb8>)
 8004596:	f7ff fe0d 	bl	80041b4 <xTaskCreateStatic>
 800459a:	4603      	mov	r3, r0
 800459c:	4a20      	ldr	r2, [pc, #128]	@ (8004620 <vTaskStartScheduler+0xbc>)
 800459e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80045a0:	4b1f      	ldr	r3, [pc, #124]	@ (8004620 <vTaskStartScheduler+0xbc>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d002      	beq.n	80045ae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80045a8:	2301      	movs	r3, #1
 80045aa:	617b      	str	r3, [r7, #20]
 80045ac:	e001      	b.n	80045b2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80045ae:	2300      	movs	r3, #0
 80045b0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d118      	bne.n	80045ea <vTaskStartScheduler+0x86>
	__asm volatile
 80045b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045bc:	b672      	cpsid	i
 80045be:	f383 8811 	msr	BASEPRI, r3
 80045c2:	f3bf 8f6f 	isb	sy
 80045c6:	f3bf 8f4f 	dsb	sy
 80045ca:	b662      	cpsie	i
 80045cc:	613b      	str	r3, [r7, #16]
}
 80045ce:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80045d0:	4b14      	ldr	r3, [pc, #80]	@ (8004624 <vTaskStartScheduler+0xc0>)
 80045d2:	f04f 32ff 	mov.w	r2, #4294967295
 80045d6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80045d8:	4b13      	ldr	r3, [pc, #76]	@ (8004628 <vTaskStartScheduler+0xc4>)
 80045da:	2201      	movs	r2, #1
 80045dc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80045de:	4b13      	ldr	r3, [pc, #76]	@ (800462c <vTaskStartScheduler+0xc8>)
 80045e0:	2200      	movs	r2, #0
 80045e2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80045e4:	f000 fd7c 	bl	80050e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80045e8:	e011      	b.n	800460e <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045f0:	d10d      	bne.n	800460e <vTaskStartScheduler+0xaa>
	__asm volatile
 80045f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045f6:	b672      	cpsid	i
 80045f8:	f383 8811 	msr	BASEPRI, r3
 80045fc:	f3bf 8f6f 	isb	sy
 8004600:	f3bf 8f4f 	dsb	sy
 8004604:	b662      	cpsie	i
 8004606:	60fb      	str	r3, [r7, #12]
}
 8004608:	bf00      	nop
 800460a:	bf00      	nop
 800460c:	e7fd      	b.n	800460a <vTaskStartScheduler+0xa6>
}
 800460e:	bf00      	nop
 8004610:	3718      	adds	r7, #24
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	08006804 	.word	0x08006804
 800461c:	08004bf1 	.word	0x08004bf1
 8004620:	2000049c 	.word	0x2000049c
 8004624:	20000498 	.word	0x20000498
 8004628:	20000484 	.word	0x20000484
 800462c:	2000047c 	.word	0x2000047c

08004630 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004630:	b480      	push	{r7}
 8004632:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004634:	4b04      	ldr	r3, [pc, #16]	@ (8004648 <vTaskSuspendAll+0x18>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	3301      	adds	r3, #1
 800463a:	4a03      	ldr	r2, [pc, #12]	@ (8004648 <vTaskSuspendAll+0x18>)
 800463c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800463e:	bf00      	nop
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr
 8004648:	200004a0 	.word	0x200004a0

0800464c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b084      	sub	sp, #16
 8004650:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004652:	2300      	movs	r3, #0
 8004654:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004656:	2300      	movs	r3, #0
 8004658:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800465a:	4b43      	ldr	r3, [pc, #268]	@ (8004768 <xTaskResumeAll+0x11c>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d10d      	bne.n	800467e <xTaskResumeAll+0x32>
	__asm volatile
 8004662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004666:	b672      	cpsid	i
 8004668:	f383 8811 	msr	BASEPRI, r3
 800466c:	f3bf 8f6f 	isb	sy
 8004670:	f3bf 8f4f 	dsb	sy
 8004674:	b662      	cpsie	i
 8004676:	603b      	str	r3, [r7, #0]
}
 8004678:	bf00      	nop
 800467a:	bf00      	nop
 800467c:	e7fd      	b.n	800467a <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800467e:	f000 fdad 	bl	80051dc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004682:	4b39      	ldr	r3, [pc, #228]	@ (8004768 <xTaskResumeAll+0x11c>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	3b01      	subs	r3, #1
 8004688:	4a37      	ldr	r2, [pc, #220]	@ (8004768 <xTaskResumeAll+0x11c>)
 800468a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800468c:	4b36      	ldr	r3, [pc, #216]	@ (8004768 <xTaskResumeAll+0x11c>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d161      	bne.n	8004758 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004694:	4b35      	ldr	r3, [pc, #212]	@ (800476c <xTaskResumeAll+0x120>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d05d      	beq.n	8004758 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800469c:	e02e      	b.n	80046fc <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800469e:	4b34      	ldr	r3, [pc, #208]	@ (8004770 <xTaskResumeAll+0x124>)
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	3318      	adds	r3, #24
 80046aa:	4618      	mov	r0, r3
 80046ac:	f7ff f987 	bl	80039be <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	3304      	adds	r3, #4
 80046b4:	4618      	mov	r0, r3
 80046b6:	f7ff f982 	bl	80039be <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046be:	2201      	movs	r2, #1
 80046c0:	409a      	lsls	r2, r3
 80046c2:	4b2c      	ldr	r3, [pc, #176]	@ (8004774 <xTaskResumeAll+0x128>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	4a2a      	ldr	r2, [pc, #168]	@ (8004774 <xTaskResumeAll+0x128>)
 80046ca:	6013      	str	r3, [r2, #0]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046d0:	4613      	mov	r3, r2
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	4413      	add	r3, r2
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	4a27      	ldr	r2, [pc, #156]	@ (8004778 <xTaskResumeAll+0x12c>)
 80046da:	441a      	add	r2, r3
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	3304      	adds	r3, #4
 80046e0:	4619      	mov	r1, r3
 80046e2:	4610      	mov	r0, r2
 80046e4:	f7ff f90e 	bl	8003904 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046ec:	4b23      	ldr	r3, [pc, #140]	@ (800477c <xTaskResumeAll+0x130>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d302      	bcc.n	80046fc <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 80046f6:	4b22      	ldr	r3, [pc, #136]	@ (8004780 <xTaskResumeAll+0x134>)
 80046f8:	2201      	movs	r2, #1
 80046fa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80046fc:	4b1c      	ldr	r3, [pc, #112]	@ (8004770 <xTaskResumeAll+0x124>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d1cc      	bne.n	800469e <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d001      	beq.n	800470e <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800470a:	f000 fb29 	bl	8004d60 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800470e:	4b1d      	ldr	r3, [pc, #116]	@ (8004784 <xTaskResumeAll+0x138>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d010      	beq.n	800473c <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800471a:	f000 f837 	bl	800478c <xTaskIncrementTick>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d002      	beq.n	800472a <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8004724:	4b16      	ldr	r3, [pc, #88]	@ (8004780 <xTaskResumeAll+0x134>)
 8004726:	2201      	movs	r2, #1
 8004728:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	3b01      	subs	r3, #1
 800472e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d1f1      	bne.n	800471a <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8004736:	4b13      	ldr	r3, [pc, #76]	@ (8004784 <xTaskResumeAll+0x138>)
 8004738:	2200      	movs	r2, #0
 800473a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800473c:	4b10      	ldr	r3, [pc, #64]	@ (8004780 <xTaskResumeAll+0x134>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d009      	beq.n	8004758 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004744:	2301      	movs	r3, #1
 8004746:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004748:	4b0f      	ldr	r3, [pc, #60]	@ (8004788 <xTaskResumeAll+0x13c>)
 800474a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800474e:	601a      	str	r2, [r3, #0]
 8004750:	f3bf 8f4f 	dsb	sy
 8004754:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004758:	f000 fd76 	bl	8005248 <vPortExitCritical>

	return xAlreadyYielded;
 800475c:	68bb      	ldr	r3, [r7, #8]
}
 800475e:	4618      	mov	r0, r3
 8004760:	3710      	adds	r7, #16
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	200004a0 	.word	0x200004a0
 800476c:	20000478 	.word	0x20000478
 8004770:	20000438 	.word	0x20000438
 8004774:	20000480 	.word	0x20000480
 8004778:	2000037c 	.word	0x2000037c
 800477c:	20000378 	.word	0x20000378
 8004780:	2000048c 	.word	0x2000048c
 8004784:	20000488 	.word	0x20000488
 8004788:	e000ed04 	.word	0xe000ed04

0800478c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b086      	sub	sp, #24
 8004790:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004792:	2300      	movs	r3, #0
 8004794:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004796:	4b50      	ldr	r3, [pc, #320]	@ (80048d8 <xTaskIncrementTick+0x14c>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	2b00      	cmp	r3, #0
 800479c:	f040 808b 	bne.w	80048b6 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80047a0:	4b4e      	ldr	r3, [pc, #312]	@ (80048dc <xTaskIncrementTick+0x150>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	3301      	adds	r3, #1
 80047a6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80047a8:	4a4c      	ldr	r2, [pc, #304]	@ (80048dc <xTaskIncrementTick+0x150>)
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d123      	bne.n	80047fc <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 80047b4:	4b4a      	ldr	r3, [pc, #296]	@ (80048e0 <xTaskIncrementTick+0x154>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d00d      	beq.n	80047da <xTaskIncrementTick+0x4e>
	__asm volatile
 80047be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047c2:	b672      	cpsid	i
 80047c4:	f383 8811 	msr	BASEPRI, r3
 80047c8:	f3bf 8f6f 	isb	sy
 80047cc:	f3bf 8f4f 	dsb	sy
 80047d0:	b662      	cpsie	i
 80047d2:	603b      	str	r3, [r7, #0]
}
 80047d4:	bf00      	nop
 80047d6:	bf00      	nop
 80047d8:	e7fd      	b.n	80047d6 <xTaskIncrementTick+0x4a>
 80047da:	4b41      	ldr	r3, [pc, #260]	@ (80048e0 <xTaskIncrementTick+0x154>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	60fb      	str	r3, [r7, #12]
 80047e0:	4b40      	ldr	r3, [pc, #256]	@ (80048e4 <xTaskIncrementTick+0x158>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a3e      	ldr	r2, [pc, #248]	@ (80048e0 <xTaskIncrementTick+0x154>)
 80047e6:	6013      	str	r3, [r2, #0]
 80047e8:	4a3e      	ldr	r2, [pc, #248]	@ (80048e4 <xTaskIncrementTick+0x158>)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	6013      	str	r3, [r2, #0]
 80047ee:	4b3e      	ldr	r3, [pc, #248]	@ (80048e8 <xTaskIncrementTick+0x15c>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	3301      	adds	r3, #1
 80047f4:	4a3c      	ldr	r2, [pc, #240]	@ (80048e8 <xTaskIncrementTick+0x15c>)
 80047f6:	6013      	str	r3, [r2, #0]
 80047f8:	f000 fab2 	bl	8004d60 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80047fc:	4b3b      	ldr	r3, [pc, #236]	@ (80048ec <xTaskIncrementTick+0x160>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	693a      	ldr	r2, [r7, #16]
 8004802:	429a      	cmp	r2, r3
 8004804:	d348      	bcc.n	8004898 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004806:	4b36      	ldr	r3, [pc, #216]	@ (80048e0 <xTaskIncrementTick+0x154>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d104      	bne.n	800481a <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004810:	4b36      	ldr	r3, [pc, #216]	@ (80048ec <xTaskIncrementTick+0x160>)
 8004812:	f04f 32ff 	mov.w	r2, #4294967295
 8004816:	601a      	str	r2, [r3, #0]
					break;
 8004818:	e03e      	b.n	8004898 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800481a:	4b31      	ldr	r3, [pc, #196]	@ (80048e0 <xTaskIncrementTick+0x154>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	68db      	ldr	r3, [r3, #12]
 8004822:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800482a:	693a      	ldr	r2, [r7, #16]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	429a      	cmp	r2, r3
 8004830:	d203      	bcs.n	800483a <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004832:	4a2e      	ldr	r2, [pc, #184]	@ (80048ec <xTaskIncrementTick+0x160>)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004838:	e02e      	b.n	8004898 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	3304      	adds	r3, #4
 800483e:	4618      	mov	r0, r3
 8004840:	f7ff f8bd 	bl	80039be <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004848:	2b00      	cmp	r3, #0
 800484a:	d004      	beq.n	8004856 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	3318      	adds	r3, #24
 8004850:	4618      	mov	r0, r3
 8004852:	f7ff f8b4 	bl	80039be <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800485a:	2201      	movs	r2, #1
 800485c:	409a      	lsls	r2, r3
 800485e:	4b24      	ldr	r3, [pc, #144]	@ (80048f0 <xTaskIncrementTick+0x164>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4313      	orrs	r3, r2
 8004864:	4a22      	ldr	r2, [pc, #136]	@ (80048f0 <xTaskIncrementTick+0x164>)
 8004866:	6013      	str	r3, [r2, #0]
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800486c:	4613      	mov	r3, r2
 800486e:	009b      	lsls	r3, r3, #2
 8004870:	4413      	add	r3, r2
 8004872:	009b      	lsls	r3, r3, #2
 8004874:	4a1f      	ldr	r2, [pc, #124]	@ (80048f4 <xTaskIncrementTick+0x168>)
 8004876:	441a      	add	r2, r3
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	3304      	adds	r3, #4
 800487c:	4619      	mov	r1, r3
 800487e:	4610      	mov	r0, r2
 8004880:	f7ff f840 	bl	8003904 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004888:	4b1b      	ldr	r3, [pc, #108]	@ (80048f8 <xTaskIncrementTick+0x16c>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800488e:	429a      	cmp	r2, r3
 8004890:	d3b9      	bcc.n	8004806 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8004892:	2301      	movs	r3, #1
 8004894:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004896:	e7b6      	b.n	8004806 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004898:	4b17      	ldr	r3, [pc, #92]	@ (80048f8 <xTaskIncrementTick+0x16c>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800489e:	4915      	ldr	r1, [pc, #84]	@ (80048f4 <xTaskIncrementTick+0x168>)
 80048a0:	4613      	mov	r3, r2
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	4413      	add	r3, r2
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	440b      	add	r3, r1
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d907      	bls.n	80048c0 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 80048b0:	2301      	movs	r3, #1
 80048b2:	617b      	str	r3, [r7, #20]
 80048b4:	e004      	b.n	80048c0 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80048b6:	4b11      	ldr	r3, [pc, #68]	@ (80048fc <xTaskIncrementTick+0x170>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	3301      	adds	r3, #1
 80048bc:	4a0f      	ldr	r2, [pc, #60]	@ (80048fc <xTaskIncrementTick+0x170>)
 80048be:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80048c0:	4b0f      	ldr	r3, [pc, #60]	@ (8004900 <xTaskIncrementTick+0x174>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d001      	beq.n	80048cc <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 80048c8:	2301      	movs	r3, #1
 80048ca:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80048cc:	697b      	ldr	r3, [r7, #20]
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3718      	adds	r7, #24
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	200004a0 	.word	0x200004a0
 80048dc:	2000047c 	.word	0x2000047c
 80048e0:	20000430 	.word	0x20000430
 80048e4:	20000434 	.word	0x20000434
 80048e8:	20000490 	.word	0x20000490
 80048ec:	20000498 	.word	0x20000498
 80048f0:	20000480 	.word	0x20000480
 80048f4:	2000037c 	.word	0x2000037c
 80048f8:	20000378 	.word	0x20000378
 80048fc:	20000488 	.word	0x20000488
 8004900:	2000048c 	.word	0x2000048c

08004904 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004904:	b480      	push	{r7}
 8004906:	b087      	sub	sp, #28
 8004908:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800490a:	4b28      	ldr	r3, [pc, #160]	@ (80049ac <vTaskSwitchContext+0xa8>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d003      	beq.n	800491a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004912:	4b27      	ldr	r3, [pc, #156]	@ (80049b0 <vTaskSwitchContext+0xac>)
 8004914:	2201      	movs	r2, #1
 8004916:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004918:	e042      	b.n	80049a0 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800491a:	4b25      	ldr	r3, [pc, #148]	@ (80049b0 <vTaskSwitchContext+0xac>)
 800491c:	2200      	movs	r2, #0
 800491e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004920:	4b24      	ldr	r3, [pc, #144]	@ (80049b4 <vTaskSwitchContext+0xb0>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	fab3 f383 	clz	r3, r3
 800492c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800492e:	7afb      	ldrb	r3, [r7, #11]
 8004930:	f1c3 031f 	rsb	r3, r3, #31
 8004934:	617b      	str	r3, [r7, #20]
 8004936:	4920      	ldr	r1, [pc, #128]	@ (80049b8 <vTaskSwitchContext+0xb4>)
 8004938:	697a      	ldr	r2, [r7, #20]
 800493a:	4613      	mov	r3, r2
 800493c:	009b      	lsls	r3, r3, #2
 800493e:	4413      	add	r3, r2
 8004940:	009b      	lsls	r3, r3, #2
 8004942:	440b      	add	r3, r1
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d10d      	bne.n	8004966 <vTaskSwitchContext+0x62>
	__asm volatile
 800494a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800494e:	b672      	cpsid	i
 8004950:	f383 8811 	msr	BASEPRI, r3
 8004954:	f3bf 8f6f 	isb	sy
 8004958:	f3bf 8f4f 	dsb	sy
 800495c:	b662      	cpsie	i
 800495e:	607b      	str	r3, [r7, #4]
}
 8004960:	bf00      	nop
 8004962:	bf00      	nop
 8004964:	e7fd      	b.n	8004962 <vTaskSwitchContext+0x5e>
 8004966:	697a      	ldr	r2, [r7, #20]
 8004968:	4613      	mov	r3, r2
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	4413      	add	r3, r2
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	4a11      	ldr	r2, [pc, #68]	@ (80049b8 <vTaskSwitchContext+0xb4>)
 8004972:	4413      	add	r3, r2
 8004974:	613b      	str	r3, [r7, #16]
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	685a      	ldr	r2, [r3, #4]
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	605a      	str	r2, [r3, #4]
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	685a      	ldr	r2, [r3, #4]
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	3308      	adds	r3, #8
 8004988:	429a      	cmp	r2, r3
 800498a:	d104      	bne.n	8004996 <vTaskSwitchContext+0x92>
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	685a      	ldr	r2, [r3, #4]
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	605a      	str	r2, [r3, #4]
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	68db      	ldr	r3, [r3, #12]
 800499c:	4a07      	ldr	r2, [pc, #28]	@ (80049bc <vTaskSwitchContext+0xb8>)
 800499e:	6013      	str	r3, [r2, #0]
}
 80049a0:	bf00      	nop
 80049a2:	371c      	adds	r7, #28
 80049a4:	46bd      	mov	sp, r7
 80049a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049aa:	4770      	bx	lr
 80049ac:	200004a0 	.word	0x200004a0
 80049b0:	2000048c 	.word	0x2000048c
 80049b4:	20000480 	.word	0x20000480
 80049b8:	2000037c 	.word	0x2000037c
 80049bc:	20000378 	.word	0x20000378

080049c0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d10d      	bne.n	80049ec <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 80049d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049d4:	b672      	cpsid	i
 80049d6:	f383 8811 	msr	BASEPRI, r3
 80049da:	f3bf 8f6f 	isb	sy
 80049de:	f3bf 8f4f 	dsb	sy
 80049e2:	b662      	cpsie	i
 80049e4:	60fb      	str	r3, [r7, #12]
}
 80049e6:	bf00      	nop
 80049e8:	bf00      	nop
 80049ea:	e7fd      	b.n	80049e8 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80049ec:	4b07      	ldr	r3, [pc, #28]	@ (8004a0c <vTaskPlaceOnEventList+0x4c>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	3318      	adds	r3, #24
 80049f2:	4619      	mov	r1, r3
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	f7fe ffa9 	bl	800394c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80049fa:	2101      	movs	r1, #1
 80049fc:	6838      	ldr	r0, [r7, #0]
 80049fe:	f000 fa79 	bl	8004ef4 <prvAddCurrentTaskToDelayedList>
}
 8004a02:	bf00      	nop
 8004a04:	3710      	adds	r7, #16
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
 8004a0a:	bf00      	nop
 8004a0c:	20000378 	.word	0x20000378

08004a10 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b086      	sub	sp, #24
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d10d      	bne.n	8004a42 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8004a26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a2a:	b672      	cpsid	i
 8004a2c:	f383 8811 	msr	BASEPRI, r3
 8004a30:	f3bf 8f6f 	isb	sy
 8004a34:	f3bf 8f4f 	dsb	sy
 8004a38:	b662      	cpsie	i
 8004a3a:	60fb      	str	r3, [r7, #12]
}
 8004a3c:	bf00      	nop
 8004a3e:	bf00      	nop
 8004a40:	e7fd      	b.n	8004a3e <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	3318      	adds	r3, #24
 8004a46:	4618      	mov	r0, r3
 8004a48:	f7fe ffb9 	bl	80039be <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a4c:	4b1d      	ldr	r3, [pc, #116]	@ (8004ac4 <xTaskRemoveFromEventList+0xb4>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d11c      	bne.n	8004a8e <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	3304      	adds	r3, #4
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f7fe ffb0 	bl	80039be <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a62:	2201      	movs	r2, #1
 8004a64:	409a      	lsls	r2, r3
 8004a66:	4b18      	ldr	r3, [pc, #96]	@ (8004ac8 <xTaskRemoveFromEventList+0xb8>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	4a16      	ldr	r2, [pc, #88]	@ (8004ac8 <xTaskRemoveFromEventList+0xb8>)
 8004a6e:	6013      	str	r3, [r2, #0]
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a74:	4613      	mov	r3, r2
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	4413      	add	r3, r2
 8004a7a:	009b      	lsls	r3, r3, #2
 8004a7c:	4a13      	ldr	r2, [pc, #76]	@ (8004acc <xTaskRemoveFromEventList+0xbc>)
 8004a7e:	441a      	add	r2, r3
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	3304      	adds	r3, #4
 8004a84:	4619      	mov	r1, r3
 8004a86:	4610      	mov	r0, r2
 8004a88:	f7fe ff3c 	bl	8003904 <vListInsertEnd>
 8004a8c:	e005      	b.n	8004a9a <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	3318      	adds	r3, #24
 8004a92:	4619      	mov	r1, r3
 8004a94:	480e      	ldr	r0, [pc, #56]	@ (8004ad0 <xTaskRemoveFromEventList+0xc0>)
 8004a96:	f7fe ff35 	bl	8003904 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ad4 <xTaskRemoveFromEventList+0xc4>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aa4:	429a      	cmp	r2, r3
 8004aa6:	d905      	bls.n	8004ab4 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004aac:	4b0a      	ldr	r3, [pc, #40]	@ (8004ad8 <xTaskRemoveFromEventList+0xc8>)
 8004aae:	2201      	movs	r2, #1
 8004ab0:	601a      	str	r2, [r3, #0]
 8004ab2:	e001      	b.n	8004ab8 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004ab8:	697b      	ldr	r3, [r7, #20]
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3718      	adds	r7, #24
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	200004a0 	.word	0x200004a0
 8004ac8:	20000480 	.word	0x20000480
 8004acc:	2000037c 	.word	0x2000037c
 8004ad0:	20000438 	.word	0x20000438
 8004ad4:	20000378 	.word	0x20000378
 8004ad8:	2000048c 	.word	0x2000048c

08004adc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004adc:	b480      	push	{r7}
 8004ade:	b083      	sub	sp, #12
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004ae4:	4b06      	ldr	r3, [pc, #24]	@ (8004b00 <vTaskInternalSetTimeOutState+0x24>)
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004aec:	4b05      	ldr	r3, [pc, #20]	@ (8004b04 <vTaskInternalSetTimeOutState+0x28>)
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	605a      	str	r2, [r3, #4]
}
 8004af4:	bf00      	nop
 8004af6:	370c      	adds	r7, #12
 8004af8:	46bd      	mov	sp, r7
 8004afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afe:	4770      	bx	lr
 8004b00:	20000490 	.word	0x20000490
 8004b04:	2000047c 	.word	0x2000047c

08004b08 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b088      	sub	sp, #32
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
 8004b10:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d10d      	bne.n	8004b34 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8004b18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b1c:	b672      	cpsid	i
 8004b1e:	f383 8811 	msr	BASEPRI, r3
 8004b22:	f3bf 8f6f 	isb	sy
 8004b26:	f3bf 8f4f 	dsb	sy
 8004b2a:	b662      	cpsie	i
 8004b2c:	613b      	str	r3, [r7, #16]
}
 8004b2e:	bf00      	nop
 8004b30:	bf00      	nop
 8004b32:	e7fd      	b.n	8004b30 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d10d      	bne.n	8004b56 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8004b3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b3e:	b672      	cpsid	i
 8004b40:	f383 8811 	msr	BASEPRI, r3
 8004b44:	f3bf 8f6f 	isb	sy
 8004b48:	f3bf 8f4f 	dsb	sy
 8004b4c:	b662      	cpsie	i
 8004b4e:	60fb      	str	r3, [r7, #12]
}
 8004b50:	bf00      	nop
 8004b52:	bf00      	nop
 8004b54:	e7fd      	b.n	8004b52 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8004b56:	f000 fb41 	bl	80051dc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004b5a:	4b1d      	ldr	r3, [pc, #116]	@ (8004bd0 <xTaskCheckForTimeOut+0xc8>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	69ba      	ldr	r2, [r7, #24]
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b72:	d102      	bne.n	8004b7a <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004b74:	2300      	movs	r3, #0
 8004b76:	61fb      	str	r3, [r7, #28]
 8004b78:	e023      	b.n	8004bc2 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	4b15      	ldr	r3, [pc, #84]	@ (8004bd4 <xTaskCheckForTimeOut+0xcc>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d007      	beq.n	8004b96 <xTaskCheckForTimeOut+0x8e>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	69ba      	ldr	r2, [r7, #24]
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d302      	bcc.n	8004b96 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004b90:	2301      	movs	r3, #1
 8004b92:	61fb      	str	r3, [r7, #28]
 8004b94:	e015      	b.n	8004bc2 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	697a      	ldr	r2, [r7, #20]
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d20b      	bcs.n	8004bb8 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	1ad2      	subs	r2, r2, r3
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	f7ff ff95 	bl	8004adc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	61fb      	str	r3, [r7, #28]
 8004bb6:	e004      	b.n	8004bc2 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004bc2:	f000 fb41 	bl	8005248 <vPortExitCritical>

	return xReturn;
 8004bc6:	69fb      	ldr	r3, [r7, #28]
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	3720      	adds	r7, #32
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	2000047c 	.word	0x2000047c
 8004bd4:	20000490 	.word	0x20000490

08004bd8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004bd8:	b480      	push	{r7}
 8004bda:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004bdc:	4b03      	ldr	r3, [pc, #12]	@ (8004bec <vTaskMissedYield+0x14>)
 8004bde:	2201      	movs	r2, #1
 8004be0:	601a      	str	r2, [r3, #0]
}
 8004be2:	bf00      	nop
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr
 8004bec:	2000048c 	.word	0x2000048c

08004bf0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b082      	sub	sp, #8
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004bf8:	f000 f852 	bl	8004ca0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004bfc:	4b06      	ldr	r3, [pc, #24]	@ (8004c18 <prvIdleTask+0x28>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d9f9      	bls.n	8004bf8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004c04:	4b05      	ldr	r3, [pc, #20]	@ (8004c1c <prvIdleTask+0x2c>)
 8004c06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c0a:	601a      	str	r2, [r3, #0]
 8004c0c:	f3bf 8f4f 	dsb	sy
 8004c10:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004c14:	e7f0      	b.n	8004bf8 <prvIdleTask+0x8>
 8004c16:	bf00      	nop
 8004c18:	2000037c 	.word	0x2000037c
 8004c1c:	e000ed04 	.word	0xe000ed04

08004c20 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b082      	sub	sp, #8
 8004c24:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004c26:	2300      	movs	r3, #0
 8004c28:	607b      	str	r3, [r7, #4]
 8004c2a:	e00c      	b.n	8004c46 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004c2c:	687a      	ldr	r2, [r7, #4]
 8004c2e:	4613      	mov	r3, r2
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	4413      	add	r3, r2
 8004c34:	009b      	lsls	r3, r3, #2
 8004c36:	4a12      	ldr	r2, [pc, #72]	@ (8004c80 <prvInitialiseTaskLists+0x60>)
 8004c38:	4413      	add	r3, r2
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f7fe fe35 	bl	80038aa <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	3301      	adds	r3, #1
 8004c44:	607b      	str	r3, [r7, #4]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2b06      	cmp	r3, #6
 8004c4a:	d9ef      	bls.n	8004c2c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004c4c:	480d      	ldr	r0, [pc, #52]	@ (8004c84 <prvInitialiseTaskLists+0x64>)
 8004c4e:	f7fe fe2c 	bl	80038aa <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004c52:	480d      	ldr	r0, [pc, #52]	@ (8004c88 <prvInitialiseTaskLists+0x68>)
 8004c54:	f7fe fe29 	bl	80038aa <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004c58:	480c      	ldr	r0, [pc, #48]	@ (8004c8c <prvInitialiseTaskLists+0x6c>)
 8004c5a:	f7fe fe26 	bl	80038aa <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004c5e:	480c      	ldr	r0, [pc, #48]	@ (8004c90 <prvInitialiseTaskLists+0x70>)
 8004c60:	f7fe fe23 	bl	80038aa <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004c64:	480b      	ldr	r0, [pc, #44]	@ (8004c94 <prvInitialiseTaskLists+0x74>)
 8004c66:	f7fe fe20 	bl	80038aa <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8004c98 <prvInitialiseTaskLists+0x78>)
 8004c6c:	4a05      	ldr	r2, [pc, #20]	@ (8004c84 <prvInitialiseTaskLists+0x64>)
 8004c6e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004c70:	4b0a      	ldr	r3, [pc, #40]	@ (8004c9c <prvInitialiseTaskLists+0x7c>)
 8004c72:	4a05      	ldr	r2, [pc, #20]	@ (8004c88 <prvInitialiseTaskLists+0x68>)
 8004c74:	601a      	str	r2, [r3, #0]
}
 8004c76:	bf00      	nop
 8004c78:	3708      	adds	r7, #8
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	bf00      	nop
 8004c80:	2000037c 	.word	0x2000037c
 8004c84:	20000408 	.word	0x20000408
 8004c88:	2000041c 	.word	0x2000041c
 8004c8c:	20000438 	.word	0x20000438
 8004c90:	2000044c 	.word	0x2000044c
 8004c94:	20000464 	.word	0x20000464
 8004c98:	20000430 	.word	0x20000430
 8004c9c:	20000434 	.word	0x20000434

08004ca0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b082      	sub	sp, #8
 8004ca4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004ca6:	e019      	b.n	8004cdc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004ca8:	f000 fa98 	bl	80051dc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004cac:	4b10      	ldr	r3, [pc, #64]	@ (8004cf0 <prvCheckTasksWaitingTermination+0x50>)
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	68db      	ldr	r3, [r3, #12]
 8004cb2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	3304      	adds	r3, #4
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f7fe fe80 	bl	80039be <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8004cf4 <prvCheckTasksWaitingTermination+0x54>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	3b01      	subs	r3, #1
 8004cc4:	4a0b      	ldr	r2, [pc, #44]	@ (8004cf4 <prvCheckTasksWaitingTermination+0x54>)
 8004cc6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8004cf8 <prvCheckTasksWaitingTermination+0x58>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	3b01      	subs	r3, #1
 8004cce:	4a0a      	ldr	r2, [pc, #40]	@ (8004cf8 <prvCheckTasksWaitingTermination+0x58>)
 8004cd0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004cd2:	f000 fab9 	bl	8005248 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	f000 f810 	bl	8004cfc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004cdc:	4b06      	ldr	r3, [pc, #24]	@ (8004cf8 <prvCheckTasksWaitingTermination+0x58>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d1e1      	bne.n	8004ca8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004ce4:	bf00      	nop
 8004ce6:	bf00      	nop
 8004ce8:	3708      	adds	r7, #8
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	2000044c 	.word	0x2000044c
 8004cf4:	20000478 	.word	0x20000478
 8004cf8:	20000460 	.word	0x20000460

08004cfc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b084      	sub	sp, #16
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d108      	bne.n	8004d20 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d12:	4618      	mov	r0, r3
 8004d14:	f000 fc18 	bl	8005548 <vPortFree>
				vPortFree( pxTCB );
 8004d18:	6878      	ldr	r0, [r7, #4]
 8004d1a:	f000 fc15 	bl	8005548 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004d1e:	e01b      	b.n	8004d58 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d103      	bne.n	8004d32 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f000 fc0c 	bl	8005548 <vPortFree>
	}
 8004d30:	e012      	b.n	8004d58 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d38:	2b02      	cmp	r3, #2
 8004d3a:	d00d      	beq.n	8004d58 <prvDeleteTCB+0x5c>
	__asm volatile
 8004d3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d40:	b672      	cpsid	i
 8004d42:	f383 8811 	msr	BASEPRI, r3
 8004d46:	f3bf 8f6f 	isb	sy
 8004d4a:	f3bf 8f4f 	dsb	sy
 8004d4e:	b662      	cpsie	i
 8004d50:	60fb      	str	r3, [r7, #12]
}
 8004d52:	bf00      	nop
 8004d54:	bf00      	nop
 8004d56:	e7fd      	b.n	8004d54 <prvDeleteTCB+0x58>
	}
 8004d58:	bf00      	nop
 8004d5a:	3710      	adds	r7, #16
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}

08004d60 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004d60:	b480      	push	{r7}
 8004d62:	b083      	sub	sp, #12
 8004d64:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004d66:	4b0c      	ldr	r3, [pc, #48]	@ (8004d98 <prvResetNextTaskUnblockTime+0x38>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d104      	bne.n	8004d7a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004d70:	4b0a      	ldr	r3, [pc, #40]	@ (8004d9c <prvResetNextTaskUnblockTime+0x3c>)
 8004d72:	f04f 32ff 	mov.w	r2, #4294967295
 8004d76:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004d78:	e008      	b.n	8004d8c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d7a:	4b07      	ldr	r3, [pc, #28]	@ (8004d98 <prvResetNextTaskUnblockTime+0x38>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	68db      	ldr	r3, [r3, #12]
 8004d80:	68db      	ldr	r3, [r3, #12]
 8004d82:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	4a04      	ldr	r2, [pc, #16]	@ (8004d9c <prvResetNextTaskUnblockTime+0x3c>)
 8004d8a:	6013      	str	r3, [r2, #0]
}
 8004d8c:	bf00      	nop
 8004d8e:	370c      	adds	r7, #12
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr
 8004d98:	20000430 	.word	0x20000430
 8004d9c:	20000498 	.word	0x20000498

08004da0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004da6:	4b0b      	ldr	r3, [pc, #44]	@ (8004dd4 <xTaskGetSchedulerState+0x34>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d102      	bne.n	8004db4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004dae:	2301      	movs	r3, #1
 8004db0:	607b      	str	r3, [r7, #4]
 8004db2:	e008      	b.n	8004dc6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004db4:	4b08      	ldr	r3, [pc, #32]	@ (8004dd8 <xTaskGetSchedulerState+0x38>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d102      	bne.n	8004dc2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004dbc:	2302      	movs	r3, #2
 8004dbe:	607b      	str	r3, [r7, #4]
 8004dc0:	e001      	b.n	8004dc6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004dc6:	687b      	ldr	r3, [r7, #4]
	}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	370c      	adds	r7, #12
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr
 8004dd4:	20000484 	.word	0x20000484
 8004dd8:	200004a0 	.word	0x200004a0

08004ddc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b086      	sub	sp, #24
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004de8:	2300      	movs	r3, #0
 8004dea:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d074      	beq.n	8004edc <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004df2:	4b3d      	ldr	r3, [pc, #244]	@ (8004ee8 <xTaskPriorityDisinherit+0x10c>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	693a      	ldr	r2, [r7, #16]
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d00d      	beq.n	8004e18 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8004dfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e00:	b672      	cpsid	i
 8004e02:	f383 8811 	msr	BASEPRI, r3
 8004e06:	f3bf 8f6f 	isb	sy
 8004e0a:	f3bf 8f4f 	dsb	sy
 8004e0e:	b662      	cpsie	i
 8004e10:	60fb      	str	r3, [r7, #12]
}
 8004e12:	bf00      	nop
 8004e14:	bf00      	nop
 8004e16:	e7fd      	b.n	8004e14 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d10d      	bne.n	8004e3c <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8004e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e24:	b672      	cpsid	i
 8004e26:	f383 8811 	msr	BASEPRI, r3
 8004e2a:	f3bf 8f6f 	isb	sy
 8004e2e:	f3bf 8f4f 	dsb	sy
 8004e32:	b662      	cpsie	i
 8004e34:	60bb      	str	r3, [r7, #8]
}
 8004e36:	bf00      	nop
 8004e38:	bf00      	nop
 8004e3a:	e7fd      	b.n	8004e38 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8004e3c:	693b      	ldr	r3, [r7, #16]
 8004e3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e40:	1e5a      	subs	r2, r3, #1
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e4e:	429a      	cmp	r2, r3
 8004e50:	d044      	beq.n	8004edc <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d140      	bne.n	8004edc <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	3304      	adds	r3, #4
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f7fe fdad 	bl	80039be <uxListRemove>
 8004e64:	4603      	mov	r3, r0
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d115      	bne.n	8004e96 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e6e:	491f      	ldr	r1, [pc, #124]	@ (8004eec <xTaskPriorityDisinherit+0x110>)
 8004e70:	4613      	mov	r3, r2
 8004e72:	009b      	lsls	r3, r3, #2
 8004e74:	4413      	add	r3, r2
 8004e76:	009b      	lsls	r3, r3, #2
 8004e78:	440b      	add	r3, r1
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d10a      	bne.n	8004e96 <xTaskPriorityDisinherit+0xba>
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e84:	2201      	movs	r2, #1
 8004e86:	fa02 f303 	lsl.w	r3, r2, r3
 8004e8a:	43da      	mvns	r2, r3
 8004e8c:	4b18      	ldr	r3, [pc, #96]	@ (8004ef0 <xTaskPriorityDisinherit+0x114>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4013      	ands	r3, r2
 8004e92:	4a17      	ldr	r2, [pc, #92]	@ (8004ef0 <xTaskPriorityDisinherit+0x114>)
 8004e94:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ea2:	f1c3 0207 	rsb	r2, r3, #7
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eae:	2201      	movs	r2, #1
 8004eb0:	409a      	lsls	r2, r3
 8004eb2:	4b0f      	ldr	r3, [pc, #60]	@ (8004ef0 <xTaskPriorityDisinherit+0x114>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	4a0d      	ldr	r2, [pc, #52]	@ (8004ef0 <xTaskPriorityDisinherit+0x114>)
 8004eba:	6013      	str	r3, [r2, #0]
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ec0:	4613      	mov	r3, r2
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	4413      	add	r3, r2
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	4a08      	ldr	r2, [pc, #32]	@ (8004eec <xTaskPriorityDisinherit+0x110>)
 8004eca:	441a      	add	r2, r3
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	3304      	adds	r3, #4
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	4610      	mov	r0, r2
 8004ed4:	f7fe fd16 	bl	8003904 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004edc:	697b      	ldr	r3, [r7, #20]
	}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3718      	adds	r7, #24
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}
 8004ee6:	bf00      	nop
 8004ee8:	20000378 	.word	0x20000378
 8004eec:	2000037c 	.word	0x2000037c
 8004ef0:	20000480 	.word	0x20000480

08004ef4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004efe:	4b29      	ldr	r3, [pc, #164]	@ (8004fa4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004f04:	4b28      	ldr	r3, [pc, #160]	@ (8004fa8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	3304      	adds	r3, #4
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f7fe fd57 	bl	80039be <uxListRemove>
 8004f10:	4603      	mov	r3, r0
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d10b      	bne.n	8004f2e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004f16:	4b24      	ldr	r3, [pc, #144]	@ (8004fa8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f22:	43da      	mvns	r2, r3
 8004f24:	4b21      	ldr	r3, [pc, #132]	@ (8004fac <prvAddCurrentTaskToDelayedList+0xb8>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4013      	ands	r3, r2
 8004f2a:	4a20      	ldr	r2, [pc, #128]	@ (8004fac <prvAddCurrentTaskToDelayedList+0xb8>)
 8004f2c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f34:	d10a      	bne.n	8004f4c <prvAddCurrentTaskToDelayedList+0x58>
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d007      	beq.n	8004f4c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004f3c:	4b1a      	ldr	r3, [pc, #104]	@ (8004fa8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	3304      	adds	r3, #4
 8004f42:	4619      	mov	r1, r3
 8004f44:	481a      	ldr	r0, [pc, #104]	@ (8004fb0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004f46:	f7fe fcdd 	bl	8003904 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004f4a:	e026      	b.n	8004f9a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004f4c:	68fa      	ldr	r2, [r7, #12]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4413      	add	r3, r2
 8004f52:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004f54:	4b14      	ldr	r3, [pc, #80]	@ (8004fa8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	68ba      	ldr	r2, [r7, #8]
 8004f5a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004f5c:	68ba      	ldr	r2, [r7, #8]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d209      	bcs.n	8004f78 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004f64:	4b13      	ldr	r3, [pc, #76]	@ (8004fb4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	4b0f      	ldr	r3, [pc, #60]	@ (8004fa8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	3304      	adds	r3, #4
 8004f6e:	4619      	mov	r1, r3
 8004f70:	4610      	mov	r0, r2
 8004f72:	f7fe fceb 	bl	800394c <vListInsert>
}
 8004f76:	e010      	b.n	8004f9a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004f78:	4b0f      	ldr	r3, [pc, #60]	@ (8004fb8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004fa8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	3304      	adds	r3, #4
 8004f82:	4619      	mov	r1, r3
 8004f84:	4610      	mov	r0, r2
 8004f86:	f7fe fce1 	bl	800394c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004f8a:	4b0c      	ldr	r3, [pc, #48]	@ (8004fbc <prvAddCurrentTaskToDelayedList+0xc8>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	68ba      	ldr	r2, [r7, #8]
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d202      	bcs.n	8004f9a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004f94:	4a09      	ldr	r2, [pc, #36]	@ (8004fbc <prvAddCurrentTaskToDelayedList+0xc8>)
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	6013      	str	r3, [r2, #0]
}
 8004f9a:	bf00      	nop
 8004f9c:	3710      	adds	r7, #16
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	2000047c 	.word	0x2000047c
 8004fa8:	20000378 	.word	0x20000378
 8004fac:	20000480 	.word	0x20000480
 8004fb0:	20000464 	.word	0x20000464
 8004fb4:	20000434 	.word	0x20000434
 8004fb8:	20000430 	.word	0x20000430
 8004fbc:	20000498 	.word	0x20000498

08004fc0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b085      	sub	sp, #20
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	60f8      	str	r0, [r7, #12]
 8004fc8:	60b9      	str	r1, [r7, #8]
 8004fca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	3b04      	subs	r3, #4
 8004fd0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004fd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	3b04      	subs	r3, #4
 8004fde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	f023 0201 	bic.w	r2, r3, #1
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	3b04      	subs	r3, #4
 8004fee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004ff0:	4a0c      	ldr	r2, [pc, #48]	@ (8005024 <pxPortInitialiseStack+0x64>)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	3b14      	subs	r3, #20
 8004ffa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004ffc:	687a      	ldr	r2, [r7, #4]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	3b04      	subs	r3, #4
 8005006:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f06f 0202 	mvn.w	r2, #2
 800500e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	3b20      	subs	r3, #32
 8005014:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005016:	68fb      	ldr	r3, [r7, #12]
}
 8005018:	4618      	mov	r0, r3
 800501a:	3714      	adds	r7, #20
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr
 8005024:	08005029 	.word	0x08005029

08005028 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005028:	b480      	push	{r7}
 800502a:	b085      	sub	sp, #20
 800502c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800502e:	2300      	movs	r3, #0
 8005030:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005032:	4b15      	ldr	r3, [pc, #84]	@ (8005088 <prvTaskExitError+0x60>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800503a:	d00d      	beq.n	8005058 <prvTaskExitError+0x30>
	__asm volatile
 800503c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005040:	b672      	cpsid	i
 8005042:	f383 8811 	msr	BASEPRI, r3
 8005046:	f3bf 8f6f 	isb	sy
 800504a:	f3bf 8f4f 	dsb	sy
 800504e:	b662      	cpsie	i
 8005050:	60fb      	str	r3, [r7, #12]
}
 8005052:	bf00      	nop
 8005054:	bf00      	nop
 8005056:	e7fd      	b.n	8005054 <prvTaskExitError+0x2c>
	__asm volatile
 8005058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800505c:	b672      	cpsid	i
 800505e:	f383 8811 	msr	BASEPRI, r3
 8005062:	f3bf 8f6f 	isb	sy
 8005066:	f3bf 8f4f 	dsb	sy
 800506a:	b662      	cpsie	i
 800506c:	60bb      	str	r3, [r7, #8]
}
 800506e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005070:	bf00      	nop
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d0fc      	beq.n	8005072 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005078:	bf00      	nop
 800507a:	bf00      	nop
 800507c:	3714      	adds	r7, #20
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr
 8005086:	bf00      	nop
 8005088:	20000010 	.word	0x20000010
 800508c:	00000000 	.word	0x00000000

08005090 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005090:	4b07      	ldr	r3, [pc, #28]	@ (80050b0 <pxCurrentTCBConst2>)
 8005092:	6819      	ldr	r1, [r3, #0]
 8005094:	6808      	ldr	r0, [r1, #0]
 8005096:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800509a:	f380 8809 	msr	PSP, r0
 800509e:	f3bf 8f6f 	isb	sy
 80050a2:	f04f 0000 	mov.w	r0, #0
 80050a6:	f380 8811 	msr	BASEPRI, r0
 80050aa:	4770      	bx	lr
 80050ac:	f3af 8000 	nop.w

080050b0 <pxCurrentTCBConst2>:
 80050b0:	20000378 	.word	0x20000378
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80050b4:	bf00      	nop
 80050b6:	bf00      	nop

080050b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80050b8:	4808      	ldr	r0, [pc, #32]	@ (80050dc <prvPortStartFirstTask+0x24>)
 80050ba:	6800      	ldr	r0, [r0, #0]
 80050bc:	6800      	ldr	r0, [r0, #0]
 80050be:	f380 8808 	msr	MSP, r0
 80050c2:	f04f 0000 	mov.w	r0, #0
 80050c6:	f380 8814 	msr	CONTROL, r0
 80050ca:	b662      	cpsie	i
 80050cc:	b661      	cpsie	f
 80050ce:	f3bf 8f4f 	dsb	sy
 80050d2:	f3bf 8f6f 	isb	sy
 80050d6:	df00      	svc	0
 80050d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80050da:	bf00      	nop
 80050dc:	e000ed08 	.word	0xe000ed08

080050e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b084      	sub	sp, #16
 80050e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80050e6:	4b37      	ldr	r3, [pc, #220]	@ (80051c4 <xPortStartScheduler+0xe4>)
 80050e8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	781b      	ldrb	r3, [r3, #0]
 80050ee:	b2db      	uxtb	r3, r3
 80050f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	22ff      	movs	r2, #255	@ 0xff
 80050f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	781b      	ldrb	r3, [r3, #0]
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005100:	78fb      	ldrb	r3, [r7, #3]
 8005102:	b2db      	uxtb	r3, r3
 8005104:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005108:	b2da      	uxtb	r2, r3
 800510a:	4b2f      	ldr	r3, [pc, #188]	@ (80051c8 <xPortStartScheduler+0xe8>)
 800510c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800510e:	4b2f      	ldr	r3, [pc, #188]	@ (80051cc <xPortStartScheduler+0xec>)
 8005110:	2207      	movs	r2, #7
 8005112:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005114:	e009      	b.n	800512a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8005116:	4b2d      	ldr	r3, [pc, #180]	@ (80051cc <xPortStartScheduler+0xec>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	3b01      	subs	r3, #1
 800511c:	4a2b      	ldr	r2, [pc, #172]	@ (80051cc <xPortStartScheduler+0xec>)
 800511e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005120:	78fb      	ldrb	r3, [r7, #3]
 8005122:	b2db      	uxtb	r3, r3
 8005124:	005b      	lsls	r3, r3, #1
 8005126:	b2db      	uxtb	r3, r3
 8005128:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800512a:	78fb      	ldrb	r3, [r7, #3]
 800512c:	b2db      	uxtb	r3, r3
 800512e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005132:	2b80      	cmp	r3, #128	@ 0x80
 8005134:	d0ef      	beq.n	8005116 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005136:	4b25      	ldr	r3, [pc, #148]	@ (80051cc <xPortStartScheduler+0xec>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f1c3 0307 	rsb	r3, r3, #7
 800513e:	2b04      	cmp	r3, #4
 8005140:	d00d      	beq.n	800515e <xPortStartScheduler+0x7e>
	__asm volatile
 8005142:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005146:	b672      	cpsid	i
 8005148:	f383 8811 	msr	BASEPRI, r3
 800514c:	f3bf 8f6f 	isb	sy
 8005150:	f3bf 8f4f 	dsb	sy
 8005154:	b662      	cpsie	i
 8005156:	60bb      	str	r3, [r7, #8]
}
 8005158:	bf00      	nop
 800515a:	bf00      	nop
 800515c:	e7fd      	b.n	800515a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800515e:	4b1b      	ldr	r3, [pc, #108]	@ (80051cc <xPortStartScheduler+0xec>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	021b      	lsls	r3, r3, #8
 8005164:	4a19      	ldr	r2, [pc, #100]	@ (80051cc <xPortStartScheduler+0xec>)
 8005166:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005168:	4b18      	ldr	r3, [pc, #96]	@ (80051cc <xPortStartScheduler+0xec>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005170:	4a16      	ldr	r2, [pc, #88]	@ (80051cc <xPortStartScheduler+0xec>)
 8005172:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	b2da      	uxtb	r2, r3
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800517c:	4b14      	ldr	r3, [pc, #80]	@ (80051d0 <xPortStartScheduler+0xf0>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a13      	ldr	r2, [pc, #76]	@ (80051d0 <xPortStartScheduler+0xf0>)
 8005182:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005186:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005188:	4b11      	ldr	r3, [pc, #68]	@ (80051d0 <xPortStartScheduler+0xf0>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a10      	ldr	r2, [pc, #64]	@ (80051d0 <xPortStartScheduler+0xf0>)
 800518e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005192:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005194:	f000 f8dc 	bl	8005350 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005198:	4b0e      	ldr	r3, [pc, #56]	@ (80051d4 <xPortStartScheduler+0xf4>)
 800519a:	2200      	movs	r2, #0
 800519c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800519e:	f000 f8fb 	bl	8005398 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80051a2:	4b0d      	ldr	r3, [pc, #52]	@ (80051d8 <xPortStartScheduler+0xf8>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a0c      	ldr	r2, [pc, #48]	@ (80051d8 <xPortStartScheduler+0xf8>)
 80051a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80051ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80051ae:	f7ff ff83 	bl	80050b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80051b2:	f7ff fba7 	bl	8004904 <vTaskSwitchContext>
	prvTaskExitError();
 80051b6:	f7ff ff37 	bl	8005028 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80051ba:	2300      	movs	r3, #0
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3710      	adds	r7, #16
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}
 80051c4:	e000e400 	.word	0xe000e400
 80051c8:	200004a4 	.word	0x200004a4
 80051cc:	200004a8 	.word	0x200004a8
 80051d0:	e000ed20 	.word	0xe000ed20
 80051d4:	20000010 	.word	0x20000010
 80051d8:	e000ef34 	.word	0xe000ef34

080051dc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80051dc:	b480      	push	{r7}
 80051de:	b083      	sub	sp, #12
 80051e0:	af00      	add	r7, sp, #0
	__asm volatile
 80051e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051e6:	b672      	cpsid	i
 80051e8:	f383 8811 	msr	BASEPRI, r3
 80051ec:	f3bf 8f6f 	isb	sy
 80051f0:	f3bf 8f4f 	dsb	sy
 80051f4:	b662      	cpsie	i
 80051f6:	607b      	str	r3, [r7, #4]
}
 80051f8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80051fa:	4b11      	ldr	r3, [pc, #68]	@ (8005240 <vPortEnterCritical+0x64>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	3301      	adds	r3, #1
 8005200:	4a0f      	ldr	r2, [pc, #60]	@ (8005240 <vPortEnterCritical+0x64>)
 8005202:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005204:	4b0e      	ldr	r3, [pc, #56]	@ (8005240 <vPortEnterCritical+0x64>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	2b01      	cmp	r3, #1
 800520a:	d112      	bne.n	8005232 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800520c:	4b0d      	ldr	r3, [pc, #52]	@ (8005244 <vPortEnterCritical+0x68>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	b2db      	uxtb	r3, r3
 8005212:	2b00      	cmp	r3, #0
 8005214:	d00d      	beq.n	8005232 <vPortEnterCritical+0x56>
	__asm volatile
 8005216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800521a:	b672      	cpsid	i
 800521c:	f383 8811 	msr	BASEPRI, r3
 8005220:	f3bf 8f6f 	isb	sy
 8005224:	f3bf 8f4f 	dsb	sy
 8005228:	b662      	cpsie	i
 800522a:	603b      	str	r3, [r7, #0]
}
 800522c:	bf00      	nop
 800522e:	bf00      	nop
 8005230:	e7fd      	b.n	800522e <vPortEnterCritical+0x52>
	}
}
 8005232:	bf00      	nop
 8005234:	370c      	adds	r7, #12
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr
 800523e:	bf00      	nop
 8005240:	20000010 	.word	0x20000010
 8005244:	e000ed04 	.word	0xe000ed04

08005248 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800524e:	4b13      	ldr	r3, [pc, #76]	@ (800529c <vPortExitCritical+0x54>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d10d      	bne.n	8005272 <vPortExitCritical+0x2a>
	__asm volatile
 8005256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800525a:	b672      	cpsid	i
 800525c:	f383 8811 	msr	BASEPRI, r3
 8005260:	f3bf 8f6f 	isb	sy
 8005264:	f3bf 8f4f 	dsb	sy
 8005268:	b662      	cpsie	i
 800526a:	607b      	str	r3, [r7, #4]
}
 800526c:	bf00      	nop
 800526e:	bf00      	nop
 8005270:	e7fd      	b.n	800526e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8005272:	4b0a      	ldr	r3, [pc, #40]	@ (800529c <vPortExitCritical+0x54>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	3b01      	subs	r3, #1
 8005278:	4a08      	ldr	r2, [pc, #32]	@ (800529c <vPortExitCritical+0x54>)
 800527a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800527c:	4b07      	ldr	r3, [pc, #28]	@ (800529c <vPortExitCritical+0x54>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d105      	bne.n	8005290 <vPortExitCritical+0x48>
 8005284:	2300      	movs	r3, #0
 8005286:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800528e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005290:	bf00      	nop
 8005292:	370c      	adds	r7, #12
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr
 800529c:	20000010 	.word	0x20000010

080052a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80052a0:	f3ef 8009 	mrs	r0, PSP
 80052a4:	f3bf 8f6f 	isb	sy
 80052a8:	4b15      	ldr	r3, [pc, #84]	@ (8005300 <pxCurrentTCBConst>)
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	f01e 0f10 	tst.w	lr, #16
 80052b0:	bf08      	it	eq
 80052b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80052b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052ba:	6010      	str	r0, [r2, #0]
 80052bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80052c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80052c4:	b672      	cpsid	i
 80052c6:	f380 8811 	msr	BASEPRI, r0
 80052ca:	f3bf 8f4f 	dsb	sy
 80052ce:	f3bf 8f6f 	isb	sy
 80052d2:	b662      	cpsie	i
 80052d4:	f7ff fb16 	bl	8004904 <vTaskSwitchContext>
 80052d8:	f04f 0000 	mov.w	r0, #0
 80052dc:	f380 8811 	msr	BASEPRI, r0
 80052e0:	bc09      	pop	{r0, r3}
 80052e2:	6819      	ldr	r1, [r3, #0]
 80052e4:	6808      	ldr	r0, [r1, #0]
 80052e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052ea:	f01e 0f10 	tst.w	lr, #16
 80052ee:	bf08      	it	eq
 80052f0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80052f4:	f380 8809 	msr	PSP, r0
 80052f8:	f3bf 8f6f 	isb	sy
 80052fc:	4770      	bx	lr
 80052fe:	bf00      	nop

08005300 <pxCurrentTCBConst>:
 8005300:	20000378 	.word	0x20000378
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005304:	bf00      	nop
 8005306:	bf00      	nop

08005308 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b082      	sub	sp, #8
 800530c:	af00      	add	r7, sp, #0
	__asm volatile
 800530e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005312:	b672      	cpsid	i
 8005314:	f383 8811 	msr	BASEPRI, r3
 8005318:	f3bf 8f6f 	isb	sy
 800531c:	f3bf 8f4f 	dsb	sy
 8005320:	b662      	cpsie	i
 8005322:	607b      	str	r3, [r7, #4]
}
 8005324:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005326:	f7ff fa31 	bl	800478c <xTaskIncrementTick>
 800532a:	4603      	mov	r3, r0
 800532c:	2b00      	cmp	r3, #0
 800532e:	d003      	beq.n	8005338 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005330:	4b06      	ldr	r3, [pc, #24]	@ (800534c <xPortSysTickHandler+0x44>)
 8005332:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005336:	601a      	str	r2, [r3, #0]
 8005338:	2300      	movs	r3, #0
 800533a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	f383 8811 	msr	BASEPRI, r3
}
 8005342:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005344:	bf00      	nop
 8005346:	3708      	adds	r7, #8
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}
 800534c:	e000ed04 	.word	0xe000ed04

08005350 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005350:	b480      	push	{r7}
 8005352:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005354:	4b0b      	ldr	r3, [pc, #44]	@ (8005384 <vPortSetupTimerInterrupt+0x34>)
 8005356:	2200      	movs	r2, #0
 8005358:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800535a:	4b0b      	ldr	r3, [pc, #44]	@ (8005388 <vPortSetupTimerInterrupt+0x38>)
 800535c:	2200      	movs	r2, #0
 800535e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005360:	4b0a      	ldr	r3, [pc, #40]	@ (800538c <vPortSetupTimerInterrupt+0x3c>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a0a      	ldr	r2, [pc, #40]	@ (8005390 <vPortSetupTimerInterrupt+0x40>)
 8005366:	fba2 2303 	umull	r2, r3, r2, r3
 800536a:	099b      	lsrs	r3, r3, #6
 800536c:	4a09      	ldr	r2, [pc, #36]	@ (8005394 <vPortSetupTimerInterrupt+0x44>)
 800536e:	3b01      	subs	r3, #1
 8005370:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005372:	4b04      	ldr	r3, [pc, #16]	@ (8005384 <vPortSetupTimerInterrupt+0x34>)
 8005374:	2207      	movs	r2, #7
 8005376:	601a      	str	r2, [r3, #0]
}
 8005378:	bf00      	nop
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr
 8005382:	bf00      	nop
 8005384:	e000e010 	.word	0xe000e010
 8005388:	e000e018 	.word	0xe000e018
 800538c:	20000004 	.word	0x20000004
 8005390:	10624dd3 	.word	0x10624dd3
 8005394:	e000e014 	.word	0xe000e014

08005398 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005398:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80053a8 <vPortEnableVFP+0x10>
 800539c:	6801      	ldr	r1, [r0, #0]
 800539e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80053a2:	6001      	str	r1, [r0, #0]
 80053a4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80053a6:	bf00      	nop
 80053a8:	e000ed88 	.word	0xe000ed88

080053ac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b08a      	sub	sp, #40	@ 0x28
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80053b4:	2300      	movs	r3, #0
 80053b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80053b8:	f7ff f93a 	bl	8004630 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80053bc:	4b5d      	ldr	r3, [pc, #372]	@ (8005534 <pvPortMalloc+0x188>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d101      	bne.n	80053c8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80053c4:	f000 f920 	bl	8005608 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80053c8:	4b5b      	ldr	r3, [pc, #364]	@ (8005538 <pvPortMalloc+0x18c>)
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	4013      	ands	r3, r2
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	f040 8094 	bne.w	80054fe <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d020      	beq.n	800541e <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 80053dc:	2208      	movs	r2, #8
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	4413      	add	r3, r2
 80053e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	f003 0307 	and.w	r3, r3, #7
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d017      	beq.n	800541e <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	f023 0307 	bic.w	r3, r3, #7
 80053f4:	3308      	adds	r3, #8
 80053f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	f003 0307 	and.w	r3, r3, #7
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d00d      	beq.n	800541e <pvPortMalloc+0x72>
	__asm volatile
 8005402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005406:	b672      	cpsid	i
 8005408:	f383 8811 	msr	BASEPRI, r3
 800540c:	f3bf 8f6f 	isb	sy
 8005410:	f3bf 8f4f 	dsb	sy
 8005414:	b662      	cpsie	i
 8005416:	617b      	str	r3, [r7, #20]
}
 8005418:	bf00      	nop
 800541a:	bf00      	nop
 800541c:	e7fd      	b.n	800541a <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d06c      	beq.n	80054fe <pvPortMalloc+0x152>
 8005424:	4b45      	ldr	r3, [pc, #276]	@ (800553c <pvPortMalloc+0x190>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	429a      	cmp	r2, r3
 800542c:	d867      	bhi.n	80054fe <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800542e:	4b44      	ldr	r3, [pc, #272]	@ (8005540 <pvPortMalloc+0x194>)
 8005430:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005432:	4b43      	ldr	r3, [pc, #268]	@ (8005540 <pvPortMalloc+0x194>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005438:	e004      	b.n	8005444 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800543a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800543c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800543e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	687a      	ldr	r2, [r7, #4]
 800544a:	429a      	cmp	r2, r3
 800544c:	d903      	bls.n	8005456 <pvPortMalloc+0xaa>
 800544e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d1f1      	bne.n	800543a <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005456:	4b37      	ldr	r3, [pc, #220]	@ (8005534 <pvPortMalloc+0x188>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800545c:	429a      	cmp	r2, r3
 800545e:	d04e      	beq.n	80054fe <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005460:	6a3b      	ldr	r3, [r7, #32]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	2208      	movs	r2, #8
 8005466:	4413      	add	r3, r2
 8005468:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800546a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	6a3b      	ldr	r3, [r7, #32]
 8005470:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005474:	685a      	ldr	r2, [r3, #4]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	1ad2      	subs	r2, r2, r3
 800547a:	2308      	movs	r3, #8
 800547c:	005b      	lsls	r3, r3, #1
 800547e:	429a      	cmp	r2, r3
 8005480:	d922      	bls.n	80054c8 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005482:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	4413      	add	r3, r2
 8005488:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800548a:	69bb      	ldr	r3, [r7, #24]
 800548c:	f003 0307 	and.w	r3, r3, #7
 8005490:	2b00      	cmp	r3, #0
 8005492:	d00d      	beq.n	80054b0 <pvPortMalloc+0x104>
	__asm volatile
 8005494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005498:	b672      	cpsid	i
 800549a:	f383 8811 	msr	BASEPRI, r3
 800549e:	f3bf 8f6f 	isb	sy
 80054a2:	f3bf 8f4f 	dsb	sy
 80054a6:	b662      	cpsie	i
 80054a8:	613b      	str	r3, [r7, #16]
}
 80054aa:	bf00      	nop
 80054ac:	bf00      	nop
 80054ae:	e7fd      	b.n	80054ac <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80054b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b2:	685a      	ldr	r2, [r3, #4]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	1ad2      	subs	r2, r2, r3
 80054b8:	69bb      	ldr	r3, [r7, #24]
 80054ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80054bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80054c2:	69b8      	ldr	r0, [r7, #24]
 80054c4:	f000 f902 	bl	80056cc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80054c8:	4b1c      	ldr	r3, [pc, #112]	@ (800553c <pvPortMalloc+0x190>)
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	1ad3      	subs	r3, r2, r3
 80054d2:	4a1a      	ldr	r2, [pc, #104]	@ (800553c <pvPortMalloc+0x190>)
 80054d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80054d6:	4b19      	ldr	r3, [pc, #100]	@ (800553c <pvPortMalloc+0x190>)
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	4b1a      	ldr	r3, [pc, #104]	@ (8005544 <pvPortMalloc+0x198>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	429a      	cmp	r2, r3
 80054e0:	d203      	bcs.n	80054ea <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80054e2:	4b16      	ldr	r3, [pc, #88]	@ (800553c <pvPortMalloc+0x190>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a17      	ldr	r2, [pc, #92]	@ (8005544 <pvPortMalloc+0x198>)
 80054e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80054ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ec:	685a      	ldr	r2, [r3, #4]
 80054ee:	4b12      	ldr	r3, [pc, #72]	@ (8005538 <pvPortMalloc+0x18c>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	431a      	orrs	r2, r3
 80054f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80054f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054fa:	2200      	movs	r2, #0
 80054fc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80054fe:	f7ff f8a5 	bl	800464c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005502:	69fb      	ldr	r3, [r7, #28]
 8005504:	f003 0307 	and.w	r3, r3, #7
 8005508:	2b00      	cmp	r3, #0
 800550a:	d00d      	beq.n	8005528 <pvPortMalloc+0x17c>
	__asm volatile
 800550c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005510:	b672      	cpsid	i
 8005512:	f383 8811 	msr	BASEPRI, r3
 8005516:	f3bf 8f6f 	isb	sy
 800551a:	f3bf 8f4f 	dsb	sy
 800551e:	b662      	cpsie	i
 8005520:	60fb      	str	r3, [r7, #12]
}
 8005522:	bf00      	nop
 8005524:	bf00      	nop
 8005526:	e7fd      	b.n	8005524 <pvPortMalloc+0x178>
	return pvReturn;
 8005528:	69fb      	ldr	r3, [r7, #28]
}
 800552a:	4618      	mov	r0, r3
 800552c:	3728      	adds	r7, #40	@ 0x28
 800552e:	46bd      	mov	sp, r7
 8005530:	bd80      	pop	{r7, pc}
 8005532:	bf00      	nop
 8005534:	200040b4 	.word	0x200040b4
 8005538:	200040c0 	.word	0x200040c0
 800553c:	200040b8 	.word	0x200040b8
 8005540:	200040ac 	.word	0x200040ac
 8005544:	200040bc 	.word	0x200040bc

08005548 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b086      	sub	sp, #24
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d04e      	beq.n	80055f8 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800555a:	2308      	movs	r3, #8
 800555c:	425b      	negs	r3, r3
 800555e:	697a      	ldr	r2, [r7, #20]
 8005560:	4413      	add	r3, r2
 8005562:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	685a      	ldr	r2, [r3, #4]
 800556c:	4b24      	ldr	r3, [pc, #144]	@ (8005600 <vPortFree+0xb8>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4013      	ands	r3, r2
 8005572:	2b00      	cmp	r3, #0
 8005574:	d10d      	bne.n	8005592 <vPortFree+0x4a>
	__asm volatile
 8005576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800557a:	b672      	cpsid	i
 800557c:	f383 8811 	msr	BASEPRI, r3
 8005580:	f3bf 8f6f 	isb	sy
 8005584:	f3bf 8f4f 	dsb	sy
 8005588:	b662      	cpsie	i
 800558a:	60fb      	str	r3, [r7, #12]
}
 800558c:	bf00      	nop
 800558e:	bf00      	nop
 8005590:	e7fd      	b.n	800558e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d00d      	beq.n	80055b6 <vPortFree+0x6e>
	__asm volatile
 800559a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800559e:	b672      	cpsid	i
 80055a0:	f383 8811 	msr	BASEPRI, r3
 80055a4:	f3bf 8f6f 	isb	sy
 80055a8:	f3bf 8f4f 	dsb	sy
 80055ac:	b662      	cpsie	i
 80055ae:	60bb      	str	r3, [r7, #8]
}
 80055b0:	bf00      	nop
 80055b2:	bf00      	nop
 80055b4:	e7fd      	b.n	80055b2 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	685a      	ldr	r2, [r3, #4]
 80055ba:	4b11      	ldr	r3, [pc, #68]	@ (8005600 <vPortFree+0xb8>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4013      	ands	r3, r2
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d019      	beq.n	80055f8 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d115      	bne.n	80055f8 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	685a      	ldr	r2, [r3, #4]
 80055d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005600 <vPortFree+0xb8>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	43db      	mvns	r3, r3
 80055d6:	401a      	ands	r2, r3
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80055dc:	f7ff f828 	bl	8004630 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	685a      	ldr	r2, [r3, #4]
 80055e4:	4b07      	ldr	r3, [pc, #28]	@ (8005604 <vPortFree+0xbc>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4413      	add	r3, r2
 80055ea:	4a06      	ldr	r2, [pc, #24]	@ (8005604 <vPortFree+0xbc>)
 80055ec:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80055ee:	6938      	ldr	r0, [r7, #16]
 80055f0:	f000 f86c 	bl	80056cc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80055f4:	f7ff f82a 	bl	800464c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80055f8:	bf00      	nop
 80055fa:	3718      	adds	r7, #24
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}
 8005600:	200040c0 	.word	0x200040c0
 8005604:	200040b8 	.word	0x200040b8

08005608 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005608:	b480      	push	{r7}
 800560a:	b085      	sub	sp, #20
 800560c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800560e:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8005612:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005614:	4b27      	ldr	r3, [pc, #156]	@ (80056b4 <prvHeapInit+0xac>)
 8005616:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	f003 0307 	and.w	r3, r3, #7
 800561e:	2b00      	cmp	r3, #0
 8005620:	d00c      	beq.n	800563c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	3307      	adds	r3, #7
 8005626:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f023 0307 	bic.w	r3, r3, #7
 800562e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005630:	68ba      	ldr	r2, [r7, #8]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	1ad3      	subs	r3, r2, r3
 8005636:	4a1f      	ldr	r2, [pc, #124]	@ (80056b4 <prvHeapInit+0xac>)
 8005638:	4413      	add	r3, r2
 800563a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005640:	4a1d      	ldr	r2, [pc, #116]	@ (80056b8 <prvHeapInit+0xb0>)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005646:	4b1c      	ldr	r3, [pc, #112]	@ (80056b8 <prvHeapInit+0xb0>)
 8005648:	2200      	movs	r2, #0
 800564a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	68ba      	ldr	r2, [r7, #8]
 8005650:	4413      	add	r3, r2
 8005652:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005654:	2208      	movs	r2, #8
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	1a9b      	subs	r3, r3, r2
 800565a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f023 0307 	bic.w	r3, r3, #7
 8005662:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	4a15      	ldr	r2, [pc, #84]	@ (80056bc <prvHeapInit+0xb4>)
 8005668:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800566a:	4b14      	ldr	r3, [pc, #80]	@ (80056bc <prvHeapInit+0xb4>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	2200      	movs	r2, #0
 8005670:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005672:	4b12      	ldr	r3, [pc, #72]	@ (80056bc <prvHeapInit+0xb4>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	2200      	movs	r2, #0
 8005678:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	68fa      	ldr	r2, [r7, #12]
 8005682:	1ad2      	subs	r2, r2, r3
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005688:	4b0c      	ldr	r3, [pc, #48]	@ (80056bc <prvHeapInit+0xb4>)
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	4a0a      	ldr	r2, [pc, #40]	@ (80056c0 <prvHeapInit+0xb8>)
 8005696:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	4a09      	ldr	r2, [pc, #36]	@ (80056c4 <prvHeapInit+0xbc>)
 800569e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80056a0:	4b09      	ldr	r3, [pc, #36]	@ (80056c8 <prvHeapInit+0xc0>)
 80056a2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80056a6:	601a      	str	r2, [r3, #0]
}
 80056a8:	bf00      	nop
 80056aa:	3714      	adds	r7, #20
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr
 80056b4:	200004ac 	.word	0x200004ac
 80056b8:	200040ac 	.word	0x200040ac
 80056bc:	200040b4 	.word	0x200040b4
 80056c0:	200040bc 	.word	0x200040bc
 80056c4:	200040b8 	.word	0x200040b8
 80056c8:	200040c0 	.word	0x200040c0

080056cc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80056cc:	b480      	push	{r7}
 80056ce:	b085      	sub	sp, #20
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80056d4:	4b28      	ldr	r3, [pc, #160]	@ (8005778 <prvInsertBlockIntoFreeList+0xac>)
 80056d6:	60fb      	str	r3, [r7, #12]
 80056d8:	e002      	b.n	80056e0 <prvInsertBlockIntoFreeList+0x14>
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	60fb      	str	r3, [r7, #12]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	687a      	ldr	r2, [r7, #4]
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d8f7      	bhi.n	80056da <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	68ba      	ldr	r2, [r7, #8]
 80056f4:	4413      	add	r3, r2
 80056f6:	687a      	ldr	r2, [r7, #4]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d108      	bne.n	800570e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	685a      	ldr	r2, [r3, #4]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	441a      	add	r2, r3
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	68ba      	ldr	r2, [r7, #8]
 8005718:	441a      	add	r2, r3
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	429a      	cmp	r2, r3
 8005720:	d118      	bne.n	8005754 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	4b15      	ldr	r3, [pc, #84]	@ (800577c <prvInsertBlockIntoFreeList+0xb0>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	429a      	cmp	r2, r3
 800572c:	d00d      	beq.n	800574a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	685a      	ldr	r2, [r3, #4]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	441a      	add	r2, r3
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	681a      	ldr	r2, [r3, #0]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	601a      	str	r2, [r3, #0]
 8005748:	e008      	b.n	800575c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800574a:	4b0c      	ldr	r3, [pc, #48]	@ (800577c <prvInsertBlockIntoFreeList+0xb0>)
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	601a      	str	r2, [r3, #0]
 8005752:	e003      	b.n	800575c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800575c:	68fa      	ldr	r2, [r7, #12]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	429a      	cmp	r2, r3
 8005762:	d002      	beq.n	800576a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	687a      	ldr	r2, [r7, #4]
 8005768:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800576a:	bf00      	nop
 800576c:	3714      	adds	r7, #20
 800576e:	46bd      	mov	sp, r7
 8005770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005774:	4770      	bx	lr
 8005776:	bf00      	nop
 8005778:	200040ac 	.word	0x200040ac
 800577c:	200040b4 	.word	0x200040b4

08005780 <std>:
 8005780:	2300      	movs	r3, #0
 8005782:	b510      	push	{r4, lr}
 8005784:	4604      	mov	r4, r0
 8005786:	e9c0 3300 	strd	r3, r3, [r0]
 800578a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800578e:	6083      	str	r3, [r0, #8]
 8005790:	8181      	strh	r1, [r0, #12]
 8005792:	6643      	str	r3, [r0, #100]	@ 0x64
 8005794:	81c2      	strh	r2, [r0, #14]
 8005796:	6183      	str	r3, [r0, #24]
 8005798:	4619      	mov	r1, r3
 800579a:	2208      	movs	r2, #8
 800579c:	305c      	adds	r0, #92	@ 0x5c
 800579e:	f000 f9f9 	bl	8005b94 <memset>
 80057a2:	4b0d      	ldr	r3, [pc, #52]	@ (80057d8 <std+0x58>)
 80057a4:	6263      	str	r3, [r4, #36]	@ 0x24
 80057a6:	4b0d      	ldr	r3, [pc, #52]	@ (80057dc <std+0x5c>)
 80057a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80057aa:	4b0d      	ldr	r3, [pc, #52]	@ (80057e0 <std+0x60>)
 80057ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80057ae:	4b0d      	ldr	r3, [pc, #52]	@ (80057e4 <std+0x64>)
 80057b0:	6323      	str	r3, [r4, #48]	@ 0x30
 80057b2:	4b0d      	ldr	r3, [pc, #52]	@ (80057e8 <std+0x68>)
 80057b4:	6224      	str	r4, [r4, #32]
 80057b6:	429c      	cmp	r4, r3
 80057b8:	d006      	beq.n	80057c8 <std+0x48>
 80057ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80057be:	4294      	cmp	r4, r2
 80057c0:	d002      	beq.n	80057c8 <std+0x48>
 80057c2:	33d0      	adds	r3, #208	@ 0xd0
 80057c4:	429c      	cmp	r4, r3
 80057c6:	d105      	bne.n	80057d4 <std+0x54>
 80057c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80057cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057d0:	f000 ba58 	b.w	8005c84 <__retarget_lock_init_recursive>
 80057d4:	bd10      	pop	{r4, pc}
 80057d6:	bf00      	nop
 80057d8:	080059e5 	.word	0x080059e5
 80057dc:	08005a07 	.word	0x08005a07
 80057e0:	08005a3f 	.word	0x08005a3f
 80057e4:	08005a63 	.word	0x08005a63
 80057e8:	200040c4 	.word	0x200040c4

080057ec <stdio_exit_handler>:
 80057ec:	4a02      	ldr	r2, [pc, #8]	@ (80057f8 <stdio_exit_handler+0xc>)
 80057ee:	4903      	ldr	r1, [pc, #12]	@ (80057fc <stdio_exit_handler+0x10>)
 80057f0:	4803      	ldr	r0, [pc, #12]	@ (8005800 <stdio_exit_handler+0x14>)
 80057f2:	f000 b869 	b.w	80058c8 <_fwalk_sglue>
 80057f6:	bf00      	nop
 80057f8:	20000014 	.word	0x20000014
 80057fc:	0800653d 	.word	0x0800653d
 8005800:	20000024 	.word	0x20000024

08005804 <cleanup_stdio>:
 8005804:	6841      	ldr	r1, [r0, #4]
 8005806:	4b0c      	ldr	r3, [pc, #48]	@ (8005838 <cleanup_stdio+0x34>)
 8005808:	4299      	cmp	r1, r3
 800580a:	b510      	push	{r4, lr}
 800580c:	4604      	mov	r4, r0
 800580e:	d001      	beq.n	8005814 <cleanup_stdio+0x10>
 8005810:	f000 fe94 	bl	800653c <_fflush_r>
 8005814:	68a1      	ldr	r1, [r4, #8]
 8005816:	4b09      	ldr	r3, [pc, #36]	@ (800583c <cleanup_stdio+0x38>)
 8005818:	4299      	cmp	r1, r3
 800581a:	d002      	beq.n	8005822 <cleanup_stdio+0x1e>
 800581c:	4620      	mov	r0, r4
 800581e:	f000 fe8d 	bl	800653c <_fflush_r>
 8005822:	68e1      	ldr	r1, [r4, #12]
 8005824:	4b06      	ldr	r3, [pc, #24]	@ (8005840 <cleanup_stdio+0x3c>)
 8005826:	4299      	cmp	r1, r3
 8005828:	d004      	beq.n	8005834 <cleanup_stdio+0x30>
 800582a:	4620      	mov	r0, r4
 800582c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005830:	f000 be84 	b.w	800653c <_fflush_r>
 8005834:	bd10      	pop	{r4, pc}
 8005836:	bf00      	nop
 8005838:	200040c4 	.word	0x200040c4
 800583c:	2000412c 	.word	0x2000412c
 8005840:	20004194 	.word	0x20004194

08005844 <global_stdio_init.part.0>:
 8005844:	b510      	push	{r4, lr}
 8005846:	4b0b      	ldr	r3, [pc, #44]	@ (8005874 <global_stdio_init.part.0+0x30>)
 8005848:	4c0b      	ldr	r4, [pc, #44]	@ (8005878 <global_stdio_init.part.0+0x34>)
 800584a:	4a0c      	ldr	r2, [pc, #48]	@ (800587c <global_stdio_init.part.0+0x38>)
 800584c:	601a      	str	r2, [r3, #0]
 800584e:	4620      	mov	r0, r4
 8005850:	2200      	movs	r2, #0
 8005852:	2104      	movs	r1, #4
 8005854:	f7ff ff94 	bl	8005780 <std>
 8005858:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800585c:	2201      	movs	r2, #1
 800585e:	2109      	movs	r1, #9
 8005860:	f7ff ff8e 	bl	8005780 <std>
 8005864:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005868:	2202      	movs	r2, #2
 800586a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800586e:	2112      	movs	r1, #18
 8005870:	f7ff bf86 	b.w	8005780 <std>
 8005874:	200041fc 	.word	0x200041fc
 8005878:	200040c4 	.word	0x200040c4
 800587c:	080057ed 	.word	0x080057ed

08005880 <__sfp_lock_acquire>:
 8005880:	4801      	ldr	r0, [pc, #4]	@ (8005888 <__sfp_lock_acquire+0x8>)
 8005882:	f000 ba00 	b.w	8005c86 <__retarget_lock_acquire_recursive>
 8005886:	bf00      	nop
 8005888:	20004205 	.word	0x20004205

0800588c <__sfp_lock_release>:
 800588c:	4801      	ldr	r0, [pc, #4]	@ (8005894 <__sfp_lock_release+0x8>)
 800588e:	f000 b9fb 	b.w	8005c88 <__retarget_lock_release_recursive>
 8005892:	bf00      	nop
 8005894:	20004205 	.word	0x20004205

08005898 <__sinit>:
 8005898:	b510      	push	{r4, lr}
 800589a:	4604      	mov	r4, r0
 800589c:	f7ff fff0 	bl	8005880 <__sfp_lock_acquire>
 80058a0:	6a23      	ldr	r3, [r4, #32]
 80058a2:	b11b      	cbz	r3, 80058ac <__sinit+0x14>
 80058a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058a8:	f7ff bff0 	b.w	800588c <__sfp_lock_release>
 80058ac:	4b04      	ldr	r3, [pc, #16]	@ (80058c0 <__sinit+0x28>)
 80058ae:	6223      	str	r3, [r4, #32]
 80058b0:	4b04      	ldr	r3, [pc, #16]	@ (80058c4 <__sinit+0x2c>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d1f5      	bne.n	80058a4 <__sinit+0xc>
 80058b8:	f7ff ffc4 	bl	8005844 <global_stdio_init.part.0>
 80058bc:	e7f2      	b.n	80058a4 <__sinit+0xc>
 80058be:	bf00      	nop
 80058c0:	08005805 	.word	0x08005805
 80058c4:	200041fc 	.word	0x200041fc

080058c8 <_fwalk_sglue>:
 80058c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058cc:	4607      	mov	r7, r0
 80058ce:	4688      	mov	r8, r1
 80058d0:	4614      	mov	r4, r2
 80058d2:	2600      	movs	r6, #0
 80058d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80058d8:	f1b9 0901 	subs.w	r9, r9, #1
 80058dc:	d505      	bpl.n	80058ea <_fwalk_sglue+0x22>
 80058de:	6824      	ldr	r4, [r4, #0]
 80058e0:	2c00      	cmp	r4, #0
 80058e2:	d1f7      	bne.n	80058d4 <_fwalk_sglue+0xc>
 80058e4:	4630      	mov	r0, r6
 80058e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058ea:	89ab      	ldrh	r3, [r5, #12]
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	d907      	bls.n	8005900 <_fwalk_sglue+0x38>
 80058f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80058f4:	3301      	adds	r3, #1
 80058f6:	d003      	beq.n	8005900 <_fwalk_sglue+0x38>
 80058f8:	4629      	mov	r1, r5
 80058fa:	4638      	mov	r0, r7
 80058fc:	47c0      	blx	r8
 80058fe:	4306      	orrs	r6, r0
 8005900:	3568      	adds	r5, #104	@ 0x68
 8005902:	e7e9      	b.n	80058d8 <_fwalk_sglue+0x10>

08005904 <iprintf>:
 8005904:	b40f      	push	{r0, r1, r2, r3}
 8005906:	b507      	push	{r0, r1, r2, lr}
 8005908:	4906      	ldr	r1, [pc, #24]	@ (8005924 <iprintf+0x20>)
 800590a:	ab04      	add	r3, sp, #16
 800590c:	6808      	ldr	r0, [r1, #0]
 800590e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005912:	6881      	ldr	r1, [r0, #8]
 8005914:	9301      	str	r3, [sp, #4]
 8005916:	f000 fae9 	bl	8005eec <_vfiprintf_r>
 800591a:	b003      	add	sp, #12
 800591c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005920:	b004      	add	sp, #16
 8005922:	4770      	bx	lr
 8005924:	20000020 	.word	0x20000020

08005928 <_puts_r>:
 8005928:	6a03      	ldr	r3, [r0, #32]
 800592a:	b570      	push	{r4, r5, r6, lr}
 800592c:	6884      	ldr	r4, [r0, #8]
 800592e:	4605      	mov	r5, r0
 8005930:	460e      	mov	r6, r1
 8005932:	b90b      	cbnz	r3, 8005938 <_puts_r+0x10>
 8005934:	f7ff ffb0 	bl	8005898 <__sinit>
 8005938:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800593a:	07db      	lsls	r3, r3, #31
 800593c:	d405      	bmi.n	800594a <_puts_r+0x22>
 800593e:	89a3      	ldrh	r3, [r4, #12]
 8005940:	0598      	lsls	r0, r3, #22
 8005942:	d402      	bmi.n	800594a <_puts_r+0x22>
 8005944:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005946:	f000 f99e 	bl	8005c86 <__retarget_lock_acquire_recursive>
 800594a:	89a3      	ldrh	r3, [r4, #12]
 800594c:	0719      	lsls	r1, r3, #28
 800594e:	d502      	bpl.n	8005956 <_puts_r+0x2e>
 8005950:	6923      	ldr	r3, [r4, #16]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d135      	bne.n	80059c2 <_puts_r+0x9a>
 8005956:	4621      	mov	r1, r4
 8005958:	4628      	mov	r0, r5
 800595a:	f000 f8c5 	bl	8005ae8 <__swsetup_r>
 800595e:	b380      	cbz	r0, 80059c2 <_puts_r+0x9a>
 8005960:	f04f 35ff 	mov.w	r5, #4294967295
 8005964:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005966:	07da      	lsls	r2, r3, #31
 8005968:	d405      	bmi.n	8005976 <_puts_r+0x4e>
 800596a:	89a3      	ldrh	r3, [r4, #12]
 800596c:	059b      	lsls	r3, r3, #22
 800596e:	d402      	bmi.n	8005976 <_puts_r+0x4e>
 8005970:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005972:	f000 f989 	bl	8005c88 <__retarget_lock_release_recursive>
 8005976:	4628      	mov	r0, r5
 8005978:	bd70      	pop	{r4, r5, r6, pc}
 800597a:	2b00      	cmp	r3, #0
 800597c:	da04      	bge.n	8005988 <_puts_r+0x60>
 800597e:	69a2      	ldr	r2, [r4, #24]
 8005980:	429a      	cmp	r2, r3
 8005982:	dc17      	bgt.n	80059b4 <_puts_r+0x8c>
 8005984:	290a      	cmp	r1, #10
 8005986:	d015      	beq.n	80059b4 <_puts_r+0x8c>
 8005988:	6823      	ldr	r3, [r4, #0]
 800598a:	1c5a      	adds	r2, r3, #1
 800598c:	6022      	str	r2, [r4, #0]
 800598e:	7019      	strb	r1, [r3, #0]
 8005990:	68a3      	ldr	r3, [r4, #8]
 8005992:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005996:	3b01      	subs	r3, #1
 8005998:	60a3      	str	r3, [r4, #8]
 800599a:	2900      	cmp	r1, #0
 800599c:	d1ed      	bne.n	800597a <_puts_r+0x52>
 800599e:	2b00      	cmp	r3, #0
 80059a0:	da11      	bge.n	80059c6 <_puts_r+0x9e>
 80059a2:	4622      	mov	r2, r4
 80059a4:	210a      	movs	r1, #10
 80059a6:	4628      	mov	r0, r5
 80059a8:	f000 f85f 	bl	8005a6a <__swbuf_r>
 80059ac:	3001      	adds	r0, #1
 80059ae:	d0d7      	beq.n	8005960 <_puts_r+0x38>
 80059b0:	250a      	movs	r5, #10
 80059b2:	e7d7      	b.n	8005964 <_puts_r+0x3c>
 80059b4:	4622      	mov	r2, r4
 80059b6:	4628      	mov	r0, r5
 80059b8:	f000 f857 	bl	8005a6a <__swbuf_r>
 80059bc:	3001      	adds	r0, #1
 80059be:	d1e7      	bne.n	8005990 <_puts_r+0x68>
 80059c0:	e7ce      	b.n	8005960 <_puts_r+0x38>
 80059c2:	3e01      	subs	r6, #1
 80059c4:	e7e4      	b.n	8005990 <_puts_r+0x68>
 80059c6:	6823      	ldr	r3, [r4, #0]
 80059c8:	1c5a      	adds	r2, r3, #1
 80059ca:	6022      	str	r2, [r4, #0]
 80059cc:	220a      	movs	r2, #10
 80059ce:	701a      	strb	r2, [r3, #0]
 80059d0:	e7ee      	b.n	80059b0 <_puts_r+0x88>
	...

080059d4 <puts>:
 80059d4:	4b02      	ldr	r3, [pc, #8]	@ (80059e0 <puts+0xc>)
 80059d6:	4601      	mov	r1, r0
 80059d8:	6818      	ldr	r0, [r3, #0]
 80059da:	f7ff bfa5 	b.w	8005928 <_puts_r>
 80059de:	bf00      	nop
 80059e0:	20000020 	.word	0x20000020

080059e4 <__sread>:
 80059e4:	b510      	push	{r4, lr}
 80059e6:	460c      	mov	r4, r1
 80059e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059ec:	f000 f8fc 	bl	8005be8 <_read_r>
 80059f0:	2800      	cmp	r0, #0
 80059f2:	bfab      	itete	ge
 80059f4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80059f6:	89a3      	ldrhlt	r3, [r4, #12]
 80059f8:	181b      	addge	r3, r3, r0
 80059fa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80059fe:	bfac      	ite	ge
 8005a00:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005a02:	81a3      	strhlt	r3, [r4, #12]
 8005a04:	bd10      	pop	{r4, pc}

08005a06 <__swrite>:
 8005a06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a0a:	461f      	mov	r7, r3
 8005a0c:	898b      	ldrh	r3, [r1, #12]
 8005a0e:	05db      	lsls	r3, r3, #23
 8005a10:	4605      	mov	r5, r0
 8005a12:	460c      	mov	r4, r1
 8005a14:	4616      	mov	r6, r2
 8005a16:	d505      	bpl.n	8005a24 <__swrite+0x1e>
 8005a18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a1c:	2302      	movs	r3, #2
 8005a1e:	2200      	movs	r2, #0
 8005a20:	f000 f8d0 	bl	8005bc4 <_lseek_r>
 8005a24:	89a3      	ldrh	r3, [r4, #12]
 8005a26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a2a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a2e:	81a3      	strh	r3, [r4, #12]
 8005a30:	4632      	mov	r2, r6
 8005a32:	463b      	mov	r3, r7
 8005a34:	4628      	mov	r0, r5
 8005a36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a3a:	f000 b8e7 	b.w	8005c0c <_write_r>

08005a3e <__sseek>:
 8005a3e:	b510      	push	{r4, lr}
 8005a40:	460c      	mov	r4, r1
 8005a42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a46:	f000 f8bd 	bl	8005bc4 <_lseek_r>
 8005a4a:	1c43      	adds	r3, r0, #1
 8005a4c:	89a3      	ldrh	r3, [r4, #12]
 8005a4e:	bf15      	itete	ne
 8005a50:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005a52:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005a56:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005a5a:	81a3      	strheq	r3, [r4, #12]
 8005a5c:	bf18      	it	ne
 8005a5e:	81a3      	strhne	r3, [r4, #12]
 8005a60:	bd10      	pop	{r4, pc}

08005a62 <__sclose>:
 8005a62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a66:	f000 b89d 	b.w	8005ba4 <_close_r>

08005a6a <__swbuf_r>:
 8005a6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a6c:	460e      	mov	r6, r1
 8005a6e:	4614      	mov	r4, r2
 8005a70:	4605      	mov	r5, r0
 8005a72:	b118      	cbz	r0, 8005a7c <__swbuf_r+0x12>
 8005a74:	6a03      	ldr	r3, [r0, #32]
 8005a76:	b90b      	cbnz	r3, 8005a7c <__swbuf_r+0x12>
 8005a78:	f7ff ff0e 	bl	8005898 <__sinit>
 8005a7c:	69a3      	ldr	r3, [r4, #24]
 8005a7e:	60a3      	str	r3, [r4, #8]
 8005a80:	89a3      	ldrh	r3, [r4, #12]
 8005a82:	071a      	lsls	r2, r3, #28
 8005a84:	d501      	bpl.n	8005a8a <__swbuf_r+0x20>
 8005a86:	6923      	ldr	r3, [r4, #16]
 8005a88:	b943      	cbnz	r3, 8005a9c <__swbuf_r+0x32>
 8005a8a:	4621      	mov	r1, r4
 8005a8c:	4628      	mov	r0, r5
 8005a8e:	f000 f82b 	bl	8005ae8 <__swsetup_r>
 8005a92:	b118      	cbz	r0, 8005a9c <__swbuf_r+0x32>
 8005a94:	f04f 37ff 	mov.w	r7, #4294967295
 8005a98:	4638      	mov	r0, r7
 8005a9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a9c:	6823      	ldr	r3, [r4, #0]
 8005a9e:	6922      	ldr	r2, [r4, #16]
 8005aa0:	1a98      	subs	r0, r3, r2
 8005aa2:	6963      	ldr	r3, [r4, #20]
 8005aa4:	b2f6      	uxtb	r6, r6
 8005aa6:	4283      	cmp	r3, r0
 8005aa8:	4637      	mov	r7, r6
 8005aaa:	dc05      	bgt.n	8005ab8 <__swbuf_r+0x4e>
 8005aac:	4621      	mov	r1, r4
 8005aae:	4628      	mov	r0, r5
 8005ab0:	f000 fd44 	bl	800653c <_fflush_r>
 8005ab4:	2800      	cmp	r0, #0
 8005ab6:	d1ed      	bne.n	8005a94 <__swbuf_r+0x2a>
 8005ab8:	68a3      	ldr	r3, [r4, #8]
 8005aba:	3b01      	subs	r3, #1
 8005abc:	60a3      	str	r3, [r4, #8]
 8005abe:	6823      	ldr	r3, [r4, #0]
 8005ac0:	1c5a      	adds	r2, r3, #1
 8005ac2:	6022      	str	r2, [r4, #0]
 8005ac4:	701e      	strb	r6, [r3, #0]
 8005ac6:	6962      	ldr	r2, [r4, #20]
 8005ac8:	1c43      	adds	r3, r0, #1
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d004      	beq.n	8005ad8 <__swbuf_r+0x6e>
 8005ace:	89a3      	ldrh	r3, [r4, #12]
 8005ad0:	07db      	lsls	r3, r3, #31
 8005ad2:	d5e1      	bpl.n	8005a98 <__swbuf_r+0x2e>
 8005ad4:	2e0a      	cmp	r6, #10
 8005ad6:	d1df      	bne.n	8005a98 <__swbuf_r+0x2e>
 8005ad8:	4621      	mov	r1, r4
 8005ada:	4628      	mov	r0, r5
 8005adc:	f000 fd2e 	bl	800653c <_fflush_r>
 8005ae0:	2800      	cmp	r0, #0
 8005ae2:	d0d9      	beq.n	8005a98 <__swbuf_r+0x2e>
 8005ae4:	e7d6      	b.n	8005a94 <__swbuf_r+0x2a>
	...

08005ae8 <__swsetup_r>:
 8005ae8:	b538      	push	{r3, r4, r5, lr}
 8005aea:	4b29      	ldr	r3, [pc, #164]	@ (8005b90 <__swsetup_r+0xa8>)
 8005aec:	4605      	mov	r5, r0
 8005aee:	6818      	ldr	r0, [r3, #0]
 8005af0:	460c      	mov	r4, r1
 8005af2:	b118      	cbz	r0, 8005afc <__swsetup_r+0x14>
 8005af4:	6a03      	ldr	r3, [r0, #32]
 8005af6:	b90b      	cbnz	r3, 8005afc <__swsetup_r+0x14>
 8005af8:	f7ff fece 	bl	8005898 <__sinit>
 8005afc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b00:	0719      	lsls	r1, r3, #28
 8005b02:	d422      	bmi.n	8005b4a <__swsetup_r+0x62>
 8005b04:	06da      	lsls	r2, r3, #27
 8005b06:	d407      	bmi.n	8005b18 <__swsetup_r+0x30>
 8005b08:	2209      	movs	r2, #9
 8005b0a:	602a      	str	r2, [r5, #0]
 8005b0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b10:	81a3      	strh	r3, [r4, #12]
 8005b12:	f04f 30ff 	mov.w	r0, #4294967295
 8005b16:	e033      	b.n	8005b80 <__swsetup_r+0x98>
 8005b18:	0758      	lsls	r0, r3, #29
 8005b1a:	d512      	bpl.n	8005b42 <__swsetup_r+0x5a>
 8005b1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005b1e:	b141      	cbz	r1, 8005b32 <__swsetup_r+0x4a>
 8005b20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005b24:	4299      	cmp	r1, r3
 8005b26:	d002      	beq.n	8005b2e <__swsetup_r+0x46>
 8005b28:	4628      	mov	r0, r5
 8005b2a:	f000 f8bd 	bl	8005ca8 <_free_r>
 8005b2e:	2300      	movs	r3, #0
 8005b30:	6363      	str	r3, [r4, #52]	@ 0x34
 8005b32:	89a3      	ldrh	r3, [r4, #12]
 8005b34:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005b38:	81a3      	strh	r3, [r4, #12]
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	6063      	str	r3, [r4, #4]
 8005b3e:	6923      	ldr	r3, [r4, #16]
 8005b40:	6023      	str	r3, [r4, #0]
 8005b42:	89a3      	ldrh	r3, [r4, #12]
 8005b44:	f043 0308 	orr.w	r3, r3, #8
 8005b48:	81a3      	strh	r3, [r4, #12]
 8005b4a:	6923      	ldr	r3, [r4, #16]
 8005b4c:	b94b      	cbnz	r3, 8005b62 <__swsetup_r+0x7a>
 8005b4e:	89a3      	ldrh	r3, [r4, #12]
 8005b50:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005b54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b58:	d003      	beq.n	8005b62 <__swsetup_r+0x7a>
 8005b5a:	4621      	mov	r1, r4
 8005b5c:	4628      	mov	r0, r5
 8005b5e:	f000 fd3b 	bl	80065d8 <__smakebuf_r>
 8005b62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b66:	f013 0201 	ands.w	r2, r3, #1
 8005b6a:	d00a      	beq.n	8005b82 <__swsetup_r+0x9a>
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	60a2      	str	r2, [r4, #8]
 8005b70:	6962      	ldr	r2, [r4, #20]
 8005b72:	4252      	negs	r2, r2
 8005b74:	61a2      	str	r2, [r4, #24]
 8005b76:	6922      	ldr	r2, [r4, #16]
 8005b78:	b942      	cbnz	r2, 8005b8c <__swsetup_r+0xa4>
 8005b7a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005b7e:	d1c5      	bne.n	8005b0c <__swsetup_r+0x24>
 8005b80:	bd38      	pop	{r3, r4, r5, pc}
 8005b82:	0799      	lsls	r1, r3, #30
 8005b84:	bf58      	it	pl
 8005b86:	6962      	ldrpl	r2, [r4, #20]
 8005b88:	60a2      	str	r2, [r4, #8]
 8005b8a:	e7f4      	b.n	8005b76 <__swsetup_r+0x8e>
 8005b8c:	2000      	movs	r0, #0
 8005b8e:	e7f7      	b.n	8005b80 <__swsetup_r+0x98>
 8005b90:	20000020 	.word	0x20000020

08005b94 <memset>:
 8005b94:	4402      	add	r2, r0
 8005b96:	4603      	mov	r3, r0
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d100      	bne.n	8005b9e <memset+0xa>
 8005b9c:	4770      	bx	lr
 8005b9e:	f803 1b01 	strb.w	r1, [r3], #1
 8005ba2:	e7f9      	b.n	8005b98 <memset+0x4>

08005ba4 <_close_r>:
 8005ba4:	b538      	push	{r3, r4, r5, lr}
 8005ba6:	4d06      	ldr	r5, [pc, #24]	@ (8005bc0 <_close_r+0x1c>)
 8005ba8:	2300      	movs	r3, #0
 8005baa:	4604      	mov	r4, r0
 8005bac:	4608      	mov	r0, r1
 8005bae:	602b      	str	r3, [r5, #0]
 8005bb0:	f7fb fba3 	bl	80012fa <_close>
 8005bb4:	1c43      	adds	r3, r0, #1
 8005bb6:	d102      	bne.n	8005bbe <_close_r+0x1a>
 8005bb8:	682b      	ldr	r3, [r5, #0]
 8005bba:	b103      	cbz	r3, 8005bbe <_close_r+0x1a>
 8005bbc:	6023      	str	r3, [r4, #0]
 8005bbe:	bd38      	pop	{r3, r4, r5, pc}
 8005bc0:	20004200 	.word	0x20004200

08005bc4 <_lseek_r>:
 8005bc4:	b538      	push	{r3, r4, r5, lr}
 8005bc6:	4d07      	ldr	r5, [pc, #28]	@ (8005be4 <_lseek_r+0x20>)
 8005bc8:	4604      	mov	r4, r0
 8005bca:	4608      	mov	r0, r1
 8005bcc:	4611      	mov	r1, r2
 8005bce:	2200      	movs	r2, #0
 8005bd0:	602a      	str	r2, [r5, #0]
 8005bd2:	461a      	mov	r2, r3
 8005bd4:	f7fb fbb8 	bl	8001348 <_lseek>
 8005bd8:	1c43      	adds	r3, r0, #1
 8005bda:	d102      	bne.n	8005be2 <_lseek_r+0x1e>
 8005bdc:	682b      	ldr	r3, [r5, #0]
 8005bde:	b103      	cbz	r3, 8005be2 <_lseek_r+0x1e>
 8005be0:	6023      	str	r3, [r4, #0]
 8005be2:	bd38      	pop	{r3, r4, r5, pc}
 8005be4:	20004200 	.word	0x20004200

08005be8 <_read_r>:
 8005be8:	b538      	push	{r3, r4, r5, lr}
 8005bea:	4d07      	ldr	r5, [pc, #28]	@ (8005c08 <_read_r+0x20>)
 8005bec:	4604      	mov	r4, r0
 8005bee:	4608      	mov	r0, r1
 8005bf0:	4611      	mov	r1, r2
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	602a      	str	r2, [r5, #0]
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	f7fb fb46 	bl	8001288 <_read>
 8005bfc:	1c43      	adds	r3, r0, #1
 8005bfe:	d102      	bne.n	8005c06 <_read_r+0x1e>
 8005c00:	682b      	ldr	r3, [r5, #0]
 8005c02:	b103      	cbz	r3, 8005c06 <_read_r+0x1e>
 8005c04:	6023      	str	r3, [r4, #0]
 8005c06:	bd38      	pop	{r3, r4, r5, pc}
 8005c08:	20004200 	.word	0x20004200

08005c0c <_write_r>:
 8005c0c:	b538      	push	{r3, r4, r5, lr}
 8005c0e:	4d07      	ldr	r5, [pc, #28]	@ (8005c2c <_write_r+0x20>)
 8005c10:	4604      	mov	r4, r0
 8005c12:	4608      	mov	r0, r1
 8005c14:	4611      	mov	r1, r2
 8005c16:	2200      	movs	r2, #0
 8005c18:	602a      	str	r2, [r5, #0]
 8005c1a:	461a      	mov	r2, r3
 8005c1c:	f7fb fb51 	bl	80012c2 <_write>
 8005c20:	1c43      	adds	r3, r0, #1
 8005c22:	d102      	bne.n	8005c2a <_write_r+0x1e>
 8005c24:	682b      	ldr	r3, [r5, #0]
 8005c26:	b103      	cbz	r3, 8005c2a <_write_r+0x1e>
 8005c28:	6023      	str	r3, [r4, #0]
 8005c2a:	bd38      	pop	{r3, r4, r5, pc}
 8005c2c:	20004200 	.word	0x20004200

08005c30 <__errno>:
 8005c30:	4b01      	ldr	r3, [pc, #4]	@ (8005c38 <__errno+0x8>)
 8005c32:	6818      	ldr	r0, [r3, #0]
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	20000020 	.word	0x20000020

08005c3c <__libc_init_array>:
 8005c3c:	b570      	push	{r4, r5, r6, lr}
 8005c3e:	4d0d      	ldr	r5, [pc, #52]	@ (8005c74 <__libc_init_array+0x38>)
 8005c40:	4c0d      	ldr	r4, [pc, #52]	@ (8005c78 <__libc_init_array+0x3c>)
 8005c42:	1b64      	subs	r4, r4, r5
 8005c44:	10a4      	asrs	r4, r4, #2
 8005c46:	2600      	movs	r6, #0
 8005c48:	42a6      	cmp	r6, r4
 8005c4a:	d109      	bne.n	8005c60 <__libc_init_array+0x24>
 8005c4c:	4d0b      	ldr	r5, [pc, #44]	@ (8005c7c <__libc_init_array+0x40>)
 8005c4e:	4c0c      	ldr	r4, [pc, #48]	@ (8005c80 <__libc_init_array+0x44>)
 8005c50:	f000 fd30 	bl	80066b4 <_init>
 8005c54:	1b64      	subs	r4, r4, r5
 8005c56:	10a4      	asrs	r4, r4, #2
 8005c58:	2600      	movs	r6, #0
 8005c5a:	42a6      	cmp	r6, r4
 8005c5c:	d105      	bne.n	8005c6a <__libc_init_array+0x2e>
 8005c5e:	bd70      	pop	{r4, r5, r6, pc}
 8005c60:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c64:	4798      	blx	r3
 8005c66:	3601      	adds	r6, #1
 8005c68:	e7ee      	b.n	8005c48 <__libc_init_array+0xc>
 8005c6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c6e:	4798      	blx	r3
 8005c70:	3601      	adds	r6, #1
 8005c72:	e7f2      	b.n	8005c5a <__libc_init_array+0x1e>
 8005c74:	08006860 	.word	0x08006860
 8005c78:	08006860 	.word	0x08006860
 8005c7c:	08006860 	.word	0x08006860
 8005c80:	08006864 	.word	0x08006864

08005c84 <__retarget_lock_init_recursive>:
 8005c84:	4770      	bx	lr

08005c86 <__retarget_lock_acquire_recursive>:
 8005c86:	4770      	bx	lr

08005c88 <__retarget_lock_release_recursive>:
 8005c88:	4770      	bx	lr

08005c8a <memcpy>:
 8005c8a:	440a      	add	r2, r1
 8005c8c:	4291      	cmp	r1, r2
 8005c8e:	f100 33ff 	add.w	r3, r0, #4294967295
 8005c92:	d100      	bne.n	8005c96 <memcpy+0xc>
 8005c94:	4770      	bx	lr
 8005c96:	b510      	push	{r4, lr}
 8005c98:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c9c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ca0:	4291      	cmp	r1, r2
 8005ca2:	d1f9      	bne.n	8005c98 <memcpy+0xe>
 8005ca4:	bd10      	pop	{r4, pc}
	...

08005ca8 <_free_r>:
 8005ca8:	b538      	push	{r3, r4, r5, lr}
 8005caa:	4605      	mov	r5, r0
 8005cac:	2900      	cmp	r1, #0
 8005cae:	d041      	beq.n	8005d34 <_free_r+0x8c>
 8005cb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005cb4:	1f0c      	subs	r4, r1, #4
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	bfb8      	it	lt
 8005cba:	18e4      	addlt	r4, r4, r3
 8005cbc:	f000 f8e0 	bl	8005e80 <__malloc_lock>
 8005cc0:	4a1d      	ldr	r2, [pc, #116]	@ (8005d38 <_free_r+0x90>)
 8005cc2:	6813      	ldr	r3, [r2, #0]
 8005cc4:	b933      	cbnz	r3, 8005cd4 <_free_r+0x2c>
 8005cc6:	6063      	str	r3, [r4, #4]
 8005cc8:	6014      	str	r4, [r2, #0]
 8005cca:	4628      	mov	r0, r5
 8005ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005cd0:	f000 b8dc 	b.w	8005e8c <__malloc_unlock>
 8005cd4:	42a3      	cmp	r3, r4
 8005cd6:	d908      	bls.n	8005cea <_free_r+0x42>
 8005cd8:	6820      	ldr	r0, [r4, #0]
 8005cda:	1821      	adds	r1, r4, r0
 8005cdc:	428b      	cmp	r3, r1
 8005cde:	bf01      	itttt	eq
 8005ce0:	6819      	ldreq	r1, [r3, #0]
 8005ce2:	685b      	ldreq	r3, [r3, #4]
 8005ce4:	1809      	addeq	r1, r1, r0
 8005ce6:	6021      	streq	r1, [r4, #0]
 8005ce8:	e7ed      	b.n	8005cc6 <_free_r+0x1e>
 8005cea:	461a      	mov	r2, r3
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	b10b      	cbz	r3, 8005cf4 <_free_r+0x4c>
 8005cf0:	42a3      	cmp	r3, r4
 8005cf2:	d9fa      	bls.n	8005cea <_free_r+0x42>
 8005cf4:	6811      	ldr	r1, [r2, #0]
 8005cf6:	1850      	adds	r0, r2, r1
 8005cf8:	42a0      	cmp	r0, r4
 8005cfa:	d10b      	bne.n	8005d14 <_free_r+0x6c>
 8005cfc:	6820      	ldr	r0, [r4, #0]
 8005cfe:	4401      	add	r1, r0
 8005d00:	1850      	adds	r0, r2, r1
 8005d02:	4283      	cmp	r3, r0
 8005d04:	6011      	str	r1, [r2, #0]
 8005d06:	d1e0      	bne.n	8005cca <_free_r+0x22>
 8005d08:	6818      	ldr	r0, [r3, #0]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	6053      	str	r3, [r2, #4]
 8005d0e:	4408      	add	r0, r1
 8005d10:	6010      	str	r0, [r2, #0]
 8005d12:	e7da      	b.n	8005cca <_free_r+0x22>
 8005d14:	d902      	bls.n	8005d1c <_free_r+0x74>
 8005d16:	230c      	movs	r3, #12
 8005d18:	602b      	str	r3, [r5, #0]
 8005d1a:	e7d6      	b.n	8005cca <_free_r+0x22>
 8005d1c:	6820      	ldr	r0, [r4, #0]
 8005d1e:	1821      	adds	r1, r4, r0
 8005d20:	428b      	cmp	r3, r1
 8005d22:	bf04      	itt	eq
 8005d24:	6819      	ldreq	r1, [r3, #0]
 8005d26:	685b      	ldreq	r3, [r3, #4]
 8005d28:	6063      	str	r3, [r4, #4]
 8005d2a:	bf04      	itt	eq
 8005d2c:	1809      	addeq	r1, r1, r0
 8005d2e:	6021      	streq	r1, [r4, #0]
 8005d30:	6054      	str	r4, [r2, #4]
 8005d32:	e7ca      	b.n	8005cca <_free_r+0x22>
 8005d34:	bd38      	pop	{r3, r4, r5, pc}
 8005d36:	bf00      	nop
 8005d38:	2000420c 	.word	0x2000420c

08005d3c <sbrk_aligned>:
 8005d3c:	b570      	push	{r4, r5, r6, lr}
 8005d3e:	4e0f      	ldr	r6, [pc, #60]	@ (8005d7c <sbrk_aligned+0x40>)
 8005d40:	460c      	mov	r4, r1
 8005d42:	6831      	ldr	r1, [r6, #0]
 8005d44:	4605      	mov	r5, r0
 8005d46:	b911      	cbnz	r1, 8005d4e <sbrk_aligned+0x12>
 8005d48:	f000 fca4 	bl	8006694 <_sbrk_r>
 8005d4c:	6030      	str	r0, [r6, #0]
 8005d4e:	4621      	mov	r1, r4
 8005d50:	4628      	mov	r0, r5
 8005d52:	f000 fc9f 	bl	8006694 <_sbrk_r>
 8005d56:	1c43      	adds	r3, r0, #1
 8005d58:	d103      	bne.n	8005d62 <sbrk_aligned+0x26>
 8005d5a:	f04f 34ff 	mov.w	r4, #4294967295
 8005d5e:	4620      	mov	r0, r4
 8005d60:	bd70      	pop	{r4, r5, r6, pc}
 8005d62:	1cc4      	adds	r4, r0, #3
 8005d64:	f024 0403 	bic.w	r4, r4, #3
 8005d68:	42a0      	cmp	r0, r4
 8005d6a:	d0f8      	beq.n	8005d5e <sbrk_aligned+0x22>
 8005d6c:	1a21      	subs	r1, r4, r0
 8005d6e:	4628      	mov	r0, r5
 8005d70:	f000 fc90 	bl	8006694 <_sbrk_r>
 8005d74:	3001      	adds	r0, #1
 8005d76:	d1f2      	bne.n	8005d5e <sbrk_aligned+0x22>
 8005d78:	e7ef      	b.n	8005d5a <sbrk_aligned+0x1e>
 8005d7a:	bf00      	nop
 8005d7c:	20004208 	.word	0x20004208

08005d80 <_malloc_r>:
 8005d80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d84:	1ccd      	adds	r5, r1, #3
 8005d86:	f025 0503 	bic.w	r5, r5, #3
 8005d8a:	3508      	adds	r5, #8
 8005d8c:	2d0c      	cmp	r5, #12
 8005d8e:	bf38      	it	cc
 8005d90:	250c      	movcc	r5, #12
 8005d92:	2d00      	cmp	r5, #0
 8005d94:	4606      	mov	r6, r0
 8005d96:	db01      	blt.n	8005d9c <_malloc_r+0x1c>
 8005d98:	42a9      	cmp	r1, r5
 8005d9a:	d904      	bls.n	8005da6 <_malloc_r+0x26>
 8005d9c:	230c      	movs	r3, #12
 8005d9e:	6033      	str	r3, [r6, #0]
 8005da0:	2000      	movs	r0, #0
 8005da2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005da6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005e7c <_malloc_r+0xfc>
 8005daa:	f000 f869 	bl	8005e80 <__malloc_lock>
 8005dae:	f8d8 3000 	ldr.w	r3, [r8]
 8005db2:	461c      	mov	r4, r3
 8005db4:	bb44      	cbnz	r4, 8005e08 <_malloc_r+0x88>
 8005db6:	4629      	mov	r1, r5
 8005db8:	4630      	mov	r0, r6
 8005dba:	f7ff ffbf 	bl	8005d3c <sbrk_aligned>
 8005dbe:	1c43      	adds	r3, r0, #1
 8005dc0:	4604      	mov	r4, r0
 8005dc2:	d158      	bne.n	8005e76 <_malloc_r+0xf6>
 8005dc4:	f8d8 4000 	ldr.w	r4, [r8]
 8005dc8:	4627      	mov	r7, r4
 8005dca:	2f00      	cmp	r7, #0
 8005dcc:	d143      	bne.n	8005e56 <_malloc_r+0xd6>
 8005dce:	2c00      	cmp	r4, #0
 8005dd0:	d04b      	beq.n	8005e6a <_malloc_r+0xea>
 8005dd2:	6823      	ldr	r3, [r4, #0]
 8005dd4:	4639      	mov	r1, r7
 8005dd6:	4630      	mov	r0, r6
 8005dd8:	eb04 0903 	add.w	r9, r4, r3
 8005ddc:	f000 fc5a 	bl	8006694 <_sbrk_r>
 8005de0:	4581      	cmp	r9, r0
 8005de2:	d142      	bne.n	8005e6a <_malloc_r+0xea>
 8005de4:	6821      	ldr	r1, [r4, #0]
 8005de6:	1a6d      	subs	r5, r5, r1
 8005de8:	4629      	mov	r1, r5
 8005dea:	4630      	mov	r0, r6
 8005dec:	f7ff ffa6 	bl	8005d3c <sbrk_aligned>
 8005df0:	3001      	adds	r0, #1
 8005df2:	d03a      	beq.n	8005e6a <_malloc_r+0xea>
 8005df4:	6823      	ldr	r3, [r4, #0]
 8005df6:	442b      	add	r3, r5
 8005df8:	6023      	str	r3, [r4, #0]
 8005dfa:	f8d8 3000 	ldr.w	r3, [r8]
 8005dfe:	685a      	ldr	r2, [r3, #4]
 8005e00:	bb62      	cbnz	r2, 8005e5c <_malloc_r+0xdc>
 8005e02:	f8c8 7000 	str.w	r7, [r8]
 8005e06:	e00f      	b.n	8005e28 <_malloc_r+0xa8>
 8005e08:	6822      	ldr	r2, [r4, #0]
 8005e0a:	1b52      	subs	r2, r2, r5
 8005e0c:	d420      	bmi.n	8005e50 <_malloc_r+0xd0>
 8005e0e:	2a0b      	cmp	r2, #11
 8005e10:	d917      	bls.n	8005e42 <_malloc_r+0xc2>
 8005e12:	1961      	adds	r1, r4, r5
 8005e14:	42a3      	cmp	r3, r4
 8005e16:	6025      	str	r5, [r4, #0]
 8005e18:	bf18      	it	ne
 8005e1a:	6059      	strne	r1, [r3, #4]
 8005e1c:	6863      	ldr	r3, [r4, #4]
 8005e1e:	bf08      	it	eq
 8005e20:	f8c8 1000 	streq.w	r1, [r8]
 8005e24:	5162      	str	r2, [r4, r5]
 8005e26:	604b      	str	r3, [r1, #4]
 8005e28:	4630      	mov	r0, r6
 8005e2a:	f000 f82f 	bl	8005e8c <__malloc_unlock>
 8005e2e:	f104 000b 	add.w	r0, r4, #11
 8005e32:	1d23      	adds	r3, r4, #4
 8005e34:	f020 0007 	bic.w	r0, r0, #7
 8005e38:	1ac2      	subs	r2, r0, r3
 8005e3a:	bf1c      	itt	ne
 8005e3c:	1a1b      	subne	r3, r3, r0
 8005e3e:	50a3      	strne	r3, [r4, r2]
 8005e40:	e7af      	b.n	8005da2 <_malloc_r+0x22>
 8005e42:	6862      	ldr	r2, [r4, #4]
 8005e44:	42a3      	cmp	r3, r4
 8005e46:	bf0c      	ite	eq
 8005e48:	f8c8 2000 	streq.w	r2, [r8]
 8005e4c:	605a      	strne	r2, [r3, #4]
 8005e4e:	e7eb      	b.n	8005e28 <_malloc_r+0xa8>
 8005e50:	4623      	mov	r3, r4
 8005e52:	6864      	ldr	r4, [r4, #4]
 8005e54:	e7ae      	b.n	8005db4 <_malloc_r+0x34>
 8005e56:	463c      	mov	r4, r7
 8005e58:	687f      	ldr	r7, [r7, #4]
 8005e5a:	e7b6      	b.n	8005dca <_malloc_r+0x4a>
 8005e5c:	461a      	mov	r2, r3
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	42a3      	cmp	r3, r4
 8005e62:	d1fb      	bne.n	8005e5c <_malloc_r+0xdc>
 8005e64:	2300      	movs	r3, #0
 8005e66:	6053      	str	r3, [r2, #4]
 8005e68:	e7de      	b.n	8005e28 <_malloc_r+0xa8>
 8005e6a:	230c      	movs	r3, #12
 8005e6c:	6033      	str	r3, [r6, #0]
 8005e6e:	4630      	mov	r0, r6
 8005e70:	f000 f80c 	bl	8005e8c <__malloc_unlock>
 8005e74:	e794      	b.n	8005da0 <_malloc_r+0x20>
 8005e76:	6005      	str	r5, [r0, #0]
 8005e78:	e7d6      	b.n	8005e28 <_malloc_r+0xa8>
 8005e7a:	bf00      	nop
 8005e7c:	2000420c 	.word	0x2000420c

08005e80 <__malloc_lock>:
 8005e80:	4801      	ldr	r0, [pc, #4]	@ (8005e88 <__malloc_lock+0x8>)
 8005e82:	f7ff bf00 	b.w	8005c86 <__retarget_lock_acquire_recursive>
 8005e86:	bf00      	nop
 8005e88:	20004204 	.word	0x20004204

08005e8c <__malloc_unlock>:
 8005e8c:	4801      	ldr	r0, [pc, #4]	@ (8005e94 <__malloc_unlock+0x8>)
 8005e8e:	f7ff befb 	b.w	8005c88 <__retarget_lock_release_recursive>
 8005e92:	bf00      	nop
 8005e94:	20004204 	.word	0x20004204

08005e98 <__sfputc_r>:
 8005e98:	6893      	ldr	r3, [r2, #8]
 8005e9a:	3b01      	subs	r3, #1
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	b410      	push	{r4}
 8005ea0:	6093      	str	r3, [r2, #8]
 8005ea2:	da08      	bge.n	8005eb6 <__sfputc_r+0x1e>
 8005ea4:	6994      	ldr	r4, [r2, #24]
 8005ea6:	42a3      	cmp	r3, r4
 8005ea8:	db01      	blt.n	8005eae <__sfputc_r+0x16>
 8005eaa:	290a      	cmp	r1, #10
 8005eac:	d103      	bne.n	8005eb6 <__sfputc_r+0x1e>
 8005eae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005eb2:	f7ff bdda 	b.w	8005a6a <__swbuf_r>
 8005eb6:	6813      	ldr	r3, [r2, #0]
 8005eb8:	1c58      	adds	r0, r3, #1
 8005eba:	6010      	str	r0, [r2, #0]
 8005ebc:	7019      	strb	r1, [r3, #0]
 8005ebe:	4608      	mov	r0, r1
 8005ec0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ec4:	4770      	bx	lr

08005ec6 <__sfputs_r>:
 8005ec6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ec8:	4606      	mov	r6, r0
 8005eca:	460f      	mov	r7, r1
 8005ecc:	4614      	mov	r4, r2
 8005ece:	18d5      	adds	r5, r2, r3
 8005ed0:	42ac      	cmp	r4, r5
 8005ed2:	d101      	bne.n	8005ed8 <__sfputs_r+0x12>
 8005ed4:	2000      	movs	r0, #0
 8005ed6:	e007      	b.n	8005ee8 <__sfputs_r+0x22>
 8005ed8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005edc:	463a      	mov	r2, r7
 8005ede:	4630      	mov	r0, r6
 8005ee0:	f7ff ffda 	bl	8005e98 <__sfputc_r>
 8005ee4:	1c43      	adds	r3, r0, #1
 8005ee6:	d1f3      	bne.n	8005ed0 <__sfputs_r+0xa>
 8005ee8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005eec <_vfiprintf_r>:
 8005eec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ef0:	460d      	mov	r5, r1
 8005ef2:	b09d      	sub	sp, #116	@ 0x74
 8005ef4:	4614      	mov	r4, r2
 8005ef6:	4698      	mov	r8, r3
 8005ef8:	4606      	mov	r6, r0
 8005efa:	b118      	cbz	r0, 8005f04 <_vfiprintf_r+0x18>
 8005efc:	6a03      	ldr	r3, [r0, #32]
 8005efe:	b90b      	cbnz	r3, 8005f04 <_vfiprintf_r+0x18>
 8005f00:	f7ff fcca 	bl	8005898 <__sinit>
 8005f04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f06:	07d9      	lsls	r1, r3, #31
 8005f08:	d405      	bmi.n	8005f16 <_vfiprintf_r+0x2a>
 8005f0a:	89ab      	ldrh	r3, [r5, #12]
 8005f0c:	059a      	lsls	r2, r3, #22
 8005f0e:	d402      	bmi.n	8005f16 <_vfiprintf_r+0x2a>
 8005f10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f12:	f7ff feb8 	bl	8005c86 <__retarget_lock_acquire_recursive>
 8005f16:	89ab      	ldrh	r3, [r5, #12]
 8005f18:	071b      	lsls	r3, r3, #28
 8005f1a:	d501      	bpl.n	8005f20 <_vfiprintf_r+0x34>
 8005f1c:	692b      	ldr	r3, [r5, #16]
 8005f1e:	b99b      	cbnz	r3, 8005f48 <_vfiprintf_r+0x5c>
 8005f20:	4629      	mov	r1, r5
 8005f22:	4630      	mov	r0, r6
 8005f24:	f7ff fde0 	bl	8005ae8 <__swsetup_r>
 8005f28:	b170      	cbz	r0, 8005f48 <_vfiprintf_r+0x5c>
 8005f2a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f2c:	07dc      	lsls	r4, r3, #31
 8005f2e:	d504      	bpl.n	8005f3a <_vfiprintf_r+0x4e>
 8005f30:	f04f 30ff 	mov.w	r0, #4294967295
 8005f34:	b01d      	add	sp, #116	@ 0x74
 8005f36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f3a:	89ab      	ldrh	r3, [r5, #12]
 8005f3c:	0598      	lsls	r0, r3, #22
 8005f3e:	d4f7      	bmi.n	8005f30 <_vfiprintf_r+0x44>
 8005f40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f42:	f7ff fea1 	bl	8005c88 <__retarget_lock_release_recursive>
 8005f46:	e7f3      	b.n	8005f30 <_vfiprintf_r+0x44>
 8005f48:	2300      	movs	r3, #0
 8005f4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f4c:	2320      	movs	r3, #32
 8005f4e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005f52:	f8cd 800c 	str.w	r8, [sp, #12]
 8005f56:	2330      	movs	r3, #48	@ 0x30
 8005f58:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006108 <_vfiprintf_r+0x21c>
 8005f5c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005f60:	f04f 0901 	mov.w	r9, #1
 8005f64:	4623      	mov	r3, r4
 8005f66:	469a      	mov	sl, r3
 8005f68:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f6c:	b10a      	cbz	r2, 8005f72 <_vfiprintf_r+0x86>
 8005f6e:	2a25      	cmp	r2, #37	@ 0x25
 8005f70:	d1f9      	bne.n	8005f66 <_vfiprintf_r+0x7a>
 8005f72:	ebba 0b04 	subs.w	fp, sl, r4
 8005f76:	d00b      	beq.n	8005f90 <_vfiprintf_r+0xa4>
 8005f78:	465b      	mov	r3, fp
 8005f7a:	4622      	mov	r2, r4
 8005f7c:	4629      	mov	r1, r5
 8005f7e:	4630      	mov	r0, r6
 8005f80:	f7ff ffa1 	bl	8005ec6 <__sfputs_r>
 8005f84:	3001      	adds	r0, #1
 8005f86:	f000 80a7 	beq.w	80060d8 <_vfiprintf_r+0x1ec>
 8005f8a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f8c:	445a      	add	r2, fp
 8005f8e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005f90:	f89a 3000 	ldrb.w	r3, [sl]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	f000 809f 	beq.w	80060d8 <_vfiprintf_r+0x1ec>
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8005fa0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005fa4:	f10a 0a01 	add.w	sl, sl, #1
 8005fa8:	9304      	str	r3, [sp, #16]
 8005faa:	9307      	str	r3, [sp, #28]
 8005fac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005fb0:	931a      	str	r3, [sp, #104]	@ 0x68
 8005fb2:	4654      	mov	r4, sl
 8005fb4:	2205      	movs	r2, #5
 8005fb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fba:	4853      	ldr	r0, [pc, #332]	@ (8006108 <_vfiprintf_r+0x21c>)
 8005fbc:	f7fa f928 	bl	8000210 <memchr>
 8005fc0:	9a04      	ldr	r2, [sp, #16]
 8005fc2:	b9d8      	cbnz	r0, 8005ffc <_vfiprintf_r+0x110>
 8005fc4:	06d1      	lsls	r1, r2, #27
 8005fc6:	bf44      	itt	mi
 8005fc8:	2320      	movmi	r3, #32
 8005fca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005fce:	0713      	lsls	r3, r2, #28
 8005fd0:	bf44      	itt	mi
 8005fd2:	232b      	movmi	r3, #43	@ 0x2b
 8005fd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005fd8:	f89a 3000 	ldrb.w	r3, [sl]
 8005fdc:	2b2a      	cmp	r3, #42	@ 0x2a
 8005fde:	d015      	beq.n	800600c <_vfiprintf_r+0x120>
 8005fe0:	9a07      	ldr	r2, [sp, #28]
 8005fe2:	4654      	mov	r4, sl
 8005fe4:	2000      	movs	r0, #0
 8005fe6:	f04f 0c0a 	mov.w	ip, #10
 8005fea:	4621      	mov	r1, r4
 8005fec:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ff0:	3b30      	subs	r3, #48	@ 0x30
 8005ff2:	2b09      	cmp	r3, #9
 8005ff4:	d94b      	bls.n	800608e <_vfiprintf_r+0x1a2>
 8005ff6:	b1b0      	cbz	r0, 8006026 <_vfiprintf_r+0x13a>
 8005ff8:	9207      	str	r2, [sp, #28]
 8005ffa:	e014      	b.n	8006026 <_vfiprintf_r+0x13a>
 8005ffc:	eba0 0308 	sub.w	r3, r0, r8
 8006000:	fa09 f303 	lsl.w	r3, r9, r3
 8006004:	4313      	orrs	r3, r2
 8006006:	9304      	str	r3, [sp, #16]
 8006008:	46a2      	mov	sl, r4
 800600a:	e7d2      	b.n	8005fb2 <_vfiprintf_r+0xc6>
 800600c:	9b03      	ldr	r3, [sp, #12]
 800600e:	1d19      	adds	r1, r3, #4
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	9103      	str	r1, [sp, #12]
 8006014:	2b00      	cmp	r3, #0
 8006016:	bfbb      	ittet	lt
 8006018:	425b      	neglt	r3, r3
 800601a:	f042 0202 	orrlt.w	r2, r2, #2
 800601e:	9307      	strge	r3, [sp, #28]
 8006020:	9307      	strlt	r3, [sp, #28]
 8006022:	bfb8      	it	lt
 8006024:	9204      	strlt	r2, [sp, #16]
 8006026:	7823      	ldrb	r3, [r4, #0]
 8006028:	2b2e      	cmp	r3, #46	@ 0x2e
 800602a:	d10a      	bne.n	8006042 <_vfiprintf_r+0x156>
 800602c:	7863      	ldrb	r3, [r4, #1]
 800602e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006030:	d132      	bne.n	8006098 <_vfiprintf_r+0x1ac>
 8006032:	9b03      	ldr	r3, [sp, #12]
 8006034:	1d1a      	adds	r2, r3, #4
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	9203      	str	r2, [sp, #12]
 800603a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800603e:	3402      	adds	r4, #2
 8006040:	9305      	str	r3, [sp, #20]
 8006042:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006118 <_vfiprintf_r+0x22c>
 8006046:	7821      	ldrb	r1, [r4, #0]
 8006048:	2203      	movs	r2, #3
 800604a:	4650      	mov	r0, sl
 800604c:	f7fa f8e0 	bl	8000210 <memchr>
 8006050:	b138      	cbz	r0, 8006062 <_vfiprintf_r+0x176>
 8006052:	9b04      	ldr	r3, [sp, #16]
 8006054:	eba0 000a 	sub.w	r0, r0, sl
 8006058:	2240      	movs	r2, #64	@ 0x40
 800605a:	4082      	lsls	r2, r0
 800605c:	4313      	orrs	r3, r2
 800605e:	3401      	adds	r4, #1
 8006060:	9304      	str	r3, [sp, #16]
 8006062:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006066:	4829      	ldr	r0, [pc, #164]	@ (800610c <_vfiprintf_r+0x220>)
 8006068:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800606c:	2206      	movs	r2, #6
 800606e:	f7fa f8cf 	bl	8000210 <memchr>
 8006072:	2800      	cmp	r0, #0
 8006074:	d03f      	beq.n	80060f6 <_vfiprintf_r+0x20a>
 8006076:	4b26      	ldr	r3, [pc, #152]	@ (8006110 <_vfiprintf_r+0x224>)
 8006078:	bb1b      	cbnz	r3, 80060c2 <_vfiprintf_r+0x1d6>
 800607a:	9b03      	ldr	r3, [sp, #12]
 800607c:	3307      	adds	r3, #7
 800607e:	f023 0307 	bic.w	r3, r3, #7
 8006082:	3308      	adds	r3, #8
 8006084:	9303      	str	r3, [sp, #12]
 8006086:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006088:	443b      	add	r3, r7
 800608a:	9309      	str	r3, [sp, #36]	@ 0x24
 800608c:	e76a      	b.n	8005f64 <_vfiprintf_r+0x78>
 800608e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006092:	460c      	mov	r4, r1
 8006094:	2001      	movs	r0, #1
 8006096:	e7a8      	b.n	8005fea <_vfiprintf_r+0xfe>
 8006098:	2300      	movs	r3, #0
 800609a:	3401      	adds	r4, #1
 800609c:	9305      	str	r3, [sp, #20]
 800609e:	4619      	mov	r1, r3
 80060a0:	f04f 0c0a 	mov.w	ip, #10
 80060a4:	4620      	mov	r0, r4
 80060a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80060aa:	3a30      	subs	r2, #48	@ 0x30
 80060ac:	2a09      	cmp	r2, #9
 80060ae:	d903      	bls.n	80060b8 <_vfiprintf_r+0x1cc>
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d0c6      	beq.n	8006042 <_vfiprintf_r+0x156>
 80060b4:	9105      	str	r1, [sp, #20]
 80060b6:	e7c4      	b.n	8006042 <_vfiprintf_r+0x156>
 80060b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80060bc:	4604      	mov	r4, r0
 80060be:	2301      	movs	r3, #1
 80060c0:	e7f0      	b.n	80060a4 <_vfiprintf_r+0x1b8>
 80060c2:	ab03      	add	r3, sp, #12
 80060c4:	9300      	str	r3, [sp, #0]
 80060c6:	462a      	mov	r2, r5
 80060c8:	4b12      	ldr	r3, [pc, #72]	@ (8006114 <_vfiprintf_r+0x228>)
 80060ca:	a904      	add	r1, sp, #16
 80060cc:	4630      	mov	r0, r6
 80060ce:	f3af 8000 	nop.w
 80060d2:	4607      	mov	r7, r0
 80060d4:	1c78      	adds	r0, r7, #1
 80060d6:	d1d6      	bne.n	8006086 <_vfiprintf_r+0x19a>
 80060d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80060da:	07d9      	lsls	r1, r3, #31
 80060dc:	d405      	bmi.n	80060ea <_vfiprintf_r+0x1fe>
 80060de:	89ab      	ldrh	r3, [r5, #12]
 80060e0:	059a      	lsls	r2, r3, #22
 80060e2:	d402      	bmi.n	80060ea <_vfiprintf_r+0x1fe>
 80060e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80060e6:	f7ff fdcf 	bl	8005c88 <__retarget_lock_release_recursive>
 80060ea:	89ab      	ldrh	r3, [r5, #12]
 80060ec:	065b      	lsls	r3, r3, #25
 80060ee:	f53f af1f 	bmi.w	8005f30 <_vfiprintf_r+0x44>
 80060f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80060f4:	e71e      	b.n	8005f34 <_vfiprintf_r+0x48>
 80060f6:	ab03      	add	r3, sp, #12
 80060f8:	9300      	str	r3, [sp, #0]
 80060fa:	462a      	mov	r2, r5
 80060fc:	4b05      	ldr	r3, [pc, #20]	@ (8006114 <_vfiprintf_r+0x228>)
 80060fe:	a904      	add	r1, sp, #16
 8006100:	4630      	mov	r0, r6
 8006102:	f000 f879 	bl	80061f8 <_printf_i>
 8006106:	e7e4      	b.n	80060d2 <_vfiprintf_r+0x1e6>
 8006108:	08006824 	.word	0x08006824
 800610c:	0800682e 	.word	0x0800682e
 8006110:	00000000 	.word	0x00000000
 8006114:	08005ec7 	.word	0x08005ec7
 8006118:	0800682a 	.word	0x0800682a

0800611c <_printf_common>:
 800611c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006120:	4616      	mov	r6, r2
 8006122:	4698      	mov	r8, r3
 8006124:	688a      	ldr	r2, [r1, #8]
 8006126:	690b      	ldr	r3, [r1, #16]
 8006128:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800612c:	4293      	cmp	r3, r2
 800612e:	bfb8      	it	lt
 8006130:	4613      	movlt	r3, r2
 8006132:	6033      	str	r3, [r6, #0]
 8006134:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006138:	4607      	mov	r7, r0
 800613a:	460c      	mov	r4, r1
 800613c:	b10a      	cbz	r2, 8006142 <_printf_common+0x26>
 800613e:	3301      	adds	r3, #1
 8006140:	6033      	str	r3, [r6, #0]
 8006142:	6823      	ldr	r3, [r4, #0]
 8006144:	0699      	lsls	r1, r3, #26
 8006146:	bf42      	ittt	mi
 8006148:	6833      	ldrmi	r3, [r6, #0]
 800614a:	3302      	addmi	r3, #2
 800614c:	6033      	strmi	r3, [r6, #0]
 800614e:	6825      	ldr	r5, [r4, #0]
 8006150:	f015 0506 	ands.w	r5, r5, #6
 8006154:	d106      	bne.n	8006164 <_printf_common+0x48>
 8006156:	f104 0a19 	add.w	sl, r4, #25
 800615a:	68e3      	ldr	r3, [r4, #12]
 800615c:	6832      	ldr	r2, [r6, #0]
 800615e:	1a9b      	subs	r3, r3, r2
 8006160:	42ab      	cmp	r3, r5
 8006162:	dc26      	bgt.n	80061b2 <_printf_common+0x96>
 8006164:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006168:	6822      	ldr	r2, [r4, #0]
 800616a:	3b00      	subs	r3, #0
 800616c:	bf18      	it	ne
 800616e:	2301      	movne	r3, #1
 8006170:	0692      	lsls	r2, r2, #26
 8006172:	d42b      	bmi.n	80061cc <_printf_common+0xb0>
 8006174:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006178:	4641      	mov	r1, r8
 800617a:	4638      	mov	r0, r7
 800617c:	47c8      	blx	r9
 800617e:	3001      	adds	r0, #1
 8006180:	d01e      	beq.n	80061c0 <_printf_common+0xa4>
 8006182:	6823      	ldr	r3, [r4, #0]
 8006184:	6922      	ldr	r2, [r4, #16]
 8006186:	f003 0306 	and.w	r3, r3, #6
 800618a:	2b04      	cmp	r3, #4
 800618c:	bf02      	ittt	eq
 800618e:	68e5      	ldreq	r5, [r4, #12]
 8006190:	6833      	ldreq	r3, [r6, #0]
 8006192:	1aed      	subeq	r5, r5, r3
 8006194:	68a3      	ldr	r3, [r4, #8]
 8006196:	bf0c      	ite	eq
 8006198:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800619c:	2500      	movne	r5, #0
 800619e:	4293      	cmp	r3, r2
 80061a0:	bfc4      	itt	gt
 80061a2:	1a9b      	subgt	r3, r3, r2
 80061a4:	18ed      	addgt	r5, r5, r3
 80061a6:	2600      	movs	r6, #0
 80061a8:	341a      	adds	r4, #26
 80061aa:	42b5      	cmp	r5, r6
 80061ac:	d11a      	bne.n	80061e4 <_printf_common+0xc8>
 80061ae:	2000      	movs	r0, #0
 80061b0:	e008      	b.n	80061c4 <_printf_common+0xa8>
 80061b2:	2301      	movs	r3, #1
 80061b4:	4652      	mov	r2, sl
 80061b6:	4641      	mov	r1, r8
 80061b8:	4638      	mov	r0, r7
 80061ba:	47c8      	blx	r9
 80061bc:	3001      	adds	r0, #1
 80061be:	d103      	bne.n	80061c8 <_printf_common+0xac>
 80061c0:	f04f 30ff 	mov.w	r0, #4294967295
 80061c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061c8:	3501      	adds	r5, #1
 80061ca:	e7c6      	b.n	800615a <_printf_common+0x3e>
 80061cc:	18e1      	adds	r1, r4, r3
 80061ce:	1c5a      	adds	r2, r3, #1
 80061d0:	2030      	movs	r0, #48	@ 0x30
 80061d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80061d6:	4422      	add	r2, r4
 80061d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80061dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80061e0:	3302      	adds	r3, #2
 80061e2:	e7c7      	b.n	8006174 <_printf_common+0x58>
 80061e4:	2301      	movs	r3, #1
 80061e6:	4622      	mov	r2, r4
 80061e8:	4641      	mov	r1, r8
 80061ea:	4638      	mov	r0, r7
 80061ec:	47c8      	blx	r9
 80061ee:	3001      	adds	r0, #1
 80061f0:	d0e6      	beq.n	80061c0 <_printf_common+0xa4>
 80061f2:	3601      	adds	r6, #1
 80061f4:	e7d9      	b.n	80061aa <_printf_common+0x8e>
	...

080061f8 <_printf_i>:
 80061f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80061fc:	7e0f      	ldrb	r7, [r1, #24]
 80061fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006200:	2f78      	cmp	r7, #120	@ 0x78
 8006202:	4691      	mov	r9, r2
 8006204:	4680      	mov	r8, r0
 8006206:	460c      	mov	r4, r1
 8006208:	469a      	mov	sl, r3
 800620a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800620e:	d807      	bhi.n	8006220 <_printf_i+0x28>
 8006210:	2f62      	cmp	r7, #98	@ 0x62
 8006212:	d80a      	bhi.n	800622a <_printf_i+0x32>
 8006214:	2f00      	cmp	r7, #0
 8006216:	f000 80d1 	beq.w	80063bc <_printf_i+0x1c4>
 800621a:	2f58      	cmp	r7, #88	@ 0x58
 800621c:	f000 80b8 	beq.w	8006390 <_printf_i+0x198>
 8006220:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006224:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006228:	e03a      	b.n	80062a0 <_printf_i+0xa8>
 800622a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800622e:	2b15      	cmp	r3, #21
 8006230:	d8f6      	bhi.n	8006220 <_printf_i+0x28>
 8006232:	a101      	add	r1, pc, #4	@ (adr r1, 8006238 <_printf_i+0x40>)
 8006234:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006238:	08006291 	.word	0x08006291
 800623c:	080062a5 	.word	0x080062a5
 8006240:	08006221 	.word	0x08006221
 8006244:	08006221 	.word	0x08006221
 8006248:	08006221 	.word	0x08006221
 800624c:	08006221 	.word	0x08006221
 8006250:	080062a5 	.word	0x080062a5
 8006254:	08006221 	.word	0x08006221
 8006258:	08006221 	.word	0x08006221
 800625c:	08006221 	.word	0x08006221
 8006260:	08006221 	.word	0x08006221
 8006264:	080063a3 	.word	0x080063a3
 8006268:	080062cf 	.word	0x080062cf
 800626c:	0800635d 	.word	0x0800635d
 8006270:	08006221 	.word	0x08006221
 8006274:	08006221 	.word	0x08006221
 8006278:	080063c5 	.word	0x080063c5
 800627c:	08006221 	.word	0x08006221
 8006280:	080062cf 	.word	0x080062cf
 8006284:	08006221 	.word	0x08006221
 8006288:	08006221 	.word	0x08006221
 800628c:	08006365 	.word	0x08006365
 8006290:	6833      	ldr	r3, [r6, #0]
 8006292:	1d1a      	adds	r2, r3, #4
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	6032      	str	r2, [r6, #0]
 8006298:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800629c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80062a0:	2301      	movs	r3, #1
 80062a2:	e09c      	b.n	80063de <_printf_i+0x1e6>
 80062a4:	6833      	ldr	r3, [r6, #0]
 80062a6:	6820      	ldr	r0, [r4, #0]
 80062a8:	1d19      	adds	r1, r3, #4
 80062aa:	6031      	str	r1, [r6, #0]
 80062ac:	0606      	lsls	r6, r0, #24
 80062ae:	d501      	bpl.n	80062b4 <_printf_i+0xbc>
 80062b0:	681d      	ldr	r5, [r3, #0]
 80062b2:	e003      	b.n	80062bc <_printf_i+0xc4>
 80062b4:	0645      	lsls	r5, r0, #25
 80062b6:	d5fb      	bpl.n	80062b0 <_printf_i+0xb8>
 80062b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80062bc:	2d00      	cmp	r5, #0
 80062be:	da03      	bge.n	80062c8 <_printf_i+0xd0>
 80062c0:	232d      	movs	r3, #45	@ 0x2d
 80062c2:	426d      	negs	r5, r5
 80062c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062c8:	4858      	ldr	r0, [pc, #352]	@ (800642c <_printf_i+0x234>)
 80062ca:	230a      	movs	r3, #10
 80062cc:	e011      	b.n	80062f2 <_printf_i+0xfa>
 80062ce:	6821      	ldr	r1, [r4, #0]
 80062d0:	6833      	ldr	r3, [r6, #0]
 80062d2:	0608      	lsls	r0, r1, #24
 80062d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80062d8:	d402      	bmi.n	80062e0 <_printf_i+0xe8>
 80062da:	0649      	lsls	r1, r1, #25
 80062dc:	bf48      	it	mi
 80062de:	b2ad      	uxthmi	r5, r5
 80062e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80062e2:	4852      	ldr	r0, [pc, #328]	@ (800642c <_printf_i+0x234>)
 80062e4:	6033      	str	r3, [r6, #0]
 80062e6:	bf14      	ite	ne
 80062e8:	230a      	movne	r3, #10
 80062ea:	2308      	moveq	r3, #8
 80062ec:	2100      	movs	r1, #0
 80062ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80062f2:	6866      	ldr	r6, [r4, #4]
 80062f4:	60a6      	str	r6, [r4, #8]
 80062f6:	2e00      	cmp	r6, #0
 80062f8:	db05      	blt.n	8006306 <_printf_i+0x10e>
 80062fa:	6821      	ldr	r1, [r4, #0]
 80062fc:	432e      	orrs	r6, r5
 80062fe:	f021 0104 	bic.w	r1, r1, #4
 8006302:	6021      	str	r1, [r4, #0]
 8006304:	d04b      	beq.n	800639e <_printf_i+0x1a6>
 8006306:	4616      	mov	r6, r2
 8006308:	fbb5 f1f3 	udiv	r1, r5, r3
 800630c:	fb03 5711 	mls	r7, r3, r1, r5
 8006310:	5dc7      	ldrb	r7, [r0, r7]
 8006312:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006316:	462f      	mov	r7, r5
 8006318:	42bb      	cmp	r3, r7
 800631a:	460d      	mov	r5, r1
 800631c:	d9f4      	bls.n	8006308 <_printf_i+0x110>
 800631e:	2b08      	cmp	r3, #8
 8006320:	d10b      	bne.n	800633a <_printf_i+0x142>
 8006322:	6823      	ldr	r3, [r4, #0]
 8006324:	07df      	lsls	r7, r3, #31
 8006326:	d508      	bpl.n	800633a <_printf_i+0x142>
 8006328:	6923      	ldr	r3, [r4, #16]
 800632a:	6861      	ldr	r1, [r4, #4]
 800632c:	4299      	cmp	r1, r3
 800632e:	bfde      	ittt	le
 8006330:	2330      	movle	r3, #48	@ 0x30
 8006332:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006336:	f106 36ff 	addle.w	r6, r6, #4294967295
 800633a:	1b92      	subs	r2, r2, r6
 800633c:	6122      	str	r2, [r4, #16]
 800633e:	f8cd a000 	str.w	sl, [sp]
 8006342:	464b      	mov	r3, r9
 8006344:	aa03      	add	r2, sp, #12
 8006346:	4621      	mov	r1, r4
 8006348:	4640      	mov	r0, r8
 800634a:	f7ff fee7 	bl	800611c <_printf_common>
 800634e:	3001      	adds	r0, #1
 8006350:	d14a      	bne.n	80063e8 <_printf_i+0x1f0>
 8006352:	f04f 30ff 	mov.w	r0, #4294967295
 8006356:	b004      	add	sp, #16
 8006358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800635c:	6823      	ldr	r3, [r4, #0]
 800635e:	f043 0320 	orr.w	r3, r3, #32
 8006362:	6023      	str	r3, [r4, #0]
 8006364:	4832      	ldr	r0, [pc, #200]	@ (8006430 <_printf_i+0x238>)
 8006366:	2778      	movs	r7, #120	@ 0x78
 8006368:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800636c:	6823      	ldr	r3, [r4, #0]
 800636e:	6831      	ldr	r1, [r6, #0]
 8006370:	061f      	lsls	r7, r3, #24
 8006372:	f851 5b04 	ldr.w	r5, [r1], #4
 8006376:	d402      	bmi.n	800637e <_printf_i+0x186>
 8006378:	065f      	lsls	r7, r3, #25
 800637a:	bf48      	it	mi
 800637c:	b2ad      	uxthmi	r5, r5
 800637e:	6031      	str	r1, [r6, #0]
 8006380:	07d9      	lsls	r1, r3, #31
 8006382:	bf44      	itt	mi
 8006384:	f043 0320 	orrmi.w	r3, r3, #32
 8006388:	6023      	strmi	r3, [r4, #0]
 800638a:	b11d      	cbz	r5, 8006394 <_printf_i+0x19c>
 800638c:	2310      	movs	r3, #16
 800638e:	e7ad      	b.n	80062ec <_printf_i+0xf4>
 8006390:	4826      	ldr	r0, [pc, #152]	@ (800642c <_printf_i+0x234>)
 8006392:	e7e9      	b.n	8006368 <_printf_i+0x170>
 8006394:	6823      	ldr	r3, [r4, #0]
 8006396:	f023 0320 	bic.w	r3, r3, #32
 800639a:	6023      	str	r3, [r4, #0]
 800639c:	e7f6      	b.n	800638c <_printf_i+0x194>
 800639e:	4616      	mov	r6, r2
 80063a0:	e7bd      	b.n	800631e <_printf_i+0x126>
 80063a2:	6833      	ldr	r3, [r6, #0]
 80063a4:	6825      	ldr	r5, [r4, #0]
 80063a6:	6961      	ldr	r1, [r4, #20]
 80063a8:	1d18      	adds	r0, r3, #4
 80063aa:	6030      	str	r0, [r6, #0]
 80063ac:	062e      	lsls	r6, r5, #24
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	d501      	bpl.n	80063b6 <_printf_i+0x1be>
 80063b2:	6019      	str	r1, [r3, #0]
 80063b4:	e002      	b.n	80063bc <_printf_i+0x1c4>
 80063b6:	0668      	lsls	r0, r5, #25
 80063b8:	d5fb      	bpl.n	80063b2 <_printf_i+0x1ba>
 80063ba:	8019      	strh	r1, [r3, #0]
 80063bc:	2300      	movs	r3, #0
 80063be:	6123      	str	r3, [r4, #16]
 80063c0:	4616      	mov	r6, r2
 80063c2:	e7bc      	b.n	800633e <_printf_i+0x146>
 80063c4:	6833      	ldr	r3, [r6, #0]
 80063c6:	1d1a      	adds	r2, r3, #4
 80063c8:	6032      	str	r2, [r6, #0]
 80063ca:	681e      	ldr	r6, [r3, #0]
 80063cc:	6862      	ldr	r2, [r4, #4]
 80063ce:	2100      	movs	r1, #0
 80063d0:	4630      	mov	r0, r6
 80063d2:	f7f9 ff1d 	bl	8000210 <memchr>
 80063d6:	b108      	cbz	r0, 80063dc <_printf_i+0x1e4>
 80063d8:	1b80      	subs	r0, r0, r6
 80063da:	6060      	str	r0, [r4, #4]
 80063dc:	6863      	ldr	r3, [r4, #4]
 80063de:	6123      	str	r3, [r4, #16]
 80063e0:	2300      	movs	r3, #0
 80063e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063e6:	e7aa      	b.n	800633e <_printf_i+0x146>
 80063e8:	6923      	ldr	r3, [r4, #16]
 80063ea:	4632      	mov	r2, r6
 80063ec:	4649      	mov	r1, r9
 80063ee:	4640      	mov	r0, r8
 80063f0:	47d0      	blx	sl
 80063f2:	3001      	adds	r0, #1
 80063f4:	d0ad      	beq.n	8006352 <_printf_i+0x15a>
 80063f6:	6823      	ldr	r3, [r4, #0]
 80063f8:	079b      	lsls	r3, r3, #30
 80063fa:	d413      	bmi.n	8006424 <_printf_i+0x22c>
 80063fc:	68e0      	ldr	r0, [r4, #12]
 80063fe:	9b03      	ldr	r3, [sp, #12]
 8006400:	4298      	cmp	r0, r3
 8006402:	bfb8      	it	lt
 8006404:	4618      	movlt	r0, r3
 8006406:	e7a6      	b.n	8006356 <_printf_i+0x15e>
 8006408:	2301      	movs	r3, #1
 800640a:	4632      	mov	r2, r6
 800640c:	4649      	mov	r1, r9
 800640e:	4640      	mov	r0, r8
 8006410:	47d0      	blx	sl
 8006412:	3001      	adds	r0, #1
 8006414:	d09d      	beq.n	8006352 <_printf_i+0x15a>
 8006416:	3501      	adds	r5, #1
 8006418:	68e3      	ldr	r3, [r4, #12]
 800641a:	9903      	ldr	r1, [sp, #12]
 800641c:	1a5b      	subs	r3, r3, r1
 800641e:	42ab      	cmp	r3, r5
 8006420:	dcf2      	bgt.n	8006408 <_printf_i+0x210>
 8006422:	e7eb      	b.n	80063fc <_printf_i+0x204>
 8006424:	2500      	movs	r5, #0
 8006426:	f104 0619 	add.w	r6, r4, #25
 800642a:	e7f5      	b.n	8006418 <_printf_i+0x220>
 800642c:	08006835 	.word	0x08006835
 8006430:	08006846 	.word	0x08006846

08006434 <__sflush_r>:
 8006434:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800643c:	0716      	lsls	r6, r2, #28
 800643e:	4605      	mov	r5, r0
 8006440:	460c      	mov	r4, r1
 8006442:	d454      	bmi.n	80064ee <__sflush_r+0xba>
 8006444:	684b      	ldr	r3, [r1, #4]
 8006446:	2b00      	cmp	r3, #0
 8006448:	dc02      	bgt.n	8006450 <__sflush_r+0x1c>
 800644a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800644c:	2b00      	cmp	r3, #0
 800644e:	dd48      	ble.n	80064e2 <__sflush_r+0xae>
 8006450:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006452:	2e00      	cmp	r6, #0
 8006454:	d045      	beq.n	80064e2 <__sflush_r+0xae>
 8006456:	2300      	movs	r3, #0
 8006458:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800645c:	682f      	ldr	r7, [r5, #0]
 800645e:	6a21      	ldr	r1, [r4, #32]
 8006460:	602b      	str	r3, [r5, #0]
 8006462:	d030      	beq.n	80064c6 <__sflush_r+0x92>
 8006464:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006466:	89a3      	ldrh	r3, [r4, #12]
 8006468:	0759      	lsls	r1, r3, #29
 800646a:	d505      	bpl.n	8006478 <__sflush_r+0x44>
 800646c:	6863      	ldr	r3, [r4, #4]
 800646e:	1ad2      	subs	r2, r2, r3
 8006470:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006472:	b10b      	cbz	r3, 8006478 <__sflush_r+0x44>
 8006474:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006476:	1ad2      	subs	r2, r2, r3
 8006478:	2300      	movs	r3, #0
 800647a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800647c:	6a21      	ldr	r1, [r4, #32]
 800647e:	4628      	mov	r0, r5
 8006480:	47b0      	blx	r6
 8006482:	1c43      	adds	r3, r0, #1
 8006484:	89a3      	ldrh	r3, [r4, #12]
 8006486:	d106      	bne.n	8006496 <__sflush_r+0x62>
 8006488:	6829      	ldr	r1, [r5, #0]
 800648a:	291d      	cmp	r1, #29
 800648c:	d82b      	bhi.n	80064e6 <__sflush_r+0xb2>
 800648e:	4a2a      	ldr	r2, [pc, #168]	@ (8006538 <__sflush_r+0x104>)
 8006490:	40ca      	lsrs	r2, r1
 8006492:	07d6      	lsls	r6, r2, #31
 8006494:	d527      	bpl.n	80064e6 <__sflush_r+0xb2>
 8006496:	2200      	movs	r2, #0
 8006498:	6062      	str	r2, [r4, #4]
 800649a:	04d9      	lsls	r1, r3, #19
 800649c:	6922      	ldr	r2, [r4, #16]
 800649e:	6022      	str	r2, [r4, #0]
 80064a0:	d504      	bpl.n	80064ac <__sflush_r+0x78>
 80064a2:	1c42      	adds	r2, r0, #1
 80064a4:	d101      	bne.n	80064aa <__sflush_r+0x76>
 80064a6:	682b      	ldr	r3, [r5, #0]
 80064a8:	b903      	cbnz	r3, 80064ac <__sflush_r+0x78>
 80064aa:	6560      	str	r0, [r4, #84]	@ 0x54
 80064ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80064ae:	602f      	str	r7, [r5, #0]
 80064b0:	b1b9      	cbz	r1, 80064e2 <__sflush_r+0xae>
 80064b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80064b6:	4299      	cmp	r1, r3
 80064b8:	d002      	beq.n	80064c0 <__sflush_r+0x8c>
 80064ba:	4628      	mov	r0, r5
 80064bc:	f7ff fbf4 	bl	8005ca8 <_free_r>
 80064c0:	2300      	movs	r3, #0
 80064c2:	6363      	str	r3, [r4, #52]	@ 0x34
 80064c4:	e00d      	b.n	80064e2 <__sflush_r+0xae>
 80064c6:	2301      	movs	r3, #1
 80064c8:	4628      	mov	r0, r5
 80064ca:	47b0      	blx	r6
 80064cc:	4602      	mov	r2, r0
 80064ce:	1c50      	adds	r0, r2, #1
 80064d0:	d1c9      	bne.n	8006466 <__sflush_r+0x32>
 80064d2:	682b      	ldr	r3, [r5, #0]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d0c6      	beq.n	8006466 <__sflush_r+0x32>
 80064d8:	2b1d      	cmp	r3, #29
 80064da:	d001      	beq.n	80064e0 <__sflush_r+0xac>
 80064dc:	2b16      	cmp	r3, #22
 80064de:	d11e      	bne.n	800651e <__sflush_r+0xea>
 80064e0:	602f      	str	r7, [r5, #0]
 80064e2:	2000      	movs	r0, #0
 80064e4:	e022      	b.n	800652c <__sflush_r+0xf8>
 80064e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064ea:	b21b      	sxth	r3, r3
 80064ec:	e01b      	b.n	8006526 <__sflush_r+0xf2>
 80064ee:	690f      	ldr	r7, [r1, #16]
 80064f0:	2f00      	cmp	r7, #0
 80064f2:	d0f6      	beq.n	80064e2 <__sflush_r+0xae>
 80064f4:	0793      	lsls	r3, r2, #30
 80064f6:	680e      	ldr	r6, [r1, #0]
 80064f8:	bf08      	it	eq
 80064fa:	694b      	ldreq	r3, [r1, #20]
 80064fc:	600f      	str	r7, [r1, #0]
 80064fe:	bf18      	it	ne
 8006500:	2300      	movne	r3, #0
 8006502:	eba6 0807 	sub.w	r8, r6, r7
 8006506:	608b      	str	r3, [r1, #8]
 8006508:	f1b8 0f00 	cmp.w	r8, #0
 800650c:	dde9      	ble.n	80064e2 <__sflush_r+0xae>
 800650e:	6a21      	ldr	r1, [r4, #32]
 8006510:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006512:	4643      	mov	r3, r8
 8006514:	463a      	mov	r2, r7
 8006516:	4628      	mov	r0, r5
 8006518:	47b0      	blx	r6
 800651a:	2800      	cmp	r0, #0
 800651c:	dc08      	bgt.n	8006530 <__sflush_r+0xfc>
 800651e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006522:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006526:	81a3      	strh	r3, [r4, #12]
 8006528:	f04f 30ff 	mov.w	r0, #4294967295
 800652c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006530:	4407      	add	r7, r0
 8006532:	eba8 0800 	sub.w	r8, r8, r0
 8006536:	e7e7      	b.n	8006508 <__sflush_r+0xd4>
 8006538:	20400001 	.word	0x20400001

0800653c <_fflush_r>:
 800653c:	b538      	push	{r3, r4, r5, lr}
 800653e:	690b      	ldr	r3, [r1, #16]
 8006540:	4605      	mov	r5, r0
 8006542:	460c      	mov	r4, r1
 8006544:	b913      	cbnz	r3, 800654c <_fflush_r+0x10>
 8006546:	2500      	movs	r5, #0
 8006548:	4628      	mov	r0, r5
 800654a:	bd38      	pop	{r3, r4, r5, pc}
 800654c:	b118      	cbz	r0, 8006556 <_fflush_r+0x1a>
 800654e:	6a03      	ldr	r3, [r0, #32]
 8006550:	b90b      	cbnz	r3, 8006556 <_fflush_r+0x1a>
 8006552:	f7ff f9a1 	bl	8005898 <__sinit>
 8006556:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d0f3      	beq.n	8006546 <_fflush_r+0xa>
 800655e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006560:	07d0      	lsls	r0, r2, #31
 8006562:	d404      	bmi.n	800656e <_fflush_r+0x32>
 8006564:	0599      	lsls	r1, r3, #22
 8006566:	d402      	bmi.n	800656e <_fflush_r+0x32>
 8006568:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800656a:	f7ff fb8c 	bl	8005c86 <__retarget_lock_acquire_recursive>
 800656e:	4628      	mov	r0, r5
 8006570:	4621      	mov	r1, r4
 8006572:	f7ff ff5f 	bl	8006434 <__sflush_r>
 8006576:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006578:	07da      	lsls	r2, r3, #31
 800657a:	4605      	mov	r5, r0
 800657c:	d4e4      	bmi.n	8006548 <_fflush_r+0xc>
 800657e:	89a3      	ldrh	r3, [r4, #12]
 8006580:	059b      	lsls	r3, r3, #22
 8006582:	d4e1      	bmi.n	8006548 <_fflush_r+0xc>
 8006584:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006586:	f7ff fb7f 	bl	8005c88 <__retarget_lock_release_recursive>
 800658a:	e7dd      	b.n	8006548 <_fflush_r+0xc>

0800658c <__swhatbuf_r>:
 800658c:	b570      	push	{r4, r5, r6, lr}
 800658e:	460c      	mov	r4, r1
 8006590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006594:	2900      	cmp	r1, #0
 8006596:	b096      	sub	sp, #88	@ 0x58
 8006598:	4615      	mov	r5, r2
 800659a:	461e      	mov	r6, r3
 800659c:	da0d      	bge.n	80065ba <__swhatbuf_r+0x2e>
 800659e:	89a3      	ldrh	r3, [r4, #12]
 80065a0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80065a4:	f04f 0100 	mov.w	r1, #0
 80065a8:	bf14      	ite	ne
 80065aa:	2340      	movne	r3, #64	@ 0x40
 80065ac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80065b0:	2000      	movs	r0, #0
 80065b2:	6031      	str	r1, [r6, #0]
 80065b4:	602b      	str	r3, [r5, #0]
 80065b6:	b016      	add	sp, #88	@ 0x58
 80065b8:	bd70      	pop	{r4, r5, r6, pc}
 80065ba:	466a      	mov	r2, sp
 80065bc:	f000 f848 	bl	8006650 <_fstat_r>
 80065c0:	2800      	cmp	r0, #0
 80065c2:	dbec      	blt.n	800659e <__swhatbuf_r+0x12>
 80065c4:	9901      	ldr	r1, [sp, #4]
 80065c6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80065ca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80065ce:	4259      	negs	r1, r3
 80065d0:	4159      	adcs	r1, r3
 80065d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80065d6:	e7eb      	b.n	80065b0 <__swhatbuf_r+0x24>

080065d8 <__smakebuf_r>:
 80065d8:	898b      	ldrh	r3, [r1, #12]
 80065da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065dc:	079d      	lsls	r5, r3, #30
 80065de:	4606      	mov	r6, r0
 80065e0:	460c      	mov	r4, r1
 80065e2:	d507      	bpl.n	80065f4 <__smakebuf_r+0x1c>
 80065e4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80065e8:	6023      	str	r3, [r4, #0]
 80065ea:	6123      	str	r3, [r4, #16]
 80065ec:	2301      	movs	r3, #1
 80065ee:	6163      	str	r3, [r4, #20]
 80065f0:	b003      	add	sp, #12
 80065f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065f4:	ab01      	add	r3, sp, #4
 80065f6:	466a      	mov	r2, sp
 80065f8:	f7ff ffc8 	bl	800658c <__swhatbuf_r>
 80065fc:	9f00      	ldr	r7, [sp, #0]
 80065fe:	4605      	mov	r5, r0
 8006600:	4639      	mov	r1, r7
 8006602:	4630      	mov	r0, r6
 8006604:	f7ff fbbc 	bl	8005d80 <_malloc_r>
 8006608:	b948      	cbnz	r0, 800661e <__smakebuf_r+0x46>
 800660a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800660e:	059a      	lsls	r2, r3, #22
 8006610:	d4ee      	bmi.n	80065f0 <__smakebuf_r+0x18>
 8006612:	f023 0303 	bic.w	r3, r3, #3
 8006616:	f043 0302 	orr.w	r3, r3, #2
 800661a:	81a3      	strh	r3, [r4, #12]
 800661c:	e7e2      	b.n	80065e4 <__smakebuf_r+0xc>
 800661e:	89a3      	ldrh	r3, [r4, #12]
 8006620:	6020      	str	r0, [r4, #0]
 8006622:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006626:	81a3      	strh	r3, [r4, #12]
 8006628:	9b01      	ldr	r3, [sp, #4]
 800662a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800662e:	b15b      	cbz	r3, 8006648 <__smakebuf_r+0x70>
 8006630:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006634:	4630      	mov	r0, r6
 8006636:	f000 f81d 	bl	8006674 <_isatty_r>
 800663a:	b128      	cbz	r0, 8006648 <__smakebuf_r+0x70>
 800663c:	89a3      	ldrh	r3, [r4, #12]
 800663e:	f023 0303 	bic.w	r3, r3, #3
 8006642:	f043 0301 	orr.w	r3, r3, #1
 8006646:	81a3      	strh	r3, [r4, #12]
 8006648:	89a3      	ldrh	r3, [r4, #12]
 800664a:	431d      	orrs	r5, r3
 800664c:	81a5      	strh	r5, [r4, #12]
 800664e:	e7cf      	b.n	80065f0 <__smakebuf_r+0x18>

08006650 <_fstat_r>:
 8006650:	b538      	push	{r3, r4, r5, lr}
 8006652:	4d07      	ldr	r5, [pc, #28]	@ (8006670 <_fstat_r+0x20>)
 8006654:	2300      	movs	r3, #0
 8006656:	4604      	mov	r4, r0
 8006658:	4608      	mov	r0, r1
 800665a:	4611      	mov	r1, r2
 800665c:	602b      	str	r3, [r5, #0]
 800665e:	f7fa fe58 	bl	8001312 <_fstat>
 8006662:	1c43      	adds	r3, r0, #1
 8006664:	d102      	bne.n	800666c <_fstat_r+0x1c>
 8006666:	682b      	ldr	r3, [r5, #0]
 8006668:	b103      	cbz	r3, 800666c <_fstat_r+0x1c>
 800666a:	6023      	str	r3, [r4, #0]
 800666c:	bd38      	pop	{r3, r4, r5, pc}
 800666e:	bf00      	nop
 8006670:	20004200 	.word	0x20004200

08006674 <_isatty_r>:
 8006674:	b538      	push	{r3, r4, r5, lr}
 8006676:	4d06      	ldr	r5, [pc, #24]	@ (8006690 <_isatty_r+0x1c>)
 8006678:	2300      	movs	r3, #0
 800667a:	4604      	mov	r4, r0
 800667c:	4608      	mov	r0, r1
 800667e:	602b      	str	r3, [r5, #0]
 8006680:	f7fa fe57 	bl	8001332 <_isatty>
 8006684:	1c43      	adds	r3, r0, #1
 8006686:	d102      	bne.n	800668e <_isatty_r+0x1a>
 8006688:	682b      	ldr	r3, [r5, #0]
 800668a:	b103      	cbz	r3, 800668e <_isatty_r+0x1a>
 800668c:	6023      	str	r3, [r4, #0]
 800668e:	bd38      	pop	{r3, r4, r5, pc}
 8006690:	20004200 	.word	0x20004200

08006694 <_sbrk_r>:
 8006694:	b538      	push	{r3, r4, r5, lr}
 8006696:	4d06      	ldr	r5, [pc, #24]	@ (80066b0 <_sbrk_r+0x1c>)
 8006698:	2300      	movs	r3, #0
 800669a:	4604      	mov	r4, r0
 800669c:	4608      	mov	r0, r1
 800669e:	602b      	str	r3, [r5, #0]
 80066a0:	f7fa fe60 	bl	8001364 <_sbrk>
 80066a4:	1c43      	adds	r3, r0, #1
 80066a6:	d102      	bne.n	80066ae <_sbrk_r+0x1a>
 80066a8:	682b      	ldr	r3, [r5, #0]
 80066aa:	b103      	cbz	r3, 80066ae <_sbrk_r+0x1a>
 80066ac:	6023      	str	r3, [r4, #0]
 80066ae:	bd38      	pop	{r3, r4, r5, pc}
 80066b0:	20004200 	.word	0x20004200

080066b4 <_init>:
 80066b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066b6:	bf00      	nop
 80066b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066ba:	bc08      	pop	{r3}
 80066bc:	469e      	mov	lr, r3
 80066be:	4770      	bx	lr

080066c0 <_fini>:
 80066c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066c2:	bf00      	nop
 80066c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066c6:	bc08      	pop	{r3}
 80066c8:	469e      	mov	lr, r3
 80066ca:	4770      	bx	lr
