ARM GAS  /var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	NMI_Handler:
  26              	.LFB131:
  27              		.file 1 "Src/stm32f3xx_it.c"
   1:Src/stm32f3xx_it.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f3xx_it.c **** /**
   3:Src/stm32f3xx_it.c ****   ******************************************************************************
   4:Src/stm32f3xx_it.c ****   * @file    stm32f3xx_it.c
   5:Src/stm32f3xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Src/stm32f3xx_it.c ****   ******************************************************************************
   7:Src/stm32f3xx_it.c ****   *
   8:Src/stm32f3xx_it.c ****   * COPYRIGHT(c) 2019 STMicroelectronics
   9:Src/stm32f3xx_it.c ****   *
  10:Src/stm32f3xx_it.c ****   * Redistribution and use in source and binary forms, with or without modification,
  11:Src/stm32f3xx_it.c ****   * are permitted provided that the following conditions are met:
  12:Src/stm32f3xx_it.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  13:Src/stm32f3xx_it.c ****   *      this list of conditions and the following disclaimer.
  14:Src/stm32f3xx_it.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  15:Src/stm32f3xx_it.c ****   *      this list of conditions and the following disclaimer in the documentation
  16:Src/stm32f3xx_it.c ****   *      and/or other materials provided with the distribution.
  17:Src/stm32f3xx_it.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  18:Src/stm32f3xx_it.c ****   *      may be used to endorse or promote products derived from this software
  19:Src/stm32f3xx_it.c ****   *      without specific prior written permission.
  20:Src/stm32f3xx_it.c ****   *
  21:Src/stm32f3xx_it.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Src/stm32f3xx_it.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Src/stm32f3xx_it.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  24:Src/stm32f3xx_it.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  25:Src/stm32f3xx_it.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  26:Src/stm32f3xx_it.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  27:Src/stm32f3xx_it.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  28:Src/stm32f3xx_it.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  29:Src/stm32f3xx_it.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  30:Src/stm32f3xx_it.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  31:Src/stm32f3xx_it.c ****   *
ARM GAS  /var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s 			page 2


  32:Src/stm32f3xx_it.c ****   ******************************************************************************
  33:Src/stm32f3xx_it.c ****   */
  34:Src/stm32f3xx_it.c **** /* USER CODE END Header */
  35:Src/stm32f3xx_it.c **** 
  36:Src/stm32f3xx_it.c **** /* Includes ------------------------------------------------------------------*/
  37:Src/stm32f3xx_it.c **** #include "main.h"
  38:Src/stm32f3xx_it.c **** #include "stm32f3xx_it.h"
  39:Src/stm32f3xx_it.c **** #include "cmsis_os.h"
  40:Src/stm32f3xx_it.c **** /* Private includes ----------------------------------------------------------*/
  41:Src/stm32f3xx_it.c **** /* USER CODE BEGIN Includes */
  42:Src/stm32f3xx_it.c **** /* USER CODE END Includes */
  43:Src/stm32f3xx_it.c **** 
  44:Src/stm32f3xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  45:Src/stm32f3xx_it.c **** /* USER CODE BEGIN TD */
  46:Src/stm32f3xx_it.c **** 
  47:Src/stm32f3xx_it.c **** /* USER CODE END TD */
  48:Src/stm32f3xx_it.c **** 
  49:Src/stm32f3xx_it.c **** /* Private define ------------------------------------------------------------*/
  50:Src/stm32f3xx_it.c **** /* USER CODE BEGIN PD */
  51:Src/stm32f3xx_it.c ****  
  52:Src/stm32f3xx_it.c **** /* USER CODE END PD */
  53:Src/stm32f3xx_it.c **** 
  54:Src/stm32f3xx_it.c **** /* Private macro -------------------------------------------------------------*/
  55:Src/stm32f3xx_it.c **** /* USER CODE BEGIN PM */
  56:Src/stm32f3xx_it.c **** 
  57:Src/stm32f3xx_it.c **** /* USER CODE END PM */
  58:Src/stm32f3xx_it.c **** 
  59:Src/stm32f3xx_it.c **** /* Private variables ---------------------------------------------------------*/
  60:Src/stm32f3xx_it.c **** /* USER CODE BEGIN PV */
  61:Src/stm32f3xx_it.c **** 
  62:Src/stm32f3xx_it.c **** /* USER CODE END PV */
  63:Src/stm32f3xx_it.c **** 
  64:Src/stm32f3xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  65:Src/stm32f3xx_it.c **** /* USER CODE BEGIN PFP */
  66:Src/stm32f3xx_it.c **** 
  67:Src/stm32f3xx_it.c **** /* USER CODE END PFP */
  68:Src/stm32f3xx_it.c **** 
  69:Src/stm32f3xx_it.c **** /* Private user code ---------------------------------------------------------*/
  70:Src/stm32f3xx_it.c **** /* USER CODE BEGIN 0 */
  71:Src/stm32f3xx_it.c **** 
  72:Src/stm32f3xx_it.c **** /* USER CODE END 0 */
  73:Src/stm32f3xx_it.c **** 
  74:Src/stm32f3xx_it.c **** /* External variables --------------------------------------------------------*/
  75:Src/stm32f3xx_it.c **** extern TIM_HandleTypeDef htim1;
  76:Src/stm32f3xx_it.c **** 
  77:Src/stm32f3xx_it.c **** /* USER CODE BEGIN EV */
  78:Src/stm32f3xx_it.c **** 
  79:Src/stm32f3xx_it.c **** /* USER CODE END EV */
  80:Src/stm32f3xx_it.c **** 
  81:Src/stm32f3xx_it.c **** /******************************************************************************/
  82:Src/stm32f3xx_it.c **** /*           Cortex-M4 Processor Interruption and Exception Handlers          */ 
  83:Src/stm32f3xx_it.c **** /******************************************************************************/
  84:Src/stm32f3xx_it.c **** /**
  85:Src/stm32f3xx_it.c ****   * @brief This function handles Non maskable interrupt.
  86:Src/stm32f3xx_it.c ****   */
  87:Src/stm32f3xx_it.c **** void NMI_Handler(void)
  88:Src/stm32f3xx_it.c **** {
ARM GAS  /var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s 			page 3


  28              		.loc 1 88 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  89:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  90:Src/stm32f3xx_it.c **** 
  91:Src/stm32f3xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  92:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  93:Src/stm32f3xx_it.c **** 
  94:Src/stm32f3xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  95:Src/stm32f3xx_it.c **** }
  33              		.loc 1 95 0
  34 0000 7047     		bx	lr
  35              		.cfi_endproc
  36              	.LFE131:
  38              		.section	.text.HardFault_Handler,"ax",%progbits
  39              		.align	1
  40              		.global	HardFault_Handler
  41              		.syntax unified
  42              		.thumb
  43              		.thumb_func
  44              		.fpu fpv4-sp-d16
  46              	HardFault_Handler:
  47              	.LFB132:
  96:Src/stm32f3xx_it.c **** 
  97:Src/stm32f3xx_it.c **** /**
  98:Src/stm32f3xx_it.c ****   * @brief This function handles Hard fault interrupt.
  99:Src/stm32f3xx_it.c ****   */
 100:Src/stm32f3xx_it.c **** void HardFault_Handler(void)
 101:Src/stm32f3xx_it.c **** {
  48              		.loc 1 101 0
  49              		.cfi_startproc
  50              		@ Volatile: function does not return.
  51              		@ args = 0, pretend = 0, frame = 0
  52              		@ frame_needed = 0, uses_anonymous_args = 0
  53              		@ link register save eliminated.
  54              	.L3:
  55 0000 FEE7     		b	.L3
  56              		.cfi_endproc
  57              	.LFE132:
  59              		.section	.text.MemManage_Handler,"ax",%progbits
  60              		.align	1
  61              		.global	MemManage_Handler
  62              		.syntax unified
  63              		.thumb
  64              		.thumb_func
  65              		.fpu fpv4-sp-d16
  67              	MemManage_Handler:
  68              	.LFB133:
 102:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
 103:Src/stm32f3xx_it.c **** 
 104:Src/stm32f3xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
 105:Src/stm32f3xx_it.c ****   while (1)
 106:Src/stm32f3xx_it.c ****   {
 107:Src/stm32f3xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
 108:Src/stm32f3xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
ARM GAS  /var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s 			page 4


 109:Src/stm32f3xx_it.c ****   }
 110:Src/stm32f3xx_it.c **** }
 111:Src/stm32f3xx_it.c **** 
 112:Src/stm32f3xx_it.c **** /**
 113:Src/stm32f3xx_it.c ****   * @brief This function handles Memory management fault.
 114:Src/stm32f3xx_it.c ****   */
 115:Src/stm32f3xx_it.c **** void MemManage_Handler(void)
 116:Src/stm32f3xx_it.c **** {
  69              		.loc 1 116 0
  70              		.cfi_startproc
  71              		@ Volatile: function does not return.
  72              		@ args = 0, pretend = 0, frame = 0
  73              		@ frame_needed = 0, uses_anonymous_args = 0
  74              		@ link register save eliminated.
  75              	.L5:
  76 0000 FEE7     		b	.L5
  77              		.cfi_endproc
  78              	.LFE133:
  80              		.section	.text.BusFault_Handler,"ax",%progbits
  81              		.align	1
  82              		.global	BusFault_Handler
  83              		.syntax unified
  84              		.thumb
  85              		.thumb_func
  86              		.fpu fpv4-sp-d16
  88              	BusFault_Handler:
  89              	.LFB134:
 117:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 118:Src/stm32f3xx_it.c **** 
 119:Src/stm32f3xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 120:Src/stm32f3xx_it.c ****   while (1)
 121:Src/stm32f3xx_it.c ****   {
 122:Src/stm32f3xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 123:Src/stm32f3xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 124:Src/stm32f3xx_it.c ****   }
 125:Src/stm32f3xx_it.c **** }
 126:Src/stm32f3xx_it.c **** 
 127:Src/stm32f3xx_it.c **** /**
 128:Src/stm32f3xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 129:Src/stm32f3xx_it.c ****   */
 130:Src/stm32f3xx_it.c **** void BusFault_Handler(void)
 131:Src/stm32f3xx_it.c **** {
  90              		.loc 1 131 0
  91              		.cfi_startproc
  92              		@ Volatile: function does not return.
  93              		@ args = 0, pretend = 0, frame = 0
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		@ link register save eliminated.
  96              	.L7:
  97 0000 FEE7     		b	.L7
  98              		.cfi_endproc
  99              	.LFE134:
 101              		.section	.text.UsageFault_Handler,"ax",%progbits
 102              		.align	1
 103              		.global	UsageFault_Handler
 104              		.syntax unified
 105              		.thumb
ARM GAS  /var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s 			page 5


 106              		.thumb_func
 107              		.fpu fpv4-sp-d16
 109              	UsageFault_Handler:
 110              	.LFB135:
 132:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 133:Src/stm32f3xx_it.c **** 
 134:Src/stm32f3xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 135:Src/stm32f3xx_it.c ****   while (1)
 136:Src/stm32f3xx_it.c ****   {
 137:Src/stm32f3xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 138:Src/stm32f3xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 139:Src/stm32f3xx_it.c ****   }
 140:Src/stm32f3xx_it.c **** }
 141:Src/stm32f3xx_it.c **** 
 142:Src/stm32f3xx_it.c **** /**
 143:Src/stm32f3xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 144:Src/stm32f3xx_it.c ****   */
 145:Src/stm32f3xx_it.c **** void UsageFault_Handler(void)
 146:Src/stm32f3xx_it.c **** {
 111              		.loc 1 146 0
 112              		.cfi_startproc
 113              		@ Volatile: function does not return.
 114              		@ args = 0, pretend = 0, frame = 0
 115              		@ frame_needed = 0, uses_anonymous_args = 0
 116              		@ link register save eliminated.
 117              	.L9:
 118 0000 FEE7     		b	.L9
 119              		.cfi_endproc
 120              	.LFE135:
 122              		.section	.text.DebugMon_Handler,"ax",%progbits
 123              		.align	1
 124              		.global	DebugMon_Handler
 125              		.syntax unified
 126              		.thumb
 127              		.thumb_func
 128              		.fpu fpv4-sp-d16
 130              	DebugMon_Handler:
 131              	.LFB136:
 147:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 148:Src/stm32f3xx_it.c **** 
 149:Src/stm32f3xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 150:Src/stm32f3xx_it.c ****   while (1)
 151:Src/stm32f3xx_it.c ****   {
 152:Src/stm32f3xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 153:Src/stm32f3xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 154:Src/stm32f3xx_it.c ****   }
 155:Src/stm32f3xx_it.c **** }
 156:Src/stm32f3xx_it.c **** 
 157:Src/stm32f3xx_it.c **** /**
 158:Src/stm32f3xx_it.c ****   * @brief This function handles Debug monitor.
 159:Src/stm32f3xx_it.c ****   */
 160:Src/stm32f3xx_it.c **** void DebugMon_Handler(void)
 161:Src/stm32f3xx_it.c **** {
 132              		.loc 1 161 0
 133              		.cfi_startproc
 134              		@ args = 0, pretend = 0, frame = 0
 135              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s 			page 6


 136              		@ link register save eliminated.
 162:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 163:Src/stm32f3xx_it.c **** 
 164:Src/stm32f3xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 165:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 166:Src/stm32f3xx_it.c **** 
 167:Src/stm32f3xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 168:Src/stm32f3xx_it.c **** }
 137              		.loc 1 168 0
 138 0000 7047     		bx	lr
 139              		.cfi_endproc
 140              	.LFE136:
 142              		.section	.text.TIM1_UP_TIM16_IRQHandler,"ax",%progbits
 143              		.align	1
 144              		.global	TIM1_UP_TIM16_IRQHandler
 145              		.syntax unified
 146              		.thumb
 147              		.thumb_func
 148              		.fpu fpv4-sp-d16
 150              	TIM1_UP_TIM16_IRQHandler:
 151              	.LFB137:
 169:Src/stm32f3xx_it.c **** 
 170:Src/stm32f3xx_it.c **** /******************************************************************************/
 171:Src/stm32f3xx_it.c **** /* STM32F3xx Peripheral Interrupt Handlers                                    */
 172:Src/stm32f3xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 173:Src/stm32f3xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 174:Src/stm32f3xx_it.c **** /* please refer to the startup file (startup_stm32f3xx.s).                    */
 175:Src/stm32f3xx_it.c **** /******************************************************************************/
 176:Src/stm32f3xx_it.c **** 
 177:Src/stm32f3xx_it.c **** /**
 178:Src/stm32f3xx_it.c ****   * @brief This function handles TIM1 update and TIM16 interrupts.
 179:Src/stm32f3xx_it.c ****   */
 180:Src/stm32f3xx_it.c **** void TIM1_UP_TIM16_IRQHandler(void)
 181:Src/stm32f3xx_it.c **** {
 152              		.loc 1 181 0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 0
 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156 0000 08B5     		push	{r3, lr}
 157              	.LCFI0:
 158              		.cfi_def_cfa_offset 8
 159              		.cfi_offset 3, -8
 160              		.cfi_offset 14, -4
 182:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
 183:Src/stm32f3xx_it.c **** 
 184:Src/stm32f3xx_it.c ****   /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
 185:Src/stm32f3xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 161              		.loc 1 185 0
 162 0002 0248     		ldr	r0, .L13
 163 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 164              	.LVL0:
 186:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */
 187:Src/stm32f3xx_it.c **** 
 188:Src/stm32f3xx_it.c ****   /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
 189:Src/stm32f3xx_it.c **** }
 165              		.loc 1 189 0
 166 0008 08BD     		pop	{r3, pc}
ARM GAS  /var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s 			page 7


 167              	.L14:
 168 000a 00BF     		.align	2
 169              	.L13:
 170 000c 00000000 		.word	htim1
 171              		.cfi_endproc
 172              	.LFE137:
 174              		.text
 175              	.Letext0:
 176              		.file 2 "/usr/local/Cellar/arm-none-eabi-gcc/7-2018-q2-update/gcc/arm-none-eabi/include/machine/_d
 177              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/7-2018-q2-update/gcc/arm-none-eabi/include/sys/_stdin
 178              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 179              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 180              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 181              		.file 7 "/usr/local/Cellar/arm-none-eabi-gcc/7-2018-q2-update/gcc/arm-none-eabi/include/sys/lock.h
 182              		.file 8 "/usr/local/Cellar/arm-none-eabi-gcc/7-2018-q2-update/gcc/arm-none-eabi/include/sys/_types
 183              		.file 9 "/usr/local/Cellar/arm-none-eabi-gcc/7-2018-q2-update/gcc/lib/gcc/arm-none-eabi/7.3.1/incl
 184              		.file 10 "/usr/local/Cellar/arm-none-eabi-gcc/7-2018-q2-update/gcc/arm-none-eabi/include/sys/reent
 185              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 186              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 187              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 188              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
ARM GAS  /var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_it.c
/var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s:18     .text.NMI_Handler:0000000000000000 $t
/var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s:25     .text.NMI_Handler:0000000000000000 NMI_Handler
/var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s:39     .text.HardFault_Handler:0000000000000000 $t
/var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s:46     .text.HardFault_Handler:0000000000000000 HardFault_Handler
/var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s:60     .text.MemManage_Handler:0000000000000000 $t
/var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s:67     .text.MemManage_Handler:0000000000000000 MemManage_Handler
/var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s:81     .text.BusFault_Handler:0000000000000000 $t
/var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s:88     .text.BusFault_Handler:0000000000000000 BusFault_Handler
/var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s:102    .text.UsageFault_Handler:0000000000000000 $t
/var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s:109    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
/var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s:123    .text.DebugMon_Handler:0000000000000000 $t
/var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s:130    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
/var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s:143    .text.TIM1_UP_TIM16_IRQHandler:0000000000000000 $t
/var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s:150    .text.TIM1_UP_TIM16_IRQHandler:0000000000000000 TIM1_UP_TIM16_IRQHandler
/var/folders/pr/jy5_dyq97qq9ykqb3p58dhg00000gn/T//ccf9tON4.s:170    .text.TIM1_UP_TIM16_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_TIM_IRQHandler
htim1
