{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 01 21:57:37 2013 " "Info: Processing started: Tue Jan 01 21:57:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BCDcounter -c BCDcounter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BCDcounter -c BCDcounter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 136 -8 160 152 "Clock" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter:inst1\|carryBCD " "Info: Detected ripple clock \"counter:inst1\|carryBCD\" as buffer" {  } { { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst1\|carryBCD" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:inst1\|borrowBCD " "Info: Detected ripple clock \"counter:inst1\|borrowBCD\" as buffer" {  } { { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst1\|borrowBCD" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst7 " "Info: Detected gated clock \"inst7\" as buffer" {  } { { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 168 456 520 216 "inst7" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register counter:inst\|carryBCD register counter:inst1\|carryBCD 157.11 MHz 6.365 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 157.11 MHz between source register \"counter:inst\|carryBCD\" and destination register \"counter:inst1\|carryBCD\" (period= 6.365 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.142 ns + Longest register register " "Info: + Longest register to register delay is 1.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst\|carryBCD 1 REG LCFF_X11_Y4_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y4_N31; Fanout = 3; REG Node = 'counter:inst\|carryBCD'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst|carryBCD } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.177 ns) 0.546 ns inst10 2 COMB LCCOMB_X11_Y4_N22 2 " "Info: 2: + IC(0.369 ns) + CELL(0.177 ns) = 0.546 ns; Loc. = LCCOMB_X11_Y4_N22; Fanout = 2; COMB Node = 'inst10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { counter:inst|carryBCD inst10 } "NODE_NAME" } } { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 32 168 216 96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.178 ns) 1.046 ns counter:inst1\|carryBCD~2 3 COMB LCCOMB_X11_Y4_N8 1 " "Info: 3: + IC(0.322 ns) + CELL(0.178 ns) = 1.046 ns; Loc. = LCCOMB_X11_Y4_N8; Fanout = 1; COMB Node = 'counter:inst1\|carryBCD~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { inst10 counter:inst1|carryBCD~2 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.142 ns counter:inst1\|carryBCD 4 REG LCFF_X11_Y4_N9 7 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.142 ns; Loc. = LCFF_X11_Y4_N9; Fanout = 7; REG Node = 'counter:inst1\|carryBCD'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter:inst1|carryBCD~2 counter:inst1|carryBCD } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.451 ns ( 39.49 % ) " "Info: Total cell delay = 0.451 ns ( 39.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.691 ns ( 60.51 % ) " "Info: Total interconnect delay = 0.691 ns ( 60.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { counter:inst|carryBCD inst10 counter:inst1|carryBCD~2 counter:inst1|carryBCD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.142 ns" { counter:inst|carryBCD {} inst10 {} counter:inst1|carryBCD~2 {} counter:inst1|carryBCD {} } { 0.000ns 0.369ns 0.322ns 0.000ns } { 0.000ns 0.177ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.984 ns - Smallest " "Info: - Smallest clock skew is -4.984 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 3.251 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 3.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'Clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 136 -8 160 152 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(0.602 ns) 3.251 ns counter:inst1\|carryBCD 2 REG LCFF_X11_Y4_N9 7 " "Info: 2: + IC(1.623 ns) + CELL(0.602 ns) = 3.251 ns; Loc. = LCFF_X11_Y4_N9; Fanout = 7; REG Node = 'counter:inst1\|carryBCD'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.225 ns" { Clock counter:inst1|carryBCD } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 50.08 % ) " "Info: Total cell delay = 1.628 ns ( 50.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.623 ns ( 49.92 % ) " "Info: Total interconnect delay = 1.623 ns ( 49.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.251 ns" { Clock counter:inst1|carryBCD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.251 ns" { Clock {} Clock~combout {} counter:inst1|carryBCD {} } { 0.000ns 0.000ns 1.623ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 8.235 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 8.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'Clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 136 -8 160 152 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(0.879 ns) 3.528 ns counter:inst1\|borrowBCD 2 REG LCFF_X11_Y4_N21 5 " "Info: 2: + IC(1.623 ns) + CELL(0.879 ns) = 3.528 ns; Loc. = LCFF_X11_Y4_N21; Fanout = 5; REG Node = 'counter:inst1\|borrowBCD'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { Clock counter:inst1|borrowBCD } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.278 ns) 4.819 ns inst7 3 COMB LCCOMB_X11_Y2_N26 1 " "Info: 3: + IC(1.013 ns) + CELL(0.278 ns) = 4.819 ns; Loc. = LCCOMB_X11_Y2_N26; Fanout = 1; COMB Node = 'inst7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { counter:inst1|borrowBCD inst7 } "NODE_NAME" } } { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 168 456 520 216 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.000 ns) 6.636 ns inst7~clkctrl 4 COMB CLKCTRL_G14 6 " "Info: 4: + IC(1.817 ns) + CELL(0.000 ns) = 6.636 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'inst7~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { inst7 inst7~clkctrl } "NODE_NAME" } } { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 168 456 520 216 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 8.235 ns counter:inst\|carryBCD 5 REG LCFF_X11_Y4_N31 3 " "Info: 5: + IC(0.997 ns) + CELL(0.602 ns) = 8.235 ns; Loc. = LCFF_X11_Y4_N31; Fanout = 3; REG Node = 'counter:inst\|carryBCD'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { inst7~clkctrl counter:inst|carryBCD } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.785 ns ( 33.82 % ) " "Info: Total cell delay = 2.785 ns ( 33.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.450 ns ( 66.18 % ) " "Info: Total interconnect delay = 5.450 ns ( 66.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.235 ns" { Clock counter:inst1|borrowBCD inst7 inst7~clkctrl counter:inst|carryBCD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.235 ns" { Clock {} Clock~combout {} counter:inst1|borrowBCD {} inst7 {} inst7~clkctrl {} counter:inst|carryBCD {} } { 0.000ns 0.000ns 1.623ns 1.013ns 1.817ns 0.997ns } { 0.000ns 1.026ns 0.879ns 0.278ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.251 ns" { Clock counter:inst1|carryBCD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.251 ns" { Clock {} Clock~combout {} counter:inst1|carryBCD {} } { 0.000ns 0.000ns 1.623ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.235 ns" { Clock counter:inst1|borrowBCD inst7 inst7~clkctrl counter:inst|carryBCD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.235 ns" { Clock {} Clock~combout {} counter:inst1|borrowBCD {} inst7 {} inst7~clkctrl {} counter:inst|carryBCD {} } { 0.000ns 0.000ns 1.623ns 1.013ns 1.817ns 0.997ns } { 0.000ns 1.026ns 0.879ns 0.278ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 3 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { counter:inst|carryBCD inst10 counter:inst1|carryBCD~2 counter:inst1|carryBCD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.142 ns" { counter:inst|carryBCD {} inst10 {} counter:inst1|carryBCD~2 {} counter:inst1|carryBCD {} } { 0.000ns 0.369ns 0.322ns 0.000ns } { 0.000ns 0.177ns 0.178ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.251 ns" { Clock counter:inst1|carryBCD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.251 ns" { Clock {} Clock~combout {} counter:inst1|carryBCD {} } { 0.000ns 0.000ns 1.623ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.235 ns" { Clock counter:inst1|borrowBCD inst7 inst7~clkctrl counter:inst|carryBCD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.235 ns" { Clock {} Clock~combout {} counter:inst1|borrowBCD {} inst7 {} inst7~clkctrl {} counter:inst|carryBCD {} } { 0.000ns 0.000ns 1.623ns 1.013ns 1.817ns 0.997ns } { 0.000ns 1.026ns 0.879ns 0.278ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clock 11 " "Warning: Circuit may not operate. Detected 11 non-operational path(s) clocked by clock \"Clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:inst1\|borrowBCD counter:inst\|count\[0\] Clock 3.498 ns " "Info: Found hold time violation between source  pin or register \"counter:inst1\|borrowBCD\" and destination pin or register \"counter:inst\|count\[0\]\" for clock \"Clock\" (Hold time is 3.498 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.990 ns + Largest " "Info: + Largest clock skew is 4.990 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 8.241 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 8.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'Clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 136 -8 160 152 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(0.879 ns) 3.528 ns counter:inst1\|borrowBCD 2 REG LCFF_X11_Y4_N21 5 " "Info: 2: + IC(1.623 ns) + CELL(0.879 ns) = 3.528 ns; Loc. = LCFF_X11_Y4_N21; Fanout = 5; REG Node = 'counter:inst1\|borrowBCD'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { Clock counter:inst1|borrowBCD } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.278 ns) 4.819 ns inst7 3 COMB LCCOMB_X11_Y2_N26 1 " "Info: 3: + IC(1.013 ns) + CELL(0.278 ns) = 4.819 ns; Loc. = LCCOMB_X11_Y2_N26; Fanout = 1; COMB Node = 'inst7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { counter:inst1|borrowBCD inst7 } "NODE_NAME" } } { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 168 456 520 216 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.000 ns) 6.636 ns inst7~clkctrl 4 COMB CLKCTRL_G14 6 " "Info: 4: + IC(1.817 ns) + CELL(0.000 ns) = 6.636 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'inst7~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { inst7 inst7~clkctrl } "NODE_NAME" } } { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 168 456 520 216 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.602 ns) 8.241 ns counter:inst\|count\[0\] 5 REG LCFF_X11_Y2_N7 8 " "Info: 5: + IC(1.003 ns) + CELL(0.602 ns) = 8.241 ns; Loc. = LCFF_X11_Y2_N7; Fanout = 8; REG Node = 'counter:inst\|count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { inst7~clkctrl counter:inst|count[0] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.785 ns ( 33.79 % ) " "Info: Total cell delay = 2.785 ns ( 33.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.456 ns ( 66.21 % ) " "Info: Total interconnect delay = 5.456 ns ( 66.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.241 ns" { Clock counter:inst1|borrowBCD inst7 inst7~clkctrl counter:inst|count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.241 ns" { Clock {} Clock~combout {} counter:inst1|borrowBCD {} inst7 {} inst7~clkctrl {} counter:inst|count[0] {} } { 0.000ns 0.000ns 1.623ns 1.013ns 1.817ns 1.003ns } { 0.000ns 1.026ns 0.879ns 0.278ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 3.251 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to source register is 3.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'Clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 136 -8 160 152 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(0.602 ns) 3.251 ns counter:inst1\|borrowBCD 2 REG LCFF_X11_Y4_N21 5 " "Info: 2: + IC(1.623 ns) + CELL(0.602 ns) = 3.251 ns; Loc. = LCFF_X11_Y4_N21; Fanout = 5; REG Node = 'counter:inst1\|borrowBCD'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.225 ns" { Clock counter:inst1|borrowBCD } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 50.08 % ) " "Info: Total cell delay = 1.628 ns ( 50.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.623 ns ( 49.92 % ) " "Info: Total interconnect delay = 1.623 ns ( 49.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.251 ns" { Clock counter:inst1|borrowBCD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.251 ns" { Clock {} Clock~combout {} counter:inst1|borrowBCD {} } { 0.000ns 0.000ns 1.623ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.241 ns" { Clock counter:inst1|borrowBCD inst7 inst7~clkctrl counter:inst|count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.241 ns" { Clock {} Clock~combout {} counter:inst1|borrowBCD {} inst7 {} inst7~clkctrl {} counter:inst|count[0] {} } { 0.000ns 0.000ns 1.623ns 1.013ns 1.817ns 1.003ns } { 0.000ns 1.026ns 0.879ns 0.278ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.251 ns" { Clock counter:inst1|borrowBCD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.251 ns" { Clock {} Clock~combout {} counter:inst1|borrowBCD {} } { 0.000ns 0.000ns 1.623ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.501 ns - Shortest register register " "Info: - Shortest register to register delay is 1.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst1\|borrowBCD 1 REG LCFF_X11_Y4_N21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y4_N21; Fanout = 5; REG Node = 'counter:inst1\|borrowBCD'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst1|borrowBCD } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.178 ns) 1.405 ns counter:inst\|count\[0\]~29 2 COMB LCCOMB_X11_Y2_N6 1 " "Info: 2: + IC(1.227 ns) + CELL(0.178 ns) = 1.405 ns; Loc. = LCCOMB_X11_Y2_N6; Fanout = 1; COMB Node = 'counter:inst\|count\[0\]~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { counter:inst1|borrowBCD counter:inst|count[0]~29 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.501 ns counter:inst\|count\[0\] 3 REG LCFF_X11_Y2_N7 8 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.501 ns; Loc. = LCFF_X11_Y2_N7; Fanout = 8; REG Node = 'counter:inst\|count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter:inst|count[0]~29 counter:inst|count[0] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 18.25 % ) " "Info: Total cell delay = 0.274 ns ( 18.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 81.75 % ) " "Info: Total interconnect delay = 1.227 ns ( 81.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { counter:inst1|borrowBCD counter:inst|count[0]~29 counter:inst|count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.501 ns" { counter:inst1|borrowBCD {} counter:inst|count[0]~29 {} counter:inst|count[0] {} } { 0.000ns 1.227ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.241 ns" { Clock counter:inst1|borrowBCD inst7 inst7~clkctrl counter:inst|count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.241 ns" { Clock {} Clock~combout {} counter:inst1|borrowBCD {} inst7 {} inst7~clkctrl {} counter:inst|count[0] {} } { 0.000ns 0.000ns 1.623ns 1.013ns 1.817ns 1.003ns } { 0.000ns 1.026ns 0.879ns 0.278ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.251 ns" { Clock counter:inst1|borrowBCD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.251 ns" { Clock {} Clock~combout {} counter:inst1|borrowBCD {} } { 0.000ns 0.000ns 1.623ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { counter:inst1|borrowBCD counter:inst|count[0]~29 counter:inst|count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.501 ns" { counter:inst1|borrowBCD {} counter:inst|count[0]~29 {} counter:inst|count[0] {} } { 0.000ns 1.227ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter:inst1\|count\[2\] Up Clock 6.326 ns register " "Info: tsu for register \"counter:inst1\|count\[2\]\" (data pin = \"Up\", clock pin = \"Clock\") is 6.326 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.234 ns + Longest pin register " "Info: + Longest pin to register delay is 9.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Up 1 PIN PIN_W4 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_W4; Fanout = 17; PIN Node = 'Up'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Up } "NODE_NAME" } } { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 200 -8 160 216 "Up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.607 ns) + CELL(0.521 ns) 6.992 ns counter:inst1\|always0~3 2 COMB LCCOMB_X12_Y2_N2 1 " "Info: 2: + IC(5.607 ns) + CELL(0.521 ns) = 6.992 ns; Loc. = LCCOMB_X12_Y2_N2; Fanout = 1; COMB Node = 'counter:inst1\|always0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.128 ns" { Up counter:inst1|always0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.485 ns) 7.787 ns counter:inst1\|always0~0 3 COMB LCCOMB_X12_Y2_N28 4 " "Info: 3: + IC(0.310 ns) + CELL(0.485 ns) = 7.787 ns; Loc. = LCCOMB_X12_Y2_N28; Fanout = 4; COMB Node = 'counter:inst1\|always0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.795 ns" { counter:inst1|always0~3 counter:inst1|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.177 ns) 8.275 ns counter:inst1\|count\[2\]~20 4 COMB LCCOMB_X12_Y2_N6 1 " "Info: 4: + IC(0.311 ns) + CELL(0.177 ns) = 8.275 ns; Loc. = LCCOMB_X12_Y2_N6; Fanout = 1; COMB Node = 'counter:inst1\|count\[2\]~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { counter:inst1|always0~0 counter:inst1|count[2]~20 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.544 ns) 9.138 ns counter:inst1\|count\[2\]~21 5 COMB LCCOMB_X12_Y2_N18 1 " "Info: 5: + IC(0.319 ns) + CELL(0.544 ns) = 9.138 ns; Loc. = LCCOMB_X12_Y2_N18; Fanout = 1; COMB Node = 'counter:inst1\|count\[2\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { counter:inst1|count[2]~20 counter:inst1|count[2]~21 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.234 ns counter:inst1\|count\[2\] 6 REG LCFF_X12_Y2_N19 6 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 9.234 ns; Loc. = LCFF_X12_Y2_N19; Fanout = 6; REG Node = 'counter:inst1\|count\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter:inst1|count[2]~21 counter:inst1|count[2] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.687 ns ( 29.10 % ) " "Info: Total cell delay = 2.687 ns ( 29.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.547 ns ( 70.90 % ) " "Info: Total interconnect delay = 6.547 ns ( 70.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.234 ns" { Up counter:inst1|always0~3 counter:inst1|always0~0 counter:inst1|count[2]~20 counter:inst1|count[2]~21 counter:inst1|count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.234 ns" { Up {} Up~combout {} counter:inst1|always0~3 {} counter:inst1|always0~0 {} counter:inst1|count[2]~20 {} counter:inst1|count[2]~21 {} counter:inst1|count[2] {} } { 0.000ns 0.000ns 5.607ns 0.310ns 0.311ns 0.319ns 0.000ns } { 0.000ns 0.864ns 0.521ns 0.485ns 0.177ns 0.544ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.870 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'Clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 136 -8 160 152 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 136 -8 160 152 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.602 ns) 2.870 ns counter:inst1\|count\[2\] 3 REG LCFF_X12_Y2_N19 6 " "Info: 3: + IC(1.004 ns) + CELL(0.602 ns) = 2.870 ns; Loc. = LCFF_X12_Y2_N19; Fanout = 6; REG Node = 'counter:inst1\|count\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { Clock~clkctrl counter:inst1|count[2] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.72 % ) " "Info: Total cell delay = 1.628 ns ( 56.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.242 ns ( 43.28 % ) " "Info: Total interconnect delay = 1.242 ns ( 43.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.870 ns" { Clock Clock~clkctrl counter:inst1|count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.870 ns" { Clock {} Clock~combout {} Clock~clkctrl {} counter:inst1|count[2] {} } { 0.000ns 0.000ns 0.238ns 1.004ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.234 ns" { Up counter:inst1|always0~3 counter:inst1|always0~0 counter:inst1|count[2]~20 counter:inst1|count[2]~21 counter:inst1|count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.234 ns" { Up {} Up~combout {} counter:inst1|always0~3 {} counter:inst1|always0~0 {} counter:inst1|count[2]~20 {} counter:inst1|count[2]~21 {} counter:inst1|count[2] {} } { 0.000ns 0.000ns 5.607ns 0.310ns 0.311ns 0.319ns 0.000ns } { 0.000ns 0.864ns 0.521ns 0.485ns 0.177ns 0.544ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.870 ns" { Clock Clock~clkctrl counter:inst1|count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.870 ns" { Clock {} Clock~combout {} Clock~clkctrl {} counter:inst1|count[2] {} } { 0.000ns 0.000ns 0.238ns 1.004ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock MSB\[1\] counter:inst\|count\[1\] 13.307 ns register " "Info: tco from clock \"Clock\" to destination pin \"MSB\[1\]\" through register \"counter:inst\|count\[1\]\" is 13.307 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 8.235 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 8.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'Clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 136 -8 160 152 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(0.879 ns) 3.528 ns counter:inst1\|borrowBCD 2 REG LCFF_X11_Y4_N21 5 " "Info: 2: + IC(1.623 ns) + CELL(0.879 ns) = 3.528 ns; Loc. = LCFF_X11_Y4_N21; Fanout = 5; REG Node = 'counter:inst1\|borrowBCD'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { Clock counter:inst1|borrowBCD } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.278 ns) 4.819 ns inst7 3 COMB LCCOMB_X11_Y2_N26 1 " "Info: 3: + IC(1.013 ns) + CELL(0.278 ns) = 4.819 ns; Loc. = LCCOMB_X11_Y2_N26; Fanout = 1; COMB Node = 'inst7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { counter:inst1|borrowBCD inst7 } "NODE_NAME" } } { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 168 456 520 216 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.000 ns) 6.636 ns inst7~clkctrl 4 COMB CLKCTRL_G14 6 " "Info: 4: + IC(1.817 ns) + CELL(0.000 ns) = 6.636 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'inst7~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { inst7 inst7~clkctrl } "NODE_NAME" } } { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 168 456 520 216 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 8.235 ns counter:inst\|count\[1\] 5 REG LCFF_X11_Y4_N27 5 " "Info: 5: + IC(0.997 ns) + CELL(0.602 ns) = 8.235 ns; Loc. = LCFF_X11_Y4_N27; Fanout = 5; REG Node = 'counter:inst\|count\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { inst7~clkctrl counter:inst|count[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.785 ns ( 33.82 % ) " "Info: Total cell delay = 2.785 ns ( 33.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.450 ns ( 66.18 % ) " "Info: Total interconnect delay = 5.450 ns ( 66.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.235 ns" { Clock counter:inst1|borrowBCD inst7 inst7~clkctrl counter:inst|count[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.235 ns" { Clock {} Clock~combout {} counter:inst1|borrowBCD {} inst7 {} inst7~clkctrl {} counter:inst|count[1] {} } { 0.000ns 0.000ns 1.623ns 1.013ns 1.817ns 0.997ns } { 0.000ns 1.026ns 0.879ns 0.278ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.795 ns + Longest register pin " "Info: + Longest register to pin delay is 4.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst\|count\[1\] 1 REG LCFF_X11_Y4_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y4_N27; Fanout = 5; REG Node = 'counter:inst\|count\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst|count[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(2.860 ns) 4.795 ns MSB\[1\] 2 PIN PIN_W21 0 " "Info: 2: + IC(1.935 ns) + CELL(2.860 ns) = 4.795 ns; Loc. = PIN_W21; Fanout = 0; PIN Node = 'MSB\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.795 ns" { counter:inst|count[1] MSB[1] } "NODE_NAME" } } { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 168 816 992 184 "MSB\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.860 ns ( 59.65 % ) " "Info: Total cell delay = 2.860 ns ( 59.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.935 ns ( 40.35 % ) " "Info: Total interconnect delay = 1.935 ns ( 40.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.795 ns" { counter:inst|count[1] MSB[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.795 ns" { counter:inst|count[1] {} MSB[1] {} } { 0.000ns 1.935ns } { 0.000ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.235 ns" { Clock counter:inst1|borrowBCD inst7 inst7~clkctrl counter:inst|count[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.235 ns" { Clock {} Clock~combout {} counter:inst1|borrowBCD {} inst7 {} inst7~clkctrl {} counter:inst|count[1] {} } { 0.000ns 0.000ns 1.623ns 1.013ns 1.817ns 0.997ns } { 0.000ns 1.026ns 0.879ns 0.278ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.795 ns" { counter:inst|count[1] MSB[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.795 ns" { counter:inst|count[1] {} MSB[1] {} } { 0.000ns 1.935ns } { 0.000ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter:inst\|carryBCD Reset Clock 4.716 ns register " "Info: th for register \"counter:inst\|carryBCD\" (data pin = \"Reset\", clock pin = \"Clock\") is 4.716 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 8.235 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 8.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'Clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 136 -8 160 152 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(0.879 ns) 3.528 ns counter:inst1\|borrowBCD 2 REG LCFF_X11_Y4_N21 5 " "Info: 2: + IC(1.623 ns) + CELL(0.879 ns) = 3.528 ns; Loc. = LCFF_X11_Y4_N21; Fanout = 5; REG Node = 'counter:inst1\|borrowBCD'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { Clock counter:inst1|borrowBCD } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.278 ns) 4.819 ns inst7 3 COMB LCCOMB_X11_Y2_N26 1 " "Info: 3: + IC(1.013 ns) + CELL(0.278 ns) = 4.819 ns; Loc. = LCCOMB_X11_Y2_N26; Fanout = 1; COMB Node = 'inst7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { counter:inst1|borrowBCD inst7 } "NODE_NAME" } } { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 168 456 520 216 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.000 ns) 6.636 ns inst7~clkctrl 4 COMB CLKCTRL_G14 6 " "Info: 4: + IC(1.817 ns) + CELL(0.000 ns) = 6.636 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'inst7~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { inst7 inst7~clkctrl } "NODE_NAME" } } { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 168 456 520 216 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 8.235 ns counter:inst\|carryBCD 5 REG LCFF_X11_Y4_N31 3 " "Info: 5: + IC(0.997 ns) + CELL(0.602 ns) = 8.235 ns; Loc. = LCFF_X11_Y4_N31; Fanout = 3; REG Node = 'counter:inst\|carryBCD'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { inst7~clkctrl counter:inst|carryBCD } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.785 ns ( 33.82 % ) " "Info: Total cell delay = 2.785 ns ( 33.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.450 ns ( 66.18 % ) " "Info: Total interconnect delay = 5.450 ns ( 66.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.235 ns" { Clock counter:inst1|borrowBCD inst7 inst7~clkctrl counter:inst|carryBCD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.235 ns" { Clock {} Clock~combout {} counter:inst1|borrowBCD {} inst7 {} inst7~clkctrl {} counter:inst|carryBCD {} } { 0.000ns 0.000ns 1.623ns 1.013ns 1.817ns 0.997ns } { 0.000ns 1.026ns 0.879ns 0.278ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 3 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.805 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Reset 1 PIN PIN_M2 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 5; PIN Node = 'Reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "CounterBlock.bdf" "" { Schematic "C:/Users/Bassam/Desktop/Digital Project/CounterBlock.bdf" { { 16 -24 144 32 "Reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.138 ns) + CELL(0.545 ns) 3.709 ns counter:inst\|carryBCD~2 2 COMB LCCOMB_X11_Y4_N30 1 " "Info: 2: + IC(2.138 ns) + CELL(0.545 ns) = 3.709 ns; Loc. = LCCOMB_X11_Y4_N30; Fanout = 1; COMB Node = 'counter:inst\|carryBCD~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { Reset counter:inst|carryBCD~2 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.805 ns counter:inst\|carryBCD 3 REG LCFF_X11_Y4_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.805 ns; Loc. = LCFF_X11_Y4_N31; Fanout = 3; REG Node = 'counter:inst\|carryBCD'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter:inst|carryBCD~2 counter:inst|carryBCD } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Bassam/Desktop/Digital Project/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.667 ns ( 43.81 % ) " "Info: Total cell delay = 1.667 ns ( 43.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.138 ns ( 56.19 % ) " "Info: Total interconnect delay = 2.138 ns ( 56.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.805 ns" { Reset counter:inst|carryBCD~2 counter:inst|carryBCD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.805 ns" { Reset {} Reset~combout {} counter:inst|carryBCD~2 {} counter:inst|carryBCD {} } { 0.000ns 0.000ns 2.138ns 0.000ns } { 0.000ns 1.026ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.235 ns" { Clock counter:inst1|borrowBCD inst7 inst7~clkctrl counter:inst|carryBCD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.235 ns" { Clock {} Clock~combout {} counter:inst1|borrowBCD {} inst7 {} inst7~clkctrl {} counter:inst|carryBCD {} } { 0.000ns 0.000ns 1.623ns 1.013ns 1.817ns 0.997ns } { 0.000ns 1.026ns 0.879ns 0.278ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.805 ns" { Reset counter:inst|carryBCD~2 counter:inst|carryBCD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.805 ns" { Reset {} Reset~combout {} counter:inst|carryBCD~2 {} counter:inst|carryBCD {} } { 0.000ns 0.000ns 2.138ns 0.000ns } { 0.000ns 1.026ns 0.545ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 01 21:57:37 2013 " "Info: Processing ended: Tue Jan 01 21:57:37 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
