#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr 11 00:50:05 2024
# Process ID: 190148
# Current directory: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent190336 C:\Users\C27Brandon.Sweitzer\code\ece281-lab4\elevator_fsm.xpr
# Log file: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/vivado.log
# Journal file: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 740.789 ; gain = 52.672
update_compile_order -fileset sources_1
file mkdir C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new
close [ open C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd w ]
add_files C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_basys3
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 955.180 ; gain = 98.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
INFO: [Synth 8-637] synthesizing blackbox instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:148]
INFO: [Synth 8-637] synthesizing blackbox instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:155]
WARNING: [Synth 8-3848] Net seg in module/entity top_basys3 does not have driver. [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:86]
WARNING: [Synth 8-3848] Net an in module/entity top_basys3 does not have driver. [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
WARNING: [Synth 8-3917] design top_basys3 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design top_basys3 has unconnected port seg[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port seg[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port seg[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port seg[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port seg[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port seg[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port seg[0]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[0]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[0]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port btnU
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.633 ; gain = 155.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1011.633 ; gain = 155.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1011.633 ; gain = 155.020
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 15 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1364.340 ; gain = 507.727
9 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1364.340 ; gain = 507.727
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1364.340 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:148]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:155]
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'elevator_controller_fsm' (2#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
WARNING: [Synth 8-3848] Net seg in module/entity top_basys3 does not have driver. [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:86]
WARNING: [Synth 8-3848] Net an in module/entity top_basys3 does not have driver. [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (3#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
WARNING: [Synth 8-3917] design top_basys3 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design top_basys3 has unconnected port seg[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port seg[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port seg[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port seg[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port seg[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port seg[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port seg[0]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[0]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1368.453 ; gain = 4.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1368.453 ; gain = 4.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1368.453 ; gain = 4.113
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 15 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1373.656 ; gain = 9.316
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr 11 13:27:28 2024] Launched synth_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/synth_1/runme.log
[Thu Apr 11 13:27:29 2024] Launched impl_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 13:30:34 2024...
