I 000044 55 7661          1413215835726 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 40 ))
	(_version va7)
	(_time 1413215835727 2014.10.13 11:57:15)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code aeabaaf9faf8fbbbf8a9aafdbbf4aaa8aaa8afa9afabf8)
	(_entity
		(_time 1413215835721)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 42 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 43 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 45 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 49 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 51 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 53 (_architecture (_uni ))))
		(_signal (_internal fsm_ns_t fsm_type 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 56 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 58 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 60 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 62 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 64 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 66 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(12)))))
			(line__88(_architecture 1 0 88 (_assignment (_simple)(_target(16)))))
			(line__89(_architecture 2 0 89 (_assignment (_simple)(_target(20)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_target(24)))))
			(fsm(_architecture 4 0 101 (_process (_simple)(_target(10)(11)(13)(17)(21)(25))(_sensitivity(0))(_read(10)(11)(15)(27)(1)(2)(3)))))
			(abd_count_pcs(_architecture 5 0 179 (_process (_simple)(_target(14)(15))(_sensitivity(0))(_read(12)(13)(14)))))
			(pdt_count_pcs(_architecture 6 0 199 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdw_count_pcs(_architecture 7 0 219 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pds_count_pcs(_architecture 8 0 239 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(23)(24)(25)(26)))))
			(line__330(_architecture 9 0 330 (_assignment (_simple)(_alias((tx_src_rdy_n)(_string \"0"\)))(_target(5)))))
			(line__331(_architecture 10 0 331 (_assignment (_simple)(_alias((tx_sof_n)(_string \"0"\)))(_target(6)))))
			(line__332(_architecture 11 0 332 (_assignment (_simple)(_alias((tx_eof_n)(_string \"0"\)))(_target(7)))))
			(line__333(_architecture 12 0 333 (_assignment (_simple)(_target(8)))))
			(line__334(_architecture 13 0 334 (_assignment (_simple)(_alias((tx_rem)(_string \"0"\)))(_target(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 4730          1413215835891 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413215835892 2014.10.13 11:57:15)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5a5f5f590a0c0f4f0a544d000e5c0f5f0c5d5e5c58)
	(_entity
		(_time 1413215835886)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 71 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((trigger)(trigger))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 46 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 47 (_architecture (_code 5))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~132 0 64 (_architecture (_uni ))))
		(_process
			(line__90(_architecture 0 0 90 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_target(1)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_target(2)))))
			(trg_pcs(_architecture 3 0 94 (_process (_wait_for)(_target(3)))))
			(full_pcs(_architecture 4 0 111 (_process (_simple)(_target(11))(_sensitivity(0)(10))(_read(11(12))(11(15))(11(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 6 -1
	)
)
I 000044 55 7661          1413216048938 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 40 ))
	(_version va7)
	(_time 1413216048939 2014.10.13 12:00:48)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8584808b81d3d090d38281d690df8183818384828480d3)
	(_entity
		(_time 1413215835720)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 42 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 43 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 45 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 49 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 51 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 53 (_architecture (_uni ))))
		(_signal (_internal fsm_ns_t fsm_type 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 56 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 58 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 60 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 62 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 64 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 66 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(12)))))
			(line__88(_architecture 1 0 88 (_assignment (_simple)(_target(16)))))
			(line__89(_architecture 2 0 89 (_assignment (_simple)(_target(20)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_target(24)))))
			(fsm(_architecture 4 0 101 (_process (_simple)(_target(10)(11)(13)(17)(21)(25))(_sensitivity(0))(_read(10)(11)(15)(27)(1)(2)(3)))))
			(abd_count_pcs(_architecture 5 0 179 (_process (_simple)(_target(14)(15))(_sensitivity(0))(_read(12)(13)(14)))))
			(pdt_count_pcs(_architecture 6 0 199 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdw_count_pcs(_architecture 7 0 219 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pds_count_pcs(_architecture 8 0 239 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(23)(24)(25)(26)))))
			(line__330(_architecture 9 0 330 (_assignment (_simple)(_alias((tx_src_rdy_n)(_string \"0"\)))(_target(5)))))
			(line__331(_architecture 10 0 331 (_assignment (_simple)(_alias((tx_sof_n)(_string \"0"\)))(_target(6)))))
			(line__332(_architecture 11 0 332 (_assignment (_simple)(_alias((tx_eof_n)(_string \"0"\)))(_target(7)))))
			(line__333(_architecture 12 0 333 (_assignment (_simple)(_target(8)))))
			(line__334(_architecture 13 0 334 (_assignment (_simple)(_alias((tx_rem)(_string \"0"\)))(_target(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 4730          1413216049135 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413216049136 2014.10.13 12:00:49)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5051565351060545005e470a045605550657545652)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 71 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((trigger)(trigger))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 46 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 47 (_architecture (_code 5))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~132 0 64 (_architecture (_uni ))))
		(_process
			(line__90(_architecture 0 0 90 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_target(1)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_target(2)))))
			(trg_pcs(_architecture 3 0 94 (_process (_wait_for)(_target(3)))))
			(full_pcs(_architecture 4 0 111 (_process (_simple)(_target(11))(_sensitivity(0)(10))(_read(11(12))(11(15))(11(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 6 -1
	)
)
I 000044 55 7657          1413216171105 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 40 ))
	(_version va7)
	(_time 1413216171106 2014.10.13 12:02:51)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b9bbe8edb1efecacefbebdeaace3bdbfbdbfb8beb8bcef)
	(_entity
		(_time 1413215835720)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 42 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 43 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 45 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 49 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 51 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 53 (_architecture (_uni ))))
		(_signal (_internal fsm_ct_t fsm_type 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 56 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 58 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 60 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 62 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 64 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 66 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(12)))))
			(line__88(_architecture 1 0 88 (_assignment (_simple)(_target(16)))))
			(line__89(_architecture 2 0 89 (_assignment (_simple)(_target(20)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_target(24)))))
			(fsm(_architecture 4 0 101 (_process (_simple)(_target(10)(11)(13)(17)(21)(25))(_sensitivity(0))(_read(10)(15)(27)(1)(2)(3)))))
			(abd_count_pcs(_architecture 5 0 179 (_process (_simple)(_target(14)(15))(_sensitivity(0))(_read(12)(13)(14)))))
			(pdt_count_pcs(_architecture 6 0 199 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdw_count_pcs(_architecture 7 0 219 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pds_count_pcs(_architecture 8 0 239 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(23)(24)(25)(26)))))
			(line__330(_architecture 9 0 330 (_assignment (_simple)(_alias((tx_src_rdy_n)(_string \"0"\)))(_target(5)))))
			(line__331(_architecture 10 0 331 (_assignment (_simple)(_alias((tx_sof_n)(_string \"0"\)))(_target(6)))))
			(line__332(_architecture 11 0 332 (_assignment (_simple)(_alias((tx_eof_n)(_string \"0"\)))(_target(7)))))
			(line__333(_architecture 12 0 333 (_assignment (_simple)(_target(8)))))
			(line__334(_architecture 13 0 334 (_assignment (_simple)(_alias((tx_rem)(_string \"0"\)))(_target(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 4730          1413216171312 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413216171313 2014.10.13 12:02:51)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9496c69b91c2c181c49a83cec092c191c293909296)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 71 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((trigger)(trigger))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 46 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 47 (_architecture (_code 5))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~132 0 64 (_architecture (_uni ))))
		(_process
			(line__90(_architecture 0 0 90 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_target(1)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_target(2)))))
			(trg_pcs(_architecture 3 0 94 (_process (_wait_for)(_target(3)))))
			(full_pcs(_architecture 4 0 111 (_process (_simple)(_target(11))(_sensitivity(0)(10))(_read(11(12))(11(15))(11(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 6 -1
	)
)
I 000044 55 7581          1413216210636 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 40 ))
	(_version va7)
	(_time 1413216210637 2014.10.13 12:03:30)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 247729202172713172232071317e202220222523252172)
	(_entity
		(_time 1413215835720)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 42 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 43 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 45 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 49 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 51 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 59 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_process
			(line__86(_architecture 0 0 86 (_assignment (_simple)(_target(11)))))
			(line__87(_architecture 1 0 87 (_assignment (_simple)(_target(15)))))
			(line__88(_architecture 2 0 88 (_assignment (_simple)(_target(19)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(23)))))
			(fsm(_architecture 4 0 100 (_process (_simple)(_target(10)(12)(16)(20)(24))(_sensitivity(0))(_read(10)(14)(26)(1)(2)(3)))))
			(abd_count_pcs(_architecture 5 0 177 (_process (_simple)(_target(13)(14))(_sensitivity(0))(_read(11)(12)(13)))))
			(pdt_count_pcs(_architecture 6 0 197 (_process (_simple)(_target(17)(18))(_sensitivity(0))(_read(15)(16)(17)))))
			(pdw_count_pcs(_architecture 7 0 217 (_process (_simple)(_target(21)(22))(_sensitivity(0))(_read(19)(20)(21)))))
			(pds_count_pcs(_architecture 8 0 237 (_process (_simple)(_target(25)(26))(_sensitivity(0))(_read(22)(23)(24)(25)))))
			(line__328(_architecture 9 0 328 (_assignment (_simple)(_alias((tx_src_rdy_n)(_string \"0"\)))(_target(5)))))
			(line__329(_architecture 10 0 329 (_assignment (_simple)(_alias((tx_sof_n)(_string \"0"\)))(_target(6)))))
			(line__330(_architecture 11 0 330 (_assignment (_simple)(_alias((tx_eof_n)(_string \"0"\)))(_target(7)))))
			(line__331(_architecture 12 0 331 (_assignment (_simple)(_target(8)))))
			(line__332(_architecture 13 0 332 (_assignment (_simple)(_alias((tx_rem)(_string \"0"\)))(_target(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 4730          1413216210845 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413216210846 2014.10.13 12:03:30)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code feadf3aeaaa8abebaef0e9a4aaf8abfba8f9faf8fc)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 71 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((trigger)(trigger))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 46 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 47 (_architecture (_code 5))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~132 0 64 (_architecture (_uni ))))
		(_process
			(line__90(_architecture 0 0 90 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_target(1)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_target(2)))))
			(trg_pcs(_architecture 3 0 94 (_process (_wait_for)(_target(3)))))
			(full_pcs(_architecture 4 0 111 (_process (_simple)(_target(11))(_sensitivity(0)(10))(_read(11(12))(11(15))(11(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 6 -1
	)
)
I 000044 55 7581          1413216265802 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 40 ))
	(_version va7)
	(_time 1413216265803 2014.10.13 12:04:25)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code adf8a9faf8fbf8b8fbaaa9f8b8f7a9aba9abacaaaca8fb)
	(_entity
		(_time 1413215835720)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 42 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 43 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 45 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 49 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 51 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 59 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_process
			(line__86(_architecture 0 0 86 (_assignment (_simple)(_target(11)))))
			(line__87(_architecture 1 0 87 (_assignment (_simple)(_target(15)))))
			(line__88(_architecture 2 0 88 (_assignment (_simple)(_target(19)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(23)))))
			(fsm(_architecture 4 0 100 (_process (_simple)(_target(10)(12)(16)(20)(24))(_sensitivity(0))(_read(10)(14)(26)(1)(2)(3)))))
			(abd_count_pcs(_architecture 5 0 177 (_process (_simple)(_target(13)(14))(_sensitivity(0))(_read(11)(12)(13)))))
			(pdt_count_pcs(_architecture 6 0 197 (_process (_simple)(_target(17)(18))(_sensitivity(0))(_read(15)(16)(17)))))
			(pdw_count_pcs(_architecture 7 0 217 (_process (_simple)(_target(21)(22))(_sensitivity(0))(_read(19)(20)(21)))))
			(pds_count_pcs(_architecture 8 0 237 (_process (_simple)(_target(25)(26))(_sensitivity(0))(_read(22)(23)(24)(25)))))
			(line__328(_architecture 9 0 328 (_assignment (_simple)(_alias((tx_src_rdy_n)(_string \"0"\)))(_target(5)))))
			(line__329(_architecture 10 0 329 (_assignment (_simple)(_alias((tx_sof_n)(_string \"0"\)))(_target(6)))))
			(line__330(_architecture 11 0 330 (_assignment (_simple)(_alias((tx_eof_n)(_string \"0"\)))(_target(7)))))
			(line__331(_architecture 12 0 331 (_assignment (_simple)(_target(8)))))
			(line__332(_architecture 13 0 332 (_assignment (_simple)(_alias((tx_rem)(_string \"0"\)))(_target(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 4730          1413216266019 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413216266020 2014.10.13 12:04:26)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 782d7d79712e2d6d28766f222c7e2d7d2e7f7c7e7a)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 71 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((trigger)(trigger))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 46 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 47 (_architecture (_code 5))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~132 0 64 (_architecture (_uni ))))
		(_process
			(line__90(_architecture 0 0 90 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_target(1)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_target(2)))))
			(trg_pcs(_architecture 3 0 94 (_process (_wait_for)(_target(3)))))
			(full_pcs(_architecture 4 0 111 (_process (_simple)(_target(11))(_sensitivity(0)(10))(_read(11(12))(11(15))(11(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 6 -1
	)
)
I 000044 55 7490          1413216371882 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 40 ))
	(_version va7)
	(_time 1413216371883 2014.10.13 12:06:11)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fefdafaeaaa8abeba8f9faabeba4faf8faf8fff9fffba8)
	(_entity
		(_time 1413215835720)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 42 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 43 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 45 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 49 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 51 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 59 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_process
			(line__86(_architecture 0 0 86 (_assignment (_simple)(_target(11)))))
			(line__87(_architecture 1 0 87 (_assignment (_simple)(_target(15)))))
			(line__88(_architecture 2 0 88 (_assignment (_simple)(_target(19)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(23)))))
			(fsm(_architecture 4 0 100 (_process (_simple)(_target(10)(12)(16)(20)(24))(_sensitivity(0))(_read(10)(14)(26)(1)(2)(3)))))
			(abd_count_pcs(_architecture 5 0 177 (_process (_simple)(_target(13)(14))(_sensitivity(0))(_read(11)(12)(13)))))
			(pdt_count_pcs(_architecture 6 0 197 (_process (_simple)(_target(17)(18))(_sensitivity(0))(_read(15)(16)(17)))))
			(pdw_count_pcs(_architecture 7 0 217 (_process (_simple)(_target(21)(22))(_sensitivity(0))(_read(19)(20)(21)))))
			(pds_count_pcs(_architecture 8 0 237 (_process (_simple)(_target(25)(26))(_sensitivity(0))(_read(22)(23)(24)(25)))))
			(line__328(_architecture 9 0 328 (_assignment (_simple)(_alias((tx_src_rdy_n)(_string \"0"\)))(_target(5)))))
			(line__329(_architecture 10 0 329 (_assignment (_simple)(_alias((tx_sof_n)(_string \"0"\)))(_target(6)))))
			(line__330(_architecture 11 0 330 (_assignment (_simple)(_alias((tx_eof_n)(_string \"0"\)))(_target(7)))))
			(line__331(_architecture 12 0 331 (_assignment (_simple)(_target(8)))))
			(line__332(_architecture 13 0 332 (_assignment (_simple)(_alias((tx_rem)(_string \"0"\)))(_target(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 4730          1413216372085 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413216372086 2014.10.13 12:06:12)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c9ca9b9cc19f9cdc99c7de939dcf9ccc9fcecdcfcb)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 71 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((trigger)(trigger))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 46 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 47 (_architecture (_code 5))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~132 0 64 (_architecture (_uni ))))
		(_process
			(line__90(_architecture 0 0 90 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_target(1)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_target(2)))))
			(trg_pcs(_architecture 3 0 94 (_process (_wait_for)(_target(3)))))
			(full_pcs(_architecture 4 0 111 (_process (_simple)(_target(11))(_sensitivity(0)(10))(_read(11(12))(11(15))(11(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 6 -1
	)
)
I 000044 55 8009          1413219553398 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413219553399 2014.10.13 12:59:13)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 401317424116155516474244551a444644464147414516)
	(_entity
		(_time 1413219553388)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 73 (_architecture (_uni ))))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_target(13)))))
			(line__90(_architecture 1 0 90 (_assignment (_simple)(_target(17)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(21)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_target(25)))))
			(fsm(_architecture 4 0 103 (_process (_simple)(_target(12)(14)(18)(22)(26))(_sensitivity(0))(_read(12)(16)(28)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 180 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 200 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 220 (_process (_simple)(_target(23)(24))(_sensitivity(0))(_read(21)(22)(23)))))
			(pds_count_pcs(_architecture 8 0 240 (_process (_simple)(_target(27)(28))(_sensitivity(0))(_read(24)(25)(26)(27)))))
			(tdc_pcs(_architecture 9 0 262 (_process (_simple)(_target(29))(_sensitivity(0))(_read(29)(1)))))
			(ll_pcs(_architecture 10 0 332 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(0))(_read(23)(29)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 514 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000044 55 8009          1413219632775 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413219632776 2014.10.13 13:00:32)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 4e4a484c1a181b5b18494c4a5b144a484a484f494f4b18)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 73 (_architecture (_uni ))))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_target(13)))))
			(line__90(_architecture 1 0 90 (_assignment (_simple)(_target(17)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(21)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_target(25)))))
			(fsm(_architecture 4 0 103 (_process (_simple)(_target(12)(14)(18)(22)(26))(_sensitivity(0))(_read(12)(16)(28)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 180 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 200 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 220 (_process (_simple)(_target(23)(24))(_sensitivity(0))(_read(21)(22)(23)))))
			(pds_count_pcs(_architecture 8 0 240 (_process (_simple)(_target(27)(28))(_sensitivity(0))(_read(24)(25)(26)(27)))))
			(tdc_pcs(_architecture 9 0 262 (_process (_simple)(_target(29))(_sensitivity(0))(_read(29)(1)))))
			(ll_pcs(_architecture 10 0 332 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(0))(_read(23)(29)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 514 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000044 55 8009          1413219793998 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413219794002 2014.10.13 13:03:14)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1916151e114f4c0c4f1e1b1d0c431d1f1d1f181e181c4f)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 73 (_architecture (_uni ))))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_target(13)))))
			(line__90(_architecture 1 0 90 (_assignment (_simple)(_target(17)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(21)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_target(25)))))
			(fsm(_architecture 4 0 103 (_process (_simple)(_target(12)(14)(18)(22)(26))(_sensitivity(0))(_read(12)(16)(28)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 180 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 200 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 220 (_process (_simple)(_target(23)(24))(_sensitivity(0))(_read(21)(22)(23)))))
			(pds_count_pcs(_architecture 8 0 240 (_process (_simple)(_target(27)(28))(_sensitivity(0))(_read(24)(25)(26)(27)))))
			(tdc_pcs(_architecture 9 0 262 (_process (_simple)(_target(29))(_sensitivity(0))(_read(29)(1)))))
			(ll_pcs(_architecture 10 0 332 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(0))(_read(23)(29)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 514 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 5840          1413219794210 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413219794211 2014.10.13 13:03:14)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e4ebe8b7e1b2b1f1b5ebf3beb0e2b1e1b2e3e0e2e6)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 6))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(trg_pcs(_architecture 3 0 100 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 4 0 112 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 5 0 128 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(13(12))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 7 -1
	)
)
I 000044 55 8007          1413219837897 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413219837898 2014.10.13 13:03:57)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9496939b91c2c181c293969081ce9092909295939591c2)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 73 (_architecture (_uni ))))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_target(13)))))
			(line__90(_architecture 1 0 90 (_assignment (_simple)(_target(17)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(21)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_target(25)))))
			(fsm(_architecture 4 0 103 (_process (_simple)(_target(12)(14)(18)(22)(26))(_sensitivity(0))(_read(12)(16)(28)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 180 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 200 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 220 (_process (_simple)(_target(23)(24))(_sensitivity(0))(_read(21)(22)(23)))))
			(pds_count_pcs(_architecture 8 0 240 (_process (_simple)(_target(27)(28))(_sensitivity(0))(_read(24)(25)(26)(27)))))
			(tdc_pcs(_architecture 9 0 262 (_process (_simple)(_target(29))(_sensitivity(0))(_read(29)(1)))))
			(ll_pcs(_architecture 10 0 332 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(0))(_read(23)(29)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 5840          1413219838107 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413219838108 2014.10.13 13:03:58)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5e5c5e5d0a080b4b0f5149040a580b5b08595a585c)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 6))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(trg_pcs(_architecture 3 0 100 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 4 0 112 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 5 0 128 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(13(12))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 7 -1
	)
)
I 000044 55 8011          1413220054354 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413220054355 2014.10.13 13:07:34)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 171812101141420241101540024d131113111610161241)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 73 (_architecture (_uni ))))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_target(13)))))
			(line__90(_architecture 1 0 90 (_assignment (_simple)(_target(17)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(21)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_target(25)))))
			(fsm(_architecture 4 0 103 (_process (_simple)(_target(12)(14)(18)(22)(26))(_sensitivity(0))(_read(12)(16)(28)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 180 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 200 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 220 (_process (_simple)(_target(23)(24))(_sensitivity(0))(_read(21)(22)(23)))))
			(pds_count_pcs(_architecture 8 0 240 (_process (_simple)(_target(27)(28))(_sensitivity(0))(_read(24)(25)(26)(27)))))
			(tdc_pcs(_architecture 9 0 262 (_process (_simple)(_target(29))(_sensitivity(0))(_read(29)(1)))))
			(ll_pcs(_architecture 10 0 332 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(0))(_read(23)(24)(29)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 5840          1413220054561 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413220054562 2014.10.13 13:07:34)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e2ede7b1e1b4b7f7b3edf5b8b6e4b7e7b4e5e6e4e0)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 6))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(trg_pcs(_architecture 3 0 100 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 4 0 112 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 5 0 128 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(13(12))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 7 -1
	)
)
I 000044 55 8011          1413220082943 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413220082944 2014.10.13 13:08:02)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code caccce9f9a9c9fdf9ccdc89ddf90cecccecccbcdcbcf9c)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 73 (_architecture (_uni ))))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_target(13)))))
			(line__90(_architecture 1 0 90 (_assignment (_simple)(_target(17)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(21)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_target(25)))))
			(fsm(_architecture 4 0 103 (_process (_simple)(_target(12)(14)(18)(22)(26))(_sensitivity(0))(_read(12)(16)(28)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 180 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 200 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 220 (_process (_simple)(_target(23)(24))(_sensitivity(0))(_read(21)(22)(23)))))
			(pds_count_pcs(_architecture 8 0 240 (_process (_simple)(_target(27)(28))(_sensitivity(0))(_read(24)(25)(26)(27)))))
			(tdc_pcs(_architecture 9 0 262 (_process (_simple)(_target(29))(_sensitivity(0))(_read(29)(1)))))
			(ll_pcs(_architecture 10 0 332 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(0))(_read(23)(24)(29)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 5840          1413220083168 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413220083169 2014.10.13 13:08:03)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a4a2a1f3a1f2f1b1f5abb3fef0a2f1a1f2a3a0a2a6)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 6))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(trg_pcs(_architecture 3 0 100 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 4 0 112 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 5 0 128 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(13(12))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 7 -1
	)
)
I 000044 55 8011          1413220118558 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413220118559 2014.10.13 13:08:38)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e9e7bfbae1bfbcfcbfeeebbefcb3edefedefe8eee8ecbf)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 73 (_architecture (_uni ))))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_target(13)))))
			(line__90(_architecture 1 0 90 (_assignment (_simple)(_target(17)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(21)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_target(25)))))
			(fsm(_architecture 4 0 103 (_process (_simple)(_target(12)(14)(18)(22)(26))(_sensitivity(0))(_read(12)(16)(28)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 180 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 200 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 220 (_process (_simple)(_target(23)(24))(_sensitivity(0))(_read(21)(22)(23)))))
			(pds_count_pcs(_architecture 8 0 240 (_process (_simple)(_target(27)(28))(_sensitivity(0))(_read(24)(25)(26)(27)))))
			(tdc_pcs(_architecture 9 0 262 (_process (_simple)(_target(29))(_sensitivity(0))(_read(29)(1)))))
			(ll_pcs(_architecture 10 0 332 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(0))(_read(23)(24)(29)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 5840          1413220118765 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413220118766 2014.10.13 13:08:38)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b4bae3e0b1e2e1a1e5bba3eee0b2e1b1e2b3b0b2b6)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 6))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(trg_pcs(_architecture 3 0 100 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 4 0 112 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 5 0 128 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(13(12))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 7 -1
	)
)
I 000044 55 8220          1413220264176 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413220264177 2014.10.13 13:11:04)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b4e1b4e0b1e2e1a1e2b3b6bba1eeb0b2b0b2b5b3b5b1e2)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_architecture (_uni ))))
		(_process
			(line__90(_architecture 0 0 90 (_assignment (_simple)(_target(13)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_target(17)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_target(21)))))
			(line__93(_architecture 3 0 93 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 104 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(29)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 181 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 201 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 221 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)))))
			(pds_count_pcs(_architecture 8 0 247 (_process (_simple)(_target(28)(29))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 269 (_process (_simple)(_target(30))(_sensitivity(0))(_read(30)(1)))))
			(ll_pcs(_architecture 10 0 339 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(30)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 5840          1413220264393 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413220264394 2014.10.13 13:11:04)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8fda8e81d8d9da9ade8098d5db89da8ad9888b898d)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 6))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(trg_pcs(_architecture 3 0 100 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 4 0 112 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 5 0 128 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(13(12))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 7 -1
	)
)
I 000044 55 8220          1413220410264 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413220410265 2014.10.13 13:13:30)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 63333163613536763564616c7639676567656264626635)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_architecture (_uni ))))
		(_process
			(line__90(_architecture 0 0 90 (_assignment (_simple)(_target(13)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_target(17)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_target(21)))))
			(line__93(_architecture 3 0 93 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 104 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(29)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 181 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 201 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 221 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)))))
			(pds_count_pcs(_architecture 8 0 247 (_process (_simple)(_target(28)(29))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 269 (_process (_simple)(_target(30))(_sensitivity(0))(_read(30)(1)))))
			(ll_pcs(_architecture 10 0 339 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(30)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 5840          1413220410469 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413220410470 2014.10.13 13:13:30)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1e181a194a484b0b4f1109444a184b1b48191a181c)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 6))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(trg_pcs(_architecture 3 0 100 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 4 0 112 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 5 0 128 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(13(12))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 7 -1
	)
)
I 000044 55 8224          1413220513871 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413220513872 2014.10.13 13:15:13)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 131c1314114546064514111c0649171517151214121645)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_architecture (_uni ))))
		(_process
			(line__90(_architecture 0 0 90 (_assignment (_simple)(_target(13)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_target(17)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_target(21)))))
			(line__93(_architecture 3 0 93 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 104 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(29)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 181 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 201 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 221 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)))))
			(pds_count_pcs(_architecture 8 0 247 (_process (_simple)(_target(28)(29))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 269 (_process (_simple)(_target(30))(_sensitivity(0))(_read(30)(1)))))
			(ll_pcs(_architecture 10 0 339 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(30)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 5840          1413220514081 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413220514082 2014.10.13 13:15:14)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code ded1de8c8a888bcb8fd1c9848ad88bdb88d9dad8dc)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 6))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(trg_pcs(_architecture 3 0 100 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 4 0 112 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 5 0 128 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(13(12))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 7 -1
	)
)
I 000044 55 8330          1413220608680 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413220608681 2014.10.13 13:16:48)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 656367656133307033626731703f616361636462646033)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 75 (_architecture (_uni ))))
		(_process
			(line__91(_architecture 0 0 91 (_assignment (_simple)(_target(13)))))
			(line__92(_architecture 1 0 92 (_assignment (_simple)(_target(17)))))
			(line__93(_architecture 2 0 93 (_assignment (_simple)(_target(21)))))
			(line__94(_architecture 3 0 94 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 105 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(29)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 182 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 202 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 222 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)))))
			(pds_count_pcs(_architecture 8 0 248 (_process (_simple)(_target(28)(29))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 270 (_process (_simple)(_target(30))(_sensitivity(0))(_read(30)(1)))))
			(ll_pcs(_architecture 10 0 340 (_process (_simple)(_target(31)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(30)(31)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 5840          1413220608878 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413220608879 2014.10.13 13:16:48)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2026232421767535712f377a742675257627242622)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 6))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(trg_pcs(_architecture 3 0 100 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 4 0 112 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 5 0 128 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(13(12))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 7 -1
	)
)
I 000044 55 8437          1413220723088 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413220723089 2014.10.13 13:18:43)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 500551535106054506575202450a545654565157515506)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 75 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_target(13)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_target(17)))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_target(21)))))
			(line__95(_architecture 3 0 95 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 106 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(29)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 183 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 203 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 223 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)))))
			(pds_count_pcs(_architecture 8 0 249 (_process (_simple)(_target(28)(29))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 271 (_process (_simple)(_target(30))(_sensitivity(0))(_read(30)(1)))))
			(ll_pcs(_architecture 10 0 341 (_process (_simple)(_target(31)(32)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(30)(31)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 5840          1413220723301 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413220723302 2014.10.13 13:18:43)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1b4e191c484d4e0e4a140c414f1d4e1e4d1c1f1d19)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 6))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(trg_pcs(_architecture 3 0 100 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 4 0 112 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 5 0 128 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(13(12))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 7 -1
	)
)
I 000044 55 8437          1413220811320 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413220811321 2014.10.13 13:20:11)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code ebecbbb8b8bdbefebdece9b9feb1efedefedeaeceaeebd)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 75 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_target(13)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_target(17)))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_target(21)))))
			(line__95(_architecture 3 0 95 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 106 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(29)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 183 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 203 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 223 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)))))
			(pds_count_pcs(_architecture 8 0 249 (_process (_simple)(_target(28)(29))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 271 (_process (_simple)(_target(30))(_sensitivity(0))(_read(30)(1)))))
			(ll_pcs(_architecture 10 0 341 (_process (_simple)(_target(31)(32)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(30)(31)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 5840          1413220811517 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413220811518 2014.10.13 13:20:11)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b6b1e7e2b1e0e3a3e7b9a1ece2b0e3b3e0b1b2b0b4)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 6))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(trg_pcs(_architecture 3 0 100 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 4 0 112 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 5 0 128 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(13(12))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 7 -1
	)
)
I 000044 55 8437          1413221307361 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413221307362 2014.10.13 13:28:27)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8fd8dd81d8d9da9ad9888ddd9ad58b898b898e888e8ad9)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 75 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_target(13)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_target(17)))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_target(21)))))
			(line__95(_architecture 3 0 95 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 106 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(29)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 183 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 203 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 223 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)))))
			(pds_count_pcs(_architecture 8 0 249 (_process (_simple)(_target(28)(29))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 271 (_process (_simple)(_target(30))(_sensitivity(0))(_read(30)(1)))))
			(ll_pcs(_architecture 10 0 341 (_process (_simple)(_target(31)(32)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(30)(31)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000044 55 8437          1413221328248 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413221328249 2014.10.13 13:28:48)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 282e2d2c217e7d3d7e2f2a7a3d722c2e2c2e292f292d7e)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 75 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_target(13)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_target(17)))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_target(21)))))
			(line__95(_architecture 3 0 95 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 106 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(29)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 183 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 203 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 223 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)))))
			(pds_count_pcs(_architecture 8 0 249 (_process (_simple)(_target(28)(29))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 271 (_process (_simple)(_target(30))(_sensitivity(0))(_read(30)(1)))))
			(ll_pcs(_architecture 10 0 341 (_process (_simple)(_target(31)(32)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(30)(31)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 5855          1413221328457 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413221328458 2014.10.13 13:28:48)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f3f5f6a3f1a5a6e6a2fce4a9a7f5a6f6a5f4f7f5f1)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 6))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(trg_pcs(_architecture 3 0 100 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 4 0 112 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 5 0 128 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 7 -1
	)
)
I 000044 55 8437          1413221424486 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413221424487 2014.10.13 13:30:24)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 151418121143400043121747004f111311131412141043)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 75 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_target(13)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_target(17)))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_target(21)))))
			(line__95(_architecture 3 0 95 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 106 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(29)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 183 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 203 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 223 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)))))
			(pds_count_pcs(_architecture 8 0 249 (_process (_simple)(_target(28)(29))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 271 (_process (_simple)(_target(30))(_sensitivity(0))(_read(30)(1)))))
			(ll_pcs(_architecture 10 0 341 (_process (_simple)(_target(31)(32)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(30)(31)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 6004          1413221424698 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413221424699 2014.10.13 13:30:24)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e0e1edb3e1b6b5f5b1b7f7bab4e6b5e5b6e7e4e6e2)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_alias((tx_dst_rdy_n)(dst_reg(3))))(_simpleassign BUF)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8440          1413221530621 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413221530622 2014.10.13 13:32:10)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a4a3a7f3a1f2f1b1f2a3a6f6b1fea0a2a0a2a5a3a5a1f2)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 75 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_target(13)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_target(17)))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_target(21)))))
			(line__95(_architecture 3 0 95 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 106 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(29)(1)(2)(4)(6)))))
			(abd_count_pcs(_architecture 5 0 183 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 203 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 223 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)))))
			(pds_count_pcs(_architecture 8 0 249 (_process (_simple)(_target(28)(29))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 271 (_process (_simple)(_target(30))(_sensitivity(0))(_read(30)(1)))))
			(ll_pcs(_architecture 10 0 341 (_process (_simple)(_target(31)(32)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(30)(31)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 6004          1413221530824 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413221530825 2014.10.13 13:32:10)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6f68636f38393a7a3e3878353b693a6a39686b696d)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_alias((tx_dst_rdy_n)(dst_reg(3))))(_simpleassign BUF)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8440          1413221697346 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413221697347 2014.10.13 13:34:57)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e3b4e5b0e1b5b6f6b5e4e1b3f6b9e7e5e7e5e2e4e2e6b5)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 75 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_target(13)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_target(17)))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_target(21)))))
			(line__95(_architecture 3 0 95 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 106 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(29)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 183 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 203 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 223 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)(6)))))
			(pds_count_pcs(_architecture 8 0 251 (_process (_simple)(_target(28)(29))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 273 (_process (_simple)(_target(30))(_sensitivity(0))(_read(30)(1)))))
			(ll_pcs(_architecture 10 0 343 (_process (_simple)(_target(31)(32)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(30)(31)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 6004          1413221697544 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413221697545 2014.10.13 13:34:57)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code adfaaafaf8fbf8b8fcfabaf7f9abf8a8fbaaa9abaf)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_alias((tx_dst_rdy_n)(dst_reg(3))))(_simpleassign BUF)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8443          1413221749071 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413221749072 2014.10.13 13:35:49)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f5f5a2a5f1a3a0e0a3f2f7a5e0aff1f3f1f3f4f2f4f0a3)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 75 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_target(13)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_target(17)))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_target(21)))))
			(line__95(_architecture 3 0 95 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 106 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(29)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 183 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 203 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 223 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)(6)))))
			(pds_count_pcs(_architecture 8 0 251 (_process (_simple)(_target(28)(29))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 273 (_process (_simple)(_target(30))(_sensitivity(0))(_read(30)(1)))))
			(ll_pcs(_architecture 10 0 343 (_process (_simple)(_target(31)(32)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(30)(31)(32)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 6004          1413221749277 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413221749278 2014.10.13 13:35:49)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code bfbfefebe8e9eaaaeee8a8e5ebb9eabae9b8bbb9bd)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_alias((tx_dst_rdy_n)(dst_reg(3))))(_simpleassign BUF)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8443          1413221819265 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413221819266 2014.10.13 13:36:59)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1d1c4f1a484b48084b1a1f4d0847191b191b1c1a1c184b)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 75 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_target(13)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_target(17)))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_target(21)))))
			(line__95(_architecture 3 0 95 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 106 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(29)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 183 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 203 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 223 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)(6)))))
			(pds_count_pcs(_architecture 8 0 251 (_process (_simple)(_target(28)(29))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 273 (_process (_simple)(_target(30))(_sensitivity(0))(_read(30)(1)))))
			(ll_pcs(_architecture 10 0 343 (_process (_simple)(_target(31)(32)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(30)(31)(32)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 6004          1413221819422 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413221819423 2014.10.13 13:36:59)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b9b8ebedb1efecace8eeaee3edbfecbcefbebdbfbb)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_alias((tx_dst_rdy_n)(dst_reg(3))))(_simpleassign BUF)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8443          1413221905962 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413221905963 2014.10.13 13:38:25)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code bfedbaebe8e9eaaae9b8bdefaae5bbb9bbb9beb8bebae9)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 75 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_target(13)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_target(17)))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_target(21)))))
			(line__95(_architecture 3 0 95 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 106 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(29)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 183 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 203 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 223 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)(6)))))
			(pds_count_pcs(_architecture 8 0 251 (_process (_simple)(_target(28)(29))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 273 (_process (_simple)(_target(30))(_sensitivity(0))(_read(30)(1)))))
			(ll_pcs(_architecture 10 0 343 (_process (_simple)(_target(31)(32)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(30)(31)(32)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 6004          1413221906176 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413221906177 2014.10.13 13:38:26)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9ac89c95cacccf8fcbcd8dc0ce9ccf9fcc9d9e9c98)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_alias((tx_dst_rdy_n)(dst_reg(3))))(_simpleassign BUF)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8443          1413221953080 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413221953081 2014.10.13 13:39:13)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c7c9ca92c19192d291c0c597d29dc3c1c3c1c6c0c6c291)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 75 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_target(13)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_target(17)))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_target(21)))))
			(line__95(_architecture 3 0 95 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 106 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(29)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 183 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 203 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 223 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)(6)))))
			(pds_count_pcs(_architecture 8 0 251 (_process (_simple)(_target(28)(29))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 273 (_process (_simple)(_target(30))(_sensitivity(0))(_read(30)(1)))))
			(ll_pcs(_architecture 10 0 343 (_process (_simple)(_target(31)(32)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(30)(31)(32)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 6004          1413221953290 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413221953291 2014.10.13 13:39:13)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a2acf7f5a1f4f7b7f3f5b5f8f6a4f7a7f4a5a6a4a0)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_alias((tx_dst_rdy_n)(dst_reg(3))))(_simpleassign BUF)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8443          1413222006073 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413222006074 2014.10.13 13:40:06)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c9cac59cc19f9cdc9fcecb99dc93cdcfcdcfc8cec8cc9f)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 75 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_target(13)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_target(17)))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_target(21)))))
			(line__95(_architecture 3 0 95 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 106 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(29)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 183 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 203 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 223 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)(6)))))
			(pds_count_pcs(_architecture 8 0 251 (_process (_simple)(_target(28)(29))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 273 (_process (_simple)(_target(30))(_sensitivity(0))(_read(30)(1)))))
			(ll_pcs(_architecture 10 0 343 (_process (_simple)(_target(31)(32)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(30)(31)(32)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 6004          1413222006284 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413222006285 2014.10.13 13:40:06)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a3a0aef4a1f5f6b6f2f4b4f9f7a5f6a6f5a4a7a5a1)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_alias((tx_dst_rdy_n)(dst_reg(3))))(_simpleassign BUF)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8443          1413222437421 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413222437422 2014.10.13 13:47:17)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a8fbf8ffa1fefdbdfeafaaf8bdf2acaeacaea9afa9adfe)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 75 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_target(13)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_target(17)))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_target(21)))))
			(line__95(_architecture 3 0 95 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 106 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(29)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 183 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 203 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 223 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)(6)))))
			(pds_count_pcs(_architecture 8 0 251 (_process (_simple)(_target(28)(29))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 273 (_process (_simple)(_target(30))(_sensitivity(0))(_read(30)(1)))))
			(ll_pcs(_architecture 10 0 343 (_process (_simple)(_target(31)(32)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(30)(31)(32)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 6004          1413222437626 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413222437627 2014.10.13 13:47:17)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 83d0d28d81d5d696d2d494d9d785d686d584878581)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_alias((tx_dst_rdy_n)(dst_reg(3))))(_simpleassign BUF)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8443          1413228842749 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413228842750 2014.10.13 15:34:02)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6a3d676a3a3c3f7f3c6d683a7f306e6c6e6c6b6d6b6f3c)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 75 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_target(13)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_target(17)))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_target(21)))))
			(line__95(_architecture 3 0 95 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 106 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(29)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 183 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 203 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 223 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)(6)))))
			(pds_count_pcs(_architecture 8 0 251 (_process (_simple)(_target(28)(29))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 273 (_process (_simple)(_target(30))(_sensitivity(0))(_read(30)(1)))))
			(ll_pcs(_architecture 10 0 343 (_process (_simple)(_target(31)(32)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(30)(31)(32)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 6004          1413228842938 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413228842939 2014.10.13 15:34:02)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 25727021217370307472327f712370207322212327)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_alias((tx_dst_rdy_n)(dst_reg(3))))(_simpleassign BUF)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8443          1413229032366 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413229032367 2014.10.13 15:37:12)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1d134c1a484b48084b1a1f4d0847191b191b1c1a1c184b)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 75 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_target(13)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_target(17)))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_target(21)))))
			(line__95(_architecture 3 0 95 (_assignment (_simple)(_target(25)))))
			(fsm(_architecture 4 0 106 (_process (_simple)(_target(12)(14)(18)(22)(26))(_sensitivity(0))(_read(12)(16)(29)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 183 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 203 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 223 (_process (_simple)(_target(23)(24))(_sensitivity(0))(_read(21)(22)(23)(6)))))
			(pds_count_pcs(_architecture 8 0 245 (_process (_simple)(_target(27)(28)(29))(_sensitivity(0))(_read(24)(25)(26)(27)))))
			(tdc_pcs(_architecture 9 0 273 (_process (_simple)(_target(30))(_sensitivity(0))(_read(30)(1)))))
			(ll_pcs(_architecture 10 0 343 (_process (_simple)(_target(31)(32)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(26)(28)(29)(30)(31)(32)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 6004          1413229032565 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413229032566 2014.10.13 15:37:12)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d8d6898ad18e8dcd898fcf828cde8ddd8edfdcdeda)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_alias((tx_dst_rdy_n)(dst_reg(3))))(_simpleassign BUF)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8443          1413229090511 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413229090512 2014.10.13 15:38:10)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3b3a3e3e686d6e2e6d3c396b2e613f3d3f3d3a3c3a3e6d)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 75 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_target(13)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_target(17)))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_target(21)))))
			(line__95(_architecture 3 0 95 (_assignment (_simple)(_target(25)))))
			(fsm(_architecture 4 0 106 (_process (_simple)(_target(12)(14)(18)(22)(26))(_sensitivity(0))(_read(12)(16)(29)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 183 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 203 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 223 (_process (_simple)(_target(23)(24))(_sensitivity(0))(_read(21)(22)(23)(6)))))
			(pds_count_pcs(_architecture 8 0 245 (_process (_simple)(_target(27)(28)(29))(_sensitivity(0))(_read(24)(25)(26)(27)))))
			(tdc_pcs(_architecture 9 0 273 (_process (_simple)(_target(30))(_sensitivity(0))(_read(30)(1)))))
			(ll_pcs(_architecture 10 0 343 (_process (_simple)(_target(31)(32)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(26)(28)(29)(30)(31)(32)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 6004          1413229090714 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413229090715 2014.10.13 15:38:10)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 06070000015053135751115c520053035001020004)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_alias((tx_dst_rdy_n)(dst_reg(3))))(_simpleassign BUF)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8561          1413229403170 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413229403171 2014.10.13 15:43:23)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7c797e7d2e2a29692a7b7d7c6926787a787a7d7b7d792a)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_process
			(line__93(_architecture 0 0 93 (_assignment (_simple)(_target(13)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_target(17)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(21)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 107 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(30)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 184 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 204 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 224 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)(6)))))
			(pds_count_pcs(_architecture 8 0 252 (_process (_simple)(_target(28)(29)(30))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 280 (_process (_simple)(_target(31))(_sensitivity(0))(_read(31)(1)))))
			(ll_pcs(_architecture 10 0 350 (_process (_simple)(_target(32)(33)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(29)(30)(31)(32)(33)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 6004          1413229403365 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413229403366 2014.10.13 15:43:23)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 383d3b3d316e6d2d696f2f626c3e6d3d6e3f3c3e3a)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_alias((tx_dst_rdy_n)(dst_reg(3))))(_simpleassign BUF)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8561          1413229532465 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413229532466 2014.10.13 15:45:32)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8a8ed884dadcdf9fdc8d8b8a9fd08e8c8e8c8b8d8b8fdc)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_process
			(line__93(_architecture 0 0 93 (_assignment (_simple)(_target(13)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_target(17)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(21)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 107 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(30)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 184 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 204 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 224 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)(6)))))
			(pds_count_pcs(_architecture 8 0 252 (_process (_simple)(_target(28)(29)(30))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 280 (_process (_simple)(_target(31))(_sensitivity(0))(_read(31)(1)))))
			(ll_pcs(_architecture 10 0 350 (_process (_simple)(_target(32)(33)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(29)(30)(31)(32)(33)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 6004          1413229532667 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413229532668 2014.10.13 15:45:32)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 45404147411310501412521f114310401342414347)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_alias((tx_dst_rdy_n)(dst_reg(3))))(_simpleassign BUF)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8561          1413229635648 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413229635649 2014.10.13 15:47:15)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 86d3808881d0d393d081878693dc8280828087818783d0)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_process
			(line__93(_architecture 0 0 93 (_assignment (_simple)(_target(13)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_target(17)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(21)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 107 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(30)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 184 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 204 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 224 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)(6)))))
			(pds_count_pcs(_architecture 8 0 252 (_process (_simple)(_target(28)(29)(30))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 280 (_process (_simple)(_target(31))(_sensitivity(0))(_read(31)(1)))))
			(ll_pcs(_architecture 10 0 350 (_process (_simple)(_target(32)(33)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(29)(30)(31)(32)(33)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 6004          1413229635860 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413229635861 2014.10.13 15:47:15)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 60356760613635753137773a346635653667646662)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_alias((tx_dst_rdy_n)(dst_reg(3))))(_simpleassign BUF)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8565          1413229674363 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413229674364 2014.10.13 15:47:54)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c5c6c890c19390d093c2c4c5d09fc1c3c1c3c4c2c4c093)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_process
			(line__93(_architecture 0 0 93 (_assignment (_simple)(_target(13)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_target(17)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(21)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 107 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(25)(30)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 184 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 204 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 224 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)(6)))))
			(pds_count_pcs(_architecture 8 0 252 (_process (_simple)(_target(28)(29)(30))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 280 (_process (_simple)(_target(31))(_sensitivity(0))(_read(31)(1)))))
			(ll_pcs(_architecture 10 0 350 (_process (_simple)(_target(32)(33)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(29)(30)(31)(32)(33)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 6004          1413229674558 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413229674559 2014.10.13 15:47:54)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9093c59f91c6c585c1c787cac496c595c697949692)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_alias((tx_dst_rdy_n)(dst_reg(3))))(_simpleassign BUF)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8565          1413230014921 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413230014922 2014.10.13 15:53:34)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0b055c0d585d5e1e5d0c0a0b1e510f0d0f0d0a0c0a0e5d)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_process
			(line__93(_architecture 0 0 93 (_assignment (_simple)(_target(13)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_target(17)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(21)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 107 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(25)(30)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 184 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 204 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 224 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)(6)))))
			(pds_count_pcs(_architecture 8 0 252 (_process (_simple)(_target(28)(29)(30))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 280 (_process (_simple)(_target(31))(_sensitivity(0))(_read(31)(1)))))
			(ll_pcs(_architecture 10 0 350 (_process (_simple)(_target(32)(33)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(29)(30)(31)(32)(33)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 5949          1413230015116 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413230015117 2014.10.13 15:53:35)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c6c89193c19093d39791d19c92c093c390c1c2c0c4)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8565          1413230199859 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413230199860 2014.10.13 15:56:39)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 676436676131327231606667723d636163616660666231)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_signal (_internal fsm_cs_t fsm_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_process
			(line__93(_architecture 0 0 93 (_assignment (_simple)(_target(13)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_target(17)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(21)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(26)))))
			(fsm(_architecture 4 0 107 (_process (_simple)(_target(12)(14)(18)(22)(27))(_sensitivity(0))(_read(12)(16)(25)(30)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 184 (_process (_simple)(_target(15)(16))(_sensitivity(0))(_read(13)(14)(15)))))
			(pdt_count_pcs(_architecture 6 0 204 (_process (_simple)(_target(19)(20))(_sensitivity(0))(_read(17)(18)(19)))))
			(pdw_count_pcs(_architecture 7 0 224 (_process (_simple)(_target(23)(24)(25))(_sensitivity(0))(_read(21)(22)(23)(6)))))
			(pds_count_pcs(_architecture 8 0 252 (_process (_simple)(_target(28)(29)(30))(_sensitivity(0))(_read(25)(26)(27)(28)))))
			(tdc_pcs(_architecture 9 0 280 (_process (_simple)(_target(31))(_sensitivity(0))(_read(31)(1)))))
			(ll_pcs(_architecture 10 0 350 (_process (_simple)(_target(32)(33)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(22)(23)(24)(25)(27)(29)(30)(31)(32)(33)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 11 -1
	)
)
I 000047 55 5949          1413230200060 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413230200061 2014.10.13 15:56:40)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 323160373164672763652568663467376435363430)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8868          1413239913796 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413239913797 2014.10.13 18:38:33)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code ded1df8c8a888bcb88d9d0d9cb84dad8dad8dfd9dfdb88)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(daq_fsm(_architecture 4 0 108 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 185 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 6 0 205 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 7 0 225 (_process (_simple)(_target(24)(25)(26))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 8 0 253 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 9 0 281 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 10 0 351 (_process (_simple)(_target(13))(_sensitivity(0))(_read(13)(26)(31)(1)(2)(6)))))
			(ll_pcs(_architecture 11 0 396 (_process (_simple)(_target(33)(34)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(23)(24)(25)(26)(28)(30)(31)(32)(33)(34)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 12 -1
	)
)
I 000047 55 5949          1413239913964 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413239913965 2014.10.13 18:38:33)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 89868b8781dfdc9cd8de9ed3dd8fdc8cdf8e8d8f8b)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8868          1413239974451 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413239974452 2014.10.13 18:39:34)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code cbc5cd9e989d9ede9dccc5ccde91cfcdcfcdcacccace9d)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(daq_fsm(_architecture 4 0 108 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 185 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 6 0 205 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 7 0 225 (_process (_simple)(_target(24)(25)(26))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 8 0 253 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 9 0 281 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 10 0 351 (_process (_simple)(_target(13))(_sensitivity(0))(_read(13)(26)(31)(1)(2)(6)))))
			(ll_pcs(_architecture 11 0 396 (_process (_simple)(_target(33)(34)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(23)(24)(25)(26)(28)(30)(31)(32)(33)(34)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 12 -1
	)
)
I 000047 55 5949          1413239974660 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413239974661 2014.10.13 18:39:34)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9698919991c0c383c7c181ccc290c393c091929094)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8869          1413240096316 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413240096317 2014.10.13 18:41:36)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c7c49692c19192d291c0c9c0d29dc3c1c3c1c6c0c6c291)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(daq_fsm(_architecture 4 0 108 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 185 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 6 0 205 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 7 0 225 (_process (_simple)(_target(24)(25)(26))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 8 0 253 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 9 0 281 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 10 0 351 (_process (_simple)(_target(13))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 11 0 396 (_process (_simple)(_target(33)(34)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(23)(24)(25)(26)(28)(30)(31)(32)(33)(34)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 12 -1
	)
)
I 000047 55 5949          1413240096510 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413240096511 2014.10.13 18:41:36)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9291c09d91c4c787c3c585c8c694c797c495969490)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8869          1413240135515 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413240135516 2014.10.13 18:42:15)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code eabae9b9babcbfffbcede4edffb0eeeceeecebedebefbc)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(daq_fsm(_architecture 4 0 108 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 185 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 6 0 205 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 7 0 225 (_process (_simple)(_target(24)(25)(26))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 8 0 253 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 9 0 281 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 10 0 351 (_process (_simple)(_target(13))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 11 0 396 (_process (_simple)(_target(33)(34)(7)(8)(9)(10)(11))(_sensitivity(0))(_read(23)(24)(25)(26)(28)(30)(31)(32)(33)(34)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 12 -1
	)
)
I 000047 55 5949          1413240135718 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413240135719 2014.10.13 18:42:15)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b5e5b9e1b1e3e0a0e4e2a2efe1b3e0b0e3b2b1b3b7)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8743          1413240354700 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413240354701 2014.10.13 18:45:54)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 080b0c0e015e5d1d5e0f5e0e1d520c0e0c0e090f090d5e)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(daq_fsm(_architecture 4 0 108 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 185 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 6 0 205 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 7 0 225 (_process (_simple)(_target(24)(25)(26))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 8 0 253 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 9 0 281 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 10 0 351 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 11 0 411 (_process (_simple)(_target(33)(10)(11))(_sensitivity(0))(_read(24)(32)(33)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 12 -1
	)
)
I 000047 55 5949          1413240354898 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413240354899 2014.10.13 18:45:54)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d3d0d781d18586c68284c48987d586d685d4d7d5d1)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8743          1413240377322 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413240377323 2014.10.13 18:46:17)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 643368646132317132633261713e606260626563656132)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(daq_fsm(_architecture 4 0 108 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 185 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 6 0 205 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 7 0 225 (_process (_simple)(_target(24)(25)(26))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 8 0 253 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 9 0 281 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 10 0 351 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 11 0 414 (_process (_simple)(_target(33)(10)(11))(_sensitivity(0))(_read(24)(32)(33)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 12 -1
	)
)
I 000047 55 5949          1413240377524 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413240377525 2014.10.13 18:46:17)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2f78222b78797a3a7e7838757b297a2a79282b292d)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8743          1413240392412 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413240392413 2014.10.13 18:46:32)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 613266616137347437663764743b656765676066606437)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(daq_fsm(_architecture 4 0 108 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 185 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 6 0 205 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 7 0 225 (_process (_simple)(_target(24)(25)(26))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 8 0 253 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 9 0 281 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 10 0 351 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 11 0 414 (_process (_simple)(_target(33)(10)(11))(_sensitivity(0))(_read(24)(32)(33)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 12 -1
	)
)
I 000047 55 5949          1413240392641 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413240392642 2014.10.13 18:46:32)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3c6f3c396e6a69296d6b2b66683a69396a3b383a3e)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8743          1413240447880 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413240447881 2014.10.13 18:47:27)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 045053020152511152035201115e000200020503050152)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(daq_fsm(_architecture 4 0 108 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 185 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 6 0 205 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 7 0 225 (_process (_simple)(_target(24)(25)(26))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 8 0 253 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 9 0 281 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 10 0 351 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 11 0 414 (_process (_simple)(_target(33)(10)(11))(_sensitivity(0))(_read(24)(32)(33)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 12 -1
	)
)
I 000047 55 5949          1413240448088 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413240448089 2014.10.13 18:47:28)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code ce9a999b9a989bdb9f99d9949ac89bcb98c9cac8cc)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8743          1413240555999 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413240556000 2014.10.13 18:49:15)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 606066606136357536673665753a646664666167616536)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(daq_fsm(_architecture 4 0 108 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 185 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 6 0 205 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 7 0 225 (_process (_simple)(_target(24)(25)(26))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 8 0 253 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 9 0 281 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 10 0 351 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 11 0 414 (_process (_simple)(_target(33)(10)(11))(_sensitivity(0))(_read(24)(32)(33)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 12 -1
	)
)
I 000047 55 5949          1413240556194 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413240556195 2014.10.13 18:49:16)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1b1b1c1c484d4e0e4a4c0c414f1d4e1e4d1c1f1d19)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8743          1413240597679 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413240597680 2014.10.13 18:49:57)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 242225202172713172237221317e202220222523252172)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(daq_fsm(_architecture 4 0 108 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 185 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 6 0 205 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 7 0 225 (_process (_simple)(_target(24)(25)(26))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 8 0 253 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 9 0 281 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 10 0 351 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 11 0 414 (_process (_simple)(_target(33)(10)(11))(_sensitivity(0))(_read(24)(32)(33)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 12 -1
	)
)
I 000047 55 5949          1413240597885 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413240597886 2014.10.13 18:49:57)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code efe9eebcb8b9bafabeb8f8b5bbe9baeab9e8ebe9ed)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8743          1413240969896 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413240969897 2014.10.13 18:56:09)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0f5b080958595a1a590859001a550b090b090e080e0a59)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(daq_fsm(_architecture 4 0 108 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 185 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 6 0 205 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 7 0 225 (_process (_simple)(_target(24)(25)(26))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 8 0 253 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 9 0 281 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 10 0 351 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 11 0 420 (_process (_simple)(_target(33)(10)(11))(_sensitivity(0))(_read(24)(32)(33)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 12 -1
	)
)
I 000047 55 5949          1413240970103 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413240970104 2014.10.13 18:56:10)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d98dde8bd18f8ccc888ece838ddf8cdc8fdedddfdb)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8735          1413241074127 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413241074128 2014.10.13 18:57:54)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2f2d7a2b78797a3a7928797a3a752b292b292e282e2a79)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(daq_fsm(_architecture 4 0 108 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 5 0 185 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 6 0 205 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 7 0 225 (_process (_simple)(_target(24)(25)(26))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 8 0 253 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 9 0 281 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 10 0 351 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 11 0 422 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 12 -1
	)
)
I 000047 55 5949          1413241074334 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413241074335 2014.10.13 18:57:54)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code faf8afaaaaacafefabadeda0aefcafffacfdfefcf8)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8826          1413241346039 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413241346040 2014.10.13 19:02:26)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 555451565103004003520307400f515351535452545003)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(line__100(_architecture 4 0 100 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 109 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 186 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 206 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 8 0 226 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 254 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 282 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 11 0 352 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 12 0 423 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000047 55 5949          1413241346220 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413241346221 2014.10.13 19:02:26)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 00010506015655155157175a540655055607040602)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8826          1413241434770 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413241434771 2014.10.13 19:03:54)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e2b7b7b1e1b4b7f7b4e5b4b0f7b8e6e4e6e4e3e5e3e7b4)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(line__100(_architecture 4 0 100 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 109 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 186 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 206 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 8 0 226 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 254 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 282 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 11 0 352 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 12 0 423 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000047 55 5949          1413241434973 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413241434974 2014.10.13 19:03:54)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code adf8fbfaf8fbf8b8fcfabaf7f9abf8a8fbaaa9abaf)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8826          1413241575767 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413241575768 2014.10.13 19:06:15)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a4f4a1f3a1f2f1b1f2a3f2f6b1fea0a2a0a2a5a3a5a1f2)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(line__100(_architecture 4 0 100 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 109 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 186 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 206 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 8 0 226 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 254 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 282 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 11 0 352 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 12 0 423 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000047 55 5949          1413241575964 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413241575965 2014.10.13 19:06:15)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6f3f696f38393a7a3e3878353b693a6a39686b696d)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8826          1413241603089 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413241603090 2014.10.13 19:06:43)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 585b0f5b510e0d4d0e5f0e0d4d025c5e5c5e595f595d0e)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(line__100(_architecture 4 0 100 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 109 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 186 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 206 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 8 0 226 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 254 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 282 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 11 0 352 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 12 0 422 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000047 55 5949          1413241603296 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413241603297 2014.10.13 19:06:43)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 323162373164672763652568663467376435363430)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8826          1413241648139 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413241648140 2014.10.13 19:07:28)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 555302565103004003520300400f515351535452545003)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(line__100(_architecture 4 0 100 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 109 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 186 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 206 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 8 0 226 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 254 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 282 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 11 0 352 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 12 0 422 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000047 55 5949          1413241648346 behave
(_unit VHDL (daq_gen_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1413241648347 2014.10.13 19:07:28)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 20267024217675357177377a742675257627242622)
	(_entity
		(_time 1413215835885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 7))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(1)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(2)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 101 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 113 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(full_pcs(_architecture 6 0 129 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 8 -1
	)
)
I 000044 55 8826          1413255418257 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413255418258 2014.10.13 22:56:58)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 707420717126256526772625652a747674767177717526)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(line__100(_architecture 4 0 100 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 109 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 186 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 206 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 8 0 226 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 254 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 282 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 11 0 352 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 12 0 422 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000044 55 8826          1413255450589 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413255450590 2014.10.13 22:57:30)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b3e4e5e7b1e5e6a6e5b4e5e6a6e9b7b5b7b5b2b4b2b6e5)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(line__100(_architecture 4 0 100 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 109 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 186 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 206 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 8 0 226 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 254 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 282 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 11 0 352 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 12 0 422 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000044 55 8826          1413255473680 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413255473681 2014.10.13 22:57:53)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f3f5f2a3f1a5a6e6a5f4a5a6e6a9f7f5f7f5f2f4f2f6a5)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(line__100(_architecture 4 0 100 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 109 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 186 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 206 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 8 0 226 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 254 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 282 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 11 0 352 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 12 0 422 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000044 55 8826          1413255569473 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413255569474 2014.10.13 22:59:29)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1c1d4b1b4e4a49094a1b4a490946181a181a1d1b1d194a)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(line__100(_architecture 4 0 100 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 109 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 186 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 206 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 8 0 226 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 254 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 282 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 11 0 352 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 12 0 422 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000044 55 8826          1413255584603 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413255584604 2014.10.13 22:59:44)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 386c3b3d316e6d2d6e3f6e6d2d623c3e3c3e393f393d6e)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(line__100(_architecture 4 0 100 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 109 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 186 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 206 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 8 0 226 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 254 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 282 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 11 0 352 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 12 0 422 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000047 55 6741          1413255584811 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413255584812 2014.10.13 22:59:44)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 12461e151144470715110548461447174415161410)
	(_entity
		(_time 1413255584809)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 49 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 50 (_architecture (_code 8))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(2)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 109 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 124 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(dst_rdy_pcs(_architecture 6 0 140 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
			(valid_pcs(_architecture 7 0 154 (_process (_simple)(_target(14)(15)(16)(17))(_sensitivity(0))(_read(1)(3)(7)(8)(10)(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
	)
	(_model . behave 9 -1
	)
)
I 000044 55 8826          1413255700230 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413255700231 2014.10.13 23:01:40)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f3f2a6a3f1a5a6e6a5f4a5a6e6a9f7f5f7f5f2f4f2f6a5)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(line__100(_architecture 4 0 100 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 109 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 186 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 206 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 8 0 226 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 254 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 282 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 11 0 352 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 12 0 422 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000047 55 6741          1413255700429 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413255700430 2014.10.13 23:01:40)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code afaef9f8f8f9fabaa8acb8f5fba9faaaf9a8aba9ad)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 49 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 50 (_architecture (_code 8))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(2)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 109 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 124 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(dst_rdy_pcs(_architecture 6 0 140 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
			(valid_pcs(_architecture 7 0 154 (_process (_simple)(_target(14)(15)(16)(17))(_sensitivity(0))(_read(1)(3)(7)(8)(10)(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
	)
	(_model . behave 9 -1
	)
)
I 000044 55 8826          1413255792750 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413255792751 2014.10.13 23:03:12)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 603360606136357536673635753a646664666167616536)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(line__100(_architecture 4 0 100 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 109 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 186 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 206 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 8 0 226 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 254 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 282 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 11 0 352 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 12 0 422 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000047 55 6744          1413255792958 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413255792959 2014.10.13 23:03:12)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 2a792b2e7a7c7f3f2d293d707e2c7f2f7c2d2e2c28)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 49 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 50 (_architecture (_code 8))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(2)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 109 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 124 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(dst_rdy_pcs(_architecture 6 0 140 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
			(valid_pcs(_architecture 7 0 154 (_process (_simple)(_target(14)(15)(16)(17))(_sensitivity(0))(_read(1)(3)(7)(8)(9)(10)(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
	)
	(_model . behave 9 -1
	)
)
I 000044 55 8826          1413255938804 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413255938805 2014.10.13 23:05:38)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code efe8bebcb8b9bafab9e8b9bafab5ebe9ebe9eee8eeeab9)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(line__100(_architecture 4 0 100 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 109 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 186 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 206 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 8 0 226 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 254 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 282 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 11 0 352 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 12 0 422 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000047 55 6744          1413255939007 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413255939008 2014.10.13 23:05:39)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code babde8eeeaecefafbdb9ade0eebcefbfecbdbebcb8)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 49 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 50 (_architecture (_code 8))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(2)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 109 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 124 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(dst_rdy_pcs(_architecture 6 0 140 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
			(valid_pcs(_architecture 7 0 154 (_process (_simple)(_target(14)(15)(16)(17))(_sensitivity(0))(_read(1)(3)(7)(8)(9)(10)(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
	)
	(_model . behave 9 -1
	)
)
I 000044 55 8826          1413309354956 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413309354957 2014.10.14 13:55:54)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8480d18a81d2d191d283d2d191de8082808285838581d2)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(line__100(_architecture 4 0 100 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 109 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 186 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 206 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 8 0 226 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 254 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 282 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 11 0 352 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 12 0 422 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000047 55 6744          1413309355159 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413309355160 2014.10.14 13:55:55)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 4f4b194d18191a5a484c58151b491a4a19484b494d)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 49 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 50 (_architecture (_code 8))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(2)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 109 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 124 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(dst_rdy_pcs(_architecture 6 0 140 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
			(valid_pcs(_architecture 7 0 154 (_process (_simple)(_target(14)(15)(16)(17))(_sensitivity(0))(_read(1)(3)(7)(8)(9)(10)(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
	)
	(_model . behave 9 -1
	)
)
I 000044 55 8826          1413309546490 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413309546491 2014.10.14 13:59:06)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b6b1b4e2b1e0e3a3e0b1e0e4a3ecb2b0b2b0b7b1b7b3e0)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(line__100(_architecture 4 0 100 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 109 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 187 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 207 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 8 0 227 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 255 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 283 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 11 0 353 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 12 0 423 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000047 55 6744          1413309546687 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413309546688 2014.10.14 13:59:06)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 71767270712724647672662b257724742776757773)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 49 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 50 (_architecture (_code 8))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(2)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 109 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 124 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(dst_rdy_pcs(_architecture 6 0 140 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
			(valid_pcs(_architecture 7 0 154 (_process (_simple)(_target(14)(15)(16)(17))(_sensitivity(0))(_read(1)(3)(7)(8)(9)(10)(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
	)
	(_model . behave 9 -1
	)
)
I 000044 55 8826          1413309685818 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413309685819 2014.10.14 14:01:25)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f3f6f1a3f1a5a6e6a5f4a5a6e6a9f7f5f7f5f2f4f2f6a5)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(line__100(_architecture 4 0 100 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 109 (_process (_simple)(_target(12)(15)(19)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 186 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 206 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(18)(19)(20)))))
			(pdw_count_pcs(_architecture 8 0 226 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 254 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 282 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 11 0 352 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 12 0 422 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000047 55 6744          1413309686015 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413309686016 2014.10.14 14:01:26)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code aeabadf9faf8fbbba9adb9f4faa8fbabf8a9aaa8ac)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 49 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 50 (_architecture (_code 8))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(2)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 109 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 124 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(dst_rdy_pcs(_architecture 6 0 140 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
			(valid_pcs(_architecture 7 0 154 (_process (_simple)(_target(14)(15)(16)(17))(_sensitivity(0))(_read(1)(3)(7)(8)(9)(10)(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
	)
	(_model . behave 9 -1
	)
)
I 000044 55 8832          1413309833786 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413309833787 2014.10.14 14:03:53)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f1f0fda1f1a7a4e4a7f6a7ffe4abf5f7f5f7f0f6f0f4a7)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(line__100(_architecture 4 0 100 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 109 (_process (_simple)(_target(12)(15)(23)(28))(_sensitivity(0))(_read(12)(17)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 179 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 199 (_process (_simple)(_target(19)(20)(21))(_sensitivity(0))(_read(18)(19)(20)(1)(4)))))
			(pdw_count_pcs(_architecture 8 0 222 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 250 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 278 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 11 0 348 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 12 0 418 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000047 55 6744          1413309833978 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413309833979 2014.10.14 14:03:53)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code adaca0faf8fbf8b8aaaebaf7f9abf8a8fbaaa9abaf)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 49 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 50 (_architecture (_code 8))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(2)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 109 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 124 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(dst_rdy_pcs(_architecture 6 0 140 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
			(valid_pcs(_architecture 7 0 154 (_process (_simple)(_target(14)(15)(16)(17))(_sensitivity(0))(_read(1)(3)(7)(8)(9)(10)(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
	)
	(_model . behave 9 -1
	)
)
I 000044 55 8836          1413310331924 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413310331925 2014.10.14 14:12:11)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c0c7c695c19695d596c79694d59ac4c6c4c6c1c7c1c596)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(14)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(18)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(22)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(27)))))
			(line__100(_architecture 4 0 100 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 109 (_process (_simple)(_target(12)(15)(23)(28))(_sensitivity(0))(_read(12)(17)(21)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 182 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 202 (_process (_simple)(_target(19)(20)(21))(_sensitivity(0))(_read(18)(19)(20)(1)(4)))))
			(pdw_count_pcs(_architecture 8 0 225 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 253 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 281 (_process (_simple)(_target(32))(_sensitivity(0))(_read(32)(1)))))
			(ll_fsm(_architecture 11 0 351 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(1)(6)))))
			(ll_pcs(_architecture 12 0 421 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(32)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000047 55 6744          1413310332121 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413310332122 2014.10.14 14:12:12)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 7b7c7c7a282d2e6e7c786c212f7d2e7e2d7c7f7d79)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 49 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 50 (_architecture (_code 8))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(2)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 109 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 124 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(dst_rdy_pcs(_architecture 6 0 140 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
			(valid_pcs(_architecture 7 0 154 (_process (_simple)(_target(14)(15)(16)(17))(_sensitivity(0))(_read(1)(3)(7)(8)(9)(10)(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
	)
	(_model . behave 9 -1
	)
)
I 000044 55 9037          1413315552848 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413315552849 2014.10.14 15:39:12)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 97c3c09891c1c282c190c29782cd9391939196909692c1)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 79 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(14)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(22)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(27)))))
			(line__101(_architecture 4 0 101 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 110 (_process (_simple)(_target(12)(15)(23)(28)(32))(_sensitivity(0))(_read(12)(17)(21)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 189 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 209 (_process (_simple)(_target(19)(20)(21))(_sensitivity(0))(_read(18)(19)(20)(1)(4)))))
			(pdw_count_pcs(_architecture 8 0 232 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 260 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 288 (_process (_simple)(_target(33))(_sensitivity(0))(_read(33)(1)))))
			(ll_fsm(_architecture 11 0 358 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(32)(1)(6)))))
			(ll_pcs(_architecture 12 0 432 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(33)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000047 55 6744          1413315553038 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413315553039 2014.10.14 15:39:13)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 530703505105064654504409075506560554575551)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 49 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 50 (_architecture (_code 8))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(2)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 109 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 124 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(dst_rdy_pcs(_architecture 6 0 140 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
			(valid_pcs(_architecture 7 0 154 (_process (_simple)(_target(14)(15)(16)(17))(_sensitivity(0))(_read(1)(3)(7)(8)(9)(10)(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
	)
	(_model . behave 9 -1
	)
)
I 000044 55 9037          1413315779122 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413315779123 2014.10.14 15:42:59)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6f6a6b6f38393a7a39683a6f7a356b696b696e686e6a39)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 79 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(14)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(22)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(27)))))
			(line__101(_architecture 4 0 101 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 110 (_process (_simple)(_target(12)(15)(23)(28)(32))(_sensitivity(0))(_read(12)(17)(21)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 189 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 209 (_process (_simple)(_target(19)(20)(21))(_sensitivity(0))(_read(18)(19)(20)(1)(4)))))
			(pdw_count_pcs(_architecture 8 0 232 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 260 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 288 (_process (_simple)(_target(33))(_sensitivity(0))(_read(33)(1)))))
			(ll_fsm(_architecture 11 0 358 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(32)(1)(6)))))
			(ll_pcs(_architecture 12 0 432 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(33)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000047 55 6744          1413315779314 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413315779315 2014.10.14 15:42:59)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 2a2f2f2e7a7c7f3f2d293d707e2c7f2f7c2d2e2c28)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 49 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 50 (_architecture (_code 8))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(2)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 109 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 124 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(dst_rdy_pcs(_architecture 6 0 140 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
			(valid_pcs(_architecture 7 0 154 (_process (_simple)(_target(14)(15)(16)(17))(_sensitivity(0))(_read(1)(3)(7)(8)(9)(10)(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
	)
	(_model . behave 9 -1
	)
)
I 000044 55 9037          1413316111425 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413316111426 2014.10.14 15:48:31)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code efede8bcb8b9bafab9e8baeffab5ebe9ebe9eee8eeeab9)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 79 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(14)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(22)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(27)))))
			(line__101(_architecture 4 0 101 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 110 (_process (_simple)(_target(12)(15)(23)(28)(32))(_sensitivity(0))(_read(12)(17)(21)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 189 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 209 (_process (_simple)(_target(19)(20)(21))(_sensitivity(0))(_read(18)(19)(20)(1)(4)))))
			(pdw_count_pcs(_architecture 8 0 232 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 260 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 288 (_process (_simple)(_target(33))(_sensitivity(0))(_read(33)(1)))))
			(ll_fsm(_architecture 11 0 358 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(32)(1)(6)))))
			(ll_pcs(_architecture 12 0 432 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(33)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000047 55 6744          1413316111732 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413316111733 2014.10.14 15:48:31)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 181a191f114e4d0d1f1b0f424c1e4d1d4e1f1c1e1a)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 49 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 50 (_architecture (_code 8))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(2)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 109 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 124 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(dst_rdy_pcs(_architecture 6 0 140 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
			(valid_pcs(_architecture 7 0 154 (_process (_simple)(_target(14)(15)(16)(17))(_sensitivity(0))(_read(1)(3)(7)(8)(9)(10)(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
	)
	(_model . behave 9 -1
	)
)
I 000044 55 9037          1413316789180 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413316789181 2014.10.14 15:59:49)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a9a6fefea1fffcbcffaefca9bcf3adafadafa8aea8acff)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 79 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(14)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(22)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(27)))))
			(line__101(_architecture 4 0 101 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 110 (_process (_simple)(_target(12)(15)(23)(28)(32))(_sensitivity(0))(_read(12)(17)(21)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 189 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 209 (_process (_simple)(_target(19)(20)(21))(_sensitivity(0))(_read(18)(19)(20)(1)(4)))))
			(pdw_count_pcs(_architecture 8 0 232 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 260 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 288 (_process (_simple)(_target(33))(_sensitivity(0))(_read(33)(1)))))
			(ll_fsm(_architecture 11 0 358 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(32)(1)(6)))))
			(ll_pcs(_architecture 12 0 432 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(33)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000044 55 9037          1413316803415 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413316803416 2014.10.14 16:00:03)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3d6f3d38686b68286b3a683d2867393b393b3c3a3c386b)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 79 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(14)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(22)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(27)))))
			(line__101(_architecture 4 0 101 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 110 (_process (_simple)(_target(12)(15)(23)(28)(32))(_sensitivity(0))(_read(12)(17)(21)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 189 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 209 (_process (_simple)(_target(19)(20)(21))(_sensitivity(0))(_read(18)(19)(20)(1)(4)))))
			(pdw_count_pcs(_architecture 8 0 232 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 260 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 288 (_process (_simple)(_target(33))(_sensitivity(0))(_read(33)(1)))))
			(ll_fsm(_architecture 11 0 358 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(32)(1)(6)))))
			(ll_pcs(_architecture 12 0 432 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(33)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000044 55 9037          1413316812675 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413316812676 2014.10.14 16:00:12)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6f3f636f38393a7a39683a6f7a356b696b696e686e6a39)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 79 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(14)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(22)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(27)))))
			(line__101(_architecture 4 0 101 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 110 (_process (_simple)(_target(12)(15)(23)(28)(32))(_sensitivity(0))(_read(12)(17)(21)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 189 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 209 (_process (_simple)(_target(19)(20)(21))(_sensitivity(0))(_read(18)(19)(20)(1)(4)))))
			(pdw_count_pcs(_architecture 8 0 232 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 260 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 288 (_process (_simple)(_target(33))(_sensitivity(0))(_read(33)(1)))))
			(ll_fsm(_architecture 11 0 358 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(32)(1)(6)))))
			(ll_pcs(_architecture 12 0 432 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(33)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000047 55 6844          1413316812880 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413316812881 2014.10.14 16:00:12)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 3a6a373f6a6c6f2f3e3d2d606e3c6f3f6c3d3e3c38)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 49 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 50 (_architecture (_code 8))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_process
			(line__102(_architecture 0 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_target(1)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(2)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 110 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 125 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(dst_rdy_pcs(_architecture 6 0 141 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
			(valid_pcs(_architecture 7 0 155 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(0))(_read(1)(3)(7)(8)(9)(10)(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
	)
	(_model . behave 9 -1
	)
)
I 000044 55 9037          1413316848806 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413316848807 2014.10.14 16:00:48)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 919f909e91c7c484c796c49184cb9597959790969094c7)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 79 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(14)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(22)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(27)))))
			(line__101(_architecture 4 0 101 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 110 (_process (_simple)(_target(12)(15)(23)(28)(32))(_sensitivity(0))(_read(12)(17)(21)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 189 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 209 (_process (_simple)(_target(19)(20)(21))(_sensitivity(0))(_read(18)(19)(20)(1)(4)))))
			(pdw_count_pcs(_architecture 8 0 232 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 260 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 288 (_process (_simple)(_target(33))(_sensitivity(0))(_read(33)(1)))))
			(ll_fsm(_architecture 11 0 358 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(32)(1)(6)))))
			(ll_pcs(_architecture 12 0 432 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(33)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(33686018 33686018 33686018 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000047 55 6844          1413316849016 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413316849017 2014.10.14 16:00:49)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 5c525e5f0e0a094958584b06085a09590a5b585a5e)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 49 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 50 (_architecture (_code 8))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_process
			(line__102(_architecture 0 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_target(1)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(2)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 110 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 125 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(dst_rdy_pcs(_architecture 6 0 141 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
			(valid_pcs(_architecture 7 0 155 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(0))(_read(1)(3)(7)(8)(9)(10)(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
	)
	(_model . behave 9 -1
	)
)
I 000044 55 9041          1413415775632 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 42 ))
	(_version va7)
	(_time 1413415775633 2014.10.15 19:29:35)
	(_source (\./../../../source/daq_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code aaaaaffdfafcffbffcadaaf9bff0aeacaeacabadabaffc)
	(_entity
		(_time 1413219553387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 0 44 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 0 45 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 0 53 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 54 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 56 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 69 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 79 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(14)))))
			(line__97(_architecture 1 0 97 (_assignment (_simple)(_target(18)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(22)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(27)))))
			(line__101(_architecture 4 0 101 (_assignment (_simple)(_target(26))(_sensitivity(24)))))
			(daq_fsm(_architecture 5 0 110 (_process (_simple)(_target(12)(15)(23)(28)(32))(_sensitivity(0))(_read(12)(17)(21)(26)(31)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 0 189 (_process (_simple)(_target(16)(17))(_sensitivity(0))(_read(14)(15)(16)))))
			(pdt_count_pcs(_architecture 7 0 209 (_process (_simple)(_target(19)(20)(21))(_sensitivity(0))(_read(18)(19)(20)(1)(4)))))
			(pdw_count_pcs(_architecture 8 0 232 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)(6)))))
			(pds_count_pcs(_architecture 9 0 260 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0))(_read(26)(27)(28)(29)))))
			(tdc_pcs(_architecture 10 0 288 (_process (_simple)(_target(33))(_sensitivity(0))(_read(33)(1)))))
			(ll_fsm(_architecture 11 0 302 (_process (_simple)(_target(13)(7)(8)(9))(_sensitivity(0))(_read(13)(26)(28)(31)(32)(1)(6)))))
			(ll_pcs(_architecture 12 0 376 (_process (_simple)(_target(10)(11))(_sensitivity(0))(_read(24)(33)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 13 -1
	)
)
I 000047 55 6844          1413415775909 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413415775910 2014.10.15 19:29:35)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code c3c3c596c19596d6c7c7d49997c596c695c4c7c5c1)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 49 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 50 (_architecture (_code 8))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_process
			(line__102(_architecture 0 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_target(1)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(2)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(6))(_sensitivity(13(3))))))
			(trg_pcs(_architecture 4 0 110 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 5 0 125 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(dst_rdy_pcs(_architecture 6 0 141 (_process (_simple)(_target(13))(_sensitivity(0)(12))(_read(1)(13(1))(13(2))(13(4))(13(15))(13(d_14_0))))))
			(valid_pcs(_architecture 7 0 155 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(0))(_read(1)(3)(7)(8)(9)(10)(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
	)
	(_model . behave 9 -1
	)
)
I 000044 55 10186         1413416163343 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 44 ))
	(_version va7)
	(_time 1413416163344 2014.10.15 19:36:03)
	(_source (\./../../../source/daq_gen_tc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 464411444110135310411248531c424042404741474310)
	(_entity
		(_time 1413416163335)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 0 55 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 0 56 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 57 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 59 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 60 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 0 62 (_architecture (_uni ))))
		(_signal (_internal rpc_trg ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal rpc_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 83 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 88 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_target(22)))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_target(26)))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_target(30)))))
			(line__108(_architecture 3 0 108 (_assignment (_simple)(_target(35)))))
			(line__110(_architecture 4 0 110 (_assignment (_simple)(_target(34))(_sensitivity(32)))))
			(trigger_fsm(_architecture 5 0 119 (_process (_simple)(_target(16)(18)(19))(_sensitivity(0))(_read(16)(19)(21)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 0 199 (_process (_simple)(_target(14)(21)(23)(31)(36)(40))(_sensitivity(0))(_read(14)(18)(25)(29)(34)(39)(1)(2)))))
			(abd_count_pcs(_architecture 7 0 286 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)))))
			(pdt_count_pcs(_architecture 8 0 306 (_process (_simple)(_target(27)(28)(29))(_sensitivity(0))(_read(21)(26)(27)(28)(1)))))
			(pdw_count_pcs(_architecture 9 0 329 (_process (_simple)(_target(32)(33))(_sensitivity(0))(_read(30)(31)(32)(8)))))
			(pds_count_pcs(_architecture 10 0 351 (_process (_simple)(_target(37)(38)(39))(_sensitivity(0))(_read(34)(35)(36)(37)))))
			(tdc_pcs(_architecture 11 0 379 (_process (_simple)(_target(41))(_sensitivity(0))(_read(41)(1)))))
			(ll_fsm(_architecture 12 0 393 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(34)(36)(39)(40)(1)(8)))))
			(ll_pcs(_architecture 13 0 454 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(32)(41)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 14 -1
	)
)
I 000044 55 10186         1413416317730 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 44 ))
	(_version va7)
	(_time 1413416317731 2014.10.15 19:38:37)
	(_source (\./../../../source/daq_gen_tc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 51065252510704440756055f440b555755575056505407)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 0 55 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 0 56 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 57 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 59 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 60 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 0 62 (_architecture (_uni ))))
		(_signal (_internal rpc_trg ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal rpc_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 83 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 88 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_target(22)))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_target(26)))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_target(30)))))
			(line__108(_architecture 3 0 108 (_assignment (_simple)(_target(35)))))
			(line__110(_architecture 4 0 110 (_assignment (_simple)(_target(34))(_sensitivity(32)))))
			(trigger_fsm(_architecture 5 0 119 (_process (_simple)(_target(16)(18)(19))(_sensitivity(0))(_read(16)(19)(21)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 0 199 (_process (_simple)(_target(14)(21)(23)(31)(36)(40))(_sensitivity(0))(_read(14)(18)(25)(29)(34)(39)(1)(2)))))
			(abd_count_pcs(_architecture 7 0 286 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)))))
			(pdt_count_pcs(_architecture 8 0 306 (_process (_simple)(_target(27)(28)(29))(_sensitivity(0))(_read(21)(26)(27)(28)(1)))))
			(pdw_count_pcs(_architecture 9 0 329 (_process (_simple)(_target(32)(33))(_sensitivity(0))(_read(30)(31)(32)(8)))))
			(pds_count_pcs(_architecture 10 0 351 (_process (_simple)(_target(37)(38)(39))(_sensitivity(0))(_read(34)(35)(36)(37)))))
			(tdc_pcs(_architecture 11 0 379 (_process (_simple)(_target(41))(_sensitivity(0))(_read(41)(1)))))
			(ll_fsm(_architecture 12 0 393 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(34)(36)(39)(40)(1)(8)))))
			(ll_pcs(_architecture 13 0 454 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(32)(41)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 14 -1
	)
)
I 000044 55 10186         1413416339114 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 44 ))
	(_version va7)
	(_time 1413416339115 2014.10.15 19:38:59)
	(_source (\./../../../source/daq_gen_tc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code dd8d888f888b88c88bda89d3c887d9dbd9dbdcdadcd88b)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 0 55 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 0 56 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 57 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 59 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 60 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 0 62 (_architecture (_uni ))))
		(_signal (_internal rpc_trg ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal rpc_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 83 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 88 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_target(22)))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_target(26)))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_target(30)))))
			(line__108(_architecture 3 0 108 (_assignment (_simple)(_target(35)))))
			(line__110(_architecture 4 0 110 (_assignment (_simple)(_target(34))(_sensitivity(32)))))
			(trigger_fsm(_architecture 5 0 119 (_process (_simple)(_target(16)(18)(19))(_sensitivity(0))(_read(16)(19)(21)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 0 199 (_process (_simple)(_target(14)(21)(23)(31)(36)(40))(_sensitivity(0))(_read(14)(18)(25)(29)(34)(39)(1)(2)))))
			(abd_count_pcs(_architecture 7 0 286 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)))))
			(pdt_count_pcs(_architecture 8 0 306 (_process (_simple)(_target(27)(28)(29))(_sensitivity(0))(_read(21)(26)(27)(28)(1)))))
			(pdw_count_pcs(_architecture 9 0 329 (_process (_simple)(_target(32)(33))(_sensitivity(0))(_read(30)(31)(32)(8)))))
			(pds_count_pcs(_architecture 10 0 351 (_process (_simple)(_target(37)(38)(39))(_sensitivity(0))(_read(34)(35)(36)(37)))))
			(tdc_pcs(_architecture 11 0 379 (_process (_simple)(_target(41))(_sensitivity(0))(_read(41)(1)))))
			(ll_fsm(_architecture 12 0 393 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(34)(36)(39)(40)(1)(8)))))
			(ll_pcs(_architecture 13 0 454 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(32)(41)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 7811          1413416339315 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413416339316 2014.10.15 19:38:59)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code a7f7f1f0a1f1f2b2a3f0b0fdf3a1f2a2f1a0a3a1a5)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 85 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_delayed trigger'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 111 (_process 3 (4)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 4 (5)(ns 4620693217682128896))))
		(_process
			(line__108(_architecture 0 0 108 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__109(_architecture 1 0 109 (_assignment (_simple)(_target(1)))))
			(line__110(_architecture 2 0 110 (_assignment (_simple)(_target(2)))))
			(line__111(_architecture 3 0 111 (_assignment (_simple)(_alias((trgrdy)(trigger'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(21)))))
			(line__112(_architecture 4 0 112 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(22)))))
			(line__113(_architecture 5 0 113 (_assignment (_simple)(_target(8))(_sensitivity(15(3))))))
			(trg_pcs(_architecture 6 0 118 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 7 0 133 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 149 (_process (_simple)(_target(15))(_sensitivity(0)(14))(_read(1)(15(1))(15(2))(15(4))(15(15))(15(d_14_0))))))
			(valid_pcs(_architecture 9 0 163 (_process (_simple)(_target(16)(17)(18)(19)(20))(_sensitivity(0))(_read(1)(3)(9)(10)(11)(12)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
	)
	(_model . behave 11 -1
	)
)
I 000044 55 10186         1413416496098 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 44 ))
	(_version va7)
	(_time 1413416496099 2014.10.15 19:41:36)
	(_source (\./../../../source/daq_gen_tc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 14141013114241014213401a014e101210121513151142)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 0 55 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 0 56 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 57 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 59 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 60 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 0 62 (_architecture (_uni ))))
		(_signal (_internal rpc_trg ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal rpc_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 78 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 83 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 88 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_target(22)))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_target(26)))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_target(30)))))
			(line__108(_architecture 3 0 108 (_assignment (_simple)(_target(35)))))
			(line__110(_architecture 4 0 110 (_assignment (_simple)(_target(34))(_sensitivity(32)))))
			(trigger_fsm(_architecture 5 0 119 (_process (_simple)(_target(16)(18)(19))(_sensitivity(0))(_read(16)(19)(21)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 0 199 (_process (_simple)(_target(14)(21)(23)(31)(36)(40))(_sensitivity(0))(_read(14)(18)(25)(29)(34)(39)(1)(2)))))
			(abd_count_pcs(_architecture 7 0 286 (_process (_simple)(_target(24)(25))(_sensitivity(0))(_read(22)(23)(24)))))
			(pdt_count_pcs(_architecture 8 0 306 (_process (_simple)(_target(27)(28)(29))(_sensitivity(0))(_read(21)(26)(27)(28)(1)))))
			(pdw_count_pcs(_architecture 9 0 329 (_process (_simple)(_target(32)(33))(_sensitivity(0))(_read(30)(31)(32)(8)))))
			(pds_count_pcs(_architecture 10 0 351 (_process (_simple)(_target(37)(38)(39))(_sensitivity(0))(_read(34)(35)(36)(37)))))
			(tdc_pcs(_architecture 11 0 379 (_process (_simple)(_target(41))(_sensitivity(0))(_read(41)(1)))))
			(ll_fsm(_architecture 12 0 393 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(34)(36)(39)(40)(1)(8)))))
			(ll_pcs(_architecture 13 0 454 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(32)(41)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 7811          1413416496296 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413416496297 2014.10.15 19:41:36)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code d0d0d482d18685c5d487c78a84d685d586d7d4d6d2)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 85 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_delayed trigger'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 111 (_process 3 (4)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 4 (5)(ns 4620693217682128896))))
		(_process
			(line__108(_architecture 0 0 108 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__109(_architecture 1 0 109 (_assignment (_simple)(_target(1)))))
			(line__110(_architecture 2 0 110 (_assignment (_simple)(_target(2)))))
			(line__111(_architecture 3 0 111 (_assignment (_simple)(_alias((trgrdy)(trigger'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(21)))))
			(line__112(_architecture 4 0 112 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(22)))))
			(line__113(_architecture 5 0 113 (_assignment (_simple)(_target(8))(_sensitivity(15(3))))))
			(trg_pcs(_architecture 6 0 118 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 7 0 133 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 149 (_process (_simple)(_target(15))(_sensitivity(0)(14))(_read(1)(15(1))(15(2))(15(4))(15(15))(15(d_14_0))))))
			(valid_pcs(_architecture 9 0 163 (_process (_simple)(_target(16)(17)(18)(19)(20))(_sensitivity(0))(_read(1)(3)(9)(10)(11)(12)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
	)
	(_model . behave 11 -1
	)
)
I 000044 55 9794          1413416594145 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 44 ))
	(_version va7)
	(_time 1413416594146 2014.10.15 19:43:14)
	(_source (\./../../../source/daq_gen_tc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 045656020152511152035004115e000200020503050152)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 0 55 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 0 56 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 57 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 59 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 60 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 0 62 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 74 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_target(20)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_target(24)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_target(28)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(33)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 0 117 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 0 197 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 0 284 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 0 304 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 0 327 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 0 349 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 0 377 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 0 391 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 0 452 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 7811          1413416594335 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413416594336 2014.10.15 19:43:14)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code bfededebe8e9eaaabbe8a8e5ebb9eabae9b8bbb9bd)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 85 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_delayed trigger'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 111 (_process 3 (4)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 4 (5)(ns 4620693217682128896))))
		(_process
			(line__108(_architecture 0 0 108 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__109(_architecture 1 0 109 (_assignment (_simple)(_target(1)))))
			(line__110(_architecture 2 0 110 (_assignment (_simple)(_target(2)))))
			(line__111(_architecture 3 0 111 (_assignment (_simple)(_alias((trgrdy)(trigger'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(21)))))
			(line__112(_architecture 4 0 112 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(22)))))
			(line__113(_architecture 5 0 113 (_assignment (_simple)(_target(8))(_sensitivity(15(3))))))
			(trg_pcs(_architecture 6 0 118 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 7 0 133 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 149 (_process (_simple)(_target(15))(_sensitivity(0)(14))(_read(1)(15(1))(15(2))(15(4))(15(15))(15(d_14_0))))))
			(valid_pcs(_architecture 9 0 163 (_process (_simple)(_target(16)(17)(18)(19)(20))(_sensitivity(0))(_read(1)(3)(9)(10)(11)(12)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
	)
	(_model . behave 11 -1
	)
)
I 000044 55 9794          1413416741961 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 44 ))
	(_version va7)
	(_time 1413416741962 2014.10.15 19:45:41)
	(_source (\./../../../source/daq_gen_tc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 666262666130337330613266733c626062606761676330)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 0 55 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 0 56 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 57 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 59 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 60 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 0 62 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 74 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_target(20)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_target(24)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_target(28)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(33)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 0 117 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 0 197 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 0 284 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 0 304 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 0 327 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 0 349 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 0 377 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 0 391 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 0 452 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 7832          1413416742154 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413416742155 2014.10.15 19:45:42)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 222627262174773726753578762477277425262420)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 85 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_delayed trigger'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 111 (_process 3 (4)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 4 (5)(ns 4620693217682128896))))
		(_process
			(line__108(_architecture 0 0 108 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__109(_architecture 1 0 109 (_assignment (_simple)(_target(1)))))
			(line__110(_architecture 2 0 110 (_assignment (_simple)(_target(2)))))
			(line__111(_architecture 3 0 111 (_assignment (_simple)(_alias((trgrdy)(trigger'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(21)))))
			(line__112(_architecture 4 0 112 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(22)))))
			(line__113(_architecture 5 0 113 (_assignment (_simple)(_target(8))(_sensitivity(15(3))))))
			(trg_pcs(_architecture 6 0 118 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 7 0 133 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 149 (_process (_simple)(_target(15))(_sensitivity(0)(14))(_read(1)(15(1))(15(2))(15(4))(15(15))(15(d_14_0))))))
			(valid_pcs(_architecture 9 0 163 (_process (_simple)(_target(16)(17)(18)(19)(20))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000044 55 9794          1413416912494 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 44 ))
	(_version va7)
	(_time 1413416912495 2014.10.15 19:48:32)
	(_source (\./../../../source/daq_gen_tc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 83d7d68d81d5d696d584d78396d98785878582848286d5)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 0 55 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 0 56 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 57 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 59 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 60 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 0 62 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 74 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_target(20)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_target(24)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_target(28)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(33)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 0 117 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 0 197 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 0 284 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 0 304 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 0 327 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 0 349 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 0 377 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 0 391 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 0 452 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 8005          1413416912683 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413416912684 2014.10.15 19:48:32)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 3e6a683b6a686b2b3a6c29646a386b3b68393a383c)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 86 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trg_ctr ~extSTD.STANDARD.INTEGER 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_delayed trigger'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 3 (4)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_process 4 (5)(ns 4620693217682128896))))
		(_process
			(line__109(_architecture 0 0 109 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__110(_architecture 1 0 110 (_assignment (_simple)(_target(1)))))
			(line__111(_architecture 2 0 111 (_assignment (_simple)(_target(2)))))
			(line__112(_architecture 3 0 112 (_assignment (_simple)(_alias((trgrdy)(trigger'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__113(_architecture 4 0 113 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 6 0 119 (_process (_wait_for)(_target(4)(15))(_read(15)))))
			(ctime_pcs(_architecture 7 0 136 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 152 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 9 0 166 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000044 55 9794          1413416934238 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 44 ))
	(_version va7)
	(_time 1413416934239 2014.10.15 19:48:54)
	(_source (\./../../../source/daq_gen_tc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 767024777120236320712276632c727072707771777320)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 0 55 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 0 56 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 57 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 59 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 60 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 0 62 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 74 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_target(20)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_target(24)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_target(28)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(33)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 0 117 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 0 197 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 0 284 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 0 304 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 0 327 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 0 349 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 0 377 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 0 391 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 0 452 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 8005          1413416934437 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413416934438 2014.10.15 19:48:54)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 40474442411615554412571a144615451647444642)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 86 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trg_ctr ~extSTD.STANDARD.INTEGER 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_delayed trigger'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 3 (4)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_process 4 (5)(ns 4620693217682128896))))
		(_process
			(line__109(_architecture 0 0 109 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__110(_architecture 1 0 110 (_assignment (_simple)(_target(1)))))
			(line__111(_architecture 2 0 111 (_assignment (_simple)(_target(2)))))
			(line__112(_architecture 3 0 112 (_assignment (_simple)(_alias((trgrdy)(trigger'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__113(_architecture 4 0 113 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 6 0 119 (_process (_wait_for)(_target(4)(15))(_read(15)))))
			(ctime_pcs(_architecture 7 0 136 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 152 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 9 0 166 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000044 55 9794          1413417006857 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 44 ))
	(_version va7)
	(_time 1413417006858 2014.10.15 19:50:06)
	(_source (\./../../../source/daq_gen_tc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 202476242176753576277420357a242624262127212576)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 0 55 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 0 56 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 57 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 59 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 60 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 0 62 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 74 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_target(20)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_target(24)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_target(28)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(33)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 0 117 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 0 197 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 0 284 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 0 304 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 0 327 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 0 349 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 0 377 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 0 391 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 0 452 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 8005          1413417007056 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413417007057 2014.10.15 19:50:07)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code ebefbdb8b8bdbefeefb9fcb1bfedbeeebdecefede9)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 86 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trg_ctr ~extSTD.STANDARD.INTEGER 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_delayed trigger'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 3 (4)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_process 4 (5)(ns 4620693217682128896))))
		(_process
			(line__109(_architecture 0 0 109 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__110(_architecture 1 0 110 (_assignment (_simple)(_target(1)))))
			(line__111(_architecture 2 0 111 (_assignment (_simple)(_target(2)))))
			(line__112(_architecture 3 0 112 (_assignment (_simple)(_alias((trgrdy)(trigger'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__113(_architecture 4 0 113 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 6 0 119 (_process (_wait_for)(_target(4)(15))(_read(15)))))
			(ctime_pcs(_architecture 7 0 136 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 152 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 9 0 166 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000044 55 9794          1413417086270 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 44 ))
	(_version va7)
	(_time 1413417086271 2014.10.15 19:51:26)
	(_source (\./../../../source/daq_gen_tc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 4d4d484f181b18581b4a194d5817494b494b4c4a4c481b)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 0 55 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 0 56 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 57 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 59 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 60 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 0 62 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 74 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_target(20)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_target(24)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_target(28)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(33)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 0 117 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 0 197 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 0 284 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 0 304 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 0 327 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 0 349 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 0 377 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 0 391 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 0 452 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 8005          1413417086463 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413417086464 2014.10.15 19:51:26)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 17171110114142021347004d431142124110131115)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 86 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trg_ctr ~extSTD.STANDARD.INTEGER 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_delayed trigger'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 3 (4)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_process 4 (5)(ns 4620693217682128896))))
		(_process
			(line__109(_architecture 0 0 109 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__110(_architecture 1 0 110 (_assignment (_simple)(_target(1)))))
			(line__111(_architecture 2 0 111 (_assignment (_simple)(_target(2)))))
			(line__112(_architecture 3 0 112 (_assignment (_simple)(_alias((trgrdy)(trigger'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__113(_architecture 4 0 113 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 6 0 119 (_process (_wait_for)(_target(4)(15))(_read(15)))))
			(ctime_pcs(_architecture 7 0 138 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 154 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 9 0 168 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000044 55 9794          1413417163499 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 44 ))
	(_version va7)
	(_time 1413417163500 2014.10.15 19:52:43)
	(_source (\./../../../source/daq_gen_tc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f1ffa0a1f1a7a4e4a7f6a5f1e4abf5f7f5f7f0f6f0f4a7)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 0 55 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 0 56 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 57 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 59 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 60 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 0 62 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 74 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_target(20)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_target(24)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_target(28)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(33)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 0 117 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 0 197 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 0 284 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 0 304 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 0 327 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 0 349 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 0 377 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 0 391 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 0 452 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 8005          1413417163698 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413417163699 2014.10.15 19:52:43)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code bcb2eee8eeeae9a9b8ecabe6e8bae9b9eabbb8babe)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 86 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trg_ctr ~extSTD.STANDARD.INTEGER 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_delayed trigger'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 3 (4)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_process 4 (5)(ns 4620693217682128896))))
		(_process
			(line__109(_architecture 0 0 109 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__110(_architecture 1 0 110 (_assignment (_simple)(_target(1)))))
			(line__111(_architecture 2 0 111 (_assignment (_simple)(_target(2)))))
			(line__112(_architecture 3 0 112 (_assignment (_simple)(_alias((trgrdy)(trigger'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__113(_architecture 4 0 113 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 6 0 119 (_process (_wait_for)(_target(4)(15))(_read(15)))))
			(ctime_pcs(_architecture 7 0 138 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 154 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 9 0 168 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000044 55 9794          1413417275295 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 44 ))
	(_version va7)
	(_time 1413417275296 2014.10.15 19:54:35)
	(_source (\./../../../source/daq_gen_tc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code afada8f8f8f9fabaf9a8fbafbaf5aba9aba9aea8aeaaf9)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 0 55 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 0 56 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 57 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 59 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 60 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 0 62 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 74 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_target(20)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_target(24)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_target(28)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(33)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 0 117 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 0 197 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 0 284 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 0 304 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 0 327 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 0 349 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 0 377 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 0 391 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 0 452 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 7832          1413417275485 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413417275486 2014.10.15 19:54:35)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 6a686a6a3a3c3f7f6e3e7d303e6c3f6f3c6d6e6c68)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 85 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_delayed trigger'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 111 (_process 3 (4)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 4 (5)(ns 4620693217682128896))))
		(_process
			(line__108(_architecture 0 0 108 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__109(_architecture 1 0 109 (_assignment (_simple)(_target(1)))))
			(line__110(_architecture 2 0 110 (_assignment (_simple)(_target(2)))))
			(line__111(_architecture 3 0 111 (_assignment (_simple)(_alias((trgrdy)(trigger'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(21)))))
			(line__112(_architecture 4 0 112 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(22)))))
			(line__113(_architecture 5 0 113 (_assignment (_simple)(_target(8))(_sensitivity(15(3))))))
			(trg_pcs(_architecture 6 0 118 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 7 0 134 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 150 (_process (_simple)(_target(15))(_sensitivity(0)(14))(_read(1)(15(1))(15(2))(15(4))(15(15))(15(d_14_0))))))
			(valid_pcs(_architecture 9 0 164 (_process (_simple)(_target(16)(17)(18)(19)(20))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000044 55 9794          1413417343270 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 44 ))
	(_version va7)
	(_time 1413417343271 2014.10.15 19:55:43)
	(_source (\./../../../source/daq_gen_tc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 313361343167642467366531246b353735373036303467)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 0 55 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 0 56 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 57 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 59 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 60 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 0 62 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 74 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_target(20)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_target(24)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_target(28)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(33)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 0 117 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 0 197 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 0 284 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 0 304 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 0 327 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 0 349 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 0 377 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 0 391 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 0 452 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 7832          1413417343469 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413417343470 2014.10.15 19:55:43)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code eceebcbfbebab9f9e8bbfbb6b8eab9e9baebe8eaee)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 85 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_delayed trigger'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 111 (_process 3 (4)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 4 (5)(ns 4620693217682128896))))
		(_process
			(line__108(_architecture 0 0 108 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__109(_architecture 1 0 109 (_assignment (_simple)(_target(1)))))
			(line__110(_architecture 2 0 110 (_assignment (_simple)(_target(2)))))
			(line__111(_architecture 3 0 111 (_assignment (_simple)(_alias((trgrdy)(trigger'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(21)))))
			(line__112(_architecture 4 0 112 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(22)))))
			(line__113(_architecture 5 0 113 (_assignment (_simple)(_target(8))(_sensitivity(15(3))))))
			(trg_pcs(_architecture 6 0 118 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 7 0 133 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 149 (_process (_simple)(_target(15))(_sensitivity(0)(14))(_read(1)(15(1))(15(2))(15(4))(15(15))(15(d_14_0))))))
			(valid_pcs(_architecture 9 0 163 (_process (_simple)(_target(16)(17)(18)(19)(20))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000044 55 9794          1413417459800 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 44 ))
	(_version va7)
	(_time 1413417459801 2014.10.15 19:57:39)
	(_source (\./../../../source/daq_gen_tc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 565156555100034300510256430c525052505751575300)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 0 55 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 0 56 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 57 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 59 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 60 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 0 62 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 74 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_target(20)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_target(24)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_target(28)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(33)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 0 117 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 0 197 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 0 284 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 0 304 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 0 327 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 0 349 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 0 377 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 0 391 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 0 452 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 14 -1
	)
)
I 000044 55 9794          1413417512524 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 44 ))
	(_version va7)
	(_time 1413417512525 2014.10.15 19:58:32)
	(_source (\./../../../source/daq_gen_tc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 4e1d484c1a181b5b18491a4e5b144a484a484f494f4b18)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 0 55 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 0 56 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 57 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 59 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 60 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 0 62 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 74 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_target(20)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_target(24)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_target(28)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(33)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 0 117 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 0 197 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 0 284 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 0 304 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 0 327 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 0 349 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 0 377 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 0 391 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 0 452 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 14 -1
	)
)
I 000044 55 9794          1413417524145 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 44 ))
	(_version va7)
	(_time 1413417524146 2014.10.15 19:58:44)
	(_source (\./../../../source/daq_gen_tc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b4b2e6e0b1e2e1a1e2b3e0b4a1eeb0b2b0b2b5b3b5b1e2)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 0 55 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 0 56 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 57 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 59 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 60 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 0 62 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 74 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_target(20)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_target(24)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_target(28)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(33)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 0 117 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 0 197 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 0 284 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 0 304 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 0 327 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 0 349 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 0 377 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 0 391 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 0 452 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 7925          1413417524347 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413417524348 2014.10.15 19:58:44)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 7f787b7e28292a6a7b2c68252b792a7a29787b797d)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 85 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_delayed trigger'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 111 (_process 3 (4)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 4 (5)(ns 4620693217682128896))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 119 (_process 6 ((i 2)))))
		(_process
			(line__108(_architecture 0 0 108 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__109(_architecture 1 0 109 (_assignment (_simple)(_target(1)))))
			(line__110(_architecture 2 0 110 (_assignment (_simple)(_target(2)))))
			(line__111(_architecture 3 0 111 (_assignment (_simple)(_alias((trgrdy)(trigger'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(21)))))
			(line__112(_architecture 4 0 112 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(22)))))
			(line__113(_architecture 5 0 113 (_assignment (_simple)(_target(8))(_sensitivity(15(3))))))
			(trg_pcs(_architecture 6 0 118 (_process (_wait_for)(_target(4)))))
			(ctime_pcs(_architecture 7 0 137 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 153 (_process (_simple)(_target(15))(_sensitivity(0)(14))(_read(1)(15(1))(15(2))(15(4))(15(15))(15(d_14_0))))))
			(valid_pcs(_architecture 9 0 167 (_process (_simple)(_target(16)(17)(18)(19)(20))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000044 55 9794          1413417757382 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 44 ))
	(_version va7)
	(_time 1413417757383 2014.10.15 20:02:37)
	(_source (\./../../../source/daq_gen_tc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code bab5ebeeeaecefafecbdeebaafe0bebcbebcbbbdbbbfec)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 0 55 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 0 56 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 57 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 59 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 60 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 0 62 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 74 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_target(20)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_target(24)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_target(28)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(33)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 0 117 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 0 197 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 0 284 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 0 304 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 0 327 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 0 349 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 0 377 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 0 391 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 0 452 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 8026          1413417757567 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413417757568 2014.10.15 20:02:37)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 757a2774712320607071622f217320702372717377)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 86 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trgfifo ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_delayed trgfifo'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 3 (15)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_process 4 (5)(ns 4620693217682128896))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 120 (_process 6 ((i 2)))))
		(_process
			(line__109(_architecture 0 0 109 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__110(_architecture 1 0 110 (_assignment (_simple)(_target(1)))))
			(line__111(_architecture 2 0 111 (_assignment (_simple)(_target(2)))))
			(line__112(_architecture 3 0 112 (_assignment (_simple)(_alias((trgrdy)(trgfifo'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__113(_architecture 4 0 113 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 6 0 119 (_process (_wait_for)(_target(4)(15)))))
			(ctime_pcs(_architecture 7 0 141 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 157 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 9 0 171 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000044 55 9794          1413417829219 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 44 ))
	(_version va7)
	(_time 1413417829220 2014.10.15 20:03:49)
	(_source (\./../../../source/daq_gen_tc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 580c5b5b510e0d4d0e5f0c584d025c5e5c5e595f595d0e)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 0 55 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 0 56 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 57 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 59 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 60 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 0 62 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 74 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_target(20)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_target(24)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_target(28)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(33)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 0 117 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 0 197 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 0 284 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 0 304 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 0 327 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 0 349 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 0 377 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 0 391 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 0 452 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 8026          1413417829415 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413417829416 2014.10.15 20:03:49)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 13471f141145460616170449471546164514171511)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 86 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trgfifo ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_delayed trgfifo'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 3 (15)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_process 4 (5)(ns 4620693217682128896))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 120 (_process 6 ((i 2)))))
		(_process
			(line__109(_architecture 0 0 109 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__110(_architecture 1 0 110 (_assignment (_simple)(_target(1)))))
			(line__111(_architecture 2 0 111 (_assignment (_simple)(_target(2)))))
			(line__112(_architecture 3 0 112 (_assignment (_simple)(_alias((trgrdy)(trgfifo'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__113(_architecture 4 0 113 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 6 0 119 (_process (_wait_for)(_target(4)(15)))))
			(ctime_pcs(_architecture 7 0 141 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 157 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 9 0 171 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000044 55 9794          1413417869865 rtl
(_unit VHDL (daq_gen 0 24 (rtl 0 44 ))
	(_version va7)
	(_time 1413417869866 2014.10.15 20:04:29)
	(_source (\./../../../source/daq_gen_tc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 161514111140430340114216034c121012101711171340)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 53 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 0 55 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 0 56 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 0 57 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 0 59 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 0 60 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 0 62 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 66 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 74 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 79 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 81 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 85 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_target(20)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_target(24)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_target(28)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(33)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 0 117 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 0 197 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 0 284 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 0 304 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 0 327 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 0 349 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 0 377 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 0 391 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 0 452 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 8026          1413417870064 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413417870065 2014.10.15 20:04:30)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code e1e2e3b2e1b7b4f4e4e5f6bbb5e7b4e4b7e6e5e7e3)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 86 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trgfifo ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_delayed trgfifo'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 3 (15)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_process 4 (5)(ns 4620693217682128896))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 120 (_process 6 ((i 2)))))
		(_process
			(line__109(_architecture 0 0 109 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__110(_architecture 1 0 110 (_assignment (_simple)(_target(1)))))
			(line__111(_architecture 2 0 111 (_assignment (_simple)(_target(2)))))
			(line__112(_architecture 3 0 112 (_assignment (_simple)(_alias((trgrdy)(trgfifo'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__113(_architecture 4 0 113 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 6 0 119 (_process (_wait_for)(_target(4)(15)))))
			(ctime_pcs(_architecture 7 0 141 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 157 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 9 0 171 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
V 000044 55 9827          1413417994088 rtl
(_unit VHDL (daq_gen 0 24 (rtl 1 44 ))
	(_version va7)
	(_time 1413417994089 2014.10.15 20:06:34)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 565300555100034300510256430c525052505751575300)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 1 46 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 1 47 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 1 55 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 1 56 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 57 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 59 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 60 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 1 62 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 1 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 1 64 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 1 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 66 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 69 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 70 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 71 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 74 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 78 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 79 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 80 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 81 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 82 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 84 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 85 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 1 103 (_assignment (_simple)(_target(20)))))
			(line__104(_architecture 1 1 104 (_assignment (_simple)(_target(24)))))
			(line__105(_architecture 2 1 105 (_assignment (_simple)(_target(28)))))
			(line__106(_architecture 3 1 106 (_assignment (_simple)(_target(33)))))
			(line__108(_architecture 4 1 108 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 1 117 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 1 197 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 1 284 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 1 304 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 1 327 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 1 349 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 1 377 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 1 391 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 1 452 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 14 -1
	)
)
I 000047 55 8026          1413417994276 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413417994277 2014.10.15 20:06:34)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 11144616114744041415064b451744144716151713)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 86 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trgfifo ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_delayed trgfifo'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 3 (15)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_process 4 (5)(ns 4620693217682128896))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 120 (_process 6 ((i 2)))))
		(_process
			(line__109(_architecture 0 0 109 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__110(_architecture 1 0 110 (_assignment (_simple)(_target(1)))))
			(line__111(_architecture 2 0 111 (_assignment (_simple)(_target(2)))))
			(line__112(_architecture 3 0 112 (_assignment (_simple)(_alias((trgrdy)(trgfifo'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__113(_architecture 4 0 113 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 6 0 119 (_process (_wait_for)(_target(4)(15)))))
			(ctime_pcs(_architecture 7 0 141 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 157 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 9 0 171 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000052 55 9272          1413755780650 single_trig
(_unit VHDL (daq_gen 0 24 (single_trig 1 44 ))
	(_version va7)
	(_time 1413755780651 2014.10.19 17:56:20)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c9cdcc9cc19f9cdc9fcec6cfdc93cdcfcdcfc8cec8cc9f)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 1 55 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 56 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 58 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 64 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 69 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 79 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 81 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 1 82 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 1 98 (_assignment (_simple)(_target(16)))))
			(line__99(_architecture 1 1 99 (_assignment (_simple)(_target(20)))))
			(line__100(_architecture 2 1 100 (_assignment (_simple)(_target(24)))))
			(line__101(_architecture 3 1 101 (_assignment (_simple)(_target(29)))))
			(line__103(_architecture 4 1 103 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(daq_fsm(_architecture 5 1 112 (_process (_simple)(_target(14)(17)(25)(30)(34))(_sensitivity(0))(_read(14)(19)(23)(28)(33)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 1 191 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdt_count_pcs(_architecture 7 1 211 (_process (_simple)(_target(21)(22)(23))(_sensitivity(0))(_read(20)(21)(22)(1)(4)))))
			(pdw_count_pcs(_architecture 8 1 234 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(24)(25)(26)(8)))))
			(pds_count_pcs(_architecture 9 1 262 (_process (_simple)(_target(31)(32)(33))(_sensitivity(0))(_read(28)(29)(30)(31)))))
			(tdc_pcs(_architecture 10 1 290 (_process (_simple)(_target(35))(_sensitivity(0))(_read(35)(1)))))
			(ll_fsm(_architecture 11 1 304 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(28)(30)(33)(34)(1)(8)))))
			(ll_pcs(_architecture 12 1 378 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(26)(35)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . single_trig 13 -1
	)
)
I 000051 55 9892          1413755780654 multi_trig
(_unit VHDL (daq_gen 0 24 (multi_trig 1 406 ))
	(_version va7)
	(_time 1413755780655 2014.10.19 17:56:20)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c9cdcc9cc19f9cdc9fce9dcbdc93cdcfcdcfc8cec8cc9f)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 1 417 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 1 418 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 419 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 421 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 422 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 1 424 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 1 425 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 1 427 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 429 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 430 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 431 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 433 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 434 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 435 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 436 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 437 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 438 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 439 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 440 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 442 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 443 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 444 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 445 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 446 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_architecture (_uni ))))
		(_process
			(line__465(_architecture 0 1 465 (_assignment (_simple)(_target(20)))))
			(line__466(_architecture 1 1 466 (_assignment (_simple)(_target(24)))))
			(line__467(_architecture 2 1 467 (_assignment (_simple)(_target(28)))))
			(line__468(_architecture 3 1 468 (_assignment (_simple)(_target(33)))))
			(line__470(_architecture 4 1 470 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 1 479 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 1 558 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 1 644 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 1 664 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 1 687 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 1 709 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 1 737 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 1 751 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 1 812 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . multi_trig 14 -1
	)
)
I 000047 55 8026          1413755780824 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413755780825 2014.10.19 17:56:20)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 75717374712320607071622f217320702372717377)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 86 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trgfifo ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_delayed trgfifo'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 3 (15)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_process 4 (5)(ns 4620693217682128896))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 120 (_process 6 ((i 2)))))
		(_process
			(line__109(_architecture 0 0 109 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__110(_architecture 1 0 110 (_assignment (_simple)(_target(1)))))
			(line__111(_architecture 2 0 111 (_assignment (_simple)(_target(2)))))
			(line__112(_architecture 3 0 112 (_assignment (_simple)(_alias((trgrdy)(trgfifo'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__113(_architecture 4 0 113 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 6 0 119 (_process (_wait_for)(_target(4)(15)))))
			(ctime_pcs(_architecture 7 0 141 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 157 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 9 0 171 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000052 55 9272          1413757222786 single_trig
(_unit VHDL (daq_gen 0 24 (single_trig 1 44 ))
	(_version va7)
	(_time 1413757222787 2014.10.19 18:20:22)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 212526252177743477262e27347b252725272026202477)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 1 55 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 56 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 58 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 64 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 69 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 79 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 81 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 1 82 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 1 98 (_assignment (_simple)(_target(16)))))
			(line__99(_architecture 1 1 99 (_assignment (_simple)(_target(20)))))
			(line__100(_architecture 2 1 100 (_assignment (_simple)(_target(24)))))
			(line__101(_architecture 3 1 101 (_assignment (_simple)(_target(29)))))
			(line__103(_architecture 4 1 103 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(daq_fsm(_architecture 5 1 112 (_process (_simple)(_target(14)(17)(25)(30)(34))(_sensitivity(0))(_read(14)(19)(23)(28)(33)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 1 191 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdt_count_pcs(_architecture 7 1 211 (_process (_simple)(_target(21)(22)(23))(_sensitivity(0))(_read(20)(21)(22)(1)(4)))))
			(pdw_count_pcs(_architecture 8 1 234 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(24)(25)(26)(8)))))
			(pds_count_pcs(_architecture 9 1 262 (_process (_simple)(_target(31)(32)(33))(_sensitivity(0))(_read(28)(29)(30)(31)))))
			(tdc_pcs(_architecture 10 1 290 (_process (_simple)(_target(35))(_sensitivity(0))(_read(35)(1)))))
			(ll_fsm(_architecture 11 1 304 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(28)(30)(33)(34)(1)(8)))))
			(ll_pcs(_architecture 12 1 378 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(26)(35)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . single_trig 13 -1
	)
)
I 000051 55 9892          1413757222790 multi_trig
(_unit VHDL (daq_gen 0 24 (multi_trig 1 406 ))
	(_version va7)
	(_time 1413757222791 2014.10.19 18:20:22)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 212526252177743477267523347b252725272026202477)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 1 417 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 1 418 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 419 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 421 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 422 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 1 424 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 1 425 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 1 427 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 429 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 430 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 431 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 433 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 434 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 435 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 436 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 437 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 438 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 439 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 440 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 442 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 443 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 444 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 445 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 446 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_architecture (_uni ))))
		(_process
			(line__465(_architecture 0 1 465 (_assignment (_simple)(_target(20)))))
			(line__466(_architecture 1 1 466 (_assignment (_simple)(_target(24)))))
			(line__467(_architecture 2 1 467 (_assignment (_simple)(_target(28)))))
			(line__468(_architecture 3 1 468 (_assignment (_simple)(_target(33)))))
			(line__470(_architecture 4 1 470 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 1 479 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 1 558 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 1 644 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 1 664 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 1 687 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 1 709 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 1 737 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 1 751 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 1 812 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . multi_trig 14 -1
	)
)
I 000047 55 8026          1413757222975 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413757222976 2014.10.19 18:20:22)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code dcd8db8e8e8a89c9d9d8cb8688da89d98adbd8dade)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 86 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trgfifo ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_delayed trgfifo'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 3 (15)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_process 4 (5)(ns 4620693217682128896))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 120 (_process 6 ((i 2)))))
		(_process
			(line__109(_architecture 0 0 109 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__110(_architecture 1 0 110 (_assignment (_simple)(_target(1)))))
			(line__111(_architecture 2 0 111 (_assignment (_simple)(_target(2)))))
			(line__112(_architecture 3 0 112 (_assignment (_simple)(_alias((trgrdy)(trgfifo'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__113(_architecture 4 0 113 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 6 0 119 (_process (_wait_for)(_target(4)(15)))))
			(ctime_pcs(_architecture 7 0 141 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 157 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 9 0 171 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000052 55 9272          1413759200369 single_trig
(_unit VHDL (daq_gen 0 24 (single_trig 1 44 ))
	(_version va7)
	(_time 1413759200370 2014.10.19 18:53:20)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0a090e0c5a5c5f1f5c0d050c1f500e0c0e0c0b0d0b0f5c)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 1 55 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 56 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 58 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 64 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 69 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 79 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 81 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 1 82 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 1 98 (_assignment (_simple)(_target(16)))))
			(line__99(_architecture 1 1 99 (_assignment (_simple)(_target(20)))))
			(line__100(_architecture 2 1 100 (_assignment (_simple)(_target(24)))))
			(line__101(_architecture 3 1 101 (_assignment (_simple)(_target(29)))))
			(line__103(_architecture 4 1 103 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(daq_fsm(_architecture 5 1 112 (_process (_simple)(_target(14)(17)(25)(30)(34))(_sensitivity(0))(_read(14)(19)(23)(28)(33)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 1 191 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdt_count_pcs(_architecture 7 1 211 (_process (_simple)(_target(21)(22)(23))(_sensitivity(0))(_read(20)(21)(22)(1)(4)))))
			(pdw_count_pcs(_architecture 8 1 234 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(24)(25)(26)(8)))))
			(pds_count_pcs(_architecture 9 1 262 (_process (_simple)(_target(31)(32)(33))(_sensitivity(0))(_read(28)(29)(30)(31)))))
			(tdc_pcs(_architecture 10 1 290 (_process (_simple)(_target(35))(_sensitivity(0))(_read(35)(1)))))
			(ll_fsm(_architecture 11 1 304 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(28)(30)(33)(34)(1)(8)))))
			(ll_pcs(_architecture 12 1 378 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(26)(35)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . single_trig 13 -1
	)
)
I 000051 55 9892          1413759200384 multi_trig
(_unit VHDL (daq_gen 0 24 (multi_trig 1 406 ))
	(_version va7)
	(_time 1413759200385 2014.10.19 18:53:20)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0a090e0c5a5c5f1f5c0d5e081f500e0c0e0c0b0d0b0f5c)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 1 417 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 1 418 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 419 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 421 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 422 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 1 424 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 1 425 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 1 427 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 429 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 430 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 431 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 433 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 434 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 435 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 436 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 437 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 438 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 439 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 440 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 442 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 443 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 444 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 445 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 446 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_architecture (_uni ))))
		(_process
			(line__465(_architecture 0 1 465 (_assignment (_simple)(_target(20)))))
			(line__466(_architecture 1 1 466 (_assignment (_simple)(_target(24)))))
			(line__467(_architecture 2 1 467 (_assignment (_simple)(_target(28)))))
			(line__468(_architecture 3 1 468 (_assignment (_simple)(_target(33)))))
			(line__470(_architecture 4 1 470 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 1 479 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 1 558 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 1 644 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 1 664 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 1 687 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 1 709 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 1 737 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 1 751 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 1 812 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . multi_trig 14 -1
	)
)
I 000047 55 8026          1413759200588 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413759200589 2014.10.19 18:53:20)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code d5d6d187d18380c0d0d1c28f81d380d083d2d1d3d7)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 86 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trgfifo ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_delayed trgfifo'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 3 (15)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_process 4 (5)(ns 4620693217682128896))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 120 (_process 6 ((i 2)))))
		(_process
			(line__109(_architecture 0 0 109 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__110(_architecture 1 0 110 (_assignment (_simple)(_target(1)))))
			(line__111(_architecture 2 0 111 (_assignment (_simple)(_target(2)))))
			(line__112(_architecture 3 0 112 (_assignment (_simple)(_alias((trgrdy)(trgfifo'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__113(_architecture 4 0 113 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 6 0 119 (_process (_wait_for)(_target(4)(15)))))
			(ctime_pcs(_architecture 7 0 141 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 157 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 9 0 171 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000052 55 9272          1413759330781 single_trig
(_unit VHDL (daq_gen 0 24 (single_trig 1 44 ))
	(_version va7)
	(_time 1413759330782 2014.10.19 18:55:30)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6c6e3c6c3e3a39793a6b636a7936686a686a6d6b6d693a)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 1 55 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 56 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 58 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 64 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 69 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 79 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 81 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 1 82 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 1 98 (_assignment (_simple)(_target(16)))))
			(line__99(_architecture 1 1 99 (_assignment (_simple)(_target(20)))))
			(line__100(_architecture 2 1 100 (_assignment (_simple)(_target(24)))))
			(line__101(_architecture 3 1 101 (_assignment (_simple)(_target(29)))))
			(line__103(_architecture 4 1 103 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(daq_fsm(_architecture 5 1 112 (_process (_simple)(_target(14)(17)(25)(30)(34))(_sensitivity(0))(_read(14)(19)(23)(28)(33)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 1 191 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdt_count_pcs(_architecture 7 1 211 (_process (_simple)(_target(21)(22)(23))(_sensitivity(0))(_read(20)(21)(22)(1)(4)))))
			(pdw_count_pcs(_architecture 8 1 234 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(24)(25)(26)(8)))))
			(pds_count_pcs(_architecture 9 1 262 (_process (_simple)(_target(31)(32)(33))(_sensitivity(0))(_read(28)(29)(30)(31)))))
			(tdc_pcs(_architecture 10 1 290 (_process (_simple)(_target(35))(_sensitivity(0))(_read(35)(1)))))
			(ll_fsm(_architecture 11 1 304 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(28)(30)(33)(34)(1)(8)))))
			(ll_pcs(_architecture 12 1 378 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(26)(35)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . single_trig 13 -1
	)
)
I 000051 55 9892          1413759330795 multi_trig
(_unit VHDL (daq_gen 0 24 (multi_trig 1 406 ))
	(_version va7)
	(_time 1413759330796 2014.10.19 18:55:30)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7b792b7a282d2e6e2d7c2f796e217f7d7f7d7a7c7a7e2d)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 1 417 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 1 418 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 419 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 421 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 422 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 1 424 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 1 425 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 1 427 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 429 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 430 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 431 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 433 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 434 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 435 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 436 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 437 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 438 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 439 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 440 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 442 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 443 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 444 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 445 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 446 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_architecture (_uni ))))
		(_process
			(line__465(_architecture 0 1 465 (_assignment (_simple)(_target(20)))))
			(line__466(_architecture 1 1 466 (_assignment (_simple)(_target(24)))))
			(line__467(_architecture 2 1 467 (_assignment (_simple)(_target(28)))))
			(line__468(_architecture 3 1 468 (_assignment (_simple)(_target(33)))))
			(line__470(_architecture 4 1 470 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 1 479 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 1 558 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 1 644 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 1 664 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 1 687 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 1 709 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 1 737 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 1 751 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 1 812 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . multi_trig 14 -1
	)
)
I 000047 55 8026          1413759330982 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413759330983 2014.10.19 18:55:30)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 36346733316063233333216c623063336031323034)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 86 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trgfifo ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_delayed trgfifo'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 3 (15)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_process 4 (5)(ns 4620693217682128896))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 120 (_process 6 ((i 2)))))
		(_process
			(line__109(_architecture 0 0 109 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__110(_architecture 1 0 110 (_assignment (_simple)(_target(1)))))
			(line__111(_architecture 2 0 111 (_assignment (_simple)(_target(2)))))
			(line__112(_architecture 3 0 112 (_assignment (_simple)(_alias((trgrdy)(trgfifo'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__113(_architecture 4 0 113 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 6 0 119 (_process (_wait_for)(_target(4)(15)))))
			(ctime_pcs(_architecture 7 0 142 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 158 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 9 0 172 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000052 55 9272          1413761113507 single_trig
(_unit VHDL (daq_gen 0 24 (single_trig 1 44 ))
	(_version va7)
	(_time 1413761113508 2014.10.19 19:25:13)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 29272c2d217f7c3c7f2e262f3c732d2f2d2f282e282c7f)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 1 55 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 56 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 58 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 64 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 69 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 79 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 81 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 1 82 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 1 98 (_assignment (_simple)(_target(16)))))
			(line__99(_architecture 1 1 99 (_assignment (_simple)(_target(20)))))
			(line__100(_architecture 2 1 100 (_assignment (_simple)(_target(24)))))
			(line__101(_architecture 3 1 101 (_assignment (_simple)(_target(29)))))
			(line__103(_architecture 4 1 103 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(daq_fsm(_architecture 5 1 112 (_process (_simple)(_target(14)(17)(25)(30)(34))(_sensitivity(0))(_read(14)(19)(23)(28)(33)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 1 191 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdt_count_pcs(_architecture 7 1 211 (_process (_simple)(_target(21)(22)(23))(_sensitivity(0))(_read(20)(21)(22)(1)(4)))))
			(pdw_count_pcs(_architecture 8 1 234 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(24)(25)(26)(8)))))
			(pds_count_pcs(_architecture 9 1 262 (_process (_simple)(_target(31)(32)(33))(_sensitivity(0))(_read(28)(29)(30)(31)))))
			(tdc_pcs(_architecture 10 1 290 (_process (_simple)(_target(35))(_sensitivity(0))(_read(35)(1)))))
			(ll_fsm(_architecture 11 1 304 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(28)(30)(33)(34)(1)(8)))))
			(ll_pcs(_architecture 12 1 378 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(26)(35)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . single_trig 13 -1
	)
)
I 000051 55 9892          1413761113511 multi_trig
(_unit VHDL (daq_gen 0 24 (multi_trig 1 406 ))
	(_version va7)
	(_time 1413761113512 2014.10.19 19:25:13)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 29272c2d217f7c3c7f2e7d2b3c732d2f2d2f282e282c7f)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 1 417 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 1 418 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 419 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 421 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 422 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 1 424 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 1 425 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 1 427 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 429 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 430 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 431 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 433 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 434 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 435 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 436 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 437 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 438 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 439 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 440 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 442 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 443 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 444 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 445 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 446 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_architecture (_uni ))))
		(_process
			(line__465(_architecture 0 1 465 (_assignment (_simple)(_target(20)))))
			(line__466(_architecture 1 1 466 (_assignment (_simple)(_target(24)))))
			(line__467(_architecture 2 1 467 (_assignment (_simple)(_target(28)))))
			(line__468(_architecture 3 1 468 (_assignment (_simple)(_target(33)))))
			(line__470(_architecture 4 1 470 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 1 479 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 1 558 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 1 644 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 1 664 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 1 687 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 1 709 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 1 737 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 1 751 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 1 812 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . multi_trig 14 -1
	)
)
I 000047 55 8026          1413761113710 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413761113711 2014.10.19 19:25:13)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code f4faf1a4f1a2a1e1f1f1e3aea0f2a1f1a2f3f0f2f6)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 86 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trgfifo ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_delayed trgfifo'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 3 (15)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_process 4 (5)(ns 4620693217682128896))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 120 (_process 6 ((i 2)))))
		(_process
			(line__109(_architecture 0 0 109 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__110(_architecture 1 0 110 (_assignment (_simple)(_target(1)))))
			(line__111(_architecture 2 0 111 (_assignment (_simple)(_target(2)))))
			(line__112(_architecture 3 0 112 (_assignment (_simple)(_alias((trgrdy)(trgfifo'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__113(_architecture 4 0 113 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 6 0 119 (_process (_wait_for)(_target(4)(15)))))
			(ctime_pcs(_architecture 7 0 142 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 158 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 9 0 172 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000052 55 9272          1413761180545 single_trig
(_unit VHDL (daq_gen 0 24 (single_trig 1 44 ))
	(_version va7)
	(_time 1413761180546 2014.10.19 19:26:20)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 020c01040154571754050d041758060406040305030754)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 1 55 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 56 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 58 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 64 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 69 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 79 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 81 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 1 82 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 1 98 (_assignment (_simple)(_target(16)))))
			(line__99(_architecture 1 1 99 (_assignment (_simple)(_target(20)))))
			(line__100(_architecture 2 1 100 (_assignment (_simple)(_target(24)))))
			(line__101(_architecture 3 1 101 (_assignment (_simple)(_target(29)))))
			(line__103(_architecture 4 1 103 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(daq_fsm(_architecture 5 1 112 (_process (_simple)(_target(14)(17)(25)(30)(34))(_sensitivity(0))(_read(14)(19)(23)(28)(33)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 1 191 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdt_count_pcs(_architecture 7 1 211 (_process (_simple)(_target(21)(22)(23))(_sensitivity(0))(_read(20)(21)(22)(1)(4)))))
			(pdw_count_pcs(_architecture 8 1 234 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(24)(25)(26)(8)))))
			(pds_count_pcs(_architecture 9 1 262 (_process (_simple)(_target(31)(32)(33))(_sensitivity(0))(_read(28)(29)(30)(31)))))
			(tdc_pcs(_architecture 10 1 290 (_process (_simple)(_target(35))(_sensitivity(0))(_read(35)(1)))))
			(ll_fsm(_architecture 11 1 304 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(28)(30)(33)(34)(1)(8)))))
			(ll_pcs(_architecture 12 1 378 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(26)(35)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . single_trig 13 -1
	)
)
I 000051 55 9892          1413761180559 multi_trig
(_unit VHDL (daq_gen 0 24 (multi_trig 1 406 ))
	(_version va7)
	(_time 1413761180560 2014.10.19 19:26:20)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 121c111511444707441546100748161416141315131744)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 1 417 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 1 418 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 419 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 421 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 422 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 1 424 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 1 425 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 1 427 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 429 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 430 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 431 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 433 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 434 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 435 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 436 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 437 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 438 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 439 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 440 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 442 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 443 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 444 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 445 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 446 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_architecture (_uni ))))
		(_process
			(line__465(_architecture 0 1 465 (_assignment (_simple)(_target(20)))))
			(line__466(_architecture 1 1 466 (_assignment (_simple)(_target(24)))))
			(line__467(_architecture 2 1 467 (_assignment (_simple)(_target(28)))))
			(line__468(_architecture 3 1 468 (_assignment (_simple)(_target(33)))))
			(line__470(_architecture 4 1 470 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 1 479 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 1 558 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 1 644 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 1 664 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 1 687 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 1 709 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 1 737 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 1 751 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 1 812 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . multi_trig 14 -1
	)
)
I 000047 55 8026          1413761180748 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413761180749 2014.10.19 19:26:20)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code cdc3ce98989b98d8c8c8da9799cb98c89bcac9cbcf)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 86 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trgfifo ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_delayed trgfifo'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 3 (15)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_process 4 (5)(ns 4620693217682128896))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 120 (_process 6 ((i 2)))))
		(_process
			(line__109(_architecture 0 0 109 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__110(_architecture 1 0 110 (_assignment (_simple)(_target(1)))))
			(line__111(_architecture 2 0 111 (_assignment (_simple)(_target(2)))))
			(line__112(_architecture 3 0 112 (_assignment (_simple)(_alias((trgrdy)(trgfifo'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__113(_architecture 4 0 113 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 6 0 119 (_process (_wait_for)(_target(4)(15)))))
			(ctime_pcs(_architecture 7 0 142 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 158 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 9 0 172 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000052 55 9272          1413761225164 single_trig
(_unit VHDL (daq_gen 0 24 (single_trig 1 44 ))
	(_version va7)
	(_time 1413761225165 2014.10.19 19:27:05)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 4b4e4a49181d1e5e1d4c444d5e114f4d4f4d4a4c4a4e1d)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 1 55 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 56 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 58 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 64 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 69 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 79 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 81 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 1 82 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 1 98 (_assignment (_simple)(_target(16)))))
			(line__99(_architecture 1 1 99 (_assignment (_simple)(_target(20)))))
			(line__100(_architecture 2 1 100 (_assignment (_simple)(_target(24)))))
			(line__101(_architecture 3 1 101 (_assignment (_simple)(_target(29)))))
			(line__103(_architecture 4 1 103 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(daq_fsm(_architecture 5 1 112 (_process (_simple)(_target(14)(17)(25)(30)(34))(_sensitivity(0))(_read(14)(19)(23)(28)(33)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 1 191 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdt_count_pcs(_architecture 7 1 211 (_process (_simple)(_target(21)(22)(23))(_sensitivity(0))(_read(20)(21)(22)(1)(4)))))
			(pdw_count_pcs(_architecture 8 1 234 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(24)(25)(26)(8)))))
			(pds_count_pcs(_architecture 9 1 262 (_process (_simple)(_target(31)(32)(33))(_sensitivity(0))(_read(28)(29)(30)(31)))))
			(tdc_pcs(_architecture 10 1 290 (_process (_simple)(_target(35))(_sensitivity(0))(_read(35)(1)))))
			(ll_fsm(_architecture 11 1 304 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(28)(30)(33)(34)(1)(8)))))
			(ll_pcs(_architecture 12 1 378 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(26)(35)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . single_trig 13 -1
	)
)
I 000051 55 9892          1413761225177 multi_trig
(_unit VHDL (daq_gen 0 24 (multi_trig 1 406 ))
	(_version va7)
	(_time 1413761225178 2014.10.19 19:27:05)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5a5f5b590a0c0f4f0c5d0e584f005e5c5e5c5b5d5b5f0c)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 1 417 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 1 418 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 419 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 421 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 422 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 1 424 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 1 425 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 1 427 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 429 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 430 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 431 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 433 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 434 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 435 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 436 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 437 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 438 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 439 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 440 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 442 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 443 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 444 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 445 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 446 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_architecture (_uni ))))
		(_process
			(line__465(_architecture 0 1 465 (_assignment (_simple)(_target(20)))))
			(line__466(_architecture 1 1 466 (_assignment (_simple)(_target(24)))))
			(line__467(_architecture 2 1 467 (_assignment (_simple)(_target(28)))))
			(line__468(_architecture 3 1 468 (_assignment (_simple)(_target(33)))))
			(line__470(_architecture 4 1 470 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 1 479 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 1 558 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 1 644 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 1 664 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 1 687 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 1 709 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 1 737 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 1 751 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 1 812 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . multi_trig 14 -1
	)
)
I 000047 55 8026          1413761225382 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413761225383 2014.10.19 19:27:05)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 25202721217370302020327f712370207322212327)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 86 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trgfifo ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_delayed trgfifo'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_process 3 (15)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_process 4 (5)(ns 4620693217682128896))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 120 (_process 6 ((i 2)))))
		(_process
			(line__109(_architecture 0 0 109 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__110(_architecture 1 0 110 (_assignment (_simple)(_target(1)))))
			(line__111(_architecture 2 0 111 (_assignment (_simple)(_target(2)))))
			(line__112(_architecture 3 0 112 (_assignment (_simple)(_alias((trgrdy)(trgfifo'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__113(_architecture 4 0 113 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 6 0 119 (_process (_wait_for)(_target(4)(15)))))
			(ctime_pcs(_architecture 7 0 142 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 158 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 9 0 172 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000052 55 9272          1413761457210 single_trig
(_unit VHDL (daq_gen 0 24 (single_trig 1 44 ))
	(_version va7)
	(_time 1413761457211 2014.10.19 19:30:57)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code beeaeceaeae8ebabe8b9b1b8abe4bab8bab8bfb9bfbbe8)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 1 55 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 56 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 58 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 64 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 69 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 79 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 81 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 1 82 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 1 98 (_assignment (_simple)(_target(16)))))
			(line__99(_architecture 1 1 99 (_assignment (_simple)(_target(20)))))
			(line__100(_architecture 2 1 100 (_assignment (_simple)(_target(24)))))
			(line__101(_architecture 3 1 101 (_assignment (_simple)(_target(29)))))
			(line__103(_architecture 4 1 103 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(daq_fsm(_architecture 5 1 112 (_process (_simple)(_target(14)(17)(25)(30)(34))(_sensitivity(0))(_read(14)(19)(23)(28)(33)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 1 191 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdt_count_pcs(_architecture 7 1 211 (_process (_simple)(_target(21)(22)(23))(_sensitivity(0))(_read(20)(21)(22)(1)(4)))))
			(pdw_count_pcs(_architecture 8 1 234 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(24)(25)(26)(8)))))
			(pds_count_pcs(_architecture 9 1 262 (_process (_simple)(_target(31)(32)(33))(_sensitivity(0))(_read(28)(29)(30)(31)))))
			(tdc_pcs(_architecture 10 1 290 (_process (_simple)(_target(35))(_sensitivity(0))(_read(35)(1)))))
			(ll_fsm(_architecture 11 1 304 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(28)(30)(33)(34)(1)(8)))))
			(ll_pcs(_architecture 12 1 378 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(26)(35)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . single_trig 13 -1
	)
)
I 000051 55 9892          1413761457223 multi_trig
(_unit VHDL (daq_gen 0 24 (multi_trig 1 406 ))
	(_version va7)
	(_time 1413761457224 2014.10.19 19:30:57)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code ce9a9c9b9a989bdb98c99accdb94cac8cac8cfc9cfcb98)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 1 417 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 1 418 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 419 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 421 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 422 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 1 424 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 1 425 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 1 427 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 429 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 430 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 431 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 433 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 434 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 435 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 436 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 437 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 438 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 439 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 440 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 442 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 443 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 444 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 445 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 446 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_architecture (_uni ))))
		(_process
			(line__465(_architecture 0 1 465 (_assignment (_simple)(_target(20)))))
			(line__466(_architecture 1 1 466 (_assignment (_simple)(_target(24)))))
			(line__467(_architecture 2 1 467 (_assignment (_simple)(_target(28)))))
			(line__468(_architecture 3 1 468 (_assignment (_simple)(_target(33)))))
			(line__470(_architecture 4 1 470 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 1 479 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 1 558 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 1 644 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 1 664 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 1 687 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 1 709 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 1 737 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 1 751 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 1 812 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . multi_trig 14 -1
	)
)
I 000047 55 8037          1413761457412 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413761457413 2014.10.19 19:30:57)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 89dc8d8781dfdc9c8c899ed3dd8fdc8cdf8e8d8f8b)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 89 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen multi_trig)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trgfifo ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_delayed trgfifo'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 115 (_process 3 (15)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_process 4 (5)(ns 4620693217682128896))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 123 (_process 6 ((i 2)))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__113(_architecture 1 0 113 (_assignment (_simple)(_target(1)))))
			(line__114(_architecture 2 0 114 (_assignment (_simple)(_target(2)))))
			(line__115(_architecture 3 0 115 (_assignment (_simple)(_alias((trgrdy)(trgfifo'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__116(_architecture 4 0 116 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__117(_architecture 5 0 117 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 6 0 122 (_process (_wait_for)(_target(4)(15)))))
			(ctime_pcs(_architecture 7 0 145 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 161 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 9 0 175 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000052 55 9272          1413761573388 single_trig
(_unit VHDL (daq_gen 0 24 (single_trig 1 44 ))
	(_version va7)
	(_time 1413761573389 2014.10.19 19:32:53)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8c828d82dedad999da8b838a99d6888a888a8d8b8d89da)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 1 55 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 56 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 58 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 64 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 69 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 79 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 81 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 1 82 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 1 98 (_assignment (_simple)(_target(16)))))
			(line__99(_architecture 1 1 99 (_assignment (_simple)(_target(20)))))
			(line__100(_architecture 2 1 100 (_assignment (_simple)(_target(24)))))
			(line__101(_architecture 3 1 101 (_assignment (_simple)(_target(29)))))
			(line__103(_architecture 4 1 103 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(daq_fsm(_architecture 5 1 112 (_process (_simple)(_target(14)(17)(25)(30)(34))(_sensitivity(0))(_read(14)(19)(23)(28)(33)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 1 191 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdt_count_pcs(_architecture 7 1 211 (_process (_simple)(_target(21)(22)(23))(_sensitivity(0))(_read(20)(21)(22)(1)(4)))))
			(pdw_count_pcs(_architecture 8 1 234 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(24)(25)(26)(8)))))
			(pds_count_pcs(_architecture 9 1 262 (_process (_simple)(_target(31)(32)(33))(_sensitivity(0))(_read(28)(29)(30)(31)))))
			(tdc_pcs(_architecture 10 1 290 (_process (_simple)(_target(35))(_sensitivity(0))(_read(35)(1)))))
			(ll_fsm(_architecture 11 1 304 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(28)(30)(33)(34)(1)(8)))))
			(ll_pcs(_architecture 12 1 378 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(26)(35)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . single_trig 13 -1
	)
)
I 000051 55 9892          1413761573401 multi_trig
(_unit VHDL (daq_gen 0 24 (multi_trig 1 406 ))
	(_version va7)
	(_time 1413761573402 2014.10.19 19:32:53)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9c929d93cecac989ca9bc89e89c6989a989a9d9b9d99ca)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 1 417 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 1 418 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 419 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 421 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 422 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 1 424 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 1 425 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 1 427 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 429 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 430 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 431 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 433 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 434 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 435 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 436 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 437 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 438 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 439 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 440 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 442 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 443 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 444 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 445 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 446 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_architecture (_uni ))))
		(_process
			(line__465(_architecture 0 1 465 (_assignment (_simple)(_target(20)))))
			(line__466(_architecture 1 1 466 (_assignment (_simple)(_target(24)))))
			(line__467(_architecture 2 1 467 (_assignment (_simple)(_target(28)))))
			(line__468(_architecture 3 1 468 (_assignment (_simple)(_target(33)))))
			(line__470(_architecture 4 1 470 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 1 479 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 1 558 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 1 644 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 1 664 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 1 687 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 1 709 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 1 737 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 1 751 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 1 812 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . multi_trig 14 -1
	)
)
I 000047 55 8037          1413761573575 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413761573576 2014.10.19 19:32:53)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 47494545411112524247501d134112421140434145)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 89 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen multi_trig)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trgfifo ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_delayed trgfifo'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 115 (_process 3 (15)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_process 4 (5)(ns 4620693217682128896))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 123 (_process 6 ((i 2)))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__113(_architecture 1 0 113 (_assignment (_simple)(_target(1)))))
			(line__114(_architecture 2 0 114 (_assignment (_simple)(_target(2)))))
			(line__115(_architecture 3 0 115 (_assignment (_simple)(_alias((trgrdy)(trgfifo'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__116(_architecture 4 0 116 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__117(_architecture 5 0 117 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 6 0 122 (_process (_wait_for)(_target(4)(15)))))
			(ctime_pcs(_architecture 7 0 145 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 161 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 9 0 175 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000052 55 9272          1413761795045 single_trig
(_unit VHDL (daq_gen 0 24 (single_trig 1 44 ))
	(_version va7)
	(_time 1413761795046 2014.10.19 19:36:35)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6a39696a3a3c3f7f3c6d656c7f306e6c6e6c6b6d6b6f3c)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 1 55 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 56 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 58 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 64 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 69 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 79 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 81 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 1 82 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 1 98 (_assignment (_simple)(_target(16)))))
			(line__99(_architecture 1 1 99 (_assignment (_simple)(_target(20)))))
			(line__100(_architecture 2 1 100 (_assignment (_simple)(_target(24)))))
			(line__101(_architecture 3 1 101 (_assignment (_simple)(_target(29)))))
			(line__103(_architecture 4 1 103 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(daq_fsm(_architecture 5 1 112 (_process (_simple)(_target(14)(17)(25)(30)(34))(_sensitivity(0))(_read(14)(19)(23)(28)(33)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 1 191 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdt_count_pcs(_architecture 7 1 211 (_process (_simple)(_target(21)(22)(23))(_sensitivity(0))(_read(20)(21)(22)(1)(4)))))
			(pdw_count_pcs(_architecture 8 1 234 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(24)(25)(26)(8)))))
			(pds_count_pcs(_architecture 9 1 262 (_process (_simple)(_target(31)(32)(33))(_sensitivity(0))(_read(28)(29)(30)(31)))))
			(tdc_pcs(_architecture 10 1 290 (_process (_simple)(_target(35))(_sensitivity(0))(_read(35)(1)))))
			(ll_fsm(_architecture 11 1 304 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(28)(30)(33)(34)(1)(8)))))
			(ll_pcs(_architecture 12 1 378 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(26)(35)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . single_trig 13 -1
	)
)
I 000051 55 9892          1413761795058 multi_trig
(_unit VHDL (daq_gen 0 24 (multi_trig 1 406 ))
	(_version va7)
	(_time 1413761795059 2014.10.19 19:36:35)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 792a7a78712f2c6c2f7e2d7b6c237d7f7d7f787e787c2f)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 1 417 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 1 418 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 419 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 421 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 422 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 1 424 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 1 425 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 1 427 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 429 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 430 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 431 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 433 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 434 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 435 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 436 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 437 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 438 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 439 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 440 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 442 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 443 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 444 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 445 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 446 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_architecture (_uni ))))
		(_process
			(line__465(_architecture 0 1 465 (_assignment (_simple)(_target(20)))))
			(line__466(_architecture 1 1 466 (_assignment (_simple)(_target(24)))))
			(line__467(_architecture 2 1 467 (_assignment (_simple)(_target(28)))))
			(line__468(_architecture 3 1 468 (_assignment (_simple)(_target(33)))))
			(line__470(_architecture 4 1 470 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 1 479 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 1 558 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 1 644 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 1 664 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 1 687 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 1 709 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 1 737 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 1 751 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 1 812 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . multi_trig 14 -1
	)
)
I 000047 55 8037          1413761795248 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413761795249 2014.10.19 19:36:35)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 35663930316360203035226f613360306332313337)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 89 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen multi_trig)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 10))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trgfifo ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_delayed trgfifo'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 115 (_process 3 (15)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_process 4 (5)(ns 4643211215818981376))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 123 (_process 6 ((i 2)))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__113(_architecture 1 0 113 (_assignment (_simple)(_target(1)))))
			(line__114(_architecture 2 0 114 (_assignment (_simple)(_target(2)))))
			(line__115(_architecture 3 0 115 (_assignment (_simple)(_alias((trgrdy)(trgfifo'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__116(_architecture 4 0 116 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__117(_architecture 5 0 117 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 6 0 122 (_process (_wait_for)(_target(4)(15)))))
			(ctime_pcs(_architecture 7 0 145 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 8 0 161 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 9 0 175 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 11 -1
	)
)
I 000052 55 9272          1413762024558 single_trig
(_unit VHDL (daq_gen 0 24 (single_trig 1 44 ))
	(_version va7)
	(_time 1413762024559 2014.10.19 19:40:24)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code efefecbcb8b9bafab9e8e0e9fab5ebe9ebe9eee8eeeab9)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 1 55 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 56 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 58 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 64 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 69 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 79 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 81 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 1 82 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 1 98 (_assignment (_simple)(_target(16)))))
			(line__99(_architecture 1 1 99 (_assignment (_simple)(_target(20)))))
			(line__100(_architecture 2 1 100 (_assignment (_simple)(_target(24)))))
			(line__101(_architecture 3 1 101 (_assignment (_simple)(_target(29)))))
			(line__103(_architecture 4 1 103 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(daq_fsm(_architecture 5 1 112 (_process (_simple)(_target(14)(17)(25)(30)(34))(_sensitivity(0))(_read(14)(19)(23)(28)(33)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 1 191 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdt_count_pcs(_architecture 7 1 211 (_process (_simple)(_target(21)(22)(23))(_sensitivity(0))(_read(20)(21)(22)(1)(4)))))
			(pdw_count_pcs(_architecture 8 1 234 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(24)(25)(26)(8)))))
			(pds_count_pcs(_architecture 9 1 262 (_process (_simple)(_target(31)(32)(33))(_sensitivity(0))(_read(28)(29)(30)(31)))))
			(tdc_pcs(_architecture 10 1 290 (_process (_simple)(_target(35))(_sensitivity(0))(_read(35)(1)))))
			(ll_fsm(_architecture 11 1 304 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(28)(30)(33)(34)(1)(8)))))
			(ll_pcs(_architecture 12 1 378 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(26)(35)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . single_trig 13 -1
	)
)
I 000051 55 9892          1413762024562 multi_trig
(_unit VHDL (daq_gen 0 24 (multi_trig 1 406 ))
	(_version va7)
	(_time 1413762024563 2014.10.19 19:40:24)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code efefecbcb8b9bafab9e8bbedfab5ebe9ebe9eee8eeeab9)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 1 417 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 1 418 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 419 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 421 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 422 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 1 424 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 1 425 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 1 427 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 429 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 430 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 431 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 433 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 434 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 435 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 436 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 437 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 438 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 439 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 440 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 442 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 443 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 444 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 445 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 446 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_architecture (_uni ))))
		(_process
			(line__465(_architecture 0 1 465 (_assignment (_simple)(_target(20)))))
			(line__466(_architecture 1 1 466 (_assignment (_simple)(_target(24)))))
			(line__467(_architecture 2 1 467 (_assignment (_simple)(_target(28)))))
			(line__468(_architecture 3 1 468 (_assignment (_simple)(_target(33)))))
			(line__470(_architecture 4 1 470 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 1 479 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 1 558 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 1 644 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 1 664 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 1 687 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 1 709 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 1 737 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 1 751 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 1 812 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . multi_trig 14 -1
	)
)
I 000052 55 9272          1413762036541 single_trig
(_unit VHDL (daq_gen 0 24 (single_trig 1 44 ))
	(_version va7)
	(_time 1413762036542 2014.10.19 19:40:36)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code bbb4b9efe8edeeaeedbcb4bdaee1bfbdbfbdbabcbabeed)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 1 55 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 56 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 58 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 64 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 69 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 79 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 81 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 1 82 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 1 98 (_assignment (_simple)(_target(16)))))
			(line__99(_architecture 1 1 99 (_assignment (_simple)(_target(20)))))
			(line__100(_architecture 2 1 100 (_assignment (_simple)(_target(24)))))
			(line__101(_architecture 3 1 101 (_assignment (_simple)(_target(29)))))
			(line__103(_architecture 4 1 103 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(daq_fsm(_architecture 5 1 112 (_process (_simple)(_target(14)(17)(25)(30)(34))(_sensitivity(0))(_read(14)(19)(23)(28)(33)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 1 191 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdt_count_pcs(_architecture 7 1 211 (_process (_simple)(_target(21)(22)(23))(_sensitivity(0))(_read(20)(21)(22)(1)(4)))))
			(pdw_count_pcs(_architecture 8 1 234 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(24)(25)(26)(8)))))
			(pds_count_pcs(_architecture 9 1 262 (_process (_simple)(_target(31)(32)(33))(_sensitivity(0))(_read(28)(29)(30)(31)))))
			(tdc_pcs(_architecture 10 1 290 (_process (_simple)(_target(35))(_sensitivity(0))(_read(35)(1)))))
			(ll_fsm(_architecture 11 1 304 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(28)(30)(33)(34)(1)(8)))))
			(ll_pcs(_architecture 12 1 378 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(26)(35)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . single_trig 13 -1
	)
)
I 000051 55 9892          1413762036554 multi_trig
(_unit VHDL (daq_gen 0 24 (multi_trig 1 406 ))
	(_version va7)
	(_time 1413762036555 2014.10.19 19:40:36)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code cbc4c99e989d9ede9dcc9fc9de91cfcdcfcdcacccace9d)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 1 417 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 1 418 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 419 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 421 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 422 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 1 424 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 1 425 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 1 427 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 429 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 430 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 431 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 433 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 434 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 435 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 436 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 437 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 438 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 439 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 440 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 442 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 443 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 444 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 445 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 446 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_architecture (_uni ))))
		(_process
			(line__465(_architecture 0 1 465 (_assignment (_simple)(_target(20)))))
			(line__466(_architecture 1 1 466 (_assignment (_simple)(_target(24)))))
			(line__467(_architecture 2 1 467 (_assignment (_simple)(_target(28)))))
			(line__468(_architecture 3 1 468 (_assignment (_simple)(_target(33)))))
			(line__470(_architecture 4 1 470 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 1 479 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 1 558 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 1 644 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 1 664 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 1 687 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 1 709 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 1 737 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 1 751 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 1 812 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . multi_trig 14 -1
	)
)
I 000052 55 9272          1413762048569 single_trig
(_unit VHDL (daq_gen 0 24 (single_trig 1 44 ))
	(_version va7)
	(_time 1413762048570 2014.10.19 19:40:48)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b7e2b6e3b1e1e2a2e1b0b8b1a2edb3b1b3b1b6b0b6b2e1)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 1 55 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 56 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 58 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 64 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 69 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 79 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 81 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 1 82 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 1 98 (_assignment (_simple)(_target(16)))))
			(line__99(_architecture 1 1 99 (_assignment (_simple)(_target(20)))))
			(line__100(_architecture 2 1 100 (_assignment (_simple)(_target(24)))))
			(line__101(_architecture 3 1 101 (_assignment (_simple)(_target(29)))))
			(line__103(_architecture 4 1 103 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(daq_fsm(_architecture 5 1 112 (_process (_simple)(_target(14)(17)(25)(30)(34))(_sensitivity(0))(_read(14)(19)(23)(28)(33)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 1 191 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdt_count_pcs(_architecture 7 1 211 (_process (_simple)(_target(21)(22)(23))(_sensitivity(0))(_read(20)(21)(22)(1)(4)))))
			(pdw_count_pcs(_architecture 8 1 234 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(24)(25)(26)(8)))))
			(pds_count_pcs(_architecture 9 1 262 (_process (_simple)(_target(31)(32)(33))(_sensitivity(0))(_read(28)(29)(30)(31)))))
			(tdc_pcs(_architecture 10 1 290 (_process (_simple)(_target(35))(_sensitivity(0))(_read(35)(1)))))
			(ll_fsm(_architecture 11 1 304 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(28)(30)(33)(34)(1)(8)))))
			(ll_pcs(_architecture 12 1 378 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(26)(35)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . single_trig 13 -1
	)
)
I 000051 55 9892          1413762048583 multi_trig
(_unit VHDL (daq_gen 0 24 (multi_trig 1 406 ))
	(_version va7)
	(_time 1413762048584 2014.10.19 19:40:48)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c792c692c19192d291c093c5d29dc3c1c3c1c6c0c6c291)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 1 417 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 1 418 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 419 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 421 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 422 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 1 424 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 1 425 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 1 427 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 429 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 430 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 431 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 433 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 434 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 435 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 436 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 437 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 438 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 439 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 440 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 442 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 443 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 444 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 445 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 446 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_architecture (_uni ))))
		(_process
			(line__465(_architecture 0 1 465 (_assignment (_simple)(_target(20)))))
			(line__466(_architecture 1 1 466 (_assignment (_simple)(_target(24)))))
			(line__467(_architecture 2 1 467 (_assignment (_simple)(_target(28)))))
			(line__468(_architecture 3 1 468 (_assignment (_simple)(_target(33)))))
			(line__470(_architecture 4 1 470 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 1 479 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 1 558 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 1 644 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 1 664 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 1 687 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 1 709 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 1 737 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 1 751 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 1 812 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . multi_trig 14 -1
	)
)
I 000052 55 9272          1413762061547 single_trig
(_unit VHDL (daq_gen 0 24 (single_trig 1 44 ))
	(_version va7)
	(_time 1413762061548 2014.10.19 19:41:01)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6a3a666a3a3c3f7f3c6d656c7f306e6c6e6c6b6d6b6f3c)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 1 55 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 56 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 58 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 64 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 69 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 79 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 81 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 1 82 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 1 98 (_assignment (_simple)(_target(16)))))
			(line__99(_architecture 1 1 99 (_assignment (_simple)(_target(20)))))
			(line__100(_architecture 2 1 100 (_assignment (_simple)(_target(24)))))
			(line__101(_architecture 3 1 101 (_assignment (_simple)(_target(29)))))
			(line__103(_architecture 4 1 103 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(daq_fsm(_architecture 5 1 112 (_process (_simple)(_target(14)(17)(25)(30)(34))(_sensitivity(0))(_read(14)(19)(23)(28)(33)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 1 191 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdt_count_pcs(_architecture 7 1 211 (_process (_simple)(_target(21)(22)(23))(_sensitivity(0))(_read(20)(21)(22)(1)(4)))))
			(pdw_count_pcs(_architecture 8 1 234 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(24)(25)(26)(8)))))
			(pds_count_pcs(_architecture 9 1 262 (_process (_simple)(_target(31)(32)(33))(_sensitivity(0))(_read(28)(29)(30)(31)))))
			(tdc_pcs(_architecture 10 1 290 (_process (_simple)(_target(35))(_sensitivity(0))(_read(35)(1)))))
			(ll_fsm(_architecture 11 1 304 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(28)(30)(33)(34)(1)(8)))))
			(ll_pcs(_architecture 12 1 378 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(26)(35)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . single_trig 13 -1
	)
)
I 000051 55 9892          1413762061551 multi_trig
(_unit VHDL (daq_gen 0 24 (multi_trig 1 406 ))
	(_version va7)
	(_time 1413762061552 2014.10.19 19:41:01)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6a3a666a3a3c3f7f3c6d3e687f306e6c6e6c6b6d6b6f3c)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 1 417 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 1 418 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 419 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 421 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 422 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 1 424 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 1 425 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 1 427 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 429 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 430 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 431 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 433 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 434 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 435 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 436 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 437 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 438 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 439 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 440 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 442 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 443 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 444 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 445 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 446 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_architecture (_uni ))))
		(_process
			(line__465(_architecture 0 1 465 (_assignment (_simple)(_target(20)))))
			(line__466(_architecture 1 1 466 (_assignment (_simple)(_target(24)))))
			(line__467(_architecture 2 1 467 (_assignment (_simple)(_target(28)))))
			(line__468(_architecture 3 1 468 (_assignment (_simple)(_target(33)))))
			(line__470(_architecture 4 1 470 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 1 479 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 1 558 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 1 644 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 1 664 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 1 687 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 1 709 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 1 737 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 1 751 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 1 812 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . multi_trig 14 -1
	)
)
I 000047 55 8248          1413762061749 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413762061750 2014.10.19 19:41:01)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 35653830316360203733226f613360306332313337)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 89 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen multi_trig)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 11))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trgfifo ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_delayed trgfifo'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 115 (_process 3 (15)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_process 4 (5)(ns 4643211215818981376))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 123 (_process 6 ((i 2)))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 141 (_process 7 ((i 2)))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__113(_architecture 1 0 113 (_assignment (_simple)(_target(1)))))
			(line__114(_architecture 2 0 114 (_assignment (_simple)(_target(2)))))
			(line__115(_architecture 3 0 115 (_assignment (_simple)(_alias((trgrdy)(trgfifo'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__116(_architecture 4 0 116 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__117(_architecture 5 0 117 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 6 0 122 (_process (_wait_for)(_target(4)(15)))))
			(fifo_pcs(_architecture 7 0 140 (_process (_wait_for)(_target(15))(_sensitivity(6))(_read(4)))))
			(ctime_pcs(_architecture 8 0 155 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 9 0 171 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 10 0 185 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 12 -1
	)
)
I 000052 55 9272          1413762093645 single_trig
(_unit VHDL (daq_gen 0 24 (single_trig 1 44 ))
	(_version va7)
	(_time 1413762093646 2014.10.19 19:41:33)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c4c5c591c19291d192c3cbc2d19ec0c2c0c2c5c3c5c192)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 1 55 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 56 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 58 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 64 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 69 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 79 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 81 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 1 82 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 1 98 (_assignment (_simple)(_target(16)))))
			(line__99(_architecture 1 1 99 (_assignment (_simple)(_target(20)))))
			(line__100(_architecture 2 1 100 (_assignment (_simple)(_target(24)))))
			(line__101(_architecture 3 1 101 (_assignment (_simple)(_target(29)))))
			(line__103(_architecture 4 1 103 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(daq_fsm(_architecture 5 1 112 (_process (_simple)(_target(14)(17)(25)(30)(34))(_sensitivity(0))(_read(14)(19)(23)(28)(33)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 1 191 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdt_count_pcs(_architecture 7 1 211 (_process (_simple)(_target(21)(22)(23))(_sensitivity(0))(_read(20)(21)(22)(1)(4)))))
			(pdw_count_pcs(_architecture 8 1 234 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(24)(25)(26)(8)))))
			(pds_count_pcs(_architecture 9 1 262 (_process (_simple)(_target(31)(32)(33))(_sensitivity(0))(_read(28)(29)(30)(31)))))
			(tdc_pcs(_architecture 10 1 290 (_process (_simple)(_target(35))(_sensitivity(0))(_read(35)(1)))))
			(ll_fsm(_architecture 11 1 304 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(28)(30)(33)(34)(1)(8)))))
			(ll_pcs(_architecture 12 1 378 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(26)(35)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . single_trig 13 -1
	)
)
I 000051 55 9892          1413762093649 multi_trig
(_unit VHDL (daq_gen 0 24 (multi_trig 1 406 ))
	(_version va7)
	(_time 1413762093650 2014.10.19 19:41:33)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c4c5c591c19291d192c390c6d19ec0c2c0c2c5c3c5c192)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 1 417 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 1 418 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 419 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 421 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 422 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 1 424 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 1 425 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 1 427 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 429 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 430 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 431 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 433 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 434 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 435 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 436 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 437 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 438 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 439 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 440 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 442 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 443 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 444 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 445 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 446 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_architecture (_uni ))))
		(_process
			(line__465(_architecture 0 1 465 (_assignment (_simple)(_target(20)))))
			(line__466(_architecture 1 1 466 (_assignment (_simple)(_target(24)))))
			(line__467(_architecture 2 1 467 (_assignment (_simple)(_target(28)))))
			(line__468(_architecture 3 1 468 (_assignment (_simple)(_target(33)))))
			(line__470(_architecture 4 1 470 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 1 479 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 1 558 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 1 644 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 1 664 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 1 687 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 1 709 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 1 737 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 1 751 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 1 812 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . multi_trig 14 -1
	)
)
I 000047 55 8244          1413762093834 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413762093835 2014.10.19 19:41:33)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 7f7e7d7e28292a6a7a2f68252b792a7a29787b797d)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 89 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen multi_trig)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 11))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trgfifo ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_delayed trgfifo'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 115 (_process 3 (15)(ns 4616189618054758400))))
		(_signal (_delayed trgrdy'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_process 4 (5)(ns 4643211215818981376))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 123 (_process 6 ((i 2)))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 140 (_process 7 ((i 2)))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__113(_architecture 1 0 113 (_assignment (_simple)(_target(1)))))
			(line__114(_architecture 2 0 114 (_assignment (_simple)(_target(2)))))
			(line__115(_architecture 3 0 115 (_assignment (_simple)(_alias((trgrdy)(trgfifo'DELAYED~13)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__116(_architecture 4 0 116 (_assignment (_simple)(_alias((trgnext)(trgrdy'DELAYED~13)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__117(_architecture 5 0 117 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 6 0 122 (_process (_wait_for)(_target(4)))))
			(fifo_pcs(_architecture 7 0 139 (_process (_wait_for)(_target(15))(_sensitivity(6))(_read(4)))))
			(ctime_pcs(_architecture 8 0 154 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 9 0 170 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 10 0 184 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 12 -1
	)
)
I 000052 55 9272          1413762226626 single_trig
(_unit VHDL (daq_gen 0 24 (single_trig 1 44 ))
	(_version va7)
	(_time 1413762226627 2014.10.19 19:43:46)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 434213414115165615444c455619474547454244424615)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 1 55 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 56 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 58 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 64 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 69 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 79 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 81 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 1 82 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 1 98 (_assignment (_simple)(_target(16)))))
			(line__99(_architecture 1 1 99 (_assignment (_simple)(_target(20)))))
			(line__100(_architecture 2 1 100 (_assignment (_simple)(_target(24)))))
			(line__101(_architecture 3 1 101 (_assignment (_simple)(_target(29)))))
			(line__103(_architecture 4 1 103 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(daq_fsm(_architecture 5 1 112 (_process (_simple)(_target(14)(17)(25)(30)(34))(_sensitivity(0))(_read(14)(19)(23)(28)(33)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 1 191 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdt_count_pcs(_architecture 7 1 211 (_process (_simple)(_target(21)(22)(23))(_sensitivity(0))(_read(20)(21)(22)(1)(4)))))
			(pdw_count_pcs(_architecture 8 1 234 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(24)(25)(26)(8)))))
			(pds_count_pcs(_architecture 9 1 262 (_process (_simple)(_target(31)(32)(33))(_sensitivity(0))(_read(28)(29)(30)(31)))))
			(tdc_pcs(_architecture 10 1 290 (_process (_simple)(_target(35))(_sensitivity(0))(_read(35)(1)))))
			(ll_fsm(_architecture 11 1 304 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(28)(30)(33)(34)(1)(8)))))
			(ll_pcs(_architecture 12 1 378 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(26)(35)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . single_trig 13 -1
	)
)
I 000051 55 9892          1413762226630 multi_trig
(_unit VHDL (daq_gen 0 24 (multi_trig 1 406 ))
	(_version va7)
	(_time 1413762226631 2014.10.19 19:43:46)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 4342134141151656154417415619474547454244424615)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 1 417 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 1 418 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 419 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 421 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 422 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 1 424 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 1 425 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 1 427 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 429 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 430 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 431 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 433 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 434 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 435 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 436 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 437 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 438 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 439 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 440 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 442 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 443 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 444 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 445 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 446 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_architecture (_uni ))))
		(_process
			(line__465(_architecture 0 1 465 (_assignment (_simple)(_target(20)))))
			(line__466(_architecture 1 1 466 (_assignment (_simple)(_target(24)))))
			(line__467(_architecture 2 1 467 (_assignment (_simple)(_target(28)))))
			(line__468(_architecture 3 1 468 (_assignment (_simple)(_target(33)))))
			(line__470(_architecture 4 1 470 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 1 479 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 1 558 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 1 644 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 1 664 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 1 687 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 1 709 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 1 737 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 1 751 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 1 812 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . multi_trig 14 -1
	)
)
I 000047 55 7603          1413762226814 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413762226815 2014.10.19 19:43:46)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code feffaeaeaaa8abebfcfce9a4aaf8abfba8f9faf8fc)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 89 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen multi_trig)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trgfifo ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 123 (_process 4 ((i 2)))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__113(_architecture 1 0 113 (_assignment (_simple)(_target(1)))))
			(line__114(_architecture 2 0 114 (_assignment (_simple)(_target(2)))))
			(line__117(_architecture 3 0 117 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 4 0 122 (_process (_wait_for)(_target(4)))))
			(fifo_pcs(_architecture 5 0 139 (_process (_wait_for)(_target(5)(6))(_sensitivity(6))(_read(4)))))
			(ctime_pcs(_architecture 6 0 159 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 7 0 175 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 8 0 189 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 10 -1
	)
)
I 000052 55 9272          1413762321226 single_trig
(_unit VHDL (daq_gen 0 24 (single_trig 1 44 ))
	(_version va7)
	(_time 1413762321227 2014.10.19 19:45:21)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code ca999b9f9a9c9fdf9ccdc5ccdf90cecccecccbcdcbcf9c)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 1 55 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 56 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 58 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 64 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 69 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 79 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 81 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 1 82 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 1 98 (_assignment (_simple)(_target(16)))))
			(line__99(_architecture 1 1 99 (_assignment (_simple)(_target(20)))))
			(line__100(_architecture 2 1 100 (_assignment (_simple)(_target(24)))))
			(line__101(_architecture 3 1 101 (_assignment (_simple)(_target(29)))))
			(line__103(_architecture 4 1 103 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(daq_fsm(_architecture 5 1 112 (_process (_simple)(_target(14)(17)(25)(30)(34))(_sensitivity(0))(_read(14)(19)(23)(28)(33)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 1 191 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdt_count_pcs(_architecture 7 1 211 (_process (_simple)(_target(21)(22)(23))(_sensitivity(0))(_read(20)(21)(22)(1)(4)))))
			(pdw_count_pcs(_architecture 8 1 234 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(24)(25)(26)(8)))))
			(pds_count_pcs(_architecture 9 1 262 (_process (_simple)(_target(31)(32)(33))(_sensitivity(0))(_read(28)(29)(30)(31)))))
			(tdc_pcs(_architecture 10 1 290 (_process (_simple)(_target(35))(_sensitivity(0))(_read(35)(1)))))
			(ll_fsm(_architecture 11 1 304 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(28)(30)(33)(34)(1)(8)))))
			(ll_pcs(_architecture 12 1 378 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(26)(35)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . single_trig 13 -1
	)
)
I 000051 55 9892          1413762321240 multi_trig
(_unit VHDL (daq_gen 0 24 (multi_trig 1 406 ))
	(_version va7)
	(_time 1413762321241 2014.10.19 19:45:21)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d98a888bd18f8ccc8fde8ddbcc83dddfdddfd8ded8dc8f)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 1 417 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 1 418 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 419 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 421 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 422 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 1 424 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 1 425 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 1 427 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 429 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 430 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 431 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 433 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 434 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 435 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 436 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 437 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 438 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 439 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 440 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 442 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 443 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 444 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 445 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 446 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_architecture (_uni ))))
		(_process
			(line__465(_architecture 0 1 465 (_assignment (_simple)(_target(20)))))
			(line__466(_architecture 1 1 466 (_assignment (_simple)(_target(24)))))
			(line__467(_architecture 2 1 467 (_assignment (_simple)(_target(28)))))
			(line__468(_architecture 3 1 468 (_assignment (_simple)(_target(33)))))
			(line__470(_architecture 4 1 470 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 1 479 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 1 558 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 1 644 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 1 664 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 1 687 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 1 709 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 1 737 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 1 751 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 1 812 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . multi_trig 14 -1
	)
)
I 000047 55 7585          1413762321443 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413762321444 2014.10.19 19:45:21)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code a4f7f6f3a1f2f1b1a6a6b3fef0a2f1a1f2a3a0a2a6)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 89 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen multi_trig)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trgfifo ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 123 (_process 4 ((i 2)))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__113(_architecture 1 0 113 (_assignment (_simple)(_target(1)))))
			(line__114(_architecture 2 0 114 (_assignment (_simple)(_target(2)))))
			(line__117(_architecture 3 0 117 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 4 0 122 (_process (_wait_for)(_target(4)))))
			(fifo_pcs(_architecture 5 0 139 (_process (_wait_for)(_target(5)(6))(_sensitivity(4)))))
			(ctime_pcs(_architecture 6 0 159 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 7 0 175 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 8 0 189 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 10 -1
	)
)
I 000052 55 9272          1413762354607 single_trig
(_unit VHDL (daq_gen 0 24 (single_trig 1 44 ))
	(_version va7)
	(_time 1413762354608 2014.10.19 19:45:54)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 222327262174773774252d243778262426242325232774)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 1 55 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 56 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 58 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 64 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 69 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 79 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 81 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 1 82 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 1 98 (_assignment (_simple)(_target(16)))))
			(line__99(_architecture 1 1 99 (_assignment (_simple)(_target(20)))))
			(line__100(_architecture 2 1 100 (_assignment (_simple)(_target(24)))))
			(line__101(_architecture 3 1 101 (_assignment (_simple)(_target(29)))))
			(line__103(_architecture 4 1 103 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(daq_fsm(_architecture 5 1 112 (_process (_simple)(_target(14)(17)(25)(30)(34))(_sensitivity(0))(_read(14)(19)(23)(28)(33)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 1 191 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdt_count_pcs(_architecture 7 1 211 (_process (_simple)(_target(21)(22)(23))(_sensitivity(0))(_read(20)(21)(22)(1)(4)))))
			(pdw_count_pcs(_architecture 8 1 234 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(24)(25)(26)(8)))))
			(pds_count_pcs(_architecture 9 1 262 (_process (_simple)(_target(31)(32)(33))(_sensitivity(0))(_read(28)(29)(30)(31)))))
			(tdc_pcs(_architecture 10 1 290 (_process (_simple)(_target(35))(_sensitivity(0))(_read(35)(1)))))
			(ll_fsm(_architecture 11 1 304 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(28)(30)(33)(34)(1)(8)))))
			(ll_pcs(_architecture 12 1 378 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(26)(35)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . single_trig 13 -1
	)
)
I 000051 55 9892          1413762354621 multi_trig
(_unit VHDL (daq_gen 0 24 (multi_trig 1 406 ))
	(_version va7)
	(_time 1413762354622 2014.10.19 19:45:54)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3233373731646727643566302768363436343335333764)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 1 417 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 1 418 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 419 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 421 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 422 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 1 424 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 1 425 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 1 427 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 429 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 430 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 431 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 433 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 434 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 435 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 436 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 437 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 438 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 439 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 440 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 442 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 443 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 444 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 445 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 446 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_architecture (_uni ))))
		(_process
			(line__465(_architecture 0 1 465 (_assignment (_simple)(_target(20)))))
			(line__466(_architecture 1 1 466 (_assignment (_simple)(_target(24)))))
			(line__467(_architecture 2 1 467 (_assignment (_simple)(_target(28)))))
			(line__468(_architecture 3 1 468 (_assignment (_simple)(_target(33)))))
			(line__470(_architecture 4 1 470 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 1 479 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 1 558 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 1 644 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 1 664 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 1 687 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 1 709 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 1 737 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 1 751 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 1 812 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . multi_trig 14 -1
	)
)
I 000047 55 7585          1413762354810 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413762354811 2014.10.19 19:45:54)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code edece8beb8bbb8f8efeffab7b9ebb8e8bbeae9ebef)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 89 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen multi_trig)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trgfifo ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 123 (_process 4 ((i 2)))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__113(_architecture 1 0 113 (_assignment (_simple)(_target(1)))))
			(line__114(_architecture 2 0 114 (_assignment (_simple)(_target(2)))))
			(line__117(_architecture 3 0 117 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 4 0 122 (_process (_wait_for)(_target(4)))))
			(fifo_pcs(_architecture 5 0 139 (_process (_wait_for)(_target(5)(6))(_sensitivity(4)))))
			(ctime_pcs(_architecture 6 0 159 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 7 0 175 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 8 0 189 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 10 -1
	)
)
I 000052 55 9272          1413762496067 single_trig
(_unit VHDL (daq_gen 0 24 (single_trig 1 44 ))
	(_version va7)
	(_time 1413762496068 2014.10.19 19:48:16)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b8b7b5ecb1eeedadeebfb7beade2bcbebcbeb9bfb9bdee)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 1 55 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 56 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 58 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 64 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 69 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 79 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 81 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 1 82 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 1 98 (_assignment (_simple)(_target(16)))))
			(line__99(_architecture 1 1 99 (_assignment (_simple)(_target(20)))))
			(line__100(_architecture 2 1 100 (_assignment (_simple)(_target(24)))))
			(line__101(_architecture 3 1 101 (_assignment (_simple)(_target(29)))))
			(line__103(_architecture 4 1 103 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(daq_fsm(_architecture 5 1 112 (_process (_simple)(_target(14)(17)(25)(30)(34))(_sensitivity(0))(_read(14)(19)(23)(28)(33)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 1 191 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdt_count_pcs(_architecture 7 1 211 (_process (_simple)(_target(21)(22)(23))(_sensitivity(0))(_read(20)(21)(22)(1)(4)))))
			(pdw_count_pcs(_architecture 8 1 234 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(24)(25)(26)(8)))))
			(pds_count_pcs(_architecture 9 1 262 (_process (_simple)(_target(31)(32)(33))(_sensitivity(0))(_read(28)(29)(30)(31)))))
			(tdc_pcs(_architecture 10 1 290 (_process (_simple)(_target(35))(_sensitivity(0))(_read(35)(1)))))
			(ll_fsm(_architecture 11 1 304 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(28)(30)(33)(34)(1)(8)))))
			(ll_pcs(_architecture 12 1 378 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(26)(35)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . single_trig 13 -1
	)
)
I 000051 55 9892          1413762496071 multi_trig
(_unit VHDL (daq_gen 0 24 (multi_trig 1 406 ))
	(_version va7)
	(_time 1413762496072 2014.10.19 19:48:16)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b8b7b5ecb1eeedadeebfecbaade2bcbebcbeb9bfb9bdee)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 1 417 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 1 418 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 419 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 421 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 422 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 1 424 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 1 425 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 1 427 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 429 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 430 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 431 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 433 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 434 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 435 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 436 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 437 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 438 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 439 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 440 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 442 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 443 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 444 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 445 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 446 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_architecture (_uni ))))
		(_process
			(line__465(_architecture 0 1 465 (_assignment (_simple)(_target(20)))))
			(line__466(_architecture 1 1 466 (_assignment (_simple)(_target(24)))))
			(line__467(_architecture 2 1 467 (_assignment (_simple)(_target(28)))))
			(line__468(_architecture 3 1 468 (_assignment (_simple)(_target(33)))))
			(line__470(_architecture 4 1 470 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 1 479 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 1 558 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 1 644 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 1 664 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 1 687 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 1 709 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 1 737 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 1 751 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 1 812 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . multi_trig 14 -1
	)
)
I 000047 55 7585          1413762496256 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413762496257 2014.10.19 19:48:16)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 737c26727125266671716429277526762574777571)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 89 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen multi_trig)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trgfifo ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 123 (_process 4 ((i 2)))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__113(_architecture 1 0 113 (_assignment (_simple)(_target(1)))))
			(line__114(_architecture 2 0 114 (_assignment (_simple)(_target(2)))))
			(line__117(_architecture 3 0 117 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 4 0 122 (_process (_wait_for)(_target(4)))))
			(fifo_pcs(_architecture 5 0 139 (_process (_wait_for)(_target(5)(6))(_sensitivity(4)))))
			(ctime_pcs(_architecture 6 0 159 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 7 0 175 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 8 0 189 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 10 -1
	)
)
V 000052 55 9272          1413762954901 single_trig
(_unit VHDL (daq_gen 0 24 (single_trig 1 44 ))
	(_version va7)
	(_time 1413762954902 2014.10.19 19:55:54)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 060953000150531350010900135c020002000701070350)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{23~downto~0}~13 1 46 (_architecture (_string \"000011111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{23~downto~0}~132 1 47 (_architecture (_string \"000000000000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 48 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 49 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 50 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 51 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 53 (_architecture (_string \"1111"\))))
		(_type (_internal daq_fsm_type 1 55 (_enum1 idles triggers asics payloads zlts (_to (i 0)(i 4)))))
		(_type (_internal lls_fsm_type 1 56 (_enum1 idles sofs payloads eofs (_to (i 0)(i 3)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 58 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 61 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{23~downto~0}~1312 1 63 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 64 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 65 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 68 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 69 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 73 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 74 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 76 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 79 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 80 (_architecture (_uni ))))
		(_signal (_internal dmux_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 81 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy ~extieee.std_logic_1164.STD_LOGIC 1 82 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 1 98 (_assignment (_simple)(_target(16)))))
			(line__99(_architecture 1 1 99 (_assignment (_simple)(_target(20)))))
			(line__100(_architecture 2 1 100 (_assignment (_simple)(_target(24)))))
			(line__101(_architecture 3 1 101 (_assignment (_simple)(_target(29)))))
			(line__103(_architecture 4 1 103 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(daq_fsm(_architecture 5 1 112 (_process (_simple)(_target(14)(17)(25)(30)(34))(_sensitivity(0))(_read(14)(19)(23)(28)(33)(1)(2)(4)))))
			(abd_count_pcs(_architecture 6 1 191 (_process (_simple)(_target(18)(19))(_sensitivity(0))(_read(16)(17)(18)))))
			(pdt_count_pcs(_architecture 7 1 211 (_process (_simple)(_target(21)(22)(23))(_sensitivity(0))(_read(20)(21)(22)(1)(4)))))
			(pdw_count_pcs(_architecture 8 1 234 (_process (_simple)(_target(26)(27))(_sensitivity(0))(_read(24)(25)(26)(8)))))
			(pds_count_pcs(_architecture 9 1 262 (_process (_simple)(_target(31)(32)(33))(_sensitivity(0))(_read(28)(29)(30)(31)))))
			(tdc_pcs(_architecture 10 1 290 (_process (_simple)(_target(35))(_sensitivity(0))(_read(35)(1)))))
			(ll_fsm(_architecture 11 1 304 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(28)(30)(33)(34)(1)(8)))))
			(ll_pcs(_architecture 12 1 378 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(26)(35)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . single_trig 13 -1
	)
)
V 000051 55 9898          1413762954914 multi_trig
(_unit VHDL (daq_gen 0 24 (multi_trig 1 406 ))
	(_version va7)
	(_time 1413762954915 2014.10.19 19:55:54)
	(_source (\./../../../source/daq_gen_tc.vhd\(\./../../../source/daq_gen.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 161943111140430340114510034c121012101711171340)
	(_entity
		(_time 1413416163334)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 26 \'0'\ (_entity ((i 2)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_out ))))
		(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_INITV ~STD_LOGIC_VECTOR{15~downto~0}~13 1 408 (_architecture (_string \"0000011111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ABD_SIMV ~STD_LOGIC_VECTOR{15~downto~0}~132 1 409 (_architecture (_string \"0000000011111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_INITV ~STD_LOGIC_VECTOR{1~downto~0}~13 1 410 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDT_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~134 1 411 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_INITV ~STD_LOGIC_VECTOR{1~downto~0}~136 1 412 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal PDW_SIMV ~STD_LOGIC_VECTOR{1~downto~0}~138 1 413 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_INITV ~STD_LOGIC_VECTOR{3~downto~0}~13 1 414 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PDS_SIMV ~STD_LOGIC_VECTOR{3~downto~0}~1310 1 415 (_architecture (_string \"1111"\))))
		(_type (_internal trigger_fsm_type 1 417 (_enum1 idles ttrdys scttrgs dones (_to (i 0)(i 3)))))
		(_type (_internal daq_fsm_type 1 418 (_enum1 idles triggers asics payloads zlts dones (_to (i 0)(i 5)))))
		(_type (_internal lls_fsm_type 1 419 (_enum1 sofs payloads eofs (_to (i 0)(i 2)))))
		(_signal (_internal daq_fsm_cs_t daq_fsm_type 1 421 (_architecture (_uni ))))
		(_signal (_internal ll_fsm_cs_t lls_fsm_type 1 422 (_architecture (_uni ))))
		(_signal (_internal trg_cs trigger_fsm_type 1 424 (_architecture (_uni ))))
		(_signal (_internal scint_trg ~extieee.std_logic_1164.STD_LOGIC 1 425 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal missed_trg ~STD_LOGIC_VECTOR{7~downto~0}~13 1 426 (_architecture (_uni ))))
		(_signal (_internal scint_trgrdy ~extieee.std_logic_1164.STD_LOGIC 1 427 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal abd_init ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 428 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 429 (_architecture (_uni ((i 3))))))
		(_signal (_internal abd_ctr ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 430 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal abd_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 431 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal pdt_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 432 (_architecture (_uni ))))
		(_signal (_internal pdt_ctr_en ~extieee.std_logic_1164.STD_LOGIC 1 433 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdt_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 434 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 435 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_init ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 436 (_architecture (_uni ))))
		(_signal (_internal pdw_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 437 (_architecture (_uni ((i 3))))))
		(_signal (_internal pdw_ctr ~STD_LOGIC_VECTOR{1~downto~0}~1314 1 438 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pdw_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 439 (_architecture (_uni ((i 2))))))
		(_signal (_internal pdw_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 440 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pds_init ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 441 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 1 442 (_architecture (_uni ((i 3))))))
		(_signal (_internal pds_ctr ~STD_LOGIC_VECTOR{3~downto~0}~1316 1 443 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal pds_ctr_lc ~extieee.std_logic_1164.STD_LOGIC 1 444 (_architecture (_uni ((i 2))))))
		(_signal (_internal pds_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 1 445 (_architecture (_uni ((i 2))))))
		(_signal (_internal zlt_en ~extieee.std_logic_1164.STD_LOGIC 1 446 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{10~downto~0}~13 1 447 (_architecture (_uni ))))
		(_process
			(line__465(_architecture 0 1 465 (_assignment (_simple)(_target(20)))))
			(line__466(_architecture 1 1 466 (_assignment (_simple)(_target(24)))))
			(line__467(_architecture 2 1 467 (_assignment (_simple)(_target(28)))))
			(line__468(_architecture 3 1 468 (_assignment (_simple)(_target(33)))))
			(line__470(_architecture 4 1 470 (_assignment (_simple)(_target(32))(_sensitivity(30)))))
			(trigger_fsm(_architecture 5 1 479 (_process (_simple)(_target(16)(17)(18))(_sensitivity(0))(_read(16)(18)(19)(1)(4)(5)(6)))))
			(daq_fsm(_architecture 6 1 558 (_process (_simple)(_target(14)(19)(21)(29)(34)(38))(_sensitivity(0))(_read(14)(17)(23)(27)(32)(37)(1)(2)))))
			(abd_count_pcs(_architecture 7 1 656 (_process (_simple)(_target(22)(23))(_sensitivity(0))(_read(20)(21)(22)))))
			(pdt_count_pcs(_architecture 8 1 676 (_process (_simple)(_target(25)(26)(27))(_sensitivity(0))(_read(19)(24)(25)(26)(1)))))
			(pdw_count_pcs(_architecture 9 1 699 (_process (_simple)(_target(30)(31))(_sensitivity(0))(_read(28)(29)(30)(8)))))
			(pds_count_pcs(_architecture 10 1 721 (_process (_simple)(_target(35)(36)(37))(_sensitivity(0))(_read(32)(33)(34)(35)))))
			(tdc_pcs(_architecture 11 1 749 (_process (_simple)(_target(39))(_sensitivity(0))(_read(39)(1)))))
			(ll_fsm(_architecture 12 1 763 (_process (_simple)(_target(15)(9)(10)(11))(_sensitivity(0))(_read(15)(32)(34)(37)(38)(1)(8)))))
			(ll_pcs(_architecture 13 1 824 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(30)(39)(3)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
		(771 )
		(515 )
		(770 )
		(514 )
		(50463490 33751555 )
		(131586 )
		(33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . multi_trig 14 -1
	)
)
V 000047 55 7585          1413762955088 behave
(_unit VHDL (daq_gen_tb 0 24 (behave 0 27 ))
	(_version va7)
	(_time 1413762955089 2014.10.19 19:55:55)
	(_source (\./../../source/daq_gen_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code c1ce9494c19794d4c3c3d69b95c794c497c6c5c7c3)
	(_entity
		(_time 1413255584808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(daq_gen
			(_object
				(_generic (_internal SIM_SPEEDUP ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity -1 ((i 2)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 89 (_component daq_gen )
		(_generic
			((SIM_SPEEDUP)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((channel_up)(channel_up))
			((addr)(addr))
			((trigger)(trigger))
			((trgrdy)(trgrdy))
			((trgnext)(trgnext))
			((ctime)(ctime(d_15_0)))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_d)(tx_d))
			((tx_rem)(tx_rem))
		)
		(_use (_entity . daq_gen multi_trig)
			(_generic
				((SIM_SPEEDUP)((i 3)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 51 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 52 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal channel_up ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60 (_architecture (_uni (_string \"0011"\)))))
		(_signal (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_signal (_internal trgrdy ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal trgnext ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_d ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_architecture (_uni ))))
		(_signal (_internal tx_rem ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ((i 2))))))
		(_signal (_internal trgfifo ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal dst_reg ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wd_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal bad_sof ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal bad_eof ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal bad_len ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal bad_chg ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_variable (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 123 (_process 4 ((i 2)))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__113(_architecture 1 0 113 (_assignment (_simple)(_target(1)))))
			(line__114(_architecture 2 0 114 (_assignment (_simple)(_target(2)))))
			(line__117(_architecture 3 0 117 (_assignment (_simple)(_target(8))(_sensitivity(16(3))))))
			(trg_pcs(_architecture 4 0 122 (_process (_wait_for)(_target(4)))))
			(fifo_pcs(_architecture 5 0 139 (_process (_wait_for)(_target(5)(6))(_sensitivity(4)))))
			(ctime_pcs(_architecture 6 0 159 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(7)))))
			(dst_rdy_pcs(_architecture 7 0 175 (_process (_simple)(_target(16))(_sensitivity(0)(14))(_read(1)(16(1))(16(2))(16(4))(16(15))(16(d_14_0))))))
			(valid_pcs(_architecture 8 0 189 (_process (_simple)(_target(17)(18)(19)(20)(21))(_sensitivity(0))(_read(1)(9)(10)(11)(12)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33751810 33686275 33751555 50463235 )
		(33686018 33686018 )
		(50463490 33751555 )
	)
	(_model . behave 10 -1
	)
)
