{
  "Top": "correlateTopSynch",
  "RtlTop": "correlateTopSynch",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k410t",
    "Package": "ffg900",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "correlateTopSynch",
    "Version": "1.0",
    "DisplayName": "Correlatetopsynch",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/correlatorSynch.cpp"],
    "Vhdl": [
      "impl\/vhdl\/correlateTopSynchbkb.vhd",
      "impl\/vhdl\/correlatorSynch.vhd",
      "impl\/vhdl\/shiftPhaseClassSynch.vhd",
      "impl\/vhdl\/correlateTopSynch.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/correlateTopSynchbkb.v",
      "impl\/verilog\/correlatorSynch.v",
      "impl\/verilog\/shiftPhaseClassSynch.v",
      "impl\/verilog\/correlateTopSynch.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "i_data o_data",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "i_data": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "i_data",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "o_data": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "o_data",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "i_data_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "i_data_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "i_data_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "i_data_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "o_data_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "o_data_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "o_data_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "o_data_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "i_data_V_data_V": {
      "interfaceRef": "i_data",
      "dir": "in"
    },
    "i_data_V_last_V": {
      "interfaceRef": "i_data",
      "dir": "in"
    },
    "o_data_V_data_V": {
      "interfaceRef": "o_data",
      "dir": "out",
      "firstOutLatency": "4"
    },
    "o_data_V_last_V": {
      "interfaceRef": "o_data",
      "dir": "out",
      "firstOutLatency": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "correlateTopSynch",
      "Instances": [
        {
          "ModuleName": "correlatorSynch",
          "InstanceName": "grp_correlatorSynch_fu_1119"
        },
        {
          "ModuleName": "shiftPhaseClassSynch",
          "InstanceName": "StgValue_70_shiftPhaseClassSynch_fu_1636"
        }
      ]
    },
    "Metrics": {
      "shiftPhaseClassSynch": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "1.15"
        },
        "Area": {
          "FF": "1",
          "LUT": "2160",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "correlatorSynch": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineIIMin": "4",
          "PipelineIIMax": "8",
          "PipelineII": "4 ~ 8",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.24"
        },
        "Area": {
          "DSP48E": "1",
          "FF": "1752",
          "LUT": "5431",
          "BRAM_18K": "0"
        }
      },
      "correlateTopSynch": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "7",
          "LatencyWorst": "13",
          "PipelineIIMin": "2",
          "PipelineIIMax": "14",
          "PipelineII": "2 ~ 14",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.24"
        },
        "Area": {
          "DSP48E": "1",
          "FF": "6144",
          "LUT": "8068",
          "BRAM_18K": "0"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-04-24 17:38:48 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
