#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun  6 23:31:19 2024
# Process ID: 33712
# Current directory: C:/Users/88696/Desktop/DIC/DlIC/HW10-2/Main/Main.runs/design_1_conv_aux_0_1_synth_1
# Command line: vivado.exe -log design_1_conv_aux_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_conv_aux_0_1.tcl
# Log file: C:/Users/88696/Desktop/DIC/DlIC/HW10-2/Main/Main.runs/design_1_conv_aux_0_1_synth_1/design_1_conv_aux_0_1.vds
# Journal file: C:/Users/88696/Desktop/DIC/DlIC/HW10-2/Main/Main.runs/design_1_conv_aux_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_conv_aux_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/88696/Desktop/DIC/DlIC/HW10-2/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_conv_aux_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20880 
WARNING: [Synth 8-2490] overwriting previous definition of module CONV [c:/Users/88696/Desktop/DIC/DlIC/HW10-2/Main/Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src/CONV.v:1]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 509.070 ; gain = 108.422
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_conv_aux_0_1' [c:/Users/88696/Desktop/DIC/DlIC/HW10-2/Main/Main.srcs/sources_1/bd/design_1/ip/design_1_conv_aux_0_1/synth/design_1_conv_aux_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'conv_aux' [c:/Users/88696/Desktop/DIC/DlIC/HW10-2/Users/88696/Desktop/DIC/DlIC/HW10-2/ip/src/conv_aux.v:2]
INFO: [Synth 8-6157] synthesizing module 'CONV' [c:/Users/88696/Desktop/DIC/DlIC/HW10-2/Main/Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src/CONV.v:1]
	Parameter rst bound to: 4'b0000 
	Parameter load_0 bound to: 4'b0001 
	Parameter store_0 bound to: 4'b0010 
	Parameter done bound to: 4'b0011 
	Parameter cal_0 bound to: 4'b0100 
	Parameter load_1 bound to: 4'b0101 
	Parameter cal_1 bound to: 4'b0110 
	Parameter store_1 bound to: 4'b0111 
	Parameter load_2 bound to: 4'b1000 
	Parameter store_2 bound to: 4'b1001 
	Parameter cal_0_aux bound to: 4'b1010 
INFO: [Synth 8-6155] done synthesizing module 'CONV' (1#1) [c:/Users/88696/Desktop/DIC/DlIC/HW10-2/Main/Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src/CONV.v:1]
INFO: [Synth 8-6155] done synthesizing module 'conv_aux' (2#1) [c:/Users/88696/Desktop/DIC/DlIC/HW10-2/Users/88696/Desktop/DIC/DlIC/HW10-2/ip/src/conv_aux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'design_1_conv_aux_0_1' (3#1) [c:/Users/88696/Desktop/DIC/DlIC/HW10-2/Main/Main.srcs/sources_1/bd/design_1/ip/design_1_conv_aux_0_1/synth/design_1_conv_aux_0_1.v:58]
WARNING: [Synth 8-3331] design conv_aux has unconnected port R_data[31]
WARNING: [Synth 8-3331] design conv_aux has unconnected port R_data[30]
WARNING: [Synth 8-3331] design conv_aux has unconnected port R_data[29]
WARNING: [Synth 8-3331] design conv_aux has unconnected port R_data[28]
WARNING: [Synth 8-3331] design conv_aux has unconnected port R_data[27]
WARNING: [Synth 8-3331] design conv_aux has unconnected port R_data[26]
WARNING: [Synth 8-3331] design conv_aux has unconnected port R_data[25]
WARNING: [Synth 8-3331] design conv_aux has unconnected port R_data[24]
WARNING: [Synth 8-3331] design conv_aux has unconnected port R_data[23]
WARNING: [Synth 8-3331] design conv_aux has unconnected port R_data[22]
WARNING: [Synth 8-3331] design conv_aux has unconnected port R_data[21]
WARNING: [Synth 8-3331] design conv_aux has unconnected port R_data[20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 545.820 ; gain = 145.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 545.820 ; gain = 145.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 545.820 ; gain = 145.172
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 902.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 902.703 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 904.988 ; gain = 2.285
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 904.988 ; gain = 504.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 904.988 ; gain = 504.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 904.988 ; gain = 504.340
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/88696/Desktop/DIC/DlIC/HW10-2/Main/Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src/CONV.v:131]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/88696/Desktop/DIC/DlIC/HW10-2/Main/Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src/CONV.v:201]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/88696/Desktop/DIC/DlIC/HW10-2/Main/Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src/CONV.v:197]
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "valid0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "csel0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "offset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "offset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/88696/Desktop/DIC/DlIC/HW10-2/Main/Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src/CONV.v:191]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/88696/Desktop/DIC/DlIC/HW10-2/Main/Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src/CONV.v:190]
WARNING: [Synth 8-327] inferring latch for variable 'W_data_reg' [c:/Users/88696/Desktop/DIC/DlIC/HW10-2/Users/88696/Desktop/DIC/DlIC/HW10-2/ip/src/conv_aux.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'idata_reg' [c:/Users/88696/Desktop/DIC/DlIC/HW10-2/Users/88696/Desktop/DIC/DlIC/HW10-2/ip/src/conv_aux.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'cdata_rd_reg' [c:/Users/88696/Desktop/DIC/DlIC/HW10-2/Users/88696/Desktop/DIC/DlIC/HW10-2/ip/src/conv_aux.v:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 904.988 ; gain = 504.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     40 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 8     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 11    
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 4     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 20    
	               12 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	  11 Input     20 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 1     
	  11 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 18    
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CONV 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     40 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 11    
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 4     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 20    
	               12 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	  11 Input     20 Bit        Muxes := 1     
	  11 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 18    
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 1     
Module conv_aux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 8     
	   2 Input     14 Bit       Adders := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/CONV/valid0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/CONV/valid0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "inst/CONV/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/CONV/next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP inst/CONV/temp10, operation Mode is: A*B.
DSP Report: operator inst/CONV/temp10 is absorbed into DSP inst/CONV/temp10.
DSP Report: operator inst/CONV/temp10 is absorbed into DSP inst/CONV/temp10.
DSP Report: Generating DSP inst/CONV/temp00, operation Mode is: A*B.
DSP Report: operator inst/CONV/temp00 is absorbed into DSP inst/CONV/temp00.
DSP Report: operator inst/CONV/temp00 is absorbed into DSP inst/CONV/temp00.
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port addr[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port addr[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port addr[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port addr[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port addr[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port addr[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port addr[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port addr[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port addr[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port addr[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port addr[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port addr[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port addr[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port addr[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port addr[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port addr[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port addr[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port W_data[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port W_data[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port W_data[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port W_data[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port W_data[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port W_data[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port W_data[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port W_data[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port W_data[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port W_data[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port W_data[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_conv_aux_0_1 has port W_data[20] driven by constant 0
WARNING: [Synth 8-3331] design design_1_conv_aux_0_1 has unconnected port R_data[31]
WARNING: [Synth 8-3331] design design_1_conv_aux_0_1 has unconnected port R_data[30]
WARNING: [Synth 8-3331] design design_1_conv_aux_0_1 has unconnected port R_data[29]
WARNING: [Synth 8-3331] design design_1_conv_aux_0_1 has unconnected port R_data[28]
WARNING: [Synth 8-3331] design design_1_conv_aux_0_1 has unconnected port R_data[27]
WARNING: [Synth 8-3331] design design_1_conv_aux_0_1 has unconnected port R_data[26]
WARNING: [Synth 8-3331] design design_1_conv_aux_0_1 has unconnected port R_data[25]
WARNING: [Synth 8-3331] design design_1_conv_aux_0_1 has unconnected port R_data[24]
WARNING: [Synth 8-3331] design design_1_conv_aux_0_1 has unconnected port R_data[23]
WARNING: [Synth 8-3331] design design_1_conv_aux_0_1 has unconnected port R_data[22]
WARNING: [Synth 8-3331] design design_1_conv_aux_0_1 has unconnected port R_data[21]
WARNING: [Synth 8-3331] design design_1_conv_aux_0_1 has unconnected port R_data[20]
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[8][19]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[7][19]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[6][19]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[5][19]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[4][19]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[3][19]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[2][19]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[1][19]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[0][19]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel0_reg[8][19]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel0_reg[7][19]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel0_reg[6][19]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel0_reg[5][19]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel0_reg[4][19]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel0_reg[3][19]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel0_reg[2][19]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel0_reg[1][19]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel0_reg[0][19]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[8][0]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[7][0]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[6][0]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[5][0]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[4][0]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[3][0]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[2][0]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[1][0]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[0][0]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[8][1]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[7][1]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[6][1]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[5][1]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[4][1]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[3][1]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[2][1]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[1][1]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[0][1]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[8][2]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[7][2]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[6][2]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[5][2]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[4][2]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[3][2]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[2][2]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[1][2]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[0][2]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[8][3]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[7][3]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[6][3]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[5][3]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[4][3]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[3][3]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[2][3]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[1][3]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[0][3]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[8][4]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[7][4]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[6][4]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[5][4]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[4][4]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[3][4]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[2][4]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[1][4]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[0][4]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[8][5]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[7][5]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[6][5]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[5][5]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[4][5]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[3][5]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[2][5]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[1][5]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[0][5]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[8][6]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[7][6]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[6][6]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[5][6]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[4][6]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[3][6]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[2][6]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[1][6]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[0][6]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[8][7]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[7][7]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[6][7]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[5][7]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[4][7]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[3][7]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[2][7]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[1][7]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[0][7]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[8][8]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[7][8]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[6][8]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[5][8]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[4][8]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[3][8]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[2][8]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[1][8]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[0][8]' (FDE) to 'inst/CONV/kernel0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CONV/kernel1_reg[8][9]' (FDE) to 'inst/CONV/kernel0_reg[1][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/CONV/kernel0_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/CONV/kernel0_reg[0][16] )
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[47]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[46]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[45]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[44]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[43]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[42]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[41]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[40]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[39]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[38]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[37]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[36]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[35]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[34]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[33]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[32]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[31]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[30]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[29]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[28]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[27]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[26]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[25]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[24]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[23]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[22]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[21]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[20]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[19]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[18]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp1_reg[17]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[47]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[46]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[45]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[44]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[43]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[42]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[41]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[40]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[39]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[38]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[37]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[36]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[35]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[34]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[33]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[32]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[31]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[30]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[29]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[28]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[27]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[26]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[25]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[24]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[23]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[22]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[21]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[20]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[19]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[18]) is unused and will be removed from module design_1_conv_aux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/CONV/temp0_reg[17]) is unused and will be removed from module design_1_conv_aux_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 904.988 ; gain = 504.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CONV        | A*B         | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CONV        | A*B         | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 949.754 ; gain = 549.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 950.633 ; gain = 549.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 976.637 ; gain = 575.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 976.637 ; gain = 575.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 976.637 ; gain = 575.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 976.637 ; gain = 575.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 976.637 ; gain = 575.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 976.637 ; gain = 575.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 976.637 ; gain = 575.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    85|
|2     |DSP48E1 |     2|
|3     |LUT1    |    41|
|4     |LUT2    |    98|
|5     |LUT3    |    51|
|6     |LUT4    |   143|
|7     |LUT5    |    77|
|8     |LUT6    |   193|
|9     |FDRE    |   241|
|10    |LD      |    60|
+------+--------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   991|
|2     |  inst   |conv_aux |   991|
|3     |    CONV |CONV     |   927|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 976.637 ; gain = 575.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 976.637 ; gain = 216.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 976.637 ; gain = 575.988
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 976.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  LD => LDCE: 60 instances

INFO: [Common 17-83] Releasing license: Synthesis
234 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 976.637 ; gain = 587.492
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 976.637 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/88696/Desktop/DIC/DlIC/HW10-2/Main/Main.runs/design_1_conv_aux_0_1_synth_1/design_1_conv_aux_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_conv_aux_0_1, cache-ID = b271b59d43d24a4e
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 976.637 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/88696/Desktop/DIC/DlIC/HW10-2/Main/Main.runs/design_1_conv_aux_0_1_synth_1/design_1_conv_aux_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_conv_aux_0_1_utilization_synth.rpt -pb design_1_conv_aux_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  6 23:31:56 2024...
