{
  "Top": "find",
  "RtlTop": "find",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_sdx -optimization_level=none",
      "config_sdx -target=none",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_optimization_level=2",
      "config_export -version=1.1.0"
    ]},
  "Args": {
    "val": {
      "index": "0",
      "type": {
        "dataType": "char",
        "dataWidth": "8",
        "interfaceRef": "val_r",
        "portRef": "TDATA"
      }
    },
    "in_vec": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "axis_data",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "1",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "out_vec": {
      "index": "2",
      "type": {
        "kinds": ["struct"],
        "dataType": "axis_data",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "1",
            "dataType": "ap_uint"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "65",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "find",
    "Version": "1.1",
    "DisplayName": "Find",
    "Revision": "0",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/find_ip.cpp"],
    "Vhdl": [
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/find.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/find.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/Samarth\/OneDrive\/Desktop\/IIT\/IIIT_Intern\/Training\/Lab1\/live_find\/solution1\/.autopilot\/db\/find.design.xml",
    "DebugDir": "C:\/Users\/Samarth\/OneDrive\/Desktop\/IIT\/IIIT_Intern\/Training\/Lab1\/live_find\/solution1\/.debug",
    "ProtoInst": ["C:\/Users\/Samarth\/OneDrive\/Desktop\/IIT\/IIIT_Intern\/Training\/Lab1\/live_find\/solution1\/.debug\/find.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "val_r in_vec out_vec",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "in_vec": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_vec",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "out_vec": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_vec",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "val_r": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "val_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "val_r_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "val_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "val_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_vec_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_vec_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_vec_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_vec_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "out_vec_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_vec_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_vec_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_vec_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "find"},
    "Info": {"find": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"find": {
        "Latency": {
          "LatencyBest": "65",
          "LatencyAvg": "65",
          "LatencyWorst": "65",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.473"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "64",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "47",
          "LUT": "116",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "find",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-03-27 12:30:03 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
