<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="file:////mnt/media/Tools/Altera/Quartus_23p3/quartus/dspba/Blocksets/BaseBlocks/modelip.xsl"?>
<MODEL>
<NAME>ca_interp/DUT/Summer_DUC/Summer/scale_Antenna_Summer2</NAME>
<BUILD_YEAR>2023</BUILD_YEAR>
<LATENCY block='lastTStep'>2</LATENCY>
<DOCPATH>file:////mnt/media/Tools/Altera/Quartus_23p3/quartus/dspba/Docs/Help/</DOCPATH>
<DESCRIPTION>
This help page relates to the specific instance 'ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2' of the SCALE block
</DESCRIPTION>
<HELP>file:////mnt/media/Tools/Altera/Quartus_23p3/quartus/dspba/Docs/Help/SCALE_help.html</HELP>
<BLOCKTYPE>SCALE</BLOCKTYPE>
<INFO>
 <TEXT>Created using DSP Builder for Intel(R) FPGAs - Advanced Blockset software</TEXT>
</INFO>
<INFO>
 <TEXT>Written on Tue Jan  7 17:04:25 2025
</TEXT>
</INFO>
<INFO>
 <TEXT>Number of physical buses: 4</TEXT>
</INFO>
<INFO>
 <TEXT>Calculated Bitwidth of output stage: 16</TEXT>
</INFO>
<INFO>
 <TEXT>Rounding Mode : BIASED : How to treat discarded lsbs</TEXT>
</INFO>
<INFO>
 <TEXT>Saturation Mode : NONE : How to treat discarded msbs</TEXT>
</INFO>
<PORTS>
<PORT>
 <NAME>xIn_v</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate validity of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xIn_c</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate channel of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xIn_0</NAME>
 <WIDTH>33</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xIn_1</NAME>
 <WIDTH>33</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xIn_2</NAME>
 <WIDTH>33</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xIn_3</NAME>
 <WIDTH>33</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>gain_i</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>qOut_v</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate validity of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>qOut_c</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate channel of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>qOut_0</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>qOut_1</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>qOut_2</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>qOut_3</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>eOut_0</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>eOut_1</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>eOut_2</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>eOut_3</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
</PORTS>

<TIMING>
 <WAVEFORM>
  <NAME>Overview</NAME>
  <PATH>./cic.svg</PATH>
 </WAVEFORM>
</TIMING>
<RESOURCES>
<TOTAL>
 <LUT4>117</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</TOTAL>
</RESOURCES>

</MODEL>
