Analysis & Synthesis report for MI-CircuitosDigitais-Problema-3
Fri Jan 05 19:26:31 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Jan 05 19:26:31 2024           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; MI-CircuitosDigitais-Problema-3             ;
; Top-level Entity Name       ; module_count_sync_7_bits                    ;
; Family                      ; MAX II                                      ;
+-----------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+------------------------------------------------------------------+--------------------------+---------------------------------+
; Option                                                           ; Setting                  ; Default Value                   ;
+------------------------------------------------------------------+--------------------------+---------------------------------+
; Device                                                           ; EPM240T100C5             ;                                 ;
; Top-level entity name                                            ; module_count_sync_7_bits ; MI-CircuitosDigitais-Problema-3 ;
; Family name                                                      ; MAX II                   ; Cyclone V                       ;
; Use smart compilation                                            ; Off                      ; Off                             ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                       ; On                              ;
; Enable compact report table                                      ; Off                      ; Off                             ;
; Restructure Multiplexers                                         ; Auto                     ; Auto                            ;
; Create Debugging Nodes for IP Cores                              ; Off                      ; Off                             ;
; Preserve fewer node names                                        ; On                       ; On                              ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                   ; Enable                          ;
; Verilog Version                                                  ; Verilog_2001             ; Verilog_2001                    ;
; VHDL Version                                                     ; VHDL_1993                ; VHDL_1993                       ;
; State Machine Processing                                         ; Auto                     ; Auto                            ;
; Safe State Machine                                               ; Off                      ; Off                             ;
; Extract Verilog State Machines                                   ; On                       ; On                              ;
; Extract VHDL State Machines                                      ; On                       ; On                              ;
; Ignore Verilog initial constructs                                ; Off                      ; Off                             ;
; Iteration limit for constant Verilog loops                       ; 5000                     ; 5000                            ;
; Iteration limit for non-constant Verilog loops                   ; 250                      ; 250                             ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                       ; On                              ;
; Infer RAMs from Raw Logic                                        ; On                       ; On                              ;
; Parallel Synthesis                                               ; On                       ; On                              ;
; NOT Gate Push-Back                                               ; On                       ; On                              ;
; Power-Up Don't Care                                              ; On                       ; On                              ;
; Remove Redundant Logic Cells                                     ; Off                      ; Off                             ;
; Remove Duplicate Registers                                       ; On                       ; On                              ;
; Ignore CARRY Buffers                                             ; Off                      ; Off                             ;
; Ignore CASCADE Buffers                                           ; Off                      ; Off                             ;
; Ignore GLOBAL Buffers                                            ; Off                      ; Off                             ;
; Ignore ROW GLOBAL Buffers                                        ; Off                      ; Off                             ;
; Ignore LCELL Buffers                                             ; Off                      ; Off                             ;
; Ignore SOFT Buffers                                              ; On                       ; On                              ;
; Limit AHDL Integers to 32 Bits                                   ; Off                      ; Off                             ;
; Optimization Technique                                           ; Balanced                 ; Balanced                        ;
; Carry Chain Length                                               ; 70                       ; 70                              ;
; Auto Carry Chains                                                ; On                       ; On                              ;
; Auto Open-Drain Pins                                             ; On                       ; On                              ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                      ; Off                             ;
; Auto Shift Register Replacement                                  ; Auto                     ; Auto                            ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                     ; Auto                            ;
; Auto Clock Enable Replacement                                    ; On                       ; On                              ;
; Allow Synchronous Control Signals                                ; On                       ; On                              ;
; Force Use of Synchronous Clear Signals                           ; Off                      ; Off                             ;
; Auto Resource Sharing                                            ; Off                      ; Off                             ;
; Use LogicLock Constraints during Resource Balancing              ; On                       ; On                              ;
; Ignore translate_off and synthesis_off directives                ; Off                      ; Off                             ;
; Report Parameter Settings                                        ; On                       ; On                              ;
; Report Source Assignments                                        ; On                       ; On                              ;
; Report Connectivity Checks                                       ; On                       ; On                              ;
; Ignore Maximum Fan-Out Assignments                               ; Off                      ; Off                             ;
; Synchronization Register Chain Length                            ; 2                        ; 2                               ;
; Power Optimization During Synthesis                              ; Normal compilation       ; Normal compilation              ;
; HDL message level                                                ; Level2                   ; Level2                          ;
; Suppress Register Optimization Related Messages                  ; Off                      ; Off                             ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                     ; 5000                            ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                     ; 5000                            ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                      ; 100                             ;
; Clock MUX Protection                                             ; On                       ; On                              ;
; Block Design Naming                                              ; Auto                     ; Auto                            ;
; Synthesis Effort                                                 ; Auto                     ; Auto                            ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                       ; On                              ;
; Analysis & Synthesis Message Level                               ; Medium                   ; Medium                          ;
; Disable Register Merging Across Hierarchies                      ; Auto                     ; Auto                            ;
+------------------------------------------------------------------+--------------------------+---------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Jan 05 19:26:23 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 9 design units, including 9 entities, in source file module_gates.v
    Info (12023): Found entity 1: and_gate_3_inputs File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v Line: 1
    Info (12023): Found entity 2: and_gate_4_inputs File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v Line: 10
    Info (12023): Found entity 3: and_gate_7_inputs File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v Line: 19
    Info (12023): Found entity 4: or_gate_4_inputs File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v Line: 28
    Info (12023): Found entity 5: or_gate_3_inputs File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v Line: 38
    Info (12023): Found entity 6: or_gate_2_inputs File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v Line: 48
    Info (12023): Found entity 7: or_gate_5_inputs File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v Line: 59
    Info (12023): Found entity 8: and_gate_2_inputs File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v Line: 69
    Info (12023): Found entity 9: and_gate_5_inputs File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file modulo_ff_t.v
    Info (12023): Found entity 1: modulo_ff_t File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_t.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file leveltopulsemoore.v
    Info (12023): Found entity 1: LevelToPulseMoore File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMoore.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file leveltopulsemealy.v
    Info (12023): Found entity 1: LevelToPulseMealy File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMealy.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file modulo_ff_d.v
    Info (12023): Found entity 1: modulo_ff_d File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_d.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(10): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 10
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(14): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 14
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(18): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 18
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(22): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 22
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(26): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 26
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(30): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 30
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(34): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 34
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(38): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 38
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(42): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 42
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(46): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 46
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(50): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 50
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(54): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 54
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(58): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 58
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(62): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 62
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(66): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 66
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(70): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 70
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(74): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 74
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(78): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 78
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(82): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file modulo_divisor_frequencia.v
    Info (12023): Found entity 1: modulo_divisor_frequencia File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at module_countTen.v(8): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_countTen.v Line: 8
Error (10228): Verilog HDL error at module_countTen.v(1): module "and_gate_3_inputs" cannot be declared more than once File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_countTen.v Line: 1
Info (10499): HDL info at module_gates.v(1): see declaration for object "and_gate_3_inputs" File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file module_countten.v
Warning (10275): Verilog HDL Module Instantiation warning at module_count_SevenBits.v(8): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v Line: 8
Warning (10275): Verilog HDL Module Instantiation warning at module_count_SevenBits.v(10): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v Line: 10
Warning (10275): Verilog HDL Module Instantiation warning at module_count_SevenBits.v(12): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v Line: 12
Warning (10275): Verilog HDL Module Instantiation warning at module_count_SevenBits.v(14): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v Line: 14
Error (10149): Verilog HDL Declaration error at module_count_SevenBits.v(16): identifier "gate_1" is already declared in the present scope File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v Line: 16
Warning (10275): Verilog HDL Module Instantiation warning at module_count_SevenBits.v(16): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v Line: 16
Warning (10275): Verilog HDL Module Instantiation warning at module_count_SevenBits.v(20): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v Line: 20
Error (10149): Verilog HDL Declaration error at module_count_SevenBits.v(22): identifier "gate_1" is already declared in the present scope File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v Line: 22
Warning (10275): Verilog HDL Module Instantiation warning at module_count_SevenBits.v(22): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v Line: 22
Warning (10275): Verilog HDL Module Instantiation warning at module_count_SevenBits.v(27): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v Line: 27
Error (10149): Verilog HDL Declaration error at module_count_SevenBits.v(28): identifier "gate_1" is already declared in the present scope File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v Line: 28
Warning (10275): Verilog HDL Module Instantiation warning at module_count_SevenBits.v(28): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v Line: 28
Warning (10275): Verilog HDL Module Instantiation warning at module_count_SevenBits.v(30): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v Line: 30
Error (10149): Verilog HDL Declaration error at module_count_SevenBits.v(31): identifier "gate_1" is already declared in the present scope File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v Line: 31
Warning (10275): Verilog HDL Module Instantiation warning at module_count_SevenBits.v(31): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v Line: 31
Warning (10275): Verilog HDL Module Instantiation warning at module_count_SevenBits.v(33): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v Line: 33
Error (10149): Verilog HDL Declaration error at module_count_SevenBits.v(34): identifier "gate_1" is already declared in the present scope File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v Line: 34
Warning (10275): Verilog HDL Module Instantiation warning at module_count_SevenBits.v(34): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v Line: 34
Error (10112): Ignored design unit "module_count_SevenBits" at module_count_SevenBits.v(1) due to previous errors File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file module_count_sevenbits.v
Warning (10275): Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(8): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v Line: 8
Warning (10275): Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(10): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v Line: 10
Warning (10275): Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(12): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v Line: 12
Warning (10275): Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(15): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v Line: 15
Error (10149): Verilog HDL Declaration error at module_count_sync_7_bits.v(17): identifier "gate_1" is already declared in the present scope File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v Line: 17
Warning (10275): Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(17): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v Line: 17
Warning (10275): Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(20): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v Line: 20
Error (10149): Verilog HDL Declaration error at module_count_sync_7_bits.v(22): identifier "gate_1" is already declared in the present scope File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v Line: 22
Warning (10275): Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(22): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v Line: 22
Warning (10275): Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(25): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v Line: 25
Error (10149): Verilog HDL Declaration error at module_count_sync_7_bits.v(26): identifier "gate_1" is already declared in the present scope File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v Line: 26
Warning (10275): Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(26): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v Line: 26
Warning (10275): Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(29): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v Line: 29
Error (10149): Verilog HDL Declaration error at module_count_sync_7_bits.v(30): identifier "gate_1" is already declared in the present scope File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v Line: 30
Warning (10275): Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(30): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v Line: 30
Warning (10275): Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(32): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v Line: 32
Error (10149): Verilog HDL Declaration error at module_count_sync_7_bits.v(33): identifier "gate_1" is already declared in the present scope File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v Line: 33
Warning (10275): Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(33): ignored dangling comma in List of Port Connections File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v Line: 33
Error (10112): Ignored design unit "module_count_sync_7_bits" at module_count_sync_7_bits.v(1) due to previous errors File: C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file module_count_sync_7_bits.v
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 47 warnings
    Error: Peak virtual memory: 4687 megabytes
    Error: Processing ended: Fri Jan 05 19:26:31 2024
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:15


