module IFID(flush, clk, IFIDWrite, pc_Add4In, pc_Add4Out, instIn, instOut); 
  input [15:0] pc_Add4In,instIn; 
  input flush, clk, IFIDWrite; 
  output [15:0] instOut, pc_Add4Out; 
  
  reg [15:0] instIn, pc_Add4Out; 

	always@(posedge clk or negedge flush) begin 
	  if(~flush) begin 
	    instOut <= 0; 
	    pc_Add4Out <=0; 
	 end 

	 else if(IFIDWrite) begin 
	    instOut <= instIn; 
	    pc_Add4Out <= pc_Add4In; 
	  end 
	end 
endmodule 
