
5. Printing statistics.

=== corr ===

   Number of wires:                 13
   Number of wire bits:            146
   Number of public wires:          10
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add_16                         1
     $dff_16                         3
     $dffe_16                        1
     $mul_16                         2

=== sh_reg ===

   Number of wires:                  6
   Number of wire bits:             34
   Number of public wires:           6
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe_8                         2

=== wrapper_corr_10 ===

   Number of wires:                 52
   Number of wire bits:            578
   Number of public wires:          52
   Number of public wire bits:     578
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $dffe_16                       11
     corr                           11
     sh_reg                         12

=== design hierarchy ===

   wrapper_corr_10                   1
     corr                           11
     sh_reg                         12

   Number of wires:                267
   Number of wire bits:           2592
   Number of public wires:         234
   Number of public wire bits:    2064
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $add_16                        11
     $dff_16                        33
     $dffe_16                       22
     $dffe_8                        24
     $mul_16                        22

