INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan  9 15:23:13 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : atax_float
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.680ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/ldq_port_idx_3_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fptosi0/q2_reg[25]_srl3___fptosi0_q2_reg_r_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 2.574ns (34.138%)  route 4.966ns (65.862%))
  Logic Levels:           26  (CARRY4=15 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 5.248 - 4.000 ) 
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5514, unset)         1.402     1.402    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X43Y63         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_port_idx_3_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.223     1.625 r  lsq2/handshake_lsq_lsq2_core/ldq_port_idx_3_q_reg[0]/Q
                         net (fo=23, routed)          0.380     2.005    lsq2/handshake_lsq_lsq2_core/ldq_port_idx_3_q_reg[0]_0
    SLICE_X42Y64         LUT2 (Prop_lut2_I0_O)        0.043     2.048 r  lsq2/handshake_lsq_lsq2_core/ldq_valid_3_q_i_15/O
                         net (fo=1, routed)           0.211     2.259    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_ldd_dispatcher/entry_port_request_3[1]
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     2.452 r  lsq2/handshake_lsq_lsq2_core/ldq_valid_3_q_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.452    lsq2/handshake_lsq_lsq2_core/ldq_valid_3_q_reg_i_6_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.506 r  lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.506    lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_10__0_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.560 r  lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     2.560    lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_8__0_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.614 r  lsq2/handshake_lsq_lsq2_core/dataReg_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.614    lsq2/handshake_lsq_lsq2_core/dataReg_reg[30]_i_8_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.668 r  lsq2/handshake_lsq_lsq2_core/ldq_valid_3_q_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.668    lsq2/handshake_lsq_lsq2_core/ldq_valid_3_q_reg_i_5_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.722 r  lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.722    lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_9__0_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     2.834 f  lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_7__0/O[2]
                         net (fo=1, routed)           0.412     3.246    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_ldd_dispatcher/TEMP_1_double_out_110_out[26]
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.127     3.373 r  lsq2/handshake_lsq_lsq2_core/ldq_valid_10_q_i_5/O
                         net (fo=35, routed)          0.793     4.166    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_ldd_dispatcher/entry_port_request_prio_10_1
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.043     4.209 r  lsq2/handshake_lsq_lsq2_core/dataReg[30]_i_6__1/O
                         net (fo=1, routed)           0.444     4.653    lsq2/handshake_lsq_lsq2_core/dataReg[30]_i_6__1_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.043     4.696 r  lsq2/handshake_lsq_lsq2_core/dataReg[30]_i_1__3/O
                         net (fo=2, routed)           0.206     4.902    load5/data_tehb/control/lsq2_ldData_1[30]
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.043     4.945 r  load5/data_tehb/control/result0_carry_i_26/O
                         net (fo=6, routed)           0.489     5.434    load5/data_tehb/control/result0_carry_i_26_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I0_O)        0.043     5.477 f  load5/data_tehb/control/result0_carry__6_i_7/O
                         net (fo=31, routed)          0.364     5.841    load5/data_tehb/control/result0_carry__6_i_7_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I4_O)        0.043     5.884 r  load5/data_tehb/control/result0_carry_i_65/O
                         net (fo=2, routed)           0.284     6.167    load5/data_tehb/control/result0_carry_i_65_n_0
    SLICE_X53Y71         LUT5 (Prop_lut5_I4_O)        0.043     6.210 r  load5/data_tehb/control/result0_carry_i_45/O
                         net (fo=2, routed)           0.416     6.627    load5/data_tehb/control/result0_carry_i_45_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I3_O)        0.043     6.670 r  load5/data_tehb/control/result0_carry_i_33/O
                         net (fo=1, routed)           0.240     6.910    load5/data_tehb/control/result0_carry_i_33_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     7.212 r  load5/data_tehb/control/result0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.212    load5/data_tehb/control/result0_carry_i_10_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.265 r  load5/data_tehb/control/result0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.265    load5/data_tehb/control/result0_carry__0_i_5_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.431 f  load5/data_tehb/control/result0_carry__1_i_5/O[1]
                         net (fo=2, routed)           0.377     7.808    load5/data_tehb/control/fptosi0/plusOp[10]
    SLICE_X56Y71         LUT5 (Prop_lut5_I3_O)        0.123     7.931 r  load5/data_tehb/control/result0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.931    fptosi0/q2_reg[9]_srl3___fptosi0_q2_reg_r_i_1[1]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.198 r  fptosi0/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.198    fptosi0/result0_carry__1_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.251 r  fptosi0/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.251    fptosi0/result0_carry__2_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.304 r  fptosi0/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.304    fptosi0/result0_carry__3_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.357 r  fptosi0/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.007     8.364    fptosi0/result0_carry__4_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.475 r  fptosi0/result0_carry__5/O[0]
                         net (fo=1, routed)           0.343     8.818    load5/data_tehb/control/result0[24]
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.942 r  load5/data_tehb/control/q2_reg[25]_srl3___fptosi0_q2_reg_r_i_1/O
                         net (fo=1, routed)           0.000     8.942    fptosi0/to_signed[25]
    SLICE_X57Y75         FDRE                                         r  fptosi0/q2_reg[25]_srl3___fptosi0_q2_reg_r_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5514, unset)         1.248     5.248    fptosi0/clk
    SLICE_X57Y75         FDRE                                         r  fptosi0/q2_reg[25]_srl3___fptosi0_q2_reg_r_srlopt/C
                         clock pessimism              0.015     5.263    
                         clock uncertainty           -0.035     5.228    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)        0.034     5.262    fptosi0/q2_reg[25]_srl3___fptosi0_q2_reg_r_srlopt
  -------------------------------------------------------------------
                         required time                          5.262    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                 -3.680    




