#ifndef __C30_ZEBU_DDR_INIT__
#define __C30_ZEBU_DDR_INIT__

//gddr core register offset
#define MEMSYS_CSR_REG0		(0x0)
#define MEMSYS_CSR_REG1		(0x4)
#define MEMSYS_CSR_REG2		(0x8)
#define MEMSYS_CSR_REG6_ILE	(0x18)
#define CORE_ILE0		(0x55000)
#define CORE_ILE1		(0x56000)

#define CFG_READ_DBI              (0x0040)
#define CFG_WRITE_DBI             (0x0044)
#define CFG_CCD_S                 (0x0064)
#define CFG_PS_ONE_FAW            (0x00c4)
#define INIT_SBREF_EN             (0x01b0)
#define CTRLR_SOFT_RESET_N        (0x0400)
#define INIT_AUTOINIT_DISABLE     (0x040c)
#define CTRLR_INIT_DONE           (0x042c)
#define INIT_AUTO_REF_EN          (0x0430)
#define CFG_WRITE_TO_READ         (0x0480)
#define CFG_MEM_COLBITS           (0x04c0)
#define CFG_MEM_ROWBITS           (0x04c4)
#define CFG_CTRLR_INIT_DISABLE    (0x05ec)
#define CFG_BG_INTERLEAVE         (0x06b0)
#define INIT_CABI_DISABLE         (0x084c)
#define CFG_DFI_T_RDEDC_EN_READ   (0x0928)
#define CFG_DFI_T_RDEDC_EN_WRITE  (0x092c)
#define CFG_DFI_T_RDDATA_EN       (0x1000)
#define CFG_DFI_T_PHY_RDLAT       (0x1004)
#define CFG_DFI_T_PHY_WRLAT       (0x1008)
#define STAT_DFI_INIT_COMPLETE    (0x1034)
#define PHY_DFI_INIT_START        (0x1048)
#define CFG_ECC_CORRECTION_EN     (0x2400)
#define CFG_AXI_START_ADDRESS_AXI (0x380c)
#define CFG_AXI_END_ADDRESS_AXI   (0x3834)
#define CFG_CCD_L                 (0x5400)
#define CFG_WTR_S                 (0x5408)
#define CFG_WTR_L                 (0x540c)
#define CFG_RREFD                 (0x5410)
#define CFG_RCD_RD                (0x5414)
#define CFG_RCD_WR                (0x5418)
#define CFG_RAS                   (0x541c)
#define CFG_RRD_S                 (0x5424)
#define CFG_RRD_L                 (0x5428)
#define CFG_RP                    (0x542c)
#define CFG_RC                    (0x5430)
#define CFG_FAW                   (0x5434)
#define CFG_RFC                   (0x5438)
#define CFG_RFCSB                 (0x543c)
#define CFG_RTP                   (0x5440)
#define CFG_WR                    (0x5444)
#define CFG_XP                    (0x5448)
#define CFG_XS                    (0x5450)
#define CFG_MRD                   (0x545c)
#define CFG_MOD                   (0x5460)
#define CFG_WL                    (0x5478)
#define CFG_RL                    (0x547c)
#define CFG_CKSRE                 (0x5484)
#define CFG_CKSRX                 (0x5488)
#define CFG_CRCRL                 (0x549c)
#define CFG_CRCWL                 (0x54a0)
#define INIT_REF_PER              (0x54a8)
#define CFG_SBREF_ISSUE_PER       (0x54dc)
#define CFG_STARTUP_DELAY         (0x54c8)
#define INIT_DFI_PHYUPD_EN        (0x100c)
#define INIT_ABREF                (0x54a4)
#define INIT_INTERRUPT_MASK       (0x0938)
#define INIT_MR_W_REF             (0x0594)
#define INIT_MR_ADDR              (0x0598)
#define INIT_MR_WR_DATA           (0x059c)
#define INIT_ACK                  (0x0c00)

#define CFG_READ_TO_WRITE         (0x54e4)
#define CFG_CCD_MW                (0x5608)
#define CFG_EDC_DISABLE           (0x54f4)
#define INIT_DFI_TRAINING_COMPLETE (0x1050)

#define CFG_AXIRD_INTERLEAVE_SEL  (0X3894)
#define CFG_G6_AUTOTEMP_EN (0X09b4)
#define CFG_AUTOTEMP_AFTER_ABREF (0X09ac)


#endif //__C30_ZEBU_DDR_INIT__
