`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2025/09/14 15:49:26
// Design Name: 
// Module Name: TOP
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module TOP_AI(

    input  wire        CLK100MHZ,      
    input  wire        CPU_RESETN,
    
    // æŒ‰é”®è¾“å…¥
    input  wire        BTNC,      // ä¸­é—´æŒ‰é”®
    input  wire        BTNU,      // ä¸ŠæŒ‰ï¿??
    input  wire        BTND,      // ä¸‹æŒ‰ï¿??
    input  wire        BTNL,      // å·¦æŒ‰ï¿??
    input  wire        BTNR,      // å³æŒ‰ï¿??
    
    // LEDè¾“å‡º
    output wire [15:0] LED,
    
    // RGB LEDè¾“å‡º
    output wire        LED16_R,
    output wire        LED16_G,
    output wire        LED16_B,
    output wire        LED17_R,
    output wire        LED17_G,
    output wire        LED17_B,

    // 7-segment display
    output [7:0] anode,         // anodes for 7-segment
    output [6:0] cathode,       // cathodes for 7-segment
    output dp,                  // dot point for 7-segment

    // UARTæ¥å£
    input  wire        UART_RX, // UARTæ¥æ”¶å¼•è„š
    output wire        UART_TX  // UARTå‘ï¿½?ï¿½å¼•ï¿??
    );
    
    parameter ADDR_WIDTH = 32;
    parameter DATA_WIDTH = 32;
    localparam integer ADDR_LSB = (DATA_WIDTH/32) + 1; // 2 for 32 bits
    
    wire        pll_reset;
    wire        pll_locked;
    wire        clk_cpu;
    
    // æŒ‰é”®å»æŠ–ä¿¡å·
    wire btnc_press, btnc_state;
    wire btnu_press, btnu_state;
    wire btnd_press, btnd_state;
    wire btnl_press, btnl_state;
    wire btnr_press, btnr_state;
    
    // LEDå¯„å­˜ï¿??
    reg  [15:0] led_reg;
    reg  [5:0]  rgb_reg; // [LED17_R, LED17_G, LED17_B, LED16_R, LED16_G, LED16_B]
    
    assign pll_reset = ~CPU_RESETN;

    // ================================
    // myCPU å®ä¾‹ï¿??
    // ================================

    // AHBæŒ‡ä»¤æ¥å£ä¿¡å·
    wire [31:0] HADDR_I;
    wire [31:0] HRDATA_I;
    wire        HWRITE_I;
    wire [2:0]  HSIZE_I;
    wire [2:0]  HBURST_I;
    wire [1:0]  HTRANS_I;
    wire        HMASTLOCK_I;
    wire [31:0] HWDATA_I;
    wire [3:0]  HPROT_I;
    wire        HREADY_I;
    wire        HRESP_I;

    // AHBæ•°æ®æ¥å£ä¿¡å·
    wire [31:0] HADDR_D;
    wire [31:0] HRDATA_D;
    wire        HWRITE_D;
    wire [2:0]  HSIZE_D;
    wire [2:0]  HBURST_D;
    wire [1:0]  HTRANS_D;
    wire        HMASTLOCK_D;
    wire [31:0] HWDATA_D;
    wire [3:0]  HPROT_D;
    wire        HREADY_D;
    wire        HRESP_D;

    // Wire to read x31 register for test result display
    wire [31:0] test_result;
    
    myCPU cpu_inst (
        .HCLK(clk_cpu),                // æ—¶é’Ÿä¿¡å·
        .HRESETn(pll_locked),          // å¤ä½ä¿¡å·ï¼ˆä½æœ‰æ•ˆï¿??

        // AHBæŒ‡ä»¤æ¥å£
        .HRDATA_I(HRDATA_I),
        .HREADY_I(1),
        .HRESP_I(HRESP_I),
        .HADDR_I(HADDR_I),
        .HWRITE_I(HWRITE_I),
        .HSIZE_I(HSIZE_I),
        .HBURST_I(HBURST_I),
        .HTRANS_I(HTRANS_I),
        .HMASTLOCK_I(HMASTLOCK_I),
        .HWDATA_I(HWDATA_I),
        .HPROT_I(HPROT_I),

        // AHBæ•°æ®æ¥å£
        .HRDATA_D(HRDATA_D),
        .HREADY_D(1),
        .HRESP_D(HRESP_D),
        .HADDR_D(HADDR_D),
        .HWDATA_D(HWDATA_D),
        .HWRITE_D(HWRITE_D),
        .HSIZE_D(HSIZE_D),
        .HBURST_D(HBURST_D),
        .HTRANS_D(HTRANS_D),
        .HMASTLOCK_D(HMASTLOCK_D),
        .HPROT_D(HPROT_D)
    );
    
    // Read x31 register (test result) for 7-segment display
    assign test_result = cpu_inst.REGS[31];

    // PLLå®ä¾‹ï¿??
    clk_wiz_0 clk_pll (
        .clk_out1(clk_cpu),
        .reset(pll_reset),
        .locked(pll_locked),
        .clk_in1(CLK100MHZ)
    );

    // ä¸­é—´æŒ‰é”®å»æŠ–
    key_debounce debounce_btnc (
        .clk(clk_cpu),
        .rst_n(pll_locked),
        .key_i(BTNC),
        .key_press(btnc_press),
        .key_state(btnc_state)
    );

    // ä¸ŠæŒ‰é”®å»ï¿??
    key_debounce debounce_btnu (
        .clk(clk_cpu),
        .rst_n(pll_locked),
        .key_i(BTNU),
        .key_press(btnu_press),
        .key_state(btnu_state)
    );

    // ä¸‹æŒ‰é”®å»ï¿??
    key_debounce debounce_btnd (
        .clk(clk_cpu),
        .rst_n(pll_locked),
        .key_i(BTND),
        .key_press(btnd_press),
        .key_state(btnd_state)
    );

    // å·¦æŒ‰é”®å»ï¿??
    key_debounce debounce_btnl (
        .clk(clk_cpu),
        .rst_n(pll_locked),
        .key_i(BTNL),
        .key_press(btnl_press),
        .key_state(btnl_state)
    );

    // å³æŒ‰é”®å»ï¿??
    key_debounce debounce_btnr (
        .clk(clk_cpu),
        .rst_n(pll_locked),
        .key_i(BTNR),
        .key_press(btnr_press),
        .key_state(btnr_state)
    );

    // LEDæ§åˆ¶é€»è¾‘
    always @(posedge clk_cpu or negedge pll_locked) begin
        if (!pll_locked) begin
            led_reg <= 16'h0000;
            rgb_reg <= 6'b000000;
        end else begin
            // ä¸­é—´æŒ‰é”®åˆ‡æ¢LED
            if (btnc_press) begin
                led_reg <= ~led_reg;
            end
            
            // ä¸ŠæŒ‰é”®LEDåŠ æ³•
            if (btnu_press) begin
                led_reg <= led_reg + 1;
            end
            
            // ä¸‹æŒ‰é”®LEDå‡æ³•
            if (btnd_press) begin
                led_reg <= led_reg - 1;
            end
            
            // å·¦æŒ‰é”®å·¦ï¿??
            if (btnl_press) begin
                led_reg <= {led_reg[14:0], 1'b0};
            end
            
            // å³æŒ‰é”®å³ï¿??
            if (btnr_press) begin
                led_reg <= {1'b0, led_reg[15:1]};
            end
            
            // æŒ‰é”®çŠ¶ï¿½?ï¿½æ§åˆ¶RGB LEDæ˜¾ç¤º
            if (btnu_state) begin
                rgb_reg <= 6'b111000; // LED17å…¨äº®ï¼ŒLED16å…¨ç­
            end else if (btnd_state) begin
                rgb_reg <= 6'b000111; // LED16å…¨äº®ï¼ŒLED17å…¨ç­
            end else begin
                rgb_reg <= 6'b000000; // é»˜è®¤å…¨ç­
            end
        end
    end

    // LEDè¾“å‡º
    assign LED = led_reg;
    assign {LED17_R, LED17_G, LED17_B} = rgb_reg[5:3];
    assign {LED16_R, LED16_G, LED16_B} = rgb_reg[2:0];

    // 7-segment display module instantiation
    // Display test_result (x31 register) for RV32I instruction tests
    Seven_Seg seven_seg_inst (
        .clk(clk_cpu),
        .reset(~pll_locked), // ä½¿ç”¨PLLé”å®šä¿¡å·ä½œä¸ºå¤ä½
        .data(test_result),  // æ˜¾ç¤ºx31å¯„å­˜å™¨çš„å€¼ï¼ˆæµ‹è¯•ç»“æœï¼?
        .anode(anode),
        .cathode(cathode),
        .dp(dp)
    );

    // UARTæ¨¡å—å®ä¾‹ï¿??
    wire [7:0] uart_rx_data;
    wire uart_rx_ready;
    reg [7:0] uart_tx_data;
    reg uart_tx_start;
    wire uart_tx_busy;

    UART #(
        .CLK_FREQ(100_000_000),  // æ—¶é’Ÿé¢‘ç‡
        .BAUD_RATE(9600)         // æ³¢ç‰¹ï¿??
    ) uart_inst (
        .clk(clk_cpu),
        .reset(~pll_locked),
        .rx(UART_RX),
        .tx(UART_TX),
        .tx_data(uart_tx_data),
        .tx_start(uart_tx_start),
        .tx_busy(uart_tx_busy),
        .rx_data(uart_rx_data),
        .rx_ready(uart_rx_ready)
    );

    // ç”¨äºå­˜å‚¨æ¥æ”¶åˆ°çš„æ•°æ®çš„å¯„å­˜å™¨
    reg [31:0] display_data;

    // UARTæ¥æ”¶é€»è¾‘
    always @(posedge clk_cpu or negedge pll_locked) begin
        if (!pll_locked) begin
            display_data <= 32'h00000000; // åˆå§‹åŒ–æ˜¾ç¤ºæ•°ï¿??
        end else begin
            if (uart_rx_ready) begin
                // å°†æ¥æ”¶åˆ°çš„æ•°æ®å­˜å‚¨åˆ° display_data çš„ä½8ä½ï¼Œå¹¶å·¦ç§»æ˜¾ï¿??
                display_data <= {display_data[23:0], uart_rx_data};
            end
        end
    end

    // UARTå‘ï¿½?ï¿½ï¿½?ï¿½è¾‘
    always @(posedge clk_cpu or negedge pll_locked) begin
        if (!pll_locked) begin
            uart_tx_data <= 8'h00;
            uart_tx_start <= 1'b0;
        end else begin
            if (btnc_press && !uart_tx_busy) begin
                uart_tx_data <= 8'h55; // ç¤ºä¾‹ï¼šå‘é€å›ºå®šæ•°ï¿?? 0x55
                uart_tx_start <= 1'b1;
            end else begin
                uart_tx_start <= 1'b0;
            end
        end
    end


    //=====bram & connector=========================================================================

    wire [ADDR_WIDTH-1:0] bram_addra;
    wire [ADDR_WIDTH-1:0] irom_addra;
    wire [DATA_WIDTH-1:0] bram_douta;
    wire [DATA_WIDTH-1:0] irom_douta;
    wire [3:0] bram_wea;
    wire [DATA_WIDTH-1:0] bram_dina;
    wire irom_ena;
    wire bram_ena;

    // AHB_interconnect connector (
    //     .HCLK(clk_cpu),
    //     .HRESETn(pll_locked),
    //     .HADDR(HADDR),
    //     .HRDATA0(HRDATA0),
    //     .HRESP0(HRESP0),
    //     .HREADYOUT0(HREADYOUT0),
    //     .HRDATA1(HRDATA1),
    //     .HRESP1(HRESP1),
    //     .HREADYOUT1(HREADYOUT1),

    //     .HRDATA(HRDATA),
    //     .HRESP(HRESP),
    //     .HSEL(HSEL),
    //     .HREADY(HREADY)
    // );


     AHB_bram_controller bramc (
        .HCLK(clk_cpu),
        .HRESETn(pll_locked),
        .HSELx(1),
        .HADDR(HADDR_D),
        .HWRITE(HWRITE_D),
        .HSIZE(HSIZE_D),
        .HBURST(HBURST_D),
        .HPROT(HPROT_D),
        .HTRANS(HTRANS_D),
        .HMASTLOCK(HMASTLOCK_D),
        .HREADY(1),
        .HWDATA(HWDATA_D),
        .HREADYOUT(),
        .HRESP(HRESP_D),
        .HRDATA(HRDATA_D),
        .bram_addra(bram_addra),
        .bram_dina(bram_dina),
        .bram_douta(bram_douta),
        .bram_ena(bram_ena),
        .bram_wea(bram_wea)
    );

    AHB_irom_controller iromc (
        .HCLK(clk_cpu),
        .HRESETn(pll_locked),
        .HSELx(1),
        .HADDR(HADDR_I),
        .HWRITE(HWRITE_I),
        .HSIZE(HSIZE_I),
        .HBURST(HBURST_I),
        .HPROT(HPROT_I),
        .HTRANS(HTRANS_I),
        .HMASTLOCK(HMASTLOCK_I),
        .HREADY(1),
        .HWDATA(HWDATA_I),
        .HREADYOUT(),
        .HRESP(HRESP_I),
        .HRDATA(HRDATA_I),
        .bram_addra(irom_addra),
        .bram_douta(irom_douta),
        .bram_ena(irom_ena)
    );

    blk_mem_gen_1 irom (
        .clka(clk_cpu),
        .ena(irom_ena),
        .addra(irom_addra[ADDR_WIDTH-1:ADDR_LSB]),
        .douta(irom_douta)
    );

    blk_mem_gen_0 bram (
        .clka(clk_cpu),
        .ena(bram_ena),
        .wea(bram_wea),
        .addra(bram_addra[ADDR_WIDTH-1:ADDR_LSB]),
        .dina(bram_dina),
        .douta(bram_douta)
    );

endmodule