
*** Running vivado
    with args -log bare_MLP_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bare_MLP_1_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bare_MLP_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/tools/Xilinx/SDx/2018.3/data/ip/xilinx'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/SDx/2018.3/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/.local/dsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/SDx/2018.3/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top bare_MLP_1_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1529.172 ; gain = 18.883 ; free physical = 2577 ; free virtual = 7225
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bare_MLP_1_0' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ip/bare_MLP_1_0/synth/bare_MLP_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'a0_MLP' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP.v:91]
INFO: [Synth 8-6157] synthesizing module 'a0_MLP_image_buf' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_image_buf.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_MLP_image_buf_ram' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_image_buf.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_image_buf.v:22]
INFO: [Synth 8-6155] done synthesizing module 'a0_MLP_image_buf_ram' (1#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_image_buf.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_MLP_image_buf' (2#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_image_buf.v:43]
INFO: [Synth 8-6157] synthesizing module 'a0_MLP_l1_w_buf' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l1_w_buf.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 78400 - type: integer 
	Parameter AddressWidth bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_MLP_l1_w_buf_ram' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l1_w_buf.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 17 - type: integer 
	Parameter MEM_SIZE bound to: 78400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l1_w_buf.v:22]
INFO: [Synth 8-6155] done synthesizing module 'a0_MLP_l1_w_buf_ram' (3#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l1_w_buf.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_MLP_l1_w_buf' (4#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l1_w_buf.v:43]
INFO: [Synth 8-6157] synthesizing module 'a0_MLP_l1_b_buf' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l1_b_buf.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_MLP_l1_b_buf_ram' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l1_b_buf.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l1_b_buf.v:22]
INFO: [Synth 8-6155] done synthesizing module 'a0_MLP_l1_b_buf_ram' (5#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l1_b_buf.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_MLP_l1_b_buf' (6#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l1_b_buf.v:43]
INFO: [Synth 8-6157] synthesizing module 'a0_MLP_l1_output_buf' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l1_output_buf.v:43]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_MLP_l1_output_buf_ram' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l1_output_buf.v:9]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l1_output_buf.v:22]
INFO: [Synth 8-6155] done synthesizing module 'a0_MLP_l1_output_buf_ram' (7#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l1_output_buf.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_MLP_l1_output_buf' (8#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l1_output_buf.v:43]
INFO: [Synth 8-6157] synthesizing module 'a0_MLP_l2_w_buf' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l2_w_buf.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1000 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_MLP_l2_w_buf_ram' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l2_w_buf.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l2_w_buf.v:22]
INFO: [Synth 8-6155] done synthesizing module 'a0_MLP_l2_w_buf_ram' (9#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l2_w_buf.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_MLP_l2_w_buf' (10#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l2_w_buf.v:43]
INFO: [Synth 8-6157] synthesizing module 'a0_MLP_l2_b_buf' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l2_b_buf.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_MLP_l2_b_buf_ram' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l2_b_buf.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l2_b_buf.v:22]
INFO: [Synth 8-6155] done synthesizing module 'a0_MLP_l2_b_buf_ram' (11#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l2_b_buf.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_MLP_l2_b_buf' (12#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_l2_b_buf.v:43]
INFO: [Synth 8-6157] synthesizing module 'a0_MLP_out_buf' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_out_buf.v:43]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_MLP_out_buf_ram' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_out_buf.v:9]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_out_buf.v:22]
INFO: [Synth 8-6155] done synthesizing module 'a0_MLP_out_buf_ram' (13#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_out_buf.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_MLP_out_buf' (14#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_out_buf.v:43]
INFO: [Synth 8-6157] synthesizing module 'a0_read_from_ddr_3' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_from_ddr_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_read_from_ddr_3_Loop' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_from_ddr_3_Loop.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_from_ddr_3_Loop.v:54]
INFO: [Synth 8-6155] done synthesizing module 'a0_read_from_ddr_3_Loop' (15#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_from_ddr_3_Loop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'a0_read_from_ddr_3' (16#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_from_ddr_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_read_image_from_ddr' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_image_from_ddr.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_read_image_from_ddr_s' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_image_from_ddr_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_image_from_ddr_s.v:54]
INFO: [Synth 8-6155] done synthesizing module 'a0_read_image_from_ddr_s' (17#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_image_from_ddr_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'a0_read_image_from_ddr' (18#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_image_from_ddr.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_read_from_ddr_1' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_from_ddr_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_read_from_ddr_1_Loop' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_from_ddr_1_Loop.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_from_ddr_1_Loop.v:54]
INFO: [Synth 8-6155] done synthesizing module 'a0_read_from_ddr_1_Loop' (19#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_from_ddr_1_Loop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'a0_read_from_ddr_1' (20#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_from_ddr_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_read_from_ddr_2' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_from_ddr_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_read_from_ddr_2_Loop' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_from_ddr_2_Loop.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_from_ddr_2_Loop.v:54]
INFO: [Synth 8-6155] done synthesizing module 'a0_read_from_ddr_2_Loop' (21#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_from_ddr_2_Loop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'a0_read_from_ddr_2' (22#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_from_ddr_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_output_results' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_output_results.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_output_results_Loop_s' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_output_results_Loop_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_output_results_Loop_s.v:51]
INFO: [Synth 8-6155] done synthesizing module 'a0_output_results_Loop_s' (23#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_output_results_Loop_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'a0_output_results' (24#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_output_results.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_read_from_ddr' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_from_ddr.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_read_from_ddr_Loop_1' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_from_ddr_Loop_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_from_ddr_Loop_1.v:54]
INFO: [Synth 8-6155] done synthesizing module 'a0_read_from_ddr_Loop_1' (25#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_from_ddr_Loop_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'a0_read_from_ddr' (26#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_read_from_ddr.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_MLP_mac_muladd_8s_8ns_26ns_26_1_1' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_mac_muladd_8s_8ns_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_MLP_mac_muladd_8s_8ns_26ns_26_1_1_DSP48_0' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_mac_muladd_8s_8ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'a0_MLP_mac_muladd_8s_8ns_26ns_26_1_1_DSP48_0' (27#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_mac_muladd_8s_8ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'a0_MLP_mac_muladd_8s_8ns_26ns_26_1_1' (28#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_mac_muladd_8s_8ns_26ns_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'a0_MLP_mac_muladd_8s_5ns_20ns_20_1_1' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_mac_muladd_8s_5ns_20ns_20_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_MLP_mac_muladd_8s_5ns_20ns_20_1_1_DSP48_1' [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_mac_muladd_8s_5ns_20ns_20_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'a0_MLP_mac_muladd_8s_5ns_20ns_20_1_1_DSP48_1' (29#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_mac_muladd_8s_5ns_20ns_20_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'a0_MLP_mac_muladd_8s_5ns_20ns_20_1_1' (30#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP_mac_muladd_8s_5ns_20ns_20_1_1.v:33]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP.v:1461]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP.v:1467]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP.v:1471]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP.v:1473]
INFO: [Synth 8-6155] done synthesizing module 'a0_MLP' (31#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ipshared/9e5e/hdl/verilog/a0_MLP.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bare_MLP_1_0' (32#1) [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ip/bare_MLP_1_0/synth/bare_MLP_1_0.v:58]
WARNING: [Synth 8-3331] design a0_read_from_ddr has unconnected port buffer_r_q0[7]
WARNING: [Synth 8-3331] design a0_read_from_ddr has unconnected port buffer_r_q0[6]
WARNING: [Synth 8-3331] design a0_read_from_ddr has unconnected port buffer_r_q0[5]
WARNING: [Synth 8-3331] design a0_read_from_ddr has unconnected port buffer_r_q0[4]
WARNING: [Synth 8-3331] design a0_read_from_ddr has unconnected port buffer_r_q0[3]
WARNING: [Synth 8-3331] design a0_read_from_ddr has unconnected port buffer_r_q0[2]
WARNING: [Synth 8-3331] design a0_read_from_ddr has unconnected port buffer_r_q0[1]
WARNING: [Synth 8-3331] design a0_read_from_ddr has unconnected port buffer_r_q0[0]
WARNING: [Synth 8-3331] design a0_read_from_ddr has unconnected port buffer_r_q1[7]
WARNING: [Synth 8-3331] design a0_read_from_ddr has unconnected port buffer_r_q1[6]
WARNING: [Synth 8-3331] design a0_read_from_ddr has unconnected port buffer_r_q1[5]
WARNING: [Synth 8-3331] design a0_read_from_ddr has unconnected port buffer_r_q1[4]
WARNING: [Synth 8-3331] design a0_read_from_ddr has unconnected port buffer_r_q1[3]
WARNING: [Synth 8-3331] design a0_read_from_ddr has unconnected port buffer_r_q1[2]
WARNING: [Synth 8-3331] design a0_read_from_ddr has unconnected port buffer_r_q1[1]
WARNING: [Synth 8-3331] design a0_read_from_ddr has unconnected port buffer_r_q1[0]
WARNING: [Synth 8-3331] design a0_output_results has unconnected port buffer_r_q1[4]
WARNING: [Synth 8-3331] design a0_output_results has unconnected port buffer_r_q1[3]
WARNING: [Synth 8-3331] design a0_output_results has unconnected port buffer_r_q1[2]
WARNING: [Synth 8-3331] design a0_output_results has unconnected port buffer_r_q1[1]
WARNING: [Synth 8-3331] design a0_output_results has unconnected port buffer_r_q1[0]
WARNING: [Synth 8-3331] design a0_read_from_ddr_2 has unconnected port buffer_r_q0[7]
WARNING: [Synth 8-3331] design a0_read_from_ddr_2 has unconnected port buffer_r_q0[6]
WARNING: [Synth 8-3331] design a0_read_from_ddr_2 has unconnected port buffer_r_q0[5]
WARNING: [Synth 8-3331] design a0_read_from_ddr_2 has unconnected port buffer_r_q0[4]
WARNING: [Synth 8-3331] design a0_read_from_ddr_2 has unconnected port buffer_r_q0[3]
WARNING: [Synth 8-3331] design a0_read_from_ddr_2 has unconnected port buffer_r_q0[2]
WARNING: [Synth 8-3331] design a0_read_from_ddr_2 has unconnected port buffer_r_q0[1]
WARNING: [Synth 8-3331] design a0_read_from_ddr_2 has unconnected port buffer_r_q0[0]
WARNING: [Synth 8-3331] design a0_read_from_ddr_2 has unconnected port buffer_r_q1[7]
WARNING: [Synth 8-3331] design a0_read_from_ddr_2 has unconnected port buffer_r_q1[6]
WARNING: [Synth 8-3331] design a0_read_from_ddr_2 has unconnected port buffer_r_q1[5]
WARNING: [Synth 8-3331] design a0_read_from_ddr_2 has unconnected port buffer_r_q1[4]
WARNING: [Synth 8-3331] design a0_read_from_ddr_2 has unconnected port buffer_r_q1[3]
WARNING: [Synth 8-3331] design a0_read_from_ddr_2 has unconnected port buffer_r_q1[2]
WARNING: [Synth 8-3331] design a0_read_from_ddr_2 has unconnected port buffer_r_q1[1]
WARNING: [Synth 8-3331] design a0_read_from_ddr_2 has unconnected port buffer_r_q1[0]
WARNING: [Synth 8-3331] design a0_read_from_ddr_1 has unconnected port buffer_r_q0[7]
WARNING: [Synth 8-3331] design a0_read_from_ddr_1 has unconnected port buffer_r_q0[6]
WARNING: [Synth 8-3331] design a0_read_from_ddr_1 has unconnected port buffer_r_q0[5]
WARNING: [Synth 8-3331] design a0_read_from_ddr_1 has unconnected port buffer_r_q0[4]
WARNING: [Synth 8-3331] design a0_read_from_ddr_1 has unconnected port buffer_r_q0[3]
WARNING: [Synth 8-3331] design a0_read_from_ddr_1 has unconnected port buffer_r_q0[2]
WARNING: [Synth 8-3331] design a0_read_from_ddr_1 has unconnected port buffer_r_q0[1]
WARNING: [Synth 8-3331] design a0_read_from_ddr_1 has unconnected port buffer_r_q0[0]
WARNING: [Synth 8-3331] design a0_read_from_ddr_1 has unconnected port buffer_r_q1[7]
WARNING: [Synth 8-3331] design a0_read_from_ddr_1 has unconnected port buffer_r_q1[6]
WARNING: [Synth 8-3331] design a0_read_from_ddr_1 has unconnected port buffer_r_q1[5]
WARNING: [Synth 8-3331] design a0_read_from_ddr_1 has unconnected port buffer_r_q1[4]
WARNING: [Synth 8-3331] design a0_read_from_ddr_1 has unconnected port buffer_r_q1[3]
WARNING: [Synth 8-3331] design a0_read_from_ddr_1 has unconnected port buffer_r_q1[2]
WARNING: [Synth 8-3331] design a0_read_from_ddr_1 has unconnected port buffer_r_q1[1]
WARNING: [Synth 8-3331] design a0_read_from_ddr_1 has unconnected port buffer_r_q1[0]
WARNING: [Synth 8-3331] design a0_read_image_from_ddr has unconnected port buffer_r_q0[7]
WARNING: [Synth 8-3331] design a0_read_image_from_ddr has unconnected port buffer_r_q0[6]
WARNING: [Synth 8-3331] design a0_read_image_from_ddr has unconnected port buffer_r_q0[5]
WARNING: [Synth 8-3331] design a0_read_image_from_ddr has unconnected port buffer_r_q0[4]
WARNING: [Synth 8-3331] design a0_read_image_from_ddr has unconnected port buffer_r_q0[3]
WARNING: [Synth 8-3331] design a0_read_image_from_ddr has unconnected port buffer_r_q0[2]
WARNING: [Synth 8-3331] design a0_read_image_from_ddr has unconnected port buffer_r_q0[1]
WARNING: [Synth 8-3331] design a0_read_image_from_ddr has unconnected port buffer_r_q0[0]
WARNING: [Synth 8-3331] design a0_read_image_from_ddr has unconnected port buffer_r_q1[7]
WARNING: [Synth 8-3331] design a0_read_image_from_ddr has unconnected port buffer_r_q1[6]
WARNING: [Synth 8-3331] design a0_read_image_from_ddr has unconnected port buffer_r_q1[5]
WARNING: [Synth 8-3331] design a0_read_image_from_ddr has unconnected port buffer_r_q1[4]
WARNING: [Synth 8-3331] design a0_read_image_from_ddr has unconnected port buffer_r_q1[3]
WARNING: [Synth 8-3331] design a0_read_image_from_ddr has unconnected port buffer_r_q1[2]
WARNING: [Synth 8-3331] design a0_read_image_from_ddr has unconnected port buffer_r_q1[1]
WARNING: [Synth 8-3331] design a0_read_image_from_ddr has unconnected port buffer_r_q1[0]
WARNING: [Synth 8-3331] design a0_read_from_ddr_3 has unconnected port buffer_r_q0[7]
WARNING: [Synth 8-3331] design a0_read_from_ddr_3 has unconnected port buffer_r_q0[6]
WARNING: [Synth 8-3331] design a0_read_from_ddr_3 has unconnected port buffer_r_q0[5]
WARNING: [Synth 8-3331] design a0_read_from_ddr_3 has unconnected port buffer_r_q0[4]
WARNING: [Synth 8-3331] design a0_read_from_ddr_3 has unconnected port buffer_r_q0[3]
WARNING: [Synth 8-3331] design a0_read_from_ddr_3 has unconnected port buffer_r_q0[2]
WARNING: [Synth 8-3331] design a0_read_from_ddr_3 has unconnected port buffer_r_q0[1]
WARNING: [Synth 8-3331] design a0_read_from_ddr_3 has unconnected port buffer_r_q0[0]
WARNING: [Synth 8-3331] design a0_read_from_ddr_3 has unconnected port buffer_r_q1[7]
WARNING: [Synth 8-3331] design a0_read_from_ddr_3 has unconnected port buffer_r_q1[6]
WARNING: [Synth 8-3331] design a0_read_from_ddr_3 has unconnected port buffer_r_q1[5]
WARNING: [Synth 8-3331] design a0_read_from_ddr_3 has unconnected port buffer_r_q1[4]
WARNING: [Synth 8-3331] design a0_read_from_ddr_3 has unconnected port buffer_r_q1[3]
WARNING: [Synth 8-3331] design a0_read_from_ddr_3 has unconnected port buffer_r_q1[2]
WARNING: [Synth 8-3331] design a0_read_from_ddr_3 has unconnected port buffer_r_q1[1]
WARNING: [Synth 8-3331] design a0_read_from_ddr_3 has unconnected port buffer_r_q1[0]
WARNING: [Synth 8-3331] design a0_MLP_out_buf has unconnected port reset
WARNING: [Synth 8-3331] design a0_MLP_l2_b_buf has unconnected port reset
WARNING: [Synth 8-3331] design a0_MLP_l2_w_buf has unconnected port reset
WARNING: [Synth 8-3331] design a0_MLP_l1_output_buf has unconnected port reset
WARNING: [Synth 8-3331] design a0_MLP_l1_b_buf has unconnected port reset
WARNING: [Synth 8-3331] design a0_MLP_l1_w_buf has unconnected port reset
WARNING: [Synth 8-3331] design a0_MLP_image_buf has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1586.906 ; gain = 76.617 ; free physical = 2514 ; free virtual = 7163
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1586.906 ; gain = 76.617 ; free physical = 2502 ; free virtual = 7150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1586.906 ; gain = 76.617 ; free physical = 2502 ; free virtual = 7150
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ip/bare_MLP_1_0/constraints/a0_MLP_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ip/bare_MLP_1_0/constraints/a0_MLP_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_MLP_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_MLP_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1900.863 ; gain = 0.000 ; free physical = 2240 ; free virtual = 6892
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1900.863 ; gain = 0.000 ; free physical = 2239 ; free virtual = 6892
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1900.863 ; gain = 0.000 ; free physical = 2232 ; free virtual = 6891
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1900.863 ; gain = 390.574 ; free physical = 2396 ; free virtual = 7060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1900.863 ; gain = 390.574 ; free physical = 2396 ; free virtual = 7060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_MLP_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1900.863 ; gain = 390.574 ; free physical = 2397 ; free virtual = 7061
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_66_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_i_i_fu_66_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_66_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_66_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_i_i_fu_65_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_66_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_364_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_385_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_481_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_502_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1900.863 ; gain = 390.574 ; free physical = 2299 ; free virtual = 6964
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 7     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 44    
+---RAMs : 
	             612K Bit         RAMs := 1     
	               7K Bit         RAMs := 1     
	               6K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 60    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module a0_MLP_image_buf_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module a0_MLP_l1_w_buf_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             612K Bit         RAMs := 1     
Module a0_MLP_l1_b_buf_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module a0_MLP_l1_output_buf_ram 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module a0_MLP_l2_w_buf_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module a0_MLP_l2_b_buf_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module a0_MLP_out_buf_ram 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module a0_read_from_ddr_3_Loop 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module a0_read_image_from_ddr_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module a0_read_from_ddr_1_Loop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module a0_read_from_ddr_2_Loop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module a0_output_results_Loop_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module a0_read_from_ddr_Loop_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module a0_MLP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "exitcond2_fu_481_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "grp_read_from_ddr_3_fu_307/read_from_ddr_3_Loop_U0/exitcond_fu_66_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_read_image_from_ddr_fu_315/read_image_from_ddr_U0/exitcond_i_i_fu_66_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_read_from_ddr_1_fu_323/read_from_ddr_1_Loop_U0/exitcond_fu_66_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_read_from_ddr_2_fu_331/read_from_ddr_2_Loop_U0/exitcond_fu_66_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_364_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_385_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_502_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP sum_i5_reg_284_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register B is absorbed into DSP sum_i5_reg_284_reg.
DSP Report: register B is absorbed into DSP sum_i5_reg_284_reg.
DSP Report: register l2_w_buf_load_reg_704_reg is absorbed into DSP sum_i5_reg_284_reg.
DSP Report: register sum_i5_reg_284_reg is absorbed into DSP sum_i5_reg_284_reg.
DSP Report: operator MLP_mac_muladd_8s_5ns_20ns_20_1_1_U26/a0_MLP_mac_muladd_8s_5ns_20ns_20_1_1_DSP48_1_U/p is absorbed into DSP sum_i5_reg_284_reg.
DSP Report: operator MLP_mac_muladd_8s_5ns_20ns_20_1_1_U26/a0_MLP_mac_muladd_8s_5ns_20ns_20_1_1_DSP48_1_U/m is absorbed into DSP sum_i5_reg_284_reg.
DSP Report: Generating DSP sum_i_reg_238_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register l1_w_buf_load_reg_637_reg is absorbed into DSP sum_i_reg_238_reg.
DSP Report: register A is absorbed into DSP sum_i_reg_238_reg.
DSP Report: register sum_i_reg_238_reg is absorbed into DSP sum_i_reg_238_reg.
DSP Report: operator MLP_mac_muladd_8s_8ns_26ns_26_1_1_U25/a0_MLP_mac_muladd_8s_8ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP sum_i_reg_238_reg.
DSP Report: operator MLP_mac_muladd_8s_8ns_26ns_26_1_1_U25/a0_MLP_mac_muladd_8s_8ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP sum_i_reg_238_reg.
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__7' (FDE) to 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel' (FDE) to 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__8' (FDE) to 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__0' (FDE) to 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__9' (FDE) to 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__1' (FDE) to 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__10' (FDE) to 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__2' (FDE) to 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__11' (FDE) to 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__3' (FDE) to 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__12' (FDE) to 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__4' (FDE) to 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__13' (FDE) to 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__5' (FDE) to 'inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/sum_2_reg_714_reg[19]' (FDE) to 'inst/tmp_4_reg_719_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1900.863 ; gain = 390.574 ; free physical = 3142 ; free virtual = 7781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|a0_MLP_image_buf_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|a0_MLP_l1_w_buf_ram:  | ram_reg    | 128 K x 8(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 24     | 
|a0_MLP_l2_w_buf_ram:  | ram_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------------------------------------+----------------+----------------------+--------------------------------------------+
|Module Name | RTL Object                                         | Inference      | Size (Depth x Width) | Primitives                                 | 
+------------+----------------------------------------------------+----------------+----------------------+--------------------------------------------+
|inst        | l1_output_buf_U/a0_MLP_l1_output_buf_ram_U/ram_reg | User Attribute | 128 x 5              | RAM16X1S x 5  RAM32X1S x 5  RAM64X1S x 5   | 
|inst        | out_buf_U/a0_MLP_out_buf_ram_U/ram_reg             | User Attribute | 16 x 5               | RAM16X1S x 5                               | 
|inst        | l2_b_buf_U/a0_MLP_l2_b_buf_ram_U/ram_reg           | User Attribute | 16 x 8               | RAM16X1S x 8                               | 
|inst        | l1_b_buf_U/a0_MLP_l1_b_buf_ram_U/ram_reg           | User Attribute | 128 x 8              | RAM16X1S x 8  RAM32X1S x 8  RAM64X1S x 8   | 
+------------+----------------------------------------------------+----------------+----------------------+--------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|a0_MLP      | (P+A2*B'')' | 8      | 6      | -      | -      | 20     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|a0_MLP      | (P+A2*B2)'  | 9      | 8      | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/image_buf_U/a0_MLP_image_buf_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_2/l2_w_buf_U/a0_MLP_l2_w_buf_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1907.863 ; gain = 397.574 ; free physical = 2781 ; free virtual = 7427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1909.863 ; gain = 399.574 ; free physical = 2761 ; free virtual = 7407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|a0_MLP_image_buf_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|a0_MLP_l1_w_buf_ram:  | ram_reg    | 128 K x 8(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 24     | 
|a0_MLP_l2_w_buf_ram:  | ram_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+----------------------------------------------------+----------------+----------------------+--------------------------------------------+
|Module Name | RTL Object                                         | Inference      | Size (Depth x Width) | Primitives                                 | 
+------------+----------------------------------------------------+----------------+----------------------+--------------------------------------------+
|inst        | l1_output_buf_U/a0_MLP_l1_output_buf_ram_U/ram_reg | User Attribute | 128 x 5              | RAM16X1S x 5  RAM32X1S x 5  RAM64X1S x 5   | 
|inst        | out_buf_U/a0_MLP_out_buf_ram_U/ram_reg             | User Attribute | 16 x 5               | RAM16X1S x 5                               | 
|inst        | l2_b_buf_U/a0_MLP_l2_b_buf_ram_U/ram_reg           | User Attribute | 16 x 8               | RAM16X1S x 8                               | 
|inst        | l1_b_buf_U/a0_MLP_l1_b_buf_ram_U/ram_reg           | User Attribute | 128 x 8              | RAM16X1S x 8  RAM32X1S x 8  RAM64X1S x 8   | 
+------------+----------------------------------------------------+----------------+----------------------+--------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/image_buf_U/a0_MLP_image_buf_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/l1_w_buf_U/a0_MLP_l1_w_buf_ram_U/ram_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/l2_w_buf_U/a0_MLP_l2_w_buf_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1936.895 ; gain = 426.605 ; free physical = 2731 ; free virtual = 7377
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_3_8 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_499 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1936.895 ; gain = 426.605 ; free physical = 2619 ; free virtual = 7271
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1936.895 ; gain = 426.605 ; free physical = 2619 ; free virtual = 7271
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1936.895 ; gain = 426.605 ; free physical = 2615 ; free virtual = 7267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1936.895 ; gain = 426.605 ; free physical = 2615 ; free virtual = 7267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1936.895 ; gain = 426.605 ; free physical = 2614 ; free virtual = 7266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1936.895 ; gain = 426.605 ; free physical = 2613 ; free virtual = 7265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    36|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     1|
|4     |LUT1       |    13|
|5     |LUT2       |   116|
|6     |LUT3       |    97|
|7     |LUT4       |    51|
|8     |LUT5       |   119|
|9     |LUT6       |   150|
|10    |RAM16X1S   |    26|
|11    |RAM32X1S   |    13|
|12    |RAM64X1S   |    13|
|13    |RAMB18E1   |     2|
|14    |RAMB36E1   |     8|
|15    |RAMB36E1_1 |     8|
|16    |RAMB36E1_2 |     8|
|17    |FDRE       |   348|
|18    |FDSE       |     7|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------+------+
|      |Instance                           |Module                   |Cells |
+------+-----------------------------------+-------------------------+------+
|1     |top                                |                         |  1017|
|2     |  inst                             |a0_MLP                   |  1017|
|3     |    grp_output_results_fu_339      |a0_output_results        |    41|
|4     |      output_results_Loop_U0       |a0_output_results_Loop_s |    41|
|5     |    grp_read_from_ddr_1_fu_323     |a0_read_from_ddr_1       |    97|
|6     |      read_from_ddr_1_Loop_U0      |a0_read_from_ddr_1_Loop  |    97|
|7     |    grp_read_from_ddr_2_fu_331     |a0_read_from_ddr_2       |    74|
|8     |      read_from_ddr_2_Loop_U0      |a0_read_from_ddr_2_Loop  |    74|
|9     |    grp_read_from_ddr_3_fu_307     |a0_read_from_ddr_3       |   135|
|10    |      read_from_ddr_3_Loop_U0      |a0_read_from_ddr_3_Loop  |   135|
|11    |    grp_read_from_ddr_fu_346       |a0_read_from_ddr         |    54|
|12    |      read_from_ddr_Loop_1_U0      |a0_read_from_ddr_Loop_1  |    54|
|13    |    grp_read_image_from_ddr_fu_315 |a0_read_image_from_ddr   |    91|
|14    |      read_image_from_ddr_U0       |a0_read_image_from_ddr_s |    91|
|15    |    image_buf_U                    |a0_MLP_image_buf         |     1|
|16    |      a0_MLP_image_buf_ram_U       |a0_MLP_image_buf_ram     |     1|
|17    |    l1_b_buf_U                     |a0_MLP_l1_b_buf          |    72|
|18    |      a0_MLP_l1_b_buf_ram_U        |a0_MLP_l1_b_buf_ram      |    72|
|19    |    l1_output_buf_U                |a0_MLP_l1_output_buf     |    40|
|20    |      a0_MLP_l1_output_buf_ram_U   |a0_MLP_l1_output_buf_ram |    40|
|21    |    l1_w_buf_U                     |a0_MLP_l1_w_buf          |    46|
|22    |      a0_MLP_l1_w_buf_ram_U        |a0_MLP_l1_w_buf_ram      |    46|
|23    |    l2_b_buf_U                     |a0_MLP_l2_b_buf          |    31|
|24    |      a0_MLP_l2_b_buf_ram_U        |a0_MLP_l2_b_buf_ram      |    31|
|25    |    l2_w_buf_U                     |a0_MLP_l2_w_buf          |     1|
|26    |      a0_MLP_l2_w_buf_ram_U        |a0_MLP_l2_w_buf_ram      |     1|
|27    |    out_buf_U                      |a0_MLP_out_buf           |    19|
|28    |      a0_MLP_out_buf_ram_U         |a0_MLP_out_buf_ram       |    19|
+------+-----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1936.895 ; gain = 426.605 ; free physical = 2613 ; free virtual = 7265
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1936.895 ; gain = 112.648 ; free physical = 2680 ; free virtual = 7332
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1936.902 ; gain = 426.605 ; free physical = 2680 ; free virtual = 7332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1936.902 ; gain = 0.000 ; free physical = 2542 ; free virtual = 7194
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 26 instances
  RAM32X1S => RAM32X1S (RAMS32): 13 instances
  RAM64X1S => RAM64X1S (RAMS64E): 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
173 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1936.902 ; gain = 426.730 ; free physical = 2593 ; free virtual = 7245
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1936.902 ; gain = 0.000 ; free physical = 2593 ; free virtual = 7245
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_MLP_1_0_synth_1/bare_MLP_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bare_MLP_1_0, cache-ID = 5fe2537f52eebf5d
INFO: [Coretcl 2-1174] Renamed 27 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1936.902 ; gain = 0.000 ; free physical = 2639 ; free virtual = 7293
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_MLP_1_0_synth_1/bare_MLP_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bare_MLP_1_0_utilization_synth.rpt -pb bare_MLP_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 14 15:45:48 2019...
