#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55a2bf46e200 .scope module, "top_level" "top_level" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLOCK_50";
    .port_info 1 /OUTPUT 1 "GPIO_000";
    .port_info 2 /OUTPUT 1 "GPIO_001";
    .port_info 3 /OUTPUT 1 "GPIO_003";
    .port_info 4 /OUTPUT 1 "GPIO_005";
    .port_info 5 /OUTPUT 1 "GPIO_007";
o0x7fb88af18288 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a2bf49c400_0 .net "CLOCK_50", 0 0, o0x7fb88af18288;  0 drivers
v0x55a2bf49c4c0_0 .net "GPIO_000", 0 0, v0x55a2bf49afd0_0;  1 drivers
v0x55a2bf49c560_0 .net "GPIO_001", 0 0, v0x55a2bf49b620_0;  1 drivers
v0x55a2bf49c630_0 .net "GPIO_003", 0 0, L_0x55a2bf49cae0;  1 drivers
v0x55a2bf49c6d0_0 .net "GPIO_005", 0 0, L_0x55a2bf49c9a0;  1 drivers
v0x55a2bf49c7c0_0 .net "GPIO_007", 0 0, L_0x55a2bf49c8b0;  1 drivers
S_0x55a2bf483e70 .scope module, "vga" "vga" 2 8, 3 4 0, S_0x55a2bf46e200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLOCK_50";
    .port_info 1 /OUTPUT 1 "o_hsync";
    .port_info 2 /OUTPUT 1 "o_vsync";
    .port_info 3 /OUTPUT 1 "o_red";
    .port_info 4 /OUTPUT 1 "o_grn";
    .port_info 5 /OUTPUT 1 "o_blu";
v0x55a2bf49b720_0 .net "CLOCK_50", 0 0, o0x7fb88af18288;  alias, 0 drivers
v0x55a2bf49b7e0_0 .net *"_ivl_5", 2 0, v0x55a2bf49c0a0_0;  1 drivers
v0x55a2bf49b8c0_0 .var "clk", 0 0;
v0x55a2bf49b960 .array "ix", 0 11, 11 0;
v0x55a2bf49bb60_0 .net "o_blu", 0 0, L_0x55a2bf49cae0;  alias, 1 drivers
v0x55a2bf49bc70_0 .net "o_grn", 0 0, L_0x55a2bf49c9a0;  alias, 1 drivers
v0x55a2bf49bd30_0 .net "o_hblank", 0 0, v0x55a2bf49af30_0;  1 drivers
v0x55a2bf49bdd0_0 .net "o_hsync", 0 0, v0x55a2bf49afd0_0;  alias, 1 drivers
v0x55a2bf49bec0_0 .net "o_red", 0 0, L_0x55a2bf49c8b0;  alias, 1 drivers
v0x55a2bf49bf60_0 .net "o_vblank", 0 0, v0x55a2bf49b580_0;  1 drivers
v0x55a2bf49c000_0 .net "o_vsync", 0 0, v0x55a2bf49b620_0;  alias, 1 drivers
v0x55a2bf49c0a0_0 .var "rgb", 2 0;
v0x55a2bf49c140_0 .var "test", 11 0;
v0x55a2bf49c220_0 .var "y", 11 0;
v0x55a2bf49b960_0 .array/port v0x55a2bf49b960, 0;
v0x55a2bf49b960_1 .array/port v0x55a2bf49b960, 1;
v0x55a2bf49b960_2 .array/port v0x55a2bf49b960, 2;
E_0x55a2bf464170/0 .event anyedge, v0x55a2bf49c220_0, v0x55a2bf49b960_0, v0x55a2bf49b960_1, v0x55a2bf49b960_2;
v0x55a2bf49b960_3 .array/port v0x55a2bf49b960, 3;
v0x55a2bf49b960_4 .array/port v0x55a2bf49b960, 4;
v0x55a2bf49b960_5 .array/port v0x55a2bf49b960, 5;
v0x55a2bf49b960_6 .array/port v0x55a2bf49b960, 6;
E_0x55a2bf464170/1 .event anyedge, v0x55a2bf49b960_3, v0x55a2bf49b960_4, v0x55a2bf49b960_5, v0x55a2bf49b960_6;
v0x55a2bf49b960_7 .array/port v0x55a2bf49b960, 7;
v0x55a2bf49b960_8 .array/port v0x55a2bf49b960, 8;
v0x55a2bf49b960_9 .array/port v0x55a2bf49b960, 9;
v0x55a2bf49b960_10 .array/port v0x55a2bf49b960, 10;
E_0x55a2bf464170/2 .event anyedge, v0x55a2bf49b960_7, v0x55a2bf49b960_8, v0x55a2bf49b960_9, v0x55a2bf49b960_10;
v0x55a2bf49b960_11 .array/port v0x55a2bf49b960, 11;
E_0x55a2bf464170/3 .event anyedge, v0x55a2bf49b960_11, v0x55a2bf49c140_0;
E_0x55a2bf464170 .event/or E_0x55a2bf464170/0, E_0x55a2bf464170/1, E_0x55a2bf464170/2, E_0x55a2bf464170/3;
E_0x55a2bf468490 .event negedge, v0x55a2bf49af30_0;
E_0x55a2bf46e890 .event anyedge, v0x55a2bf49b720_0;
L_0x55a2bf49c8b0 .part v0x55a2bf49c0a0_0, 2, 1;
L_0x55a2bf49c9a0 .part v0x55a2bf49c0a0_0, 1, 1;
L_0x55a2bf49cae0 .part v0x55a2bf49c0a0_0, 0, 1;
S_0x55a2bf4840f0 .scope module, "hippi" "hsync" 3 20, 4 3 0, S_0x55a2bf483e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /OUTPUT 1 "o_hsync";
    .port_info 2 /OUTPUT 1 "o_hblank";
v0x55a2bf46e120_0 .var "cnt", 11 0;
v0x55a2bf49ae70_0 .net "i_clk", 0 0, v0x55a2bf49b8c0_0;  1 drivers
v0x55a2bf49af30_0 .var "o_hblank", 0 0;
v0x55a2bf49afd0_0 .var "o_hsync", 0 0;
E_0x55a2bf46d320 .event posedge, v0x55a2bf49ae70_0;
S_0x55a2bf49b110 .scope module, "vsynchi" "vsync" 3 21, 5 3 0, S_0x55a2bf483e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /OUTPUT 1 "o_vsync";
    .port_info 2 /OUTPUT 1 "o_vblank";
v0x55a2bf49b3c0_0 .var "cnt", 11 0;
v0x55a2bf49b4c0_0 .net "i_clk", 0 0, v0x55a2bf49afd0_0;  alias, 1 drivers
v0x55a2bf49b580_0 .var "o_vblank", 0 0;
v0x55a2bf49b620_0 .var "o_vsync", 0 0;
E_0x55a2bf49b340 .event posedge, v0x55a2bf49afd0_0;
    .scope S_0x55a2bf4840f0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a2bf49afd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2bf49af30_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55a2bf46e120_0, 0, 12;
    %end;
    .thread T_0;
    .scope S_0x55a2bf4840f0;
T_1 ;
    %wait E_0x55a2bf46d320;
    %load/vec4 v0x55a2bf46e120_0;
    %pad/u 32;
    %cmpi/u 800, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x55a2bf46e120_0;
    %addi 1, 0, 12;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %pushi/vec4 0, 0, 12;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v0x55a2bf46e120_0, 0;
    %load/vec4 v0x55a2bf46e120_0;
    %pad/u 32;
    %cmpi/u 656, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_1.4, 5;
    %load/vec4 v0x55a2bf46e120_0;
    %pad/u 32;
    %cmpi/u 752, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %pad/s 1;
    %assign/vec4 v0x55a2bf49afd0_0, 0;
    %load/vec4 v0x55a2bf46e120_0;
    %pad/u 32;
    %cmpi/u 640, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_1.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.6, 8;
T_1.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.6, 8;
 ; End of false expr.
    %blend;
T_1.6;
    %pad/s 1;
    %assign/vec4 v0x55a2bf49af30_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55a2bf49b110;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a2bf49b620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2bf49b580_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55a2bf49b3c0_0, 0, 12;
    %end;
    .thread T_2;
    .scope S_0x55a2bf49b110;
T_3 ;
    %wait E_0x55a2bf49b340;
    %load/vec4 v0x55a2bf49b3c0_0;
    %pad/u 32;
    %cmpi/u 525, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0x55a2bf49b3c0_0;
    %addi 1, 0, 12;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %pushi/vec4 0, 0, 12;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x55a2bf49b3c0_0, 0;
    %load/vec4 v0x55a2bf49b3c0_0;
    %pad/u 32;
    %cmpi/u 490, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_3.4, 5;
    %load/vec4 v0x55a2bf49b3c0_0;
    %pad/u 32;
    %cmpi/u 492, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %pad/s 1;
    %assign/vec4 v0x55a2bf49b620_0, 0;
    %load/vec4 v0x55a2bf49b3c0_0;
    %pad/u 32;
    %cmpi/u 480, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_3.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.6, 8;
T_3.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.6, 8;
 ; End of false expr.
    %blend;
T_3.6;
    %pad/s 1;
    %assign/vec4 v0x55a2bf49b580_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a2bf483e70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a2bf49b8c0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55a2bf49c220_0, 0, 12;
    %pushi/vec4 100, 0, 12;
    %store/vec4 v0x55a2bf49c140_0, 0, 12;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a2bf49c0a0_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0x55a2bf483e70;
T_5 ;
    %wait E_0x55a2bf46e890;
    %load/vec4 v0x55a2bf49b8c0_0;
    %inv;
    %assign/vec4 v0x55a2bf49b8c0_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55a2bf483e70;
T_6 ;
    %wait E_0x55a2bf46d320;
    %ix/getv 4, v0x55a2bf49c220_0;
    %load/vec4a v0x55a2bf49b960, 4;
    %addi 1, 0, 12;
    %ix/getv 3, v0x55a2bf49c220_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2bf49b960, 0, 4;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55a2bf483e70;
T_7 ;
    %wait E_0x55a2bf468490;
    %load/vec4 v0x55a2bf49bf60_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x55a2bf49c220_0;
    %addi 1, 0, 12;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %assign/vec4 v0x55a2bf49c220_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55a2bf483e70;
T_8 ;
    %wait E_0x55a2bf464170;
    %ix/getv 4, v0x55a2bf49c220_0;
    %load/vec4a v0x55a2bf49b960, 4;
    %pad/u 32;
    %subi 5, 0, 32;
    %ix/getv 4, v0x55a2bf49c220_0;
    %load/vec4a v0x55a2bf49b960, 4;
    %pad/u 32;
    %subi 5, 0, 32;
    %mul;
    %load/vec4 v0x55a2bf49c220_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %load/vec4 v0x55a2bf49c220_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %mul;
    %add;
    %load/vec4 v0x55a2bf49c140_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55a2bf49c0a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a2bf49c0a0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "top_level.v";
    "./vga.v";
    "./hsync.v";
    "./vsync.v";
