xsg_core_config	xps:xsg	hw_sys	ROACH2:sx475t
xsg_core_config	xps:xsg	clk_src	sys_clk
xsg_core_config	xps:xsg	roach_clk_src	adc0_clk
xsg_core_config	xps:xsg	roach2_clk_src	sys_clk
xsg_core_config	xps:xsg	mkdig_clk_src	sys_clk
xsg_core_config	xps:xsg	clk_rate	160
xsg_core_config	xps:xsg	sample_period	1
xsg_core_config	xps:xsg	synthesis_tool	XST
lo_0/Shared_BRAM	xps:bram	arith_type	Signed\_\_(2's\_comp)
lo_0/Shared_BRAM	xps:bram	addr_width	10
lo_0/Shared_BRAM	xps:bram	data_width	32
lo_0/Shared_BRAM	xps:bram	reg_prim_output	off
lo_0/Shared_BRAM	xps:bram	reg_core_output	off
lo_0/Shared_BRAM	xps:bram	optimization	Minimum_Area
lo_0/Shared_BRAM	xps:bram	data_bin_pt	0
lo_0/Shared_BRAM	xps:bram	init_vals	[1:2^11]
lo_0/Shared_BRAM	xps:bram	sample_rate	1
lo_1/Shared_BRAM	xps:bram	arith_type	Signed\_\_(2's\_comp)
lo_1/Shared_BRAM	xps:bram	addr_width	10
lo_1/Shared_BRAM	xps:bram	data_width	32
lo_1/Shared_BRAM	xps:bram	reg_prim_output	off
lo_1/Shared_BRAM	xps:bram	reg_core_output	off
lo_1/Shared_BRAM	xps:bram	optimization	Minimum_Area
lo_1/Shared_BRAM	xps:bram	data_bin_pt	0
lo_1/Shared_BRAM	xps:bram	init_vals	[1:2^11]
lo_1/Shared_BRAM	xps:bram	sample_rate	1
lo_2/Shared_BRAM	xps:bram	arith_type	Signed\_\_(2's\_comp)
lo_2/Shared_BRAM	xps:bram	addr_width	10
lo_2/Shared_BRAM	xps:bram	data_width	32
lo_2/Shared_BRAM	xps:bram	reg_prim_output	off
lo_2/Shared_BRAM	xps:bram	reg_core_output	off
lo_2/Shared_BRAM	xps:bram	optimization	Minimum_Area
lo_2/Shared_BRAM	xps:bram	data_bin_pt	0
lo_2/Shared_BRAM	xps:bram	init_vals	[1:2^11]
lo_2/Shared_BRAM	xps:bram	sample_rate	1
lo_3/Shared_BRAM	xps:bram	arith_type	Signed\_\_(2's\_comp)
lo_3/Shared_BRAM	xps:bram	addr_width	10
lo_3/Shared_BRAM	xps:bram	data_width	32
lo_3/Shared_BRAM	xps:bram	reg_prim_output	off
lo_3/Shared_BRAM	xps:bram	reg_core_output	off
lo_3/Shared_BRAM	xps:bram	optimization	Minimum_Area
lo_3/Shared_BRAM	xps:bram	data_bin_pt	0
lo_3/Shared_BRAM	xps:bram	init_vals	[1:2^11]
lo_3/Shared_BRAM	xps:bram	sample_rate	1
mixer_cnt	xps:sw_reg	io_dir	From\_Processor
mixer_cnt	xps:sw_reg	io_delay	0
mixer_cnt	xps:sw_reg	sample_period	1
mixer_cnt	xps:sw_reg	names	reg
mixer_cnt	xps:sw_reg	bitwidths	32
mixer_cnt	xps:sw_reg	bin_pts	0
mixer_cnt	xps:sw_reg	arith_types	0
mixer_cnt	xps:sw_reg	sim_port	on
mixer_cnt	xps:sw_reg	show_format	on
pol1_window1_sync	xps:sw_reg	io_dir	To\_Processor
pol1_window1_sync	xps:sw_reg	io_delay	0
pol1_window1_sync	xps:sw_reg	sample_period	1
pol1_window1_sync	xps:sw_reg	names	reg
pol1_window1_sync	xps:sw_reg	bitwidths	16
pol1_window1_sync	xps:sw_reg	bin_pts	0
pol1_window1_sync	xps:sw_reg	arith_types	2
pol1_window1_sync	xps:sw_reg	sim_port	on
pol1_window1_sync	xps:sw_reg	show_format	on
pol2_window1_sync	xps:sw_reg	io_dir	To\_Processor
pol2_window1_sync	xps:sw_reg	io_delay	0
pol2_window1_sync	xps:sw_reg	sample_period	1
pol2_window1_sync	xps:sw_reg	names	reg
pol2_window1_sync	xps:sw_reg	bitwidths	16
pol2_window1_sync	xps:sw_reg	bin_pts	0
pol2_window1_sync	xps:sw_reg	arith_types	2
pol2_window1_sync	xps:sw_reg	sim_port	on
pol2_window1_sync	xps:sw_reg	show_format	on
xsg_core_config	xps:xsg	hw_sys	ROACH2:sx475t
xsg_core_config	xps:xsg	clk_src	sys_clk
xsg_core_config	xps:xsg	roach_clk_src	adc0_clk
xsg_core_config	xps:xsg	roach2_clk_src	sys_clk
xsg_core_config	xps:xsg	mkdig_clk_src	sys_clk
xsg_core_config	xps:xsg	clk_rate	160
xsg_core_config	xps:xsg	sample_period	1
xsg_core_config	xps:xsg	synthesis_tool	XST
dec_fir	casper:dec_fir	n_inputs	4
dec_fir	casper:dec_fir	coeff	[0\_1\_2\_3\_4\_5\_6\_7\_8\_9\_10\_11\_12\_13\_14\_15]
dec_fir	casper:dec_fir	n_bits	8
dec_fir	casper:dec_fir	n_bits_bp	7
dec_fir	casper:dec_fir	quantization	Round\_\_(unbiased:\_+/-\_Inf)
dec_fir	casper:dec_fir	add_latency	1
dec_fir	casper:dec_fir	mult_latency	2
dec_fir	casper:dec_fir	conv_latency	2
dec_fir	casper:dec_fir	coeff_bit_width	25
dec_fir	casper:dec_fir	coeff_bin_pt	24
dec_fir	casper:dec_fir	absorb_adders	on
dec_fir	casper:dec_fir	adder_imp	DSP48
dec_fir	casper:dec_fir	lshift	1
dec_fir1	casper:dec_fir	n_inputs	4
dec_fir1	casper:dec_fir	coeff	[0\_1\_2\_3\_4\_5\_6\_7\_8\_9\_10\_11\_12\_13\_14\_15]
dec_fir1	casper:dec_fir	n_bits	8
dec_fir1	casper:dec_fir	n_bits_bp	7
dec_fir1	casper:dec_fir	quantization	Round\_\_(unbiased:\_+/-\_Inf)
dec_fir1	casper:dec_fir	add_latency	1
dec_fir1	casper:dec_fir	mult_latency	2
dec_fir1	casper:dec_fir	conv_latency	2
dec_fir1	casper:dec_fir	coeff_bit_width	25
dec_fir1	casper:dec_fir	coeff_bin_pt	24
dec_fir1	casper:dec_fir	absorb_adders	on
dec_fir1	casper:dec_fir	adder_imp	DSP48
dec_fir1	casper:dec_fir	lshift	1
77777	77777	tags	casper:dec_fir,xps:bram,xps:sw_reg,xps:xsg
77777	77777	system	window_design
77777	77777	builddate	04-Feb-2019\_11:41:27
77777	77777	hw_subsys	sx475t
77777	77777	hw_sys	ROACH2
77777	77777	myclksrc	sys_clk
77777	77777	myname	window_design/xsg_core_config
