// MIR for `math::orders::get_posted_slot_from_clock_slot` after PreCodegen

fn math::orders::get_posted_slot_from_clock_slot(_1: u64) -> u8 {
    debug slot => _1;
    let mut _0: u8;
    let mut _2: u64;
    let mut _3: u64;

    bb0: {
        StorageLive(_2);
        StorageLive(_3);
        _3 = _1;
        _2 = BitAnd(move _3, const 255_u64);
        StorageDead(_3);
        _0 = move _2 as u8 (IntToInt);
        StorageDead(_2);
        return;
    }
}
