<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_O_T_C_U_U_3425e209</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_O_T_C_U_U_3425e209'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_O_T_C_U_U_3425e209')">rsnoc_z_H_R_O_T_C_U_U_3425e209</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.25</td>
<td class="s7 cl rt"><a href="mod1774.html#Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1774.html#Toggle" > 12.07</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1774.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1774.html#inst_tag_170970"  onclick="showContent('inst_tag_170970')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler</a></td>
<td class="s5 cl rt"> 51.25</td>
<td class="s7 cl rt"><a href="mod1774.html#Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1774.html#Toggle" > 12.07</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1774.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_O_T_C_U_U_3425e209'>
<hr>
<a name="inst_tag_170970"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy41.html#tag_urg_inst_170970" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.25</td>
<td class="s7 cl rt"><a href="mod1774.html#Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1774.html#Toggle" > 12.07</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1774.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 31.19</td>
<td class="s5 cl rt"> 56.64</td>
<td class="s4 cl rt"> 42.86</td>
<td class="s0 cl rt">  9.01</td>
<td class="s0 cl rt">  0.00</td>
<td class="s4 cl rt"> 47.46</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1983.html#inst_tag_188906" >FPGA0_probe_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_170177" id="tag_urg_inst_170177">Cb</a></td>
<td class="s4 cl rt"> 47.94</td>
<td class="s6 cl rt"> 69.93</td>
<td class="s4 cl rt"> 42.11</td>
<td class="s2 cl rt"> 23.39</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.34</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1418.html#inst_tag_107121" id="tag_urg_inst_107121">Ma</a></td>
<td class="s5 cl rt"> 57.71</td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod452.html#inst_tag_30470" id="tag_urg_inst_30470">Rb</a></td>
<td class="s2 cl rt"> 26.58</td>
<td class="s4 cl rt"> 43.26</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.94</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 35.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1060.html#inst_tag_75447" id="tag_urg_inst_75447">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2555_3.html#inst_tag_252471" id="tag_urg_inst_252471">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_O_T_C_U_U_3425e209'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1774.html" >rsnoc_z_H_R_O_T_C_U_U_3425e209</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>40988</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41072</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>41092</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>41106</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
40987                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
40988      1/1          		if ( ! Sys_Clk_RstN )
40989      1/1          			uNsReg &lt;= #1.0 ( 10'b0 );
40990      1/1          		else if ( Io_En )
40991      <font color = "red">0/1     ==>  			uNsReg &lt;= #1.0 ( { FilterStat_0_Start , FilterStat_0_StartCxt , FilterStat_0_Stop , FilterStat_0_StopCxt } );</font>
                        MISSING_ELSE
40992                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
40993                   		.Clk( Sys_Clk )
40994                   	,	.Clk_ClkS( Sys_Clk_ClkS )
40995                   	,	.Clk_En( Sys_Clk_En )
40996                   	,	.Clk_EnS( Sys_Clk_EnS )
40997                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
40998                   	,	.Clk_RstN( Sys_Clk_RstN )
40999                   	,	.Clk_Tm( Sys_Clk_Tm )
41000                   	,	.O( Io_OverflowStatus )
41001                   	,	.Reset( Io_OverflowReset )
41002                   	,	.Set( Overflow_0 )
41003                   	);
41004                   	rsnoc_z_H_R_U_S_Rb_U_386f5d34 Rb(
41005                   		.Addr( )
41006                   	,	.Io_En( Io_En )
41007                   	,	.Io_Id_RevisionId_UserId( Io_Id_RevisionId_UserId )
41008                   	,	.Io_Mode( Io_Mode )
41009                   	,	.Io_OverflowReset( Io_OverflowReset )
41010                   	,	.Io_OverflowStatus( Io_OverflowStatus )
41011                   	,	.Io_PendingEventMode( Io_PendingEventMode )
41012                   	,	.Io_PreScaler( Io_PreScaler )
41013                   	,	.Io_Thresholds_0_0( Io_Thresholds_0_0 )
41014                   	,	.Io_Thresholds_0_1( Io_Thresholds_0_1 )
41015                   	,	.Io_Thresholds_0_2( Io_Thresholds_0_2 )
41016                   	,	.Io_Thresholds_0_3( Io_Thresholds_0_3 )
41017                   	,	.Io_Thresholds_0_4( Io_Thresholds_0_4 )
41018                   	,	.Io_Thresholds_0_5( Io_Thresholds_0_5 )
41019                   	,	.Io_Thresholds_0_6( Io_Thresholds_0_6 )
41020                   	,	.Io_Thresholds_0_7( Io_Thresholds_0_7 )
41021                   	,	.RdEn( )
41022                   	,	.Srv_Req_Data( Srv_Req_Data )
41023                   	,	.Srv_Req_Head( Srv_Req_Head )
41024                   	,	.Srv_Req_Rdy( Srv_Req_Rdy )
41025                   	,	.Srv_Req_Tail( Srv_Req_Tail )
41026                   	,	.Srv_Req_Vld( Srv_Req_Vld )
41027                   	,	.Srv_Rsp_Data( Srv_Rsp_Data )
41028                   	,	.Srv_Rsp_Head( Srv_Rsp_Head )
41029                   	,	.Srv_Rsp_Rdy( Srv_Rsp_Rdy )
41030                   	,	.Srv_Rsp_Tail( Srv_Rsp_Tail )
41031                   	,	.Srv_Rsp_Vld( Srv_Rsp_Vld )
41032                   	,	.Sys_Clk( Sys_Clk )
41033                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
41034                   	,	.Sys_Clk_En( Sys_Clk_En )
41035                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
41036                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
41037                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
41038                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
41039                   	,	.Sys_Pwr_Idle( Pwr_Srv_Idle )
41040                   	,	.Sys_Pwr_WakeUp( Pwr_Srv_WakeUp )
41041                   	,	.WrEn( )
41042                   	);
41043                   	assign En = Io_En;
41044                   	assign ThIdx_0_0 = Io_Thresholds_0_0;
41045                   	assign ObsCntLtThIdx_0_0 = ~ ( ObsCnt_0 &gt;= ThIdx_0_0 );
41046                   	assign Evt0_0 = ObsTrig_0 &amp; ObsCntLtThIdx_0_0;
41047                   	assign ThIdx_0_1 = Io_Thresholds_0_1;
41048                   	assign ObsCntLtThIdx_0_1 = ~ ( ObsCnt_0 &gt;= ThIdx_0_1 );
41049                   	assign Evt0_1 = ObsTrig_0 &amp; ~ ObsCntLtThIdx_0_0 &amp; ObsCntLtThIdx_0_1;
41050                   	assign ThIdx_0_2 = Io_Thresholds_0_2;
41051                   	assign ObsCntLtThIdx_0_2 = ~ ( ObsCnt_0 &gt;= ThIdx_0_2 );
41052                   	assign Evt0_2 = ObsTrig_0 &amp; ~ ObsCntLtThIdx_0_1 &amp; ObsCntLtThIdx_0_2;
41053                   	assign ThIdx_0_3 = Io_Thresholds_0_3;
41054                   	assign ObsCntLtThIdx_0_3 = ~ ( ObsCnt_0 &gt;= ThIdx_0_3 );
41055                   	assign Evt0_3 = ObsTrig_0 &amp; ~ ObsCntLtThIdx_0_2 &amp; ObsCntLtThIdx_0_3;
41056                   	assign ThIdx_0_4 = Io_Thresholds_0_4;
41057                   	assign ObsCntLtThIdx_0_4 = ~ ( ObsCnt_0 &gt;= ThIdx_0_4 );
41058                   	assign Evt0_4 = ObsTrig_0 &amp; ~ ObsCntLtThIdx_0_3 &amp; ObsCntLtThIdx_0_4;
41059                   	assign ThIdx_0_5 = Io_Thresholds_0_5;
41060                   	assign ObsCntLtThIdx_0_5 = ~ ( ObsCnt_0 &gt;= ThIdx_0_5 );
41061                   	assign Evt0_5 = ObsTrig_0 &amp; ~ ObsCntLtThIdx_0_4 &amp; ObsCntLtThIdx_0_5;
41062                   	assign ThIdx_0_6 = Io_Thresholds_0_6;
41063                   	assign ObsCntLtThIdx_0_6 = ~ ( ObsCnt_0 &gt;= ThIdx_0_6 );
41064                   	assign Evt0_6 = ObsTrig_0 &amp; ~ ObsCntLtThIdx_0_5 &amp; ObsCntLtThIdx_0_6;
41065                   	assign ThIdx_0_7 = Io_Thresholds_0_7;
41066                   	assign ObsCntLtThIdx_0_7 = ~ ( ObsCnt_0 &gt;= ThIdx_0_7 );
41067                   	assign Evt0_7 = ObsTrig_0 &amp; ~ ObsCntLtThIdx_0_6 &amp; ObsCntLtThIdx_0_7;
41068                   	assign Evt0_8 = ObsTrig_0 &amp; ~ ObsCntLtThIdx_0_7;
41069                   	assign EvtSNet = { 9 { Io_En }  } &amp; u_a2d6;
41070                   	assign Evt_0 = EvtSNet [8];
41071                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
41072      1/1          		if ( ! Sys_Clk_RstN )
41073      1/1          			u_a2d6 &lt;= #1.0 ( 9'b0 );
41074      1/1          		else if ( Io_En )
41075      <font color = "red">0/1     ==>  			u_a2d6 &lt;= #1.0 ( { Evt0_0 , Evt0_1 , Evt0_2 , Evt0_3 , Evt0_4 , Evt0_5 , Evt0_6 , Evt0_7 , Evt0_8 } );</font>
                        MISSING_ELSE
41076                   	assign Evt_1 = EvtSNet [7];
41077                   	assign Evt_2 = EvtSNet [6];
41078                   	assign Evt_3 = EvtSNet [5];
41079                   	assign Evt_4 = EvtSNet [4];
41080                   	assign Evt_5 = EvtSNet [3];
41081                   	assign Evt_6 = EvtSNet [2];
41082                   	assign Evt_7 = EvtSNet [1];
41083                   	assign Evt_8 = EvtSNet [0];
41084                   	assign Pwr_Local_Idle = ~ Io_En;
41085                   	assign Sys_Pwr_Idle = Pwr_Local_Idle &amp; Pwr_Srv_Idle;
41086                   	assign Sys_Pwr_WakeUp = Pwr_Srv_WakeUp;
41087                   	assign WakeUp_Srv = Pwr_Srv_WakeUp;
41088                   		rsnoc_z_H_R_U_A_Pc_I8 upc( .I( AllocCxtEn_0 ) , .O( u_67 ) );
41089                   	// synopsys translate_off
41090                   	// synthesis translate_off
41091                   	always @( posedge Sys_Clk )
41092      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
41093      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; AllocVld_0 &amp; ( ~ ( 4'b0001 &gt;= u_67 ) ) !== 1'b0 ) begin
41094      <font color = "grey">unreachable  </font>				dontStop = 0;
41095      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
41096      <font color = "grey">unreachable  </font>				if (!dontStop) begin
41097      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;allocation error on AllocCxtEn 0&quot; );
41098      <font color = "grey">unreachable  </font>					$stop;
41099                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
41100                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
41101                   	// synthesis translate_on
41102                   	// synopsys translate_on
41103                   	// synopsys translate_off
41104                   	// synthesis translate_off
41105                   	always @( posedge Sys_Clk )
41106      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
41107      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ~ ( AllocMask_0Forced == 2'b11 ) ) !== 1'b0 ) begin
41108      <font color = "grey">unreachable  </font>				dontStop = 0;
41109      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
41110      <font color = "grey">unreachable  </font>				if (!dontStop) begin
41111      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;the net AllocMask_0 do not match forced value #*1&quot; );
41112      <font color = "grey">unreachable  </font>					$stop;
41113                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
41114                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1774.html" >rsnoc_z_H_R_O_T_C_U_U_3425e209</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">34</td>
<td class="rt">6</td>
<td class="rt">17.65 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">116</td>
<td class="rt">14</td>
<td class="rt">12.07 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">8</td>
<td class="rt">13.79 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">6</td>
<td class="rt">10.34 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">34</td>
<td class="rt">6</td>
<td class="rt">17.65 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">116</td>
<td class="rt">14</td>
<td class="rt">12.07 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">8</td>
<td class="rt">13.79 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">6</td>
<td class="rt">10.34 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>FilterStat_0_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FilterStat_0_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FilterStat_0_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FilterStat_0_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Srv_Req_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Srv_Req_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Srv_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Srv_Req_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Srv_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Srv_Rsp_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Srv_Rsp_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Srv_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Srv_Rsp_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Srv_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Srv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1774.html" >rsnoc_z_H_R_O_T_C_U_U_3425e209</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">40988</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41072</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40988      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
40989      			uNsReg <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
40990      		else if ( Io_En )
           		     <font color = "red">-2-</font>  
40991      			uNsReg <= #1.0 ( { FilterStat_0_Start , FilterStat_0_StartCxt , FilterStat_0_Stop , FilterStat_0_StopCxt } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41072      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
41073      			u_a2d6 <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
41074      		else if ( Io_En )
           		     <font color = "red">-2-</font>  
41075      			u_a2d6 <= #1.0 ( { Evt0_0 , Evt0_1 , Evt0_2 , Evt0_3 , Evt0_4 , Evt0_5 , Evt0_6 , Evt0_7 , Evt0_8 } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_170970">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_O_T_C_U_U_3425e209">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
