0.6
2018.3
Dec  7 2018
00:33:28
D:/MyWorkSpace/ZYNQ/FPGA/FIFO/FIFO.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/MyWorkSpace/ZYNQ/FPGA/FIFO/FIFO.srcs/sim_1/new/tb_test_fifo.v,1595431492,verilog,,,,tb_test_FIFO,,,../../../../FIFO.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/MyWorkSpace/ZYNQ/FPGA/FIFO/FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1595257622,verilog,,D:/MyWorkSpace/ZYNQ/FPGA/FIFO/FIFO.srcs/sources_1/new/test_FIFO.v,,clk_wiz_0,,,../../../../FIFO.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/MyWorkSpace/ZYNQ/FPGA/FIFO/FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1595257622,verilog,,D:/MyWorkSpace/ZYNQ/FPGA/FIFO/FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../FIFO.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/MyWorkSpace/ZYNQ/FPGA/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1595080113,verilog,,D:/MyWorkSpace/ZYNQ/FPGA/FIFO/FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,fifo_generator_0,,,../../../../FIFO.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/MyWorkSpace/ZYNQ/FPGA/FIFO/FIFO.srcs/sources_1/new/test_FIFO.v,1595431626,verilog,,D:/MyWorkSpace/ZYNQ/FPGA/FIFO/FIFO.srcs/sim_1/new/tb_test_fifo.v,,test_FIFO,,,../../../../FIFO.srcs/sources_1/ip/clk_wiz_0,,,,,
