
PWM_Drawer.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001510  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000160  00800060  00001510  000015a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000008b  008001c0  008001c0  00001704  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001704  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001760  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000f8  00000000  00000000  0000179c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c2a  00000000  00000000  00001894  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000009be  00000000  00000000  000034be  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000d93  00000000  00000000  00003e7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000028c  00000000  00000000  00004c10  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000006e8  00000000  00000000  00004e9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001158  00000000  00000000  00005584  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000110  00000000  00000000  000066dc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 27 02 	jmp	0x44e	; 0x44e <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 e1       	ldi	r30, 0x10	; 16
      68:	f5 e1       	ldi	r31, 0x15	; 21
      6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0
      70:	a0 3c       	cpi	r26, 0xC0	; 192
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
      76:	22 e0       	ldi	r18, 0x02	; 2
      78:	a0 ec       	ldi	r26, 0xC0	; 192
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ab 34       	cpi	r26, 0x4B	; 75
      82:	b2 07       	cpc	r27, r18
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 ac 03 	call	0x758	; 0x758 <main>
      8a:	0c 94 86 0a 	jmp	0x150c	; 0x150c <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <GLCD_voidCommand>:
    char buf[12];
    // Convert number to string
    sprintf(buf, "%lu", num);
    // Display the string
    GLCD_voidDisplayString((u8*)buf);
}
      92:	cf 93       	push	r28
      94:	df 93       	push	r29
      96:	d8 2f       	mov	r29, r24
      98:	c6 2f       	mov	r28, r22
      9a:	40 e0       	ldi	r20, 0x00	; 0
      9c:	60 e0       	ldi	r22, 0x00	; 0
      9e:	81 e0       	ldi	r24, 0x01	; 1
      a0:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
      a4:	40 e0       	ldi	r20, 0x00	; 0
      a6:	61 e0       	ldi	r22, 0x01	; 1
      a8:	81 e0       	ldi	r24, 0x01	; 1
      aa:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
      ae:	6d 2f       	mov	r22, r29
      b0:	80 e0       	ldi	r24, 0x00	; 0
      b2:	0e 94 85 05 	call	0xb0a	; 0xb0a <DIO_voidSetPortValue>
      b6:	41 e0       	ldi	r20, 0x01	; 1
      b8:	c1 30       	cpi	r28, 0x01	; 1
      ba:	09 f0       	breq	.+2      	; 0xbe <GLCD_voidCommand+0x2c>
      bc:	40 e0       	ldi	r20, 0x00	; 0
      be:	63 e0       	ldi	r22, 0x03	; 3
      c0:	81 e0       	ldi	r24, 0x01	; 1
      c2:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
      c6:	41 e0       	ldi	r20, 0x01	; 1
      c8:	c2 30       	cpi	r28, 0x02	; 2
      ca:	09 f0       	breq	.+2      	; 0xce <GLCD_voidCommand+0x3c>
      cc:	40 e0       	ldi	r20, 0x00	; 0
      ce:	64 e0       	ldi	r22, 0x04	; 4
      d0:	81 e0       	ldi	r24, 0x01	; 1
      d2:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
      d6:	41 e0       	ldi	r20, 0x01	; 1
      d8:	62 e0       	ldi	r22, 0x02	; 2
      da:	81 e0       	ldi	r24, 0x01	; 1
      dc:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
      e0:	00 c0       	rjmp	.+0      	; 0xe2 <GLCD_voidCommand+0x50>
      e2:	00 c0       	rjmp	.+0      	; 0xe4 <GLCD_voidCommand+0x52>
      e4:	00 00       	nop
      e6:	40 e0       	ldi	r20, 0x00	; 0
      e8:	62 e0       	ldi	r22, 0x02	; 2
      ea:	81 e0       	ldi	r24, 0x01	; 1
      ec:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
      f0:	40 e0       	ldi	r20, 0x00	; 0
      f2:	63 e0       	ldi	r22, 0x03	; 3
      f4:	81 e0       	ldi	r24, 0x01	; 1
      f6:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
      fa:	40 e0       	ldi	r20, 0x00	; 0
      fc:	64 e0       	ldi	r22, 0x04	; 4
      fe:	81 e0       	ldi	r24, 0x01	; 1
     100:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
     104:	00 c0       	rjmp	.+0      	; 0x106 <GLCD_voidCommand+0x74>
     106:	00 c0       	rjmp	.+0      	; 0x108 <GLCD_voidCommand+0x76>
     108:	00 00       	nop
     10a:	df 91       	pop	r29
     10c:	cf 91       	pop	r28
     10e:	08 95       	ret

00000110 <GLCD_voidWriteData>:
     110:	cf 93       	push	r28
     112:	df 93       	push	r29
     114:	d8 2f       	mov	r29, r24
     116:	c6 2f       	mov	r28, r22
     118:	41 e0       	ldi	r20, 0x01	; 1
     11a:	60 e0       	ldi	r22, 0x00	; 0
     11c:	81 e0       	ldi	r24, 0x01	; 1
     11e:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
     122:	40 e0       	ldi	r20, 0x00	; 0
     124:	61 e0       	ldi	r22, 0x01	; 1
     126:	81 e0       	ldi	r24, 0x01	; 1
     128:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
     12c:	6d 2f       	mov	r22, r29
     12e:	80 e0       	ldi	r24, 0x00	; 0
     130:	0e 94 85 05 	call	0xb0a	; 0xb0a <DIO_voidSetPortValue>
     134:	41 e0       	ldi	r20, 0x01	; 1
     136:	c1 30       	cpi	r28, 0x01	; 1
     138:	09 f0       	breq	.+2      	; 0x13c <GLCD_voidWriteData+0x2c>
     13a:	40 e0       	ldi	r20, 0x00	; 0
     13c:	63 e0       	ldi	r22, 0x03	; 3
     13e:	81 e0       	ldi	r24, 0x01	; 1
     140:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
     144:	41 e0       	ldi	r20, 0x01	; 1
     146:	c2 30       	cpi	r28, 0x02	; 2
     148:	09 f0       	breq	.+2      	; 0x14c <GLCD_voidWriteData+0x3c>
     14a:	40 e0       	ldi	r20, 0x00	; 0
     14c:	64 e0       	ldi	r22, 0x04	; 4
     14e:	81 e0       	ldi	r24, 0x01	; 1
     150:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
     154:	41 e0       	ldi	r20, 0x01	; 1
     156:	62 e0       	ldi	r22, 0x02	; 2
     158:	81 e0       	ldi	r24, 0x01	; 1
     15a:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
     15e:	00 c0       	rjmp	.+0      	; 0x160 <GLCD_voidWriteData+0x50>
     160:	00 c0       	rjmp	.+0      	; 0x162 <GLCD_voidWriteData+0x52>
     162:	00 00       	nop
     164:	40 e0       	ldi	r20, 0x00	; 0
     166:	62 e0       	ldi	r22, 0x02	; 2
     168:	81 e0       	ldi	r24, 0x01	; 1
     16a:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
     16e:	40 e0       	ldi	r20, 0x00	; 0
     170:	63 e0       	ldi	r22, 0x03	; 3
     172:	81 e0       	ldi	r24, 0x01	; 1
     174:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
     178:	40 e0       	ldi	r20, 0x00	; 0
     17a:	64 e0       	ldi	r22, 0x04	; 4
     17c:	81 e0       	ldi	r24, 0x01	; 1
     17e:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
     182:	00 c0       	rjmp	.+0      	; 0x184 <GLCD_voidWriteData+0x74>
     184:	00 c0       	rjmp	.+0      	; 0x186 <GLCD_voidWriteData+0x76>
     186:	00 00       	nop
     188:	df 91       	pop	r29
     18a:	cf 91       	pop	r28
     18c:	08 95       	ret

0000018e <GLCD_voidGotoXY>:
     18e:	cf 93       	push	r28
     190:	df 93       	push	r29
     192:	c6 2f       	mov	r28, r22
     194:	80 93 c1 01 	sts	0x01C1, r24	; 0x8001c1 <current_page>
     198:	60 93 c0 01 	sts	0x01C0, r22	; 0x8001c0 <__data_end>
     19c:	60 34       	cpi	r22, 0x40	; 64
     19e:	10 f4       	brcc	.+4      	; 0x1a4 <GLCD_voidGotoXY+0x16>
     1a0:	d1 e0       	ldi	r29, 0x01	; 1
     1a2:	01 c0       	rjmp	.+2      	; 0x1a6 <GLCD_voidGotoXY+0x18>
     1a4:	d2 e0       	ldi	r29, 0x02	; 2
     1a6:	c0 34       	cpi	r28, 0x40	; 64
     1a8:	08 f0       	brcs	.+2      	; 0x1ac <GLCD_voidGotoXY+0x1e>
     1aa:	c0 54       	subi	r28, 0x40	; 64
     1ac:	6d 2f       	mov	r22, r29
     1ae:	88 6b       	ori	r24, 0xB8	; 184
     1b0:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>
     1b4:	6d 2f       	mov	r22, r29
     1b6:	8c 2f       	mov	r24, r28
     1b8:	80 64       	ori	r24, 0x40	; 64
     1ba:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>
     1be:	df 91       	pop	r29
     1c0:	cf 91       	pop	r28
     1c2:	08 95       	ret

000001c4 <GLCD_voidDisplayChar>:
     1c4:	0f 93       	push	r16
     1c6:	1f 93       	push	r17
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	00 ee       	ldi	r16, 0xE0	; 224
     1ce:	08 0f       	add	r16, r24
     1d0:	0b 33       	cpi	r16, 0x3B	; 59
     1d2:	08 f0       	brcs	.+2      	; 0x1d6 <GLCD_voidDisplayChar+0x12>
     1d4:	75 c0       	rjmp	.+234    	; 0x2c0 <GLCD_voidDisplayChar+0xfc>
     1d6:	d0 e0       	ldi	r29, 0x00	; 0
     1d8:	38 c0       	rjmp	.+112    	; 0x24a <GLCD_voidDisplayChar+0x86>
     1da:	c0 91 c0 01 	lds	r28, 0x01C0	; 0x8001c0 <__data_end>
     1de:	c0 34       	cpi	r28, 0x40	; 64
     1e0:	10 f4       	brcc	.+4      	; 0x1e6 <GLCD_voidDisplayChar+0x22>
     1e2:	11 e0       	ldi	r17, 0x01	; 1
     1e4:	01 c0       	rjmp	.+2      	; 0x1e8 <GLCD_voidDisplayChar+0x24>
     1e6:	12 e0       	ldi	r17, 0x02	; 2
     1e8:	c0 34       	cpi	r28, 0x40	; 64
     1ea:	08 f0       	brcs	.+2      	; 0x1ee <GLCD_voidDisplayChar+0x2a>
     1ec:	c0 54       	subi	r28, 0x40	; 64
     1ee:	80 91 c1 01 	lds	r24, 0x01C1	; 0x8001c1 <current_page>
     1f2:	61 2f       	mov	r22, r17
     1f4:	88 6b       	ori	r24, 0xB8	; 184
     1f6:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>
     1fa:	61 2f       	mov	r22, r17
     1fc:	8c 2f       	mov	r24, r28
     1fe:	80 64       	ori	r24, 0x40	; 64
     200:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>
     204:	80 2f       	mov	r24, r16
     206:	90 e0       	ldi	r25, 0x00	; 0
     208:	fc 01       	movw	r30, r24
     20a:	ee 0f       	add	r30, r30
     20c:	ff 1f       	adc	r31, r31
     20e:	ee 0f       	add	r30, r30
     210:	ff 1f       	adc	r31, r31
     212:	e8 0f       	add	r30, r24
     214:	f9 1f       	adc	r31, r25
     216:	e0 5a       	subi	r30, 0xA0	; 160
     218:	ff 4f       	sbci	r31, 0xFF	; 255
     21a:	ed 0f       	add	r30, r29
     21c:	f1 1d       	adc	r31, r1
     21e:	61 2f       	mov	r22, r17
     220:	80 81       	ld	r24, Z
     222:	0e 94 88 00 	call	0x110	; 0x110 <GLCD_voidWriteData>
     226:	80 91 c0 01 	lds	r24, 0x01C0	; 0x8001c0 <__data_end>
     22a:	8f 5f       	subi	r24, 0xFF	; 255
     22c:	80 93 c0 01 	sts	0x01C0, r24	; 0x8001c0 <__data_end>
     230:	80 34       	cpi	r24, 0x40	; 64
     232:	51 f4       	brne	.+20     	; 0x248 <GLCD_voidDisplayChar+0x84>
     234:	80 91 c1 01 	lds	r24, 0x01C1	; 0x8001c1 <current_page>
     238:	62 e0       	ldi	r22, 0x02	; 2
     23a:	88 6b       	ori	r24, 0xB8	; 184
     23c:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>
     240:	62 e0       	ldi	r22, 0x02	; 2
     242:	80 e4       	ldi	r24, 0x40	; 64
     244:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>
     248:	df 5f       	subi	r29, 0xFF	; 255
     24a:	d5 30       	cpi	r29, 0x05	; 5
     24c:	30 f2       	brcs	.-116    	; 0x1da <GLCD_voidDisplayChar+0x16>
     24e:	c0 91 c0 01 	lds	r28, 0x01C0	; 0x8001c0 <__data_end>
     252:	c0 34       	cpi	r28, 0x40	; 64
     254:	10 f4       	brcc	.+4      	; 0x25a <GLCD_voidDisplayChar+0x96>
     256:	d1 e0       	ldi	r29, 0x01	; 1
     258:	01 c0       	rjmp	.+2      	; 0x25c <GLCD_voidDisplayChar+0x98>
     25a:	d2 e0       	ldi	r29, 0x02	; 2
     25c:	c0 34       	cpi	r28, 0x40	; 64
     25e:	08 f0       	brcs	.+2      	; 0x262 <GLCD_voidDisplayChar+0x9e>
     260:	c0 54       	subi	r28, 0x40	; 64
     262:	80 91 c1 01 	lds	r24, 0x01C1	; 0x8001c1 <current_page>
     266:	6d 2f       	mov	r22, r29
     268:	88 6b       	ori	r24, 0xB8	; 184
     26a:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>
     26e:	6d 2f       	mov	r22, r29
     270:	8c 2f       	mov	r24, r28
     272:	80 64       	ori	r24, 0x40	; 64
     274:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>
     278:	6d 2f       	mov	r22, r29
     27a:	80 e0       	ldi	r24, 0x00	; 0
     27c:	0e 94 88 00 	call	0x110	; 0x110 <GLCD_voidWriteData>
     280:	80 91 c0 01 	lds	r24, 0x01C0	; 0x8001c0 <__data_end>
     284:	8f 5f       	subi	r24, 0xFF	; 255
     286:	80 93 c0 01 	sts	0x01C0, r24	; 0x8001c0 <__data_end>
     28a:	80 34       	cpi	r24, 0x40	; 64
     28c:	51 f4       	brne	.+20     	; 0x2a2 <GLCD_voidDisplayChar+0xde>
     28e:	80 91 c1 01 	lds	r24, 0x01C1	; 0x8001c1 <current_page>
     292:	62 e0       	ldi	r22, 0x02	; 2
     294:	88 6b       	ori	r24, 0xB8	; 184
     296:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>
     29a:	62 e0       	ldi	r22, 0x02	; 2
     29c:	80 e4       	ldi	r24, 0x40	; 64
     29e:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>
     2a2:	80 91 c0 01 	lds	r24, 0x01C0	; 0x8001c0 <__data_end>
     2a6:	88 23       	and	r24, r24
     2a8:	5c f4       	brge	.+22     	; 0x2c0 <GLCD_voidDisplayChar+0xfc>
     2aa:	10 92 c0 01 	sts	0x01C0, r1	; 0x8001c0 <__data_end>
     2ae:	80 91 c1 01 	lds	r24, 0x01C1	; 0x8001c1 <current_page>
     2b2:	8f 5f       	subi	r24, 0xFF	; 255
     2b4:	80 93 c1 01 	sts	0x01C1, r24	; 0x8001c1 <current_page>
     2b8:	88 30       	cpi	r24, 0x08	; 8
     2ba:	10 f0       	brcs	.+4      	; 0x2c0 <GLCD_voidDisplayChar+0xfc>
     2bc:	10 92 c1 01 	sts	0x01C1, r1	; 0x8001c1 <current_page>
     2c0:	df 91       	pop	r29
     2c2:	cf 91       	pop	r28
     2c4:	1f 91       	pop	r17
     2c6:	0f 91       	pop	r16
     2c8:	08 95       	ret

000002ca <GLCD_voidDisplayString>:
     2ca:	cf 93       	push	r28
     2cc:	df 93       	push	r29
     2ce:	ec 01       	movw	r28, r24
     2d0:	03 c0       	rjmp	.+6      	; 0x2d8 <GLCD_voidDisplayString+0xe>
     2d2:	0e 94 e2 00 	call	0x1c4	; 0x1c4 <GLCD_voidDisplayChar>
     2d6:	21 96       	adiw	r28, 0x01	; 1
     2d8:	88 81       	ld	r24, Y
     2da:	81 11       	cpse	r24, r1
     2dc:	fa cf       	rjmp	.-12     	; 0x2d2 <GLCD_voidDisplayString+0x8>
     2de:	df 91       	pop	r29
     2e0:	cf 91       	pop	r28
     2e2:	08 95       	ret

000002e4 <GLCD_voidClear>:

/* Clear entire display */
void GLCD_voidClear(void)
{
     2e4:	1f 93       	push	r17
     2e6:	cf 93       	push	r28
     2e8:	df 93       	push	r29
    // Clear all 8 pages
    for (u8 page = 0; page < 8; page++)
     2ea:	10 e0       	ldi	r17, 0x00	; 0
     2ec:	18 c0       	rjmp	.+48     	; 0x31e <GLCD_voidClear+0x3a>
    {
        // Clear both chips
        for (u8 chip = 1; chip <= 2; chip++)
        {
            // Set page address
            GLCD_voidCommand(0xB8 | page, chip);
     2ee:	6d 2f       	mov	r22, r29
     2f0:	81 2f       	mov	r24, r17
     2f2:	88 6b       	ori	r24, 0xB8	; 184
     2f4:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>
            // Set column to 0
            GLCD_voidCommand(0x40, chip);
     2f8:	6d 2f       	mov	r22, r29
     2fa:	80 e4       	ldi	r24, 0x40	; 64
     2fc:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>

            // Clear all 64 columns in this page
            for (u8 col = 0; col < 64; col++)
     300:	c0 e0       	ldi	r28, 0x00	; 0
     302:	05 c0       	rjmp	.+10     	; 0x30e <GLCD_voidClear+0x2a>
            {
                GLCD_voidWriteData(0x00, chip);
     304:	6d 2f       	mov	r22, r29
     306:	80 e0       	ldi	r24, 0x00	; 0
     308:	0e 94 88 00 	call	0x110	; 0x110 <GLCD_voidWriteData>
            GLCD_voidCommand(0xB8 | page, chip);
            // Set column to 0
            GLCD_voidCommand(0x40, chip);

            // Clear all 64 columns in this page
            for (u8 col = 0; col < 64; col++)
     30c:	cf 5f       	subi	r28, 0xFF	; 255
     30e:	c0 34       	cpi	r28, 0x40	; 64
     310:	c8 f3       	brcs	.-14     	; 0x304 <GLCD_voidClear+0x20>
{
    // Clear all 8 pages
    for (u8 page = 0; page < 8; page++)
    {
        // Clear both chips
        for (u8 chip = 1; chip <= 2; chip++)
     312:	df 5f       	subi	r29, 0xFF	; 255
     314:	01 c0       	rjmp	.+2      	; 0x318 <GLCD_voidClear+0x34>
     316:	d1 e0       	ldi	r29, 0x01	; 1
     318:	d3 30       	cpi	r29, 0x03	; 3
     31a:	48 f3       	brcs	.-46     	; 0x2ee <GLCD_voidClear+0xa>

/* Clear entire display */
void GLCD_voidClear(void)
{
    // Clear all 8 pages
    for (u8 page = 0; page < 8; page++)
     31c:	1f 5f       	subi	r17, 0xFF	; 255
     31e:	18 30       	cpi	r17, 0x08	; 8
     320:	d0 f3       	brcs	.-12     	; 0x316 <GLCD_voidClear+0x32>
                GLCD_voidWriteData(0x00, chip);
            }
        }
    }
    // Reset cursor to top-left
    current_page = 0;
     322:	10 92 c1 01 	sts	0x01C1, r1	; 0x8001c1 <current_page>
    current_col = 0;
     326:	10 92 c0 01 	sts	0x01C0, r1	; 0x8001c0 <__data_end>
}
     32a:	df 91       	pop	r29
     32c:	cf 91       	pop	r28
     32e:	1f 91       	pop	r17
     330:	08 95       	ret

00000332 <GLCD_voidInit>:

/* Initialize GLCD hardware and controller */
void GLCD_voidInit(void)
{
    // Configure data port as output
    DIO_voidSetPortDirection(GLCD_DATA_PORT, 0xFF);
     332:	6f ef       	ldi	r22, 0xFF	; 255
     334:	80 e0       	ldi	r24, 0x00	; 0
     336:	0e 94 75 05 	call	0xaea	; 0xaea <DIO_voidSetPortDirection>
    // Configure control pins as output
    DIO_voidSetPinDirection(GLCD_CTRL_PORT, GLCD_RS_PIN, 1);
     33a:	41 e0       	ldi	r20, 0x01	; 1
     33c:	60 e0       	ldi	r22, 0x00	; 0
     33e:	81 e0       	ldi	r24, 0x01	; 1
     340:	0e 94 8f 04 	call	0x91e	; 0x91e <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(GLCD_CTRL_PORT, GLCD_RW_PIN, 1);
     344:	41 e0       	ldi	r20, 0x01	; 1
     346:	61 e0       	ldi	r22, 0x01	; 1
     348:	81 e0       	ldi	r24, 0x01	; 1
     34a:	0e 94 8f 04 	call	0x91e	; 0x91e <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(GLCD_CTRL_PORT, GLCD_EN_PIN, 1);
     34e:	41 e0       	ldi	r20, 0x01	; 1
     350:	62 e0       	ldi	r22, 0x02	; 2
     352:	81 e0       	ldi	r24, 0x01	; 1
     354:	0e 94 8f 04 	call	0x91e	; 0x91e <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(GLCD_CTRL_PORT, GLCD_CS1_PIN, 1);
     358:	41 e0       	ldi	r20, 0x01	; 1
     35a:	63 e0       	ldi	r22, 0x03	; 3
     35c:	81 e0       	ldi	r24, 0x01	; 1
     35e:	0e 94 8f 04 	call	0x91e	; 0x91e <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(GLCD_CTRL_PORT, GLCD_CS2_PIN, 1);
     362:	41 e0       	ldi	r20, 0x01	; 1
     364:	64 e0       	ldi	r22, 0x04	; 4
     366:	81 e0       	ldi	r24, 0x01	; 1
     368:	0e 94 8f 04 	call	0x91e	; 0x91e <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(GLCD_CTRL_PORT, GLCD_RST_PIN, 1);
     36c:	41 e0       	ldi	r20, 0x01	; 1
     36e:	65 e0       	ldi	r22, 0x05	; 5
     370:	81 e0       	ldi	r24, 0x01	; 1
     372:	0e 94 8f 04 	call	0x91e	; 0x91e <DIO_voidSetPinDirection>

    // Reset sequence
    DIO_voidSetPinValue(GLCD_CTRL_PORT, GLCD_RST_PIN, 0);
     376:	40 e0       	ldi	r20, 0x00	; 0
     378:	65 e0       	ldi	r22, 0x05	; 5
     37a:	81 e0       	ldi	r24, 0x01	; 1
     37c:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     380:	83 ec       	ldi	r24, 0xC3	; 195
     382:	99 e0       	ldi	r25, 0x09	; 9
     384:	01 97       	sbiw	r24, 0x01	; 1
     386:	f1 f7       	brne	.-4      	; 0x384 <GLCD_voidInit+0x52>
     388:	00 c0       	rjmp	.+0      	; 0x38a <GLCD_voidInit+0x58>
     38a:	00 00       	nop
    _delay_ms(10);  // Hold reset low
    DIO_voidSetPinValue(GLCD_CTRL_PORT, GLCD_RST_PIN, 1);
     38c:	41 e0       	ldi	r20, 0x01	; 1
     38e:	65 e0       	ldi	r22, 0x05	; 5
     390:	81 e0       	ldi	r24, 0x01	; 1
     392:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
     396:	83 ed       	ldi	r24, 0xD3	; 211
     398:	90 e3       	ldi	r25, 0x30	; 48
     39a:	01 97       	sbiw	r24, 0x01	; 1
     39c:	f1 f7       	brne	.-4      	; 0x39a <GLCD_voidInit+0x68>
     39e:	00 c0       	rjmp	.+0      	; 0x3a0 <GLCD_voidInit+0x6e>
     3a0:	00 00       	nop
    _delay_ms(50);  // Wait for stabilization

    // Turn on both display halves
    GLCD_voidCommand(0x3F, 1);  // Display on for chip 1
     3a2:	61 e0       	ldi	r22, 0x01	; 1
     3a4:	8f e3       	ldi	r24, 0x3F	; 63
     3a6:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>
    GLCD_voidCommand(0x3F, 2);  // Display on for chip 2
     3aa:	62 e0       	ldi	r22, 0x02	; 2
     3ac:	8f e3       	ldi	r24, 0x3F	; 63
     3ae:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>
     3b2:	87 ea       	ldi	r24, 0xA7	; 167
     3b4:	91 e6       	ldi	r25, 0x61	; 97
     3b6:	01 97       	sbiw	r24, 0x01	; 1
     3b8:	f1 f7       	brne	.-4      	; 0x3b6 <GLCD_voidInit+0x84>
     3ba:	00 c0       	rjmp	.+0      	; 0x3bc <GLCD_voidInit+0x8a>
     3bc:	00 00       	nop
    _delay_ms(100);  // Wait for display ready

    // Clear display and reset cursor
    GLCD_voidClear();
     3be:	0e 94 72 01 	call	0x2e4	; 0x2e4 <GLCD_voidClear>
     3c2:	08 95       	ret

000003c4 <GLCD_u8ReadData>:
    current_col = 0;
}

/* Read data from GLCD display RAM */
uint8_t GLCD_u8ReadData(u8 cs)
{
     3c4:	cf 93       	push	r28
     3c6:	c8 2f       	mov	r28, r24
	// Set RS high for data mode
	DIO_voidSetPinValue(GLCD_CTRL_PORT, GLCD_RS_PIN, 1);
     3c8:	41 e0       	ldi	r20, 0x01	; 1
     3ca:	60 e0       	ldi	r22, 0x00	; 0
     3cc:	81 e0       	ldi	r24, 0x01	; 1
     3ce:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
	// Set RW high for read mode
	DIO_voidSetPinValue(GLCD_CTRL_PORT, GLCD_RW_PIN, 1);
     3d2:	41 e0       	ldi	r20, 0x01	; 1
     3d4:	61 e0       	ldi	r22, 0x01	; 1
     3d6:	81 e0       	ldi	r24, 0x01	; 1
     3d8:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
	
	// Set data port pins as INPUT (read mode)
	DIO_voidSetPortDirection(GLCD_DATA_PORT, 0x00);
     3dc:	60 e0       	ldi	r22, 0x00	; 0
     3de:	80 e0       	ldi	r24, 0x00	; 0
     3e0:	0e 94 75 05 	call	0xaea	; 0xaea <DIO_voidSetPortDirection>
	
	// Select appropriate chip
	DIO_voidSetPinValue(GLCD_CTRL_PORT, GLCD_CS1_PIN, (cs == 1) ? 1 : 0);
     3e4:	41 e0       	ldi	r20, 0x01	; 1
     3e6:	c1 30       	cpi	r28, 0x01	; 1
     3e8:	09 f0       	breq	.+2      	; 0x3ec <GLCD_u8ReadData+0x28>
     3ea:	40 e0       	ldi	r20, 0x00	; 0
     3ec:	63 e0       	ldi	r22, 0x03	; 3
     3ee:	81 e0       	ldi	r24, 0x01	; 1
     3f0:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(GLCD_CTRL_PORT, GLCD_CS2_PIN, (cs == 2) ? 1 : 0);
     3f4:	41 e0       	ldi	r20, 0x01	; 1
     3f6:	c2 30       	cpi	r28, 0x02	; 2
     3f8:	09 f0       	breq	.+2      	; 0x3fc <GLCD_u8ReadData+0x38>
     3fa:	40 e0       	ldi	r20, 0x00	; 0
     3fc:	64 e0       	ldi	r22, 0x04	; 4
     3fe:	81 e0       	ldi	r24, 0x01	; 1
     400:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
	
	// Generate enable pulse
	DIO_voidSetPinValue(GLCD_CTRL_PORT, GLCD_EN_PIN, 1);
     404:	41 e0       	ldi	r20, 0x01	; 1
     406:	62 e0       	ldi	r22, 0x02	; 2
     408:	81 e0       	ldi	r24, 0x01	; 1
     40a:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     40e:	00 c0       	rjmp	.+0      	; 0x410 <__EEPROM_REGION_LENGTH__+0x10>
     410:	00 c0       	rjmp	.+0      	; 0x412 <__EEPROM_REGION_LENGTH__+0x12>
     412:	00 00       	nop
	_delay_us(5);
	uint8_t data = DIO_u8GetPortValue(GLCD_DATA_PORT);
     414:	80 e0       	ldi	r24, 0x00	; 0
     416:	0e 94 95 05 	call	0xb2a	; 0xb2a <DIO_u8GetPortValue>
     41a:	c8 2f       	mov	r28, r24
	DIO_voidSetPinValue(GLCD_CTRL_PORT, GLCD_EN_PIN, 0);
     41c:	40 e0       	ldi	r20, 0x00	; 0
     41e:	62 e0       	ldi	r22, 0x02	; 2
     420:	81 e0       	ldi	r24, 0x01	; 1
     422:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
	
	// Set data port back to OUTPUT
	DIO_voidSetPortDirection(GLCD_DATA_PORT, 0xFF);
     426:	6f ef       	ldi	r22, 0xFF	; 255
     428:	80 e0       	ldi	r24, 0x00	; 0
     42a:	0e 94 75 05 	call	0xaea	; 0xaea <DIO_voidSetPortDirection>
	
	// Deselect both chips
	DIO_voidSetPinValue(GLCD_CTRL_PORT, GLCD_CS1_PIN, 0);
     42e:	40 e0       	ldi	r20, 0x00	; 0
     430:	63 e0       	ldi	r22, 0x03	; 3
     432:	81 e0       	ldi	r24, 0x01	; 1
     434:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(GLCD_CTRL_PORT, GLCD_CS2_PIN, 0);
     438:	40 e0       	ldi	r20, 0x00	; 0
     43a:	64 e0       	ldi	r22, 0x04	; 4
     43c:	81 e0       	ldi	r24, 0x01	; 1
     43e:	0e 94 02 05 	call	0xa04	; 0xa04 <DIO_voidSetPinValue>
     442:	00 c0       	rjmp	.+0      	; 0x444 <__EEPROM_REGION_LENGTH__+0x44>
     444:	00 c0       	rjmp	.+0      	; 0x446 <__EEPROM_REGION_LENGTH__+0x46>
     446:	00 00       	nop
	_delay_us(5);
	
	return data;
}
     448:	8c 2f       	mov	r24, r28
     44a:	cf 91       	pop	r28
     44c:	08 95       	ret

0000044e <__vector_6>:
void Draw_Waveform(float duty, float freq);
void Clear_TextArea(void);

/* ---------------------- Interrupt Service Routine ---------------------- */
ISR(TIMER1_CAPT_vect)
{
     44e:	1f 92       	push	r1
     450:	0f 92       	push	r0
     452:	0f b6       	in	r0, 0x3f	; 63
     454:	0f 92       	push	r0
     456:	11 24       	eor	r1, r1
     458:	2f 93       	push	r18
     45a:	3f 93       	push	r19
     45c:	4f 93       	push	r20
     45e:	5f 93       	push	r21
     460:	8f 93       	push	r24
     462:	9f 93       	push	r25
    static uint16_t rise, fall;

    if (TCCR1B & (1 << ICES1))   // Rising edge detected
     464:	0e b4       	in	r0, 0x2e	; 46
     466:	06 fe       	sbrs	r0, 6
     468:	18 c0       	rjmp	.+48     	; 0x49a <__vector_6+0x4c>
    {
        rise = ICR1;
     46a:	86 b5       	in	r24, 0x26	; 38
     46c:	97 b5       	in	r25, 0x27	; 39
        period_ticks = rise - last_rise;   // time between rising edges
     46e:	20 91 49 02 	lds	r18, 0x0249	; 0x800249 <last_rise>
     472:	30 91 4a 02 	lds	r19, 0x024A	; 0x80024a <last_rise+0x1>
     476:	ac 01       	movw	r20, r24
     478:	42 1b       	sub	r20, r18
     47a:	53 0b       	sbc	r21, r19
     47c:	50 93 46 02 	sts	0x0246, r21	; 0x800246 <period_ticks+0x1>
     480:	40 93 45 02 	sts	0x0245, r20	; 0x800245 <period_ticks>
        last_rise = rise;
     484:	90 93 4a 02 	sts	0x024A, r25	; 0x80024a <last_rise+0x1>
     488:	80 93 49 02 	sts	0x0249, r24	; 0x800249 <last_rise>

        // Switch to detect falling edge for high pulse width
        TCCR1B &= ~(1 << ICES1);
     48c:	8e b5       	in	r24, 0x2e	; 46
     48e:	8f 7b       	andi	r24, 0xBF	; 191
     490:	8e bd       	out	0x2e, r24	; 46
        waiting_for_fall = 1;
     492:	81 e0       	ldi	r24, 0x01	; 1
     494:	80 93 43 02 	sts	0x0243, r24	; 0x800243 <waiting_for_fall>
     498:	18 c0       	rjmp	.+48     	; 0x4ca <__vector_6+0x7c>
    }
    else if (waiting_for_fall)   // Falling edge detected
     49a:	80 91 43 02 	lds	r24, 0x0243	; 0x800243 <waiting_for_fall>
     49e:	88 23       	and	r24, r24
     4a0:	a1 f0       	breq	.+40     	; 0x4ca <__vector_6+0x7c>
    {
        fall = ICR1;
     4a2:	86 b5       	in	r24, 0x26	; 38
     4a4:	97 b5       	in	r25, 0x27	; 39
        pulse_high_ticks = fall - last_rise;
     4a6:	20 91 49 02 	lds	r18, 0x0249	; 0x800249 <last_rise>
     4aa:	30 91 4a 02 	lds	r19, 0x024A	; 0x80024a <last_rise+0x1>
     4ae:	82 1b       	sub	r24, r18
     4b0:	93 0b       	sbc	r25, r19
     4b2:	90 93 48 02 	sts	0x0248, r25	; 0x800248 <pulse_high_ticks+0x1>
     4b6:	80 93 47 02 	sts	0x0247, r24	; 0x800247 <pulse_high_ticks>
        waiting_for_fall = 0;
     4ba:	10 92 43 02 	sts	0x0243, r1	; 0x800243 <waiting_for_fall>
        TCCR1B |= (1 << ICES1);   // Back to rising edge
     4be:	8e b5       	in	r24, 0x2e	; 46
     4c0:	80 64       	ori	r24, 0x40	; 64
     4c2:	8e bd       	out	0x2e, r24	; 46
        new_measurement = 1;
     4c4:	81 e0       	ldi	r24, 0x01	; 1
     4c6:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <new_measurement>
    }
}
     4ca:	9f 91       	pop	r25
     4cc:	8f 91       	pop	r24
     4ce:	5f 91       	pop	r21
     4d0:	4f 91       	pop	r20
     4d2:	3f 91       	pop	r19
     4d4:	2f 91       	pop	r18
     4d6:	0f 90       	pop	r0
     4d8:	0f be       	out	0x3f, r0	; 63
     4da:	0f 90       	pop	r0
     4dc:	1f 90       	pop	r1
     4de:	18 95       	reti

000004e0 <Timer1_InputCapture_Init>:

/* ---------------------- Timer1 Input Capture Init ---------------------- */
void Timer1_InputCapture_Init(void)
{
    TCCR1A = 0;
     4e0:	1f bc       	out	0x2f, r1	; 47
    TCCR1B = (1 << ICES1) | (1 << CS11); // capture rising edge, prescaler=8
     4e2:	82 e4       	ldi	r24, 0x42	; 66
     4e4:	8e bd       	out	0x2e, r24	; 46
    TIMSK |= (1 << TICIE1);
     4e6:	89 b7       	in	r24, 0x39	; 57
     4e8:	80 62       	ori	r24, 0x20	; 32
     4ea:	89 bf       	out	0x39, r24	; 57
    sei();
     4ec:	78 94       	sei
     4ee:	08 95       	ret

000004f0 <Draw_Waveform>:
    }
}

/* ---------------------- Draw Waveform ---------------------- */
void Draw_Waveform(float duty, float freq)
{
     4f0:	bf 92       	push	r11
     4f2:	cf 92       	push	r12
     4f4:	df 92       	push	r13
     4f6:	ef 92       	push	r14
     4f8:	ff 92       	push	r15
     4fa:	0f 93       	push	r16
     4fc:	1f 93       	push	r17
     4fe:	cf 93       	push	r28
     500:	df 93       	push	r29
	const uint8_t y_bottom = 63;
	//const uint8_t height = y_bottom - y_top + 1;
	const uint8_t period_px = 50;

	// Calculate on-time pixels for PWM
	uint8_t high_px = (uint8_t)(period_px * (duty / 100.0));
     502:	20 e0       	ldi	r18, 0x00	; 0
     504:	30 e0       	ldi	r19, 0x00	; 0
     506:	48 ec       	ldi	r20, 0xC8	; 200
     508:	52 e4       	ldi	r21, 0x42	; 66
     50a:	0e 94 a7 05 	call	0xb4e	; 0xb4e <__divsf3>
     50e:	20 e0       	ldi	r18, 0x00	; 0
     510:	30 e0       	ldi	r19, 0x00	; 0
     512:	48 e4       	ldi	r20, 0x48	; 72
     514:	52 e4       	ldi	r21, 0x42	; 66
     516:	0e 94 d6 06 	call	0xdac	; 0xdac <__mulsf3>
     51a:	0e 94 19 06 	call	0xc32	; 0xc32 <__fixunssfsi>

	// Generate next PWM point (1 pixel wide)
	uint8_t bit_val = (t < high_px) ? 1 : 0;
     51e:	80 91 42 02 	lds	r24, 0x0242	; 0x800242 <t.2159>
     522:	91 e0       	ldi	r25, 0x01	; 1
     524:	86 17       	cp	r24, r22
     526:	08 f0       	brcs	.+2      	; 0x52a <Draw_Waveform+0x3a>
     528:	90 e0       	ldi	r25, 0x00	; 0
     52a:	49 2f       	mov	r20, r25
	t = (t + 1) % period_px;
     52c:	90 e0       	ldi	r25, 0x00	; 0
     52e:	01 96       	adiw	r24, 0x01	; 1
     530:	62 e3       	ldi	r22, 0x32	; 50
     532:	70 e0       	ldi	r23, 0x00	; 0
     534:	0e 94 43 07 	call	0xe86	; 0xe86 <__divmodhi4>
     538:	80 93 42 02 	sts	0x0242, r24	; 0x800242 <t.2159>

	// Scroll buffer left and add new bit
	for (uint8_t i = 0; i < 127; i++) buffer[i] = buffer[i + 1];
     53c:	20 e0       	ldi	r18, 0x00	; 0
     53e:	0b c0       	rjmp	.+22     	; 0x556 <Draw_Waveform+0x66>
     540:	82 2f       	mov	r24, r18
     542:	90 e0       	ldi	r25, 0x00	; 0
     544:	fc 01       	movw	r30, r24
     546:	ed 53       	subi	r30, 0x3D	; 61
     548:	fe 4f       	sbci	r31, 0xFE	; 254
     54a:	30 81       	ld	r19, Z
     54c:	fc 01       	movw	r30, r24
     54e:	ee 53       	subi	r30, 0x3E	; 62
     550:	fe 4f       	sbci	r31, 0xFE	; 254
     552:	30 83       	st	Z, r19
     554:	2f 5f       	subi	r18, 0xFF	; 255
     556:	2f 37       	cpi	r18, 0x7F	; 127
     558:	98 f3       	brcs	.-26     	; 0x540 <Draw_Waveform+0x50>
	buffer[127] = bit_val;
     55a:	40 93 41 02 	sts	0x0241, r20	; 0x800241 <buffer.2158+0x7f>

	// Clear waveform area (pages 5–7)
	for (uint8_t page = 5; page < 8; page++) {
     55e:	d5 e0       	ldi	r29, 0x05	; 5
     560:	1b c0       	rjmp	.+54     	; 0x598 <Draw_Waveform+0xa8>
		GLCD_voidGotoXY(page, 0);
     562:	60 e0       	ldi	r22, 0x00	; 0
     564:	8d 2f       	mov	r24, r29
     566:	0e 94 c7 00 	call	0x18e	; 0x18e <GLCD_voidGotoXY>
		for (uint8_t col = 0; col < 64; col++) GLCD_voidWriteData(0x00, 1);
     56a:	c0 e0       	ldi	r28, 0x00	; 0
     56c:	05 c0       	rjmp	.+10     	; 0x578 <Draw_Waveform+0x88>
     56e:	61 e0       	ldi	r22, 0x01	; 1
     570:	80 e0       	ldi	r24, 0x00	; 0
     572:	0e 94 88 00 	call	0x110	; 0x110 <GLCD_voidWriteData>
     576:	cf 5f       	subi	r28, 0xFF	; 255
     578:	c0 34       	cpi	r28, 0x40	; 64
     57a:	c8 f3       	brcs	.-14     	; 0x56e <Draw_Waveform+0x7e>
		GLCD_voidGotoXY(page, 64);
     57c:	60 e4       	ldi	r22, 0x40	; 64
     57e:	8d 2f       	mov	r24, r29
     580:	0e 94 c7 00 	call	0x18e	; 0x18e <GLCD_voidGotoXY>
		for (uint8_t col = 0; col < 64; col++) GLCD_voidWriteData(0x00, 2);
     584:	c0 e0       	ldi	r28, 0x00	; 0
     586:	05 c0       	rjmp	.+10     	; 0x592 <Draw_Waveform+0xa2>
     588:	62 e0       	ldi	r22, 0x02	; 2
     58a:	80 e0       	ldi	r24, 0x00	; 0
     58c:	0e 94 88 00 	call	0x110	; 0x110 <GLCD_voidWriteData>
     590:	cf 5f       	subi	r28, 0xFF	; 255
     592:	c0 34       	cpi	r28, 0x40	; 64
     594:	c8 f3       	brcs	.-14     	; 0x588 <Draw_Waveform+0x98>
	// Scroll buffer left and add new bit
	for (uint8_t i = 0; i < 127; i++) buffer[i] = buffer[i + 1];
	buffer[127] = bit_val;

	// Clear waveform area (pages 5–7)
	for (uint8_t page = 5; page < 8; page++) {
     596:	df 5f       	subi	r29, 0xFF	; 255
     598:	d8 30       	cpi	r29, 0x08	; 8
     59a:	18 f3       	brcs	.-58     	; 0x562 <Draw_Waveform+0x72>
     59c:	b1 2c       	mov	r11, r1
     59e:	a6 c0       	rjmp	.+332    	; 0x6ec <Draw_Waveform+0x1fc>
		for (uint8_t col = 0; col < 64; col++) GLCD_voidWriteData(0x00, 2);
	}

	// Draw waveform (continuous thick line with vertical connections)
	for (uint8_t x = 0; x < 128; x++) {
		uint8_t y_current = buffer[x] ? y_top : y_bottom;  // current waveform level
     5a0:	8b 2d       	mov	r24, r11
     5a2:	90 e0       	ldi	r25, 0x00	; 0
     5a4:	fc 01       	movw	r30, r24
     5a6:	ee 53       	subi	r30, 0x3E	; 62
     5a8:	fe 4f       	sbci	r31, 0xFE	; 254
     5aa:	20 81       	ld	r18, Z
     5ac:	22 23       	and	r18, r18
     5ae:	29 f0       	breq	.+10     	; 0x5ba <Draw_Waveform+0xca>
     5b0:	0f 2e       	mov	r0, r31
     5b2:	f8 e2       	ldi	r31, 0x28	; 40
     5b4:	ff 2e       	mov	r15, r31
     5b6:	f0 2d       	mov	r31, r0
     5b8:	04 c0       	rjmp	.+8      	; 0x5c2 <Draw_Waveform+0xd2>
     5ba:	0f 2e       	mov	r0, r31
     5bc:	ff e3       	ldi	r31, 0x3F	; 63
     5be:	ff 2e       	mov	r15, r31
     5c0:	f0 2d       	mov	r31, r0
		uint8_t y_prev = (x > 0) ? (buffer[x-1] ? y_top : y_bottom) : y_current; // previous level
     5c2:	bb 20       	and	r11, r11
     5c4:	59 f0       	breq	.+22     	; 0x5dc <Draw_Waveform+0xec>
     5c6:	fc 01       	movw	r30, r24
     5c8:	ef 53       	subi	r30, 0x3F	; 63
     5ca:	fe 4f       	sbci	r31, 0xFE	; 254
     5cc:	80 81       	ld	r24, Z
     5ce:	88 23       	and	r24, r24
     5d0:	39 f0       	breq	.+14     	; 0x5e0 <Draw_Waveform+0xf0>
     5d2:	0f 2e       	mov	r0, r31
     5d4:	f8 e2       	ldi	r31, 0x28	; 40
     5d6:	df 2e       	mov	r13, r31
     5d8:	f0 2d       	mov	r31, r0
     5da:	06 c0       	rjmp	.+12     	; 0x5e8 <Draw_Waveform+0xf8>
     5dc:	df 2c       	mov	r13, r15
     5de:	04 c0       	rjmp	.+8      	; 0x5e8 <Draw_Waveform+0xf8>
     5e0:	0f 2e       	mov	r0, r31
     5e2:	ff e3       	ldi	r31, 0x3F	; 63
     5e4:	df 2e       	mov	r13, r31
     5e6:	f0 2d       	mov	r31, r0

		// Draw horizontal line (2 pixels thick)
		for (int dy = 0; dy < 2; dy++) {
     5e8:	00 e0       	ldi	r16, 0x00	; 0
     5ea:	10 e0       	ldi	r17, 0x00	; 0
     5ec:	2d c0       	rjmp	.+90     	; 0x648 <Draw_Waveform+0x158>
			uint8_t yy = y_current + dy;
     5ee:	9f 2d       	mov	r25, r15
     5f0:	90 0f       	add	r25, r16
			if (yy > y_bottom) break;
     5f2:	90 34       	cpi	r25, 0x40	; 64
     5f4:	60 f5       	brcc	.+88     	; 0x64e <Draw_Waveform+0x15e>

			uint8_t page = yy / 8;
     5f6:	89 2f       	mov	r24, r25
     5f8:	86 95       	lsr	r24
     5fa:	86 95       	lsr	r24
     5fc:	86 95       	lsr	r24
			uint8_t bit = yy % 8;
     5fe:	c9 2f       	mov	r28, r25
     600:	c7 70       	andi	r28, 0x07	; 7
			uint8_t chip = (x < 64) ? 1 : 2;
     602:	9f e3       	ldi	r25, 0x3F	; 63
     604:	9b 15       	cp	r25, r11
     606:	10 f0       	brcs	.+4      	; 0x60c <Draw_Waveform+0x11c>
     608:	d1 e0       	ldi	r29, 0x01	; 1
     60a:	01 c0       	rjmp	.+2      	; 0x60e <Draw_Waveform+0x11e>
     60c:	d2 e0       	ldi	r29, 0x02	; 2
			uint8_t local_col = (x < 64) ? x : (x - 64);
     60e:	9f e3       	ldi	r25, 0x3F	; 63
     610:	9b 15       	cp	r25, r11
     612:	30 f4       	brcc	.+12     	; 0x620 <Draw_Waveform+0x130>
     614:	0f 2e       	mov	r0, r31
     616:	f0 ec       	ldi	r31, 0xC0	; 192
     618:	ef 2e       	mov	r14, r31
     61a:	f0 2d       	mov	r31, r0
     61c:	eb 0c       	add	r14, r11
     61e:	01 c0       	rjmp	.+2      	; 0x622 <Draw_Waveform+0x132>
     620:	eb 2c       	mov	r14, r11

			GLCD_voidCommand(0xB8 | page, chip);
     622:	6d 2f       	mov	r22, r29
     624:	88 6b       	ori	r24, 0xB8	; 184
     626:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>
			GLCD_voidCommand(0x40 | local_col, chip);
     62a:	6d 2f       	mov	r22, r29
     62c:	8e 2d       	mov	r24, r14
     62e:	80 64       	ori	r24, 0x40	; 64
     630:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>
			GLCD_voidWriteData(1 << bit, chip);
     634:	6d 2f       	mov	r22, r29
     636:	81 e0       	ldi	r24, 0x01	; 1
     638:	01 c0       	rjmp	.+2      	; 0x63c <Draw_Waveform+0x14c>
     63a:	88 0f       	add	r24, r24
     63c:	ca 95       	dec	r28
     63e:	ea f7       	brpl	.-6      	; 0x63a <Draw_Waveform+0x14a>
     640:	0e 94 88 00 	call	0x110	; 0x110 <GLCD_voidWriteData>
	for (uint8_t x = 0; x < 128; x++) {
		uint8_t y_current = buffer[x] ? y_top : y_bottom;  // current waveform level
		uint8_t y_prev = (x > 0) ? (buffer[x-1] ? y_top : y_bottom) : y_current; // previous level

		// Draw horizontal line (2 pixels thick)
		for (int dy = 0; dy < 2; dy++) {
     644:	0f 5f       	subi	r16, 0xFF	; 255
     646:	1f 4f       	sbci	r17, 0xFF	; 255
     648:	02 30       	cpi	r16, 0x02	; 2
     64a:	11 05       	cpc	r17, r1
     64c:	84 f2       	brlt	.-96     	; 0x5ee <Draw_Waveform+0xfe>
			GLCD_voidCommand(0x40 | local_col, chip);
			GLCD_voidWriteData(1 << bit, chip);
		}

// Draw vertical connecting line when level changes - CONTINUOUS VERSION
if (x > 0 && y_current != y_prev) {
     64e:	bb 20       	and	r11, r11
     650:	09 f4       	brne	.+2      	; 0x654 <Draw_Waveform+0x164>
     652:	4b c0       	rjmp	.+150    	; 0x6ea <Draw_Waveform+0x1fa>
     654:	fd 10       	cpse	r15, r13
     656:	42 c0       	rjmp	.+132    	; 0x6dc <Draw_Waveform+0x1ec>
     658:	48 c0       	rjmp	.+144    	; 0x6ea <Draw_Waveform+0x1fa>
	// Draw vertical line with 2-3 pixel width
	for (int dx = 0; dx < 2; dx++) {
		uint8_t xx = x - dx;
     65a:	cb 2c       	mov	r12, r11
     65c:	ce 18       	sub	r12, r14
		
		// Draw from y_top to y_bottom
		for (uint8_t y_vert = y_top; y_vert <= y_bottom; y_vert++) {
     65e:	18 e2       	ldi	r17, 0x28	; 40
     660:	37 c0       	rjmp	.+110    	; 0x6d0 <Draw_Waveform+0x1e0>
			uint8_t page = y_vert / 8;
     662:	81 2f       	mov	r24, r17
     664:	86 95       	lsr	r24
     666:	86 95       	lsr	r24
     668:	86 95       	lsr	r24
			uint8_t bit = y_vert % 8;
     66a:	d1 2f       	mov	r29, r17
     66c:	d7 70       	andi	r29, 0x07	; 7
			uint8_t chip = (xx < 64) ? 1 : 2;
     66e:	9f e3       	ldi	r25, 0x3F	; 63
     670:	9c 15       	cp	r25, r12
     672:	10 f0       	brcs	.+4      	; 0x678 <Draw_Waveform+0x188>
     674:	c1 e0       	ldi	r28, 0x01	; 1
     676:	01 c0       	rjmp	.+2      	; 0x67a <Draw_Waveform+0x18a>
     678:	c2 e0       	ldi	r28, 0x02	; 2
			uint8_t local_col = (xx < 64) ? xx : (xx - 64);
     67a:	9f e3       	ldi	r25, 0x3F	; 63
     67c:	9c 15       	cp	r25, r12
     67e:	18 f4       	brcc	.+6      	; 0x686 <Draw_Waveform+0x196>
     680:	00 ec       	ldi	r16, 0xC0	; 192
     682:	0c 0d       	add	r16, r12
     684:	01 c0       	rjmp	.+2      	; 0x688 <Draw_Waveform+0x198>
     686:	0c 2d       	mov	r16, r12
			
			// Set position
			GLCD_voidCommand(0xB8 | page, chip);
     688:	88 6b       	ori	r24, 0xB8	; 184
     68a:	d8 2e       	mov	r13, r24
     68c:	6c 2f       	mov	r22, r28
     68e:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>
			GLCD_voidCommand(0x40 | local_col, chip);
     692:	00 64       	ori	r16, 0x40	; 64
     694:	6c 2f       	mov	r22, r28
     696:	80 2f       	mov	r24, r16
     698:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>
			
			// Read current byte value
			uint8_t current_byte = GLCD_u8ReadData(chip);
     69c:	8c 2f       	mov	r24, r28
     69e:	90 e0       	ldi	r25, 0x00	; 0
     6a0:	0e 94 e2 01 	call	0x3c4	; 0x3c4 <GLCD_u8ReadData>
			
			// Set the bit for this pixel
			current_byte |= (1 << bit);
     6a4:	21 e0       	ldi	r18, 0x01	; 1
     6a6:	30 e0       	ldi	r19, 0x00	; 0
     6a8:	02 c0       	rjmp	.+4      	; 0x6ae <Draw_Waveform+0x1be>
     6aa:	22 0f       	add	r18, r18
     6ac:	33 1f       	adc	r19, r19
     6ae:	da 95       	dec	r29
     6b0:	e2 f7       	brpl	.-8      	; 0x6aa <Draw_Waveform+0x1ba>
     6b2:	d8 2f       	mov	r29, r24
     6b4:	d2 2b       	or	r29, r18
			
			// Write back the modified byte
			GLCD_voidCommand(0xB8 | page, chip);
     6b6:	6c 2f       	mov	r22, r28
     6b8:	8d 2d       	mov	r24, r13
     6ba:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>
			GLCD_voidCommand(0x40 | local_col, chip);
     6be:	6c 2f       	mov	r22, r28
     6c0:	80 2f       	mov	r24, r16
     6c2:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>
			GLCD_voidWriteData(current_byte, chip);
     6c6:	6c 2f       	mov	r22, r28
     6c8:	8d 2f       	mov	r24, r29
     6ca:	0e 94 88 00 	call	0x110	; 0x110 <GLCD_voidWriteData>
	// Draw vertical line with 2-3 pixel width
	for (int dx = 0; dx < 2; dx++) {
		uint8_t xx = x - dx;
		
		// Draw from y_top to y_bottom
		for (uint8_t y_vert = y_top; y_vert <= y_bottom; y_vert++) {
     6ce:	1f 5f       	subi	r17, 0xFF	; 255
     6d0:	10 34       	cpi	r17, 0x40	; 64
     6d2:	38 f2       	brcs	.-114    	; 0x662 <Draw_Waveform+0x172>
		}

// Draw vertical connecting line when level changes - CONTINUOUS VERSION
if (x > 0 && y_current != y_prev) {
	// Draw vertical line with 2-3 pixel width
	for (int dx = 0; dx < 2; dx++) {
     6d4:	8f ef       	ldi	r24, 0xFF	; 255
     6d6:	e8 1a       	sub	r14, r24
     6d8:	f8 0a       	sbc	r15, r24
     6da:	02 c0       	rjmp	.+4      	; 0x6e0 <Draw_Waveform+0x1f0>
     6dc:	e1 2c       	mov	r14, r1
     6de:	f1 2c       	mov	r15, r1
     6e0:	92 e0       	ldi	r25, 0x02	; 2
     6e2:	e9 16       	cp	r14, r25
     6e4:	f1 04       	cpc	r15, r1
     6e6:	0c f4       	brge	.+2      	; 0x6ea <Draw_Waveform+0x1fa>
     6e8:	b8 cf       	rjmp	.-144    	; 0x65a <Draw_Waveform+0x16a>
		GLCD_voidGotoXY(page, 64);
		for (uint8_t col = 0; col < 64; col++) GLCD_voidWriteData(0x00, 2);
	}

	// Draw waveform (continuous thick line with vertical connections)
	for (uint8_t x = 0; x < 128; x++) {
     6ea:	b3 94       	inc	r11
     6ec:	bb 20       	and	r11, r11
     6ee:	0c f0       	brlt	.+2      	; 0x6f2 <Draw_Waveform+0x202>
     6f0:	57 cf       	rjmp	.-338    	; 0x5a0 <Draw_Waveform+0xb0>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6f2:	8f e3       	ldi	r24, 0x3F	; 63
     6f4:	9c e9       	ldi	r25, 0x9C	; 156
     6f6:	01 97       	sbiw	r24, 0x01	; 1
     6f8:	f1 f7       	brne	.-4      	; 0x6f6 <Draw_Waveform+0x206>
     6fa:	00 c0       	rjmp	.+0      	; 0x6fc <Draw_Waveform+0x20c>
     6fc:	00 00       	nop
	}
}
	}

	_delay_ms(10); // control waveform speed
}
     6fe:	df 91       	pop	r29
     700:	cf 91       	pop	r28
     702:	1f 91       	pop	r17
     704:	0f 91       	pop	r16
     706:	ff 90       	pop	r15
     708:	ef 90       	pop	r14
     70a:	df 90       	pop	r13
     70c:	cf 90       	pop	r12
     70e:	bf 90       	pop	r11
     710:	08 95       	ret

00000712 <Clear_TextArea>:

/* ---------------------- Clear Only Text Area ---------------------- */
void Clear_TextArea(void)
{
     712:	1f 93       	push	r17
     714:	cf 93       	push	r28
     716:	df 93       	push	r29
    for (uint8_t page = 0; page < 4; page++)
     718:	10 e0       	ldi	r17, 0x00	; 0
     71a:	18 c0       	rjmp	.+48     	; 0x74c <Clear_TextArea+0x3a>
    {
        for (uint8_t chip = 1; chip <= 2; chip++)
        {
            GLCD_voidCommand(0xB8 | page, chip);
     71c:	6d 2f       	mov	r22, r29
     71e:	81 2f       	mov	r24, r17
     720:	88 6b       	ori	r24, 0xB8	; 184
     722:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>
            GLCD_voidCommand(0x40, chip);
     726:	6d 2f       	mov	r22, r29
     728:	80 e4       	ldi	r24, 0x40	; 64
     72a:	0e 94 49 00 	call	0x92	; 0x92 <GLCD_voidCommand>
            for (uint8_t col = 0; col < 64; col++)
     72e:	c0 e0       	ldi	r28, 0x00	; 0
     730:	05 c0       	rjmp	.+10     	; 0x73c <Clear_TextArea+0x2a>
                GLCD_voidWriteData(0x00, chip);
     732:	6d 2f       	mov	r22, r29
     734:	80 e0       	ldi	r24, 0x00	; 0
     736:	0e 94 88 00 	call	0x110	; 0x110 <GLCD_voidWriteData>
    {
        for (uint8_t chip = 1; chip <= 2; chip++)
        {
            GLCD_voidCommand(0xB8 | page, chip);
            GLCD_voidCommand(0x40, chip);
            for (uint8_t col = 0; col < 64; col++)
     73a:	cf 5f       	subi	r28, 0xFF	; 255
     73c:	c0 34       	cpi	r28, 0x40	; 64
     73e:	c8 f3       	brcs	.-14     	; 0x732 <Clear_TextArea+0x20>
/* ---------------------- Clear Only Text Area ---------------------- */
void Clear_TextArea(void)
{
    for (uint8_t page = 0; page < 4; page++)
    {
        for (uint8_t chip = 1; chip <= 2; chip++)
     740:	df 5f       	subi	r29, 0xFF	; 255
     742:	01 c0       	rjmp	.+2      	; 0x746 <Clear_TextArea+0x34>
     744:	d1 e0       	ldi	r29, 0x01	; 1
     746:	d3 30       	cpi	r29, 0x03	; 3
     748:	48 f3       	brcs	.-46     	; 0x71c <Clear_TextArea+0xa>
}

/* ---------------------- Clear Only Text Area ---------------------- */
void Clear_TextArea(void)
{
    for (uint8_t page = 0; page < 4; page++)
     74a:	1f 5f       	subi	r17, 0xFF	; 255
     74c:	14 30       	cpi	r17, 0x04	; 4
     74e:	d0 f3       	brcs	.-12     	; 0x744 <Clear_TextArea+0x32>
            GLCD_voidCommand(0x40, chip);
            for (uint8_t col = 0; col < 64; col++)
                GLCD_voidWriteData(0x00, chip);
        }
    }
}
     750:	df 91       	pop	r29
     752:	cf 91       	pop	r28
     754:	1f 91       	pop	r17
     756:	08 95       	ret

00000758 <main>:
    sei();
}

/* ---------------------- Main Function ---------------------- */
int main(void)
{
     758:	cf 93       	push	r28
     75a:	df 93       	push	r29
     75c:	cd b7       	in	r28, 0x3d	; 61
     75e:	de b7       	in	r29, 0x3e	; 62
     760:	a1 97       	sbiw	r28, 0x21	; 33
     762:	0f b6       	in	r0, 0x3f	; 63
     764:	f8 94       	cli
     766:	de bf       	out	0x3e, r29	; 62
     768:	0f be       	out	0x3f, r0	; 63
     76a:	cd bf       	out	0x3d, r28	; 61
    char buf[32];
    uint8_t duty_cycle = 0;

    GLCD_voidInit();
     76c:	0e 94 99 01 	call	0x332	; 0x332 <GLCD_voidInit>
    Timer1_InputCapture_Init();
     770:	0e 94 70 02 	call	0x4e0	; 0x4e0 <Timer1_InputCapture_Init>

    GLCD_voidGotoXY(0, 0);
     774:	60 e0       	ldi	r22, 0x00	; 0
     776:	80 e0       	ldi	r24, 0x00	; 0
     778:	0e 94 c7 00 	call	0x18e	; 0x18e <GLCD_voidGotoXY>
    GLCD_voidDisplayString((uint8_t *)"PWM ANALYZER");
     77c:	87 e8       	ldi	r24, 0x87	; 135
     77e:	91 e0       	ldi	r25, 0x01	; 1
     780:	0e 94 65 01 	call	0x2ca	; 0x2ca <GLCD_voidDisplayString>
     784:	2f ef       	ldi	r18, 0xFF	; 255
     786:	83 ed       	ldi	r24, 0xD3	; 211
     788:	90 e3       	ldi	r25, 0x30	; 48
     78a:	21 50       	subi	r18, 0x01	; 1
     78c:	80 40       	sbci	r24, 0x00	; 0
     78e:	90 40       	sbci	r25, 0x00	; 0
     790:	e1 f7       	brne	.-8      	; 0x78a <main+0x32>
     792:	00 c0       	rjmp	.+0      	; 0x794 <main+0x3c>
     794:	00 00       	nop
    _delay_ms(1000);
    GLCD_voidClear();
     796:	0e 94 72 01 	call	0x2e4	; 0x2e4 <GLCD_voidClear>

/* ---------------------- Main Function ---------------------- */
int main(void)
{
    char buf[32];
    uint8_t duty_cycle = 0;
     79a:	b1 2c       	mov	r11, r1
    _delay_ms(1000);
    GLCD_voidClear();

    while (1)
    {
        if (new_measurement)
     79c:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <new_measurement>
     7a0:	88 23       	and	r24, r24
     7a2:	e1 f3       	breq	.-8      	; 0x79c <main+0x44>
        {
            new_measurement = 0;
     7a4:	10 92 44 02 	sts	0x0244, r1	; 0x800244 <new_measurement>

            /* ----- Compute Frequency & Duty Cycle ----- */
            uint32_t freq_hz = 0;
            if (period_ticks > 0)
     7a8:	80 91 45 02 	lds	r24, 0x0245	; 0x800245 <period_ticks>
     7ac:	90 91 46 02 	lds	r25, 0x0246	; 0x800246 <period_ticks+0x1>
     7b0:	89 2b       	or	r24, r25
     7b2:	79 f0       	breq	.+30     	; 0x7d2 <main+0x7a>
                freq_hz = (2000000UL / period_ticks); // 16MHz/8 = 2MHz tick rate
     7b4:	20 91 45 02 	lds	r18, 0x0245	; 0x800245 <period_ticks>
     7b8:	30 91 46 02 	lds	r19, 0x0246	; 0x800246 <period_ticks+0x1>
     7bc:	40 e0       	ldi	r20, 0x00	; 0
     7be:	50 e0       	ldi	r21, 0x00	; 0
     7c0:	60 e8       	ldi	r22, 0x80	; 128
     7c2:	74 e8       	ldi	r23, 0x84	; 132
     7c4:	8e e1       	ldi	r24, 0x1E	; 30
     7c6:	90 e0       	ldi	r25, 0x00	; 0
     7c8:	0e 94 57 07 	call	0xeae	; 0xeae <__udivmodsi4>
     7cc:	69 01       	movw	r12, r18
     7ce:	7a 01       	movw	r14, r20
     7d0:	03 c0       	rjmp	.+6      	; 0x7d8 <main+0x80>
        if (new_measurement)
        {
            new_measurement = 0;

            /* ----- Compute Frequency & Duty Cycle ----- */
            uint32_t freq_hz = 0;
     7d2:	c1 2c       	mov	r12, r1
     7d4:	d1 2c       	mov	r13, r1
     7d6:	76 01       	movw	r14, r12
            if (period_ticks > 0)
                freq_hz = (2000000UL / period_ticks); // 16MHz/8 = 2MHz tick rate

            if (period_ticks > 0)
     7d8:	80 91 45 02 	lds	r24, 0x0245	; 0x800245 <period_ticks>
     7dc:	90 91 46 02 	lds	r25, 0x0246	; 0x800246 <period_ticks+0x1>
     7e0:	89 2b       	or	r24, r25
     7e2:	c1 f0       	breq	.+48     	; 0x814 <__DATA_REGION_LENGTH__+0x14>
            {
                duty_cycle = (uint8_t)((pulse_high_ticks * 100UL) / period_ticks);
     7e4:	20 91 47 02 	lds	r18, 0x0247	; 0x800247 <pulse_high_ticks>
     7e8:	30 91 48 02 	lds	r19, 0x0248	; 0x800248 <pulse_high_ticks+0x1>
     7ec:	a4 e6       	ldi	r26, 0x64	; 100
     7ee:	b0 e0       	ldi	r27, 0x00	; 0
     7f0:	0e 94 79 07 	call	0xef2	; 0xef2 <__umulhisi3>
     7f4:	20 91 45 02 	lds	r18, 0x0245	; 0x800245 <period_ticks>
     7f8:	30 91 46 02 	lds	r19, 0x0246	; 0x800246 <period_ticks+0x1>
     7fc:	40 e0       	ldi	r20, 0x00	; 0
     7fe:	50 e0       	ldi	r21, 0x00	; 0
     800:	0e 94 57 07 	call	0xeae	; 0xeae <__udivmodsi4>
     804:	b2 2e       	mov	r11, r18
                if (duty_cycle > 100) duty_cycle = 100;
     806:	24 e6       	ldi	r18, 0x64	; 100
     808:	2b 15       	cp	r18, r11
     80a:	20 f4       	brcc	.+8      	; 0x814 <__DATA_REGION_LENGTH__+0x14>
     80c:	0f 2e       	mov	r0, r31
     80e:	f4 e6       	ldi	r31, 0x64	; 100
     810:	bf 2e       	mov	r11, r31
     812:	f0 2d       	mov	r31, r0
            }

            /* ----- Compute Period ----- */
            uint32_t period_us = (uint32_t)(period_ticks * 0.5); // 0.5 µs per tick
     814:	60 91 45 02 	lds	r22, 0x0245	; 0x800245 <period_ticks>
     818:	70 91 46 02 	lds	r23, 0x0246	; 0x800246 <period_ticks+0x1>
     81c:	80 e0       	ldi	r24, 0x00	; 0
     81e:	90 e0       	ldi	r25, 0x00	; 0
     820:	0e 94 48 06 	call	0xc90	; 0xc90 <__floatunsisf>
     824:	20 e0       	ldi	r18, 0x00	; 0
     826:	30 e0       	ldi	r19, 0x00	; 0
     828:	40 e0       	ldi	r20, 0x00	; 0
     82a:	5f e3       	ldi	r21, 0x3F	; 63
     82c:	0e 94 d6 06 	call	0xdac	; 0xdac <__mulsf3>
     830:	0e 94 19 06 	call	0xc32	; 0xc32 <__fixunssfsi>
            uint32_t period_ms_int = period_us / 1000;
     834:	0f 2e       	mov	r0, r31
     836:	f8 ee       	ldi	r31, 0xE8	; 232
     838:	2f 2e       	mov	r2, r31
     83a:	f3 e0       	ldi	r31, 0x03	; 3
     83c:	3f 2e       	mov	r3, r31
     83e:	41 2c       	mov	r4, r1
     840:	51 2c       	mov	r5, r1
     842:	f0 2d       	mov	r31, r0
     844:	a2 01       	movw	r20, r4
     846:	91 01       	movw	r18, r2
     848:	0e 94 57 07 	call	0xeae	; 0xeae <__udivmodsi4>
     84c:	29 a3       	std	Y+33, r18	; 0x21
     84e:	a3 2e       	mov	r10, r19
     850:	94 2e       	mov	r9, r20
     852:	85 2e       	mov	r8, r21
     854:	76 2e       	mov	r7, r22
     856:	67 2e       	mov	r6, r23
            uint16_t period_ms_dec = period_us % 1000;

            /* ----- Display Results (clear only text area) ----- */
            Clear_TextArea();
     858:	0e 94 89 03 	call	0x712	; 0x712 <Clear_TextArea>

            uint32_t freq_khz_int = freq_hz / 1000;
     85c:	c7 01       	movw	r24, r14
     85e:	b6 01       	movw	r22, r12
     860:	a2 01       	movw	r20, r4
     862:	91 01       	movw	r18, r2
     864:	0e 94 57 07 	call	0xeae	; 0xeae <__udivmodsi4>
     868:	12 2f       	mov	r17, r18
     86a:	03 2f       	mov	r16, r19
     86c:	54 2e       	mov	r5, r20
     86e:	45 2e       	mov	r4, r21
     870:	36 2e       	mov	r3, r22
     872:	27 2e       	mov	r2, r23
            uint16_t freq_khz_dec = freq_hz % 1000;

            GLCD_voidGotoXY(0, 0);
     874:	60 e0       	ldi	r22, 0x00	; 0
     876:	80 e0       	ldi	r24, 0x00	; 0
     878:	0e 94 c7 00 	call	0x18e	; 0x18e <GLCD_voidGotoXY>
            sprintf(buf, "FREQ=%lu.%03uKHZ", freq_khz_int, freq_khz_dec);
     87c:	2f 92       	push	r2
     87e:	3f 92       	push	r3
     880:	4f 92       	push	r4
     882:	5f 92       	push	r5
     884:	0f 93       	push	r16
     886:	1f 93       	push	r17
     888:	84 e9       	ldi	r24, 0x94	; 148
     88a:	91 e0       	ldi	r25, 0x01	; 1
     88c:	9f 93       	push	r25
     88e:	8f 93       	push	r24
     890:	8e 01       	movw	r16, r28
     892:	0f 5f       	subi	r16, 0xFF	; 255
     894:	1f 4f       	sbci	r17, 0xFF	; 255
     896:	1f 93       	push	r17
     898:	0f 93       	push	r16
     89a:	0e 94 9c 07 	call	0xf38	; 0xf38 <sprintf>
            GLCD_voidDisplayString((uint8_t *)buf);
     89e:	c8 01       	movw	r24, r16
     8a0:	0e 94 65 01 	call	0x2ca	; 0x2ca <GLCD_voidDisplayString>

            GLCD_voidGotoXY(1, 80);
     8a4:	60 e5       	ldi	r22, 0x50	; 80
     8a6:	81 e0       	ldi	r24, 0x01	; 1
     8a8:	0e 94 c7 00 	call	0x18e	; 0x18e <GLCD_voidGotoXY>
            sprintf(buf, "DUTY=%u%%", duty_cycle);
     8ac:	1f 92       	push	r1
     8ae:	bf 92       	push	r11
     8b0:	85 ea       	ldi	r24, 0xA5	; 165
     8b2:	91 e0       	ldi	r25, 0x01	; 1
     8b4:	9f 93       	push	r25
     8b6:	8f 93       	push	r24
     8b8:	1f 93       	push	r17
     8ba:	0f 93       	push	r16
     8bc:	0e 94 9c 07 	call	0xf38	; 0xf38 <sprintf>
            GLCD_voidDisplayString((uint8_t *)buf);
     8c0:	c8 01       	movw	r24, r16
     8c2:	0e 94 65 01 	call	0x2ca	; 0x2ca <GLCD_voidDisplayString>

            GLCD_voidGotoXY(2, 0);
     8c6:	60 e0       	ldi	r22, 0x00	; 0
     8c8:	82 e0       	ldi	r24, 0x02	; 2
     8ca:	0e 94 c7 00 	call	0x18e	; 0x18e <GLCD_voidGotoXY>
            sprintf(buf, "TIME=%lu.%03uMS", period_ms_int, period_ms_dec);
     8ce:	6f 92       	push	r6
     8d0:	7f 92       	push	r7
     8d2:	8f 92       	push	r8
     8d4:	9f 92       	push	r9
     8d6:	af 92       	push	r10
     8d8:	89 a1       	ldd	r24, Y+33	; 0x21
     8da:	8f 93       	push	r24
     8dc:	8f ea       	ldi	r24, 0xAF	; 175
     8de:	91 e0       	ldi	r25, 0x01	; 1
     8e0:	9f 93       	push	r25
     8e2:	8f 93       	push	r24
     8e4:	1f 93       	push	r17
     8e6:	0f 93       	push	r16
     8e8:	0e 94 9c 07 	call	0xf38	; 0xf38 <sprintf>
            GLCD_voidDisplayString((uint8_t *)buf);
     8ec:	c8 01       	movw	r24, r16
     8ee:	0e 94 65 01 	call	0x2ca	; 0x2ca <GLCD_voidDisplayString>
            //GLCD_voidGotoXY(3, 0);
            //sprintf(buf, "TICKS=%lu", (uint32_t)period_ticks);
            //GLCD_voidDisplayString((uint8_t *)buf);

            /* Draw waveform */
            Draw_Waveform(duty_cycle, freq_hz);
     8f2:	c7 01       	movw	r24, r14
     8f4:	b6 01       	movw	r22, r12
     8f6:	0e 94 48 06 	call	0xc90	; 0xc90 <__floatunsisf>
     8fa:	6b 01       	movw	r12, r22
     8fc:	7c 01       	movw	r14, r24
     8fe:	6b 2d       	mov	r22, r11
     900:	70 e0       	ldi	r23, 0x00	; 0
     902:	80 e0       	ldi	r24, 0x00	; 0
     904:	90 e0       	ldi	r25, 0x00	; 0
     906:	0e 94 48 06 	call	0xc90	; 0xc90 <__floatunsisf>
     90a:	a7 01       	movw	r20, r14
     90c:	96 01       	movw	r18, r12
     90e:	0e 94 78 02 	call	0x4f0	; 0x4f0 <Draw_Waveform>
     912:	0f b6       	in	r0, 0x3f	; 63
     914:	f8 94       	cli
     916:	de bf       	out	0x3e, r29	; 62
     918:	0f be       	out	0x3f, r0	; 63
     91a:	cd bf       	out	0x3d, r28	; 61
     91c:	3f cf       	rjmp	.-386    	; 0x79c <main+0x44>

0000091e <DIO_voidSetPinDirection>:
	else
	{
		// Error handling for invalid pin number
	}
	return local_u8data;  // Return pin value (0 or 1)
}
     91e:	68 30       	cpi	r22, 0x08	; 8
     920:	08 f0       	brcs	.+2      	; 0x924 <DIO_voidSetPinDirection+0x6>
     922:	6f c0       	rjmp	.+222    	; 0xa02 <DIO_voidSetPinDirection+0xe4>
     924:	41 30       	cpi	r20, 0x01	; 1
     926:	a1 f5       	brne	.+104    	; 0x990 <DIO_voidSetPinDirection+0x72>
     928:	81 30       	cpi	r24, 0x01	; 1
     92a:	89 f0       	breq	.+34     	; 0x94e <DIO_voidSetPinDirection+0x30>
     92c:	28 f0       	brcs	.+10     	; 0x938 <DIO_voidSetPinDirection+0x1a>
     92e:	82 30       	cpi	r24, 0x02	; 2
     930:	c9 f0       	breq	.+50     	; 0x964 <DIO_voidSetPinDirection+0x46>
     932:	83 30       	cpi	r24, 0x03	; 3
     934:	11 f1       	breq	.+68     	; 0x97a <DIO_voidSetPinDirection+0x5c>
     936:	08 95       	ret
     938:	2a b3       	in	r18, 0x1a	; 26
     93a:	81 e0       	ldi	r24, 0x01	; 1
     93c:	90 e0       	ldi	r25, 0x00	; 0
     93e:	02 c0       	rjmp	.+4      	; 0x944 <DIO_voidSetPinDirection+0x26>
     940:	88 0f       	add	r24, r24
     942:	99 1f       	adc	r25, r25
     944:	6a 95       	dec	r22
     946:	e2 f7       	brpl	.-8      	; 0x940 <DIO_voidSetPinDirection+0x22>
     948:	82 2b       	or	r24, r18
     94a:	8a bb       	out	0x1a, r24	; 26
     94c:	08 95       	ret
     94e:	27 b3       	in	r18, 0x17	; 23
     950:	81 e0       	ldi	r24, 0x01	; 1
     952:	90 e0       	ldi	r25, 0x00	; 0
     954:	02 c0       	rjmp	.+4      	; 0x95a <DIO_voidSetPinDirection+0x3c>
     956:	88 0f       	add	r24, r24
     958:	99 1f       	adc	r25, r25
     95a:	6a 95       	dec	r22
     95c:	e2 f7       	brpl	.-8      	; 0x956 <DIO_voidSetPinDirection+0x38>
     95e:	82 2b       	or	r24, r18
     960:	87 bb       	out	0x17, r24	; 23
     962:	08 95       	ret
     964:	24 b3       	in	r18, 0x14	; 20
     966:	81 e0       	ldi	r24, 0x01	; 1
     968:	90 e0       	ldi	r25, 0x00	; 0
     96a:	02 c0       	rjmp	.+4      	; 0x970 <DIO_voidSetPinDirection+0x52>
     96c:	88 0f       	add	r24, r24
     96e:	99 1f       	adc	r25, r25
     970:	6a 95       	dec	r22
     972:	e2 f7       	brpl	.-8      	; 0x96c <DIO_voidSetPinDirection+0x4e>
     974:	82 2b       	or	r24, r18
     976:	84 bb       	out	0x14, r24	; 20
     978:	08 95       	ret
     97a:	21 b3       	in	r18, 0x11	; 17
     97c:	81 e0       	ldi	r24, 0x01	; 1
     97e:	90 e0       	ldi	r25, 0x00	; 0
     980:	02 c0       	rjmp	.+4      	; 0x986 <DIO_voidSetPinDirection+0x68>
     982:	88 0f       	add	r24, r24
     984:	99 1f       	adc	r25, r25
     986:	6a 95       	dec	r22
     988:	e2 f7       	brpl	.-8      	; 0x982 <DIO_voidSetPinDirection+0x64>
     98a:	82 2b       	or	r24, r18
     98c:	81 bb       	out	0x11, r24	; 17
     98e:	08 95       	ret
     990:	41 11       	cpse	r20, r1
     992:	37 c0       	rjmp	.+110    	; 0xa02 <DIO_voidSetPinDirection+0xe4>
     994:	81 30       	cpi	r24, 0x01	; 1
     996:	91 f0       	breq	.+36     	; 0x9bc <DIO_voidSetPinDirection+0x9e>
     998:	28 f0       	brcs	.+10     	; 0x9a4 <DIO_voidSetPinDirection+0x86>
     99a:	82 30       	cpi	r24, 0x02	; 2
     99c:	d9 f0       	breq	.+54     	; 0x9d4 <DIO_voidSetPinDirection+0xb6>
     99e:	83 30       	cpi	r24, 0x03	; 3
     9a0:	29 f1       	breq	.+74     	; 0x9ec <DIO_voidSetPinDirection+0xce>
     9a2:	08 95       	ret
     9a4:	2a b3       	in	r18, 0x1a	; 26
     9a6:	81 e0       	ldi	r24, 0x01	; 1
     9a8:	90 e0       	ldi	r25, 0x00	; 0
     9aa:	02 c0       	rjmp	.+4      	; 0x9b0 <DIO_voidSetPinDirection+0x92>
     9ac:	88 0f       	add	r24, r24
     9ae:	99 1f       	adc	r25, r25
     9b0:	6a 95       	dec	r22
     9b2:	e2 f7       	brpl	.-8      	; 0x9ac <DIO_voidSetPinDirection+0x8e>
     9b4:	80 95       	com	r24
     9b6:	82 23       	and	r24, r18
     9b8:	8a bb       	out	0x1a, r24	; 26
     9ba:	08 95       	ret
     9bc:	27 b3       	in	r18, 0x17	; 23
     9be:	81 e0       	ldi	r24, 0x01	; 1
     9c0:	90 e0       	ldi	r25, 0x00	; 0
     9c2:	02 c0       	rjmp	.+4      	; 0x9c8 <DIO_voidSetPinDirection+0xaa>
     9c4:	88 0f       	add	r24, r24
     9c6:	99 1f       	adc	r25, r25
     9c8:	6a 95       	dec	r22
     9ca:	e2 f7       	brpl	.-8      	; 0x9c4 <DIO_voidSetPinDirection+0xa6>
     9cc:	80 95       	com	r24
     9ce:	82 23       	and	r24, r18
     9d0:	87 bb       	out	0x17, r24	; 23
     9d2:	08 95       	ret
     9d4:	24 b3       	in	r18, 0x14	; 20
     9d6:	81 e0       	ldi	r24, 0x01	; 1
     9d8:	90 e0       	ldi	r25, 0x00	; 0
     9da:	02 c0       	rjmp	.+4      	; 0x9e0 <DIO_voidSetPinDirection+0xc2>
     9dc:	88 0f       	add	r24, r24
     9de:	99 1f       	adc	r25, r25
     9e0:	6a 95       	dec	r22
     9e2:	e2 f7       	brpl	.-8      	; 0x9dc <DIO_voidSetPinDirection+0xbe>
     9e4:	80 95       	com	r24
     9e6:	82 23       	and	r24, r18
     9e8:	84 bb       	out	0x14, r24	; 20
     9ea:	08 95       	ret
     9ec:	21 b3       	in	r18, 0x11	; 17
     9ee:	81 e0       	ldi	r24, 0x01	; 1
     9f0:	90 e0       	ldi	r25, 0x00	; 0
     9f2:	02 c0       	rjmp	.+4      	; 0x9f8 <DIO_voidSetPinDirection+0xda>
     9f4:	88 0f       	add	r24, r24
     9f6:	99 1f       	adc	r25, r25
     9f8:	6a 95       	dec	r22
     9fa:	e2 f7       	brpl	.-8      	; 0x9f4 <DIO_voidSetPinDirection+0xd6>
     9fc:	80 95       	com	r24
     9fe:	82 23       	and	r24, r18
     a00:	81 bb       	out	0x11, r24	; 17
     a02:	08 95       	ret

00000a04 <DIO_voidSetPinValue>:
     a04:	68 30       	cpi	r22, 0x08	; 8
     a06:	08 f0       	brcs	.+2      	; 0xa0a <DIO_voidSetPinValue+0x6>
     a08:	6f c0       	rjmp	.+222    	; 0xae8 <DIO_voidSetPinValue+0xe4>
     a0a:	41 30       	cpi	r20, 0x01	; 1
     a0c:	a1 f5       	brne	.+104    	; 0xa76 <DIO_voidSetPinValue+0x72>
     a0e:	81 30       	cpi	r24, 0x01	; 1
     a10:	89 f0       	breq	.+34     	; 0xa34 <DIO_voidSetPinValue+0x30>
     a12:	28 f0       	brcs	.+10     	; 0xa1e <DIO_voidSetPinValue+0x1a>
     a14:	82 30       	cpi	r24, 0x02	; 2
     a16:	c9 f0       	breq	.+50     	; 0xa4a <DIO_voidSetPinValue+0x46>
     a18:	83 30       	cpi	r24, 0x03	; 3
     a1a:	11 f1       	breq	.+68     	; 0xa60 <DIO_voidSetPinValue+0x5c>
     a1c:	08 95       	ret
     a1e:	2b b3       	in	r18, 0x1b	; 27
     a20:	81 e0       	ldi	r24, 0x01	; 1
     a22:	90 e0       	ldi	r25, 0x00	; 0
     a24:	02 c0       	rjmp	.+4      	; 0xa2a <DIO_voidSetPinValue+0x26>
     a26:	88 0f       	add	r24, r24
     a28:	99 1f       	adc	r25, r25
     a2a:	6a 95       	dec	r22
     a2c:	e2 f7       	brpl	.-8      	; 0xa26 <DIO_voidSetPinValue+0x22>
     a2e:	82 2b       	or	r24, r18
     a30:	8b bb       	out	0x1b, r24	; 27
     a32:	08 95       	ret
     a34:	28 b3       	in	r18, 0x18	; 24
     a36:	81 e0       	ldi	r24, 0x01	; 1
     a38:	90 e0       	ldi	r25, 0x00	; 0
     a3a:	02 c0       	rjmp	.+4      	; 0xa40 <DIO_voidSetPinValue+0x3c>
     a3c:	88 0f       	add	r24, r24
     a3e:	99 1f       	adc	r25, r25
     a40:	6a 95       	dec	r22
     a42:	e2 f7       	brpl	.-8      	; 0xa3c <DIO_voidSetPinValue+0x38>
     a44:	82 2b       	or	r24, r18
     a46:	88 bb       	out	0x18, r24	; 24
     a48:	08 95       	ret
     a4a:	25 b3       	in	r18, 0x15	; 21
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	90 e0       	ldi	r25, 0x00	; 0
     a50:	02 c0       	rjmp	.+4      	; 0xa56 <DIO_voidSetPinValue+0x52>
     a52:	88 0f       	add	r24, r24
     a54:	99 1f       	adc	r25, r25
     a56:	6a 95       	dec	r22
     a58:	e2 f7       	brpl	.-8      	; 0xa52 <DIO_voidSetPinValue+0x4e>
     a5a:	82 2b       	or	r24, r18
     a5c:	85 bb       	out	0x15, r24	; 21
     a5e:	08 95       	ret
     a60:	22 b3       	in	r18, 0x12	; 18
     a62:	81 e0       	ldi	r24, 0x01	; 1
     a64:	90 e0       	ldi	r25, 0x00	; 0
     a66:	02 c0       	rjmp	.+4      	; 0xa6c <DIO_voidSetPinValue+0x68>
     a68:	88 0f       	add	r24, r24
     a6a:	99 1f       	adc	r25, r25
     a6c:	6a 95       	dec	r22
     a6e:	e2 f7       	brpl	.-8      	; 0xa68 <DIO_voidSetPinValue+0x64>
     a70:	82 2b       	or	r24, r18
     a72:	82 bb       	out	0x12, r24	; 18
     a74:	08 95       	ret
     a76:	41 11       	cpse	r20, r1
     a78:	37 c0       	rjmp	.+110    	; 0xae8 <DIO_voidSetPinValue+0xe4>
     a7a:	81 30       	cpi	r24, 0x01	; 1
     a7c:	91 f0       	breq	.+36     	; 0xaa2 <DIO_voidSetPinValue+0x9e>
     a7e:	28 f0       	brcs	.+10     	; 0xa8a <DIO_voidSetPinValue+0x86>
     a80:	82 30       	cpi	r24, 0x02	; 2
     a82:	d9 f0       	breq	.+54     	; 0xaba <DIO_voidSetPinValue+0xb6>
     a84:	83 30       	cpi	r24, 0x03	; 3
     a86:	29 f1       	breq	.+74     	; 0xad2 <DIO_voidSetPinValue+0xce>
     a88:	08 95       	ret
     a8a:	2b b3       	in	r18, 0x1b	; 27
     a8c:	81 e0       	ldi	r24, 0x01	; 1
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	02 c0       	rjmp	.+4      	; 0xa96 <DIO_voidSetPinValue+0x92>
     a92:	88 0f       	add	r24, r24
     a94:	99 1f       	adc	r25, r25
     a96:	6a 95       	dec	r22
     a98:	e2 f7       	brpl	.-8      	; 0xa92 <DIO_voidSetPinValue+0x8e>
     a9a:	80 95       	com	r24
     a9c:	82 23       	and	r24, r18
     a9e:	8b bb       	out	0x1b, r24	; 27
     aa0:	08 95       	ret
     aa2:	28 b3       	in	r18, 0x18	; 24
     aa4:	81 e0       	ldi	r24, 0x01	; 1
     aa6:	90 e0       	ldi	r25, 0x00	; 0
     aa8:	02 c0       	rjmp	.+4      	; 0xaae <DIO_voidSetPinValue+0xaa>
     aaa:	88 0f       	add	r24, r24
     aac:	99 1f       	adc	r25, r25
     aae:	6a 95       	dec	r22
     ab0:	e2 f7       	brpl	.-8      	; 0xaaa <DIO_voidSetPinValue+0xa6>
     ab2:	80 95       	com	r24
     ab4:	82 23       	and	r24, r18
     ab6:	88 bb       	out	0x18, r24	; 24
     ab8:	08 95       	ret
     aba:	25 b3       	in	r18, 0x15	; 21
     abc:	81 e0       	ldi	r24, 0x01	; 1
     abe:	90 e0       	ldi	r25, 0x00	; 0
     ac0:	02 c0       	rjmp	.+4      	; 0xac6 <DIO_voidSetPinValue+0xc2>
     ac2:	88 0f       	add	r24, r24
     ac4:	99 1f       	adc	r25, r25
     ac6:	6a 95       	dec	r22
     ac8:	e2 f7       	brpl	.-8      	; 0xac2 <DIO_voidSetPinValue+0xbe>
     aca:	80 95       	com	r24
     acc:	82 23       	and	r24, r18
     ace:	85 bb       	out	0x15, r24	; 21
     ad0:	08 95       	ret
     ad2:	22 b3       	in	r18, 0x12	; 18
     ad4:	81 e0       	ldi	r24, 0x01	; 1
     ad6:	90 e0       	ldi	r25, 0x00	; 0
     ad8:	02 c0       	rjmp	.+4      	; 0xade <DIO_voidSetPinValue+0xda>
     ada:	88 0f       	add	r24, r24
     adc:	99 1f       	adc	r25, r25
     ade:	6a 95       	dec	r22
     ae0:	e2 f7       	brpl	.-8      	; 0xada <DIO_voidSetPinValue+0xd6>
     ae2:	80 95       	com	r24
     ae4:	82 23       	and	r24, r18
     ae6:	82 bb       	out	0x12, r24	; 18
     ae8:	08 95       	ret

00000aea <DIO_voidSetPortDirection>:
     aea:	81 30       	cpi	r24, 0x01	; 1
     aec:	41 f0       	breq	.+16     	; 0xafe <DIO_voidSetPortDirection+0x14>
     aee:	28 f0       	brcs	.+10     	; 0xafa <DIO_voidSetPortDirection+0x10>
     af0:	82 30       	cpi	r24, 0x02	; 2
     af2:	39 f0       	breq	.+14     	; 0xb02 <DIO_voidSetPortDirection+0x18>
     af4:	83 30       	cpi	r24, 0x03	; 3
     af6:	39 f0       	breq	.+14     	; 0xb06 <DIO_voidSetPortDirection+0x1c>
     af8:	08 95       	ret
     afa:	6a bb       	out	0x1a, r22	; 26
     afc:	08 95       	ret
     afe:	67 bb       	out	0x17, r22	; 23
     b00:	08 95       	ret
     b02:	64 bb       	out	0x14, r22	; 20
     b04:	08 95       	ret
     b06:	61 bb       	out	0x11, r22	; 17
     b08:	08 95       	ret

00000b0a <DIO_voidSetPortValue>:
     b0a:	81 30       	cpi	r24, 0x01	; 1
     b0c:	41 f0       	breq	.+16     	; 0xb1e <DIO_voidSetPortValue+0x14>
     b0e:	28 f0       	brcs	.+10     	; 0xb1a <DIO_voidSetPortValue+0x10>
     b10:	82 30       	cpi	r24, 0x02	; 2
     b12:	39 f0       	breq	.+14     	; 0xb22 <DIO_voidSetPortValue+0x18>
     b14:	83 30       	cpi	r24, 0x03	; 3
     b16:	39 f0       	breq	.+14     	; 0xb26 <DIO_voidSetPortValue+0x1c>
     b18:	08 95       	ret
     b1a:	6b bb       	out	0x1b, r22	; 27
     b1c:	08 95       	ret
     b1e:	68 bb       	out	0x18, r22	; 24
     b20:	08 95       	ret
     b22:	65 bb       	out	0x15, r22	; 21
     b24:	08 95       	ret
     b26:	62 bb       	out	0x12, r22	; 18
     b28:	08 95       	ret

00000b2a <DIO_u8GetPortValue>:
u8 DIO_u8GetPortValue(u8 Copy_u8PortID)
{
	u8 local_u8portData = 0;  // Variable to store port value
	
	// Read entire PIN register based on port
	switch(Copy_u8PortID)
     b2a:	81 30       	cpi	r24, 0x01	; 1
     b2c:	41 f0       	breq	.+16     	; 0xb3e <DIO_u8GetPortValue+0x14>
     b2e:	28 f0       	brcs	.+10     	; 0xb3a <DIO_u8GetPortValue+0x10>
     b30:	82 30       	cpi	r24, 0x02	; 2
     b32:	39 f0       	breq	.+14     	; 0xb42 <DIO_u8GetPortValue+0x18>
     b34:	83 30       	cpi	r24, 0x03	; 3
     b36:	39 f0       	breq	.+14     	; 0xb46 <DIO_u8GetPortValue+0x1c>
     b38:	08 c0       	rjmp	.+16     	; 0xb4a <DIO_u8GetPortValue+0x20>
	{
		case DIO_PORTA: local_u8portData = DIO_PINA_REG; break;  // Read Port A
     b3a:	89 b3       	in	r24, 0x19	; 25
     b3c:	08 95       	ret
		case DIO_PORTB: local_u8portData = DIO_PINB_REG; break;  // Read Port B
     b3e:	86 b3       	in	r24, 0x16	; 22
     b40:	08 95       	ret
		case DIO_PORTC: local_u8portData = DIO_PINC_REG; break;  // Read Port C
     b42:	83 b3       	in	r24, 0x13	; 19
     b44:	08 95       	ret
		case DIO_PORTD: local_u8portData = DIO_PIND_REG; break;  // Read Port D
     b46:	80 b3       	in	r24, 0x10	; 16
     b48:	08 95       	ret
}

/* Read entire port value */
u8 DIO_u8GetPortValue(u8 Copy_u8PortID)
{
	u8 local_u8portData = 0;  // Variable to store port value
     b4a:	80 e0       	ldi	r24, 0x00	; 0
		case DIO_PORTC: local_u8portData = DIO_PINC_REG; break;  // Read Port C
		case DIO_PORTD: local_u8portData = DIO_PIND_REG; break;  // Read Port D
		default: break;  // Error handling for invalid port
	}
	return local_u8portData;  // Return port value (0-255)
}
     b4c:	08 95       	ret

00000b4e <__divsf3>:
     b4e:	0e 94 bb 05 	call	0xb76	; 0xb76 <__divsf3x>
     b52:	0c 94 9c 06 	jmp	0xd38	; 0xd38 <__fp_round>
     b56:	0e 94 95 06 	call	0xd2a	; 0xd2a <__fp_pscB>
     b5a:	58 f0       	brcs	.+22     	; 0xb72 <__divsf3+0x24>
     b5c:	0e 94 8e 06 	call	0xd1c	; 0xd1c <__fp_pscA>
     b60:	40 f0       	brcs	.+16     	; 0xb72 <__divsf3+0x24>
     b62:	29 f4       	brne	.+10     	; 0xb6e <__divsf3+0x20>
     b64:	5f 3f       	cpi	r21, 0xFF	; 255
     b66:	29 f0       	breq	.+10     	; 0xb72 <__divsf3+0x24>
     b68:	0c 94 85 06 	jmp	0xd0a	; 0xd0a <__fp_inf>
     b6c:	51 11       	cpse	r21, r1
     b6e:	0c 94 d0 06 	jmp	0xda0	; 0xda0 <__fp_szero>
     b72:	0c 94 8b 06 	jmp	0xd16	; 0xd16 <__fp_nan>

00000b76 <__divsf3x>:
     b76:	0e 94 ad 06 	call	0xd5a	; 0xd5a <__fp_split3>
     b7a:	68 f3       	brcs	.-38     	; 0xb56 <__divsf3+0x8>

00000b7c <__divsf3_pse>:
     b7c:	99 23       	and	r25, r25
     b7e:	b1 f3       	breq	.-20     	; 0xb6c <__divsf3+0x1e>
     b80:	55 23       	and	r21, r21
     b82:	91 f3       	breq	.-28     	; 0xb68 <__divsf3+0x1a>
     b84:	95 1b       	sub	r25, r21
     b86:	55 0b       	sbc	r21, r21
     b88:	bb 27       	eor	r27, r27
     b8a:	aa 27       	eor	r26, r26
     b8c:	62 17       	cp	r22, r18
     b8e:	73 07       	cpc	r23, r19
     b90:	84 07       	cpc	r24, r20
     b92:	38 f0       	brcs	.+14     	; 0xba2 <__divsf3_pse+0x26>
     b94:	9f 5f       	subi	r25, 0xFF	; 255
     b96:	5f 4f       	sbci	r21, 0xFF	; 255
     b98:	22 0f       	add	r18, r18
     b9a:	33 1f       	adc	r19, r19
     b9c:	44 1f       	adc	r20, r20
     b9e:	aa 1f       	adc	r26, r26
     ba0:	a9 f3       	breq	.-22     	; 0xb8c <__divsf3_pse+0x10>
     ba2:	35 d0       	rcall	.+106    	; 0xc0e <__divsf3_pse+0x92>
     ba4:	0e 2e       	mov	r0, r30
     ba6:	3a f0       	brmi	.+14     	; 0xbb6 <__divsf3_pse+0x3a>
     ba8:	e0 e8       	ldi	r30, 0x80	; 128
     baa:	32 d0       	rcall	.+100    	; 0xc10 <__divsf3_pse+0x94>
     bac:	91 50       	subi	r25, 0x01	; 1
     bae:	50 40       	sbci	r21, 0x00	; 0
     bb0:	e6 95       	lsr	r30
     bb2:	00 1c       	adc	r0, r0
     bb4:	ca f7       	brpl	.-14     	; 0xba8 <__divsf3_pse+0x2c>
     bb6:	2b d0       	rcall	.+86     	; 0xc0e <__divsf3_pse+0x92>
     bb8:	fe 2f       	mov	r31, r30
     bba:	29 d0       	rcall	.+82     	; 0xc0e <__divsf3_pse+0x92>
     bbc:	66 0f       	add	r22, r22
     bbe:	77 1f       	adc	r23, r23
     bc0:	88 1f       	adc	r24, r24
     bc2:	bb 1f       	adc	r27, r27
     bc4:	26 17       	cp	r18, r22
     bc6:	37 07       	cpc	r19, r23
     bc8:	48 07       	cpc	r20, r24
     bca:	ab 07       	cpc	r26, r27
     bcc:	b0 e8       	ldi	r27, 0x80	; 128
     bce:	09 f0       	breq	.+2      	; 0xbd2 <__divsf3_pse+0x56>
     bd0:	bb 0b       	sbc	r27, r27
     bd2:	80 2d       	mov	r24, r0
     bd4:	bf 01       	movw	r22, r30
     bd6:	ff 27       	eor	r31, r31
     bd8:	93 58       	subi	r25, 0x83	; 131
     bda:	5f 4f       	sbci	r21, 0xFF	; 255
     bdc:	3a f0       	brmi	.+14     	; 0xbec <__divsf3_pse+0x70>
     bde:	9e 3f       	cpi	r25, 0xFE	; 254
     be0:	51 05       	cpc	r21, r1
     be2:	78 f0       	brcs	.+30     	; 0xc02 <__divsf3_pse+0x86>
     be4:	0c 94 85 06 	jmp	0xd0a	; 0xd0a <__fp_inf>
     be8:	0c 94 d0 06 	jmp	0xda0	; 0xda0 <__fp_szero>
     bec:	5f 3f       	cpi	r21, 0xFF	; 255
     bee:	e4 f3       	brlt	.-8      	; 0xbe8 <__divsf3_pse+0x6c>
     bf0:	98 3e       	cpi	r25, 0xE8	; 232
     bf2:	d4 f3       	brlt	.-12     	; 0xbe8 <__divsf3_pse+0x6c>
     bf4:	86 95       	lsr	r24
     bf6:	77 95       	ror	r23
     bf8:	67 95       	ror	r22
     bfa:	b7 95       	ror	r27
     bfc:	f7 95       	ror	r31
     bfe:	9f 5f       	subi	r25, 0xFF	; 255
     c00:	c9 f7       	brne	.-14     	; 0xbf4 <__divsf3_pse+0x78>
     c02:	88 0f       	add	r24, r24
     c04:	91 1d       	adc	r25, r1
     c06:	96 95       	lsr	r25
     c08:	87 95       	ror	r24
     c0a:	97 f9       	bld	r25, 7
     c0c:	08 95       	ret
     c0e:	e1 e0       	ldi	r30, 0x01	; 1
     c10:	66 0f       	add	r22, r22
     c12:	77 1f       	adc	r23, r23
     c14:	88 1f       	adc	r24, r24
     c16:	bb 1f       	adc	r27, r27
     c18:	62 17       	cp	r22, r18
     c1a:	73 07       	cpc	r23, r19
     c1c:	84 07       	cpc	r24, r20
     c1e:	ba 07       	cpc	r27, r26
     c20:	20 f0       	brcs	.+8      	; 0xc2a <__divsf3_pse+0xae>
     c22:	62 1b       	sub	r22, r18
     c24:	73 0b       	sbc	r23, r19
     c26:	84 0b       	sbc	r24, r20
     c28:	ba 0b       	sbc	r27, r26
     c2a:	ee 1f       	adc	r30, r30
     c2c:	88 f7       	brcc	.-30     	; 0xc10 <__divsf3_pse+0x94>
     c2e:	e0 95       	com	r30
     c30:	08 95       	ret

00000c32 <__fixunssfsi>:
     c32:	0e 94 b5 06 	call	0xd6a	; 0xd6a <__fp_splitA>
     c36:	88 f0       	brcs	.+34     	; 0xc5a <__fixunssfsi+0x28>
     c38:	9f 57       	subi	r25, 0x7F	; 127
     c3a:	98 f0       	brcs	.+38     	; 0xc62 <__fixunssfsi+0x30>
     c3c:	b9 2f       	mov	r27, r25
     c3e:	99 27       	eor	r25, r25
     c40:	b7 51       	subi	r27, 0x17	; 23
     c42:	b0 f0       	brcs	.+44     	; 0xc70 <__fixunssfsi+0x3e>
     c44:	e1 f0       	breq	.+56     	; 0xc7e <__fixunssfsi+0x4c>
     c46:	66 0f       	add	r22, r22
     c48:	77 1f       	adc	r23, r23
     c4a:	88 1f       	adc	r24, r24
     c4c:	99 1f       	adc	r25, r25
     c4e:	1a f0       	brmi	.+6      	; 0xc56 <__fixunssfsi+0x24>
     c50:	ba 95       	dec	r27
     c52:	c9 f7       	brne	.-14     	; 0xc46 <__fixunssfsi+0x14>
     c54:	14 c0       	rjmp	.+40     	; 0xc7e <__fixunssfsi+0x4c>
     c56:	b1 30       	cpi	r27, 0x01	; 1
     c58:	91 f0       	breq	.+36     	; 0xc7e <__fixunssfsi+0x4c>
     c5a:	0e 94 cf 06 	call	0xd9e	; 0xd9e <__fp_zero>
     c5e:	b1 e0       	ldi	r27, 0x01	; 1
     c60:	08 95       	ret
     c62:	0c 94 cf 06 	jmp	0xd9e	; 0xd9e <__fp_zero>
     c66:	67 2f       	mov	r22, r23
     c68:	78 2f       	mov	r23, r24
     c6a:	88 27       	eor	r24, r24
     c6c:	b8 5f       	subi	r27, 0xF8	; 248
     c6e:	39 f0       	breq	.+14     	; 0xc7e <__fixunssfsi+0x4c>
     c70:	b9 3f       	cpi	r27, 0xF9	; 249
     c72:	cc f3       	brlt	.-14     	; 0xc66 <__fixunssfsi+0x34>
     c74:	86 95       	lsr	r24
     c76:	77 95       	ror	r23
     c78:	67 95       	ror	r22
     c7a:	b3 95       	inc	r27
     c7c:	d9 f7       	brne	.-10     	; 0xc74 <__fixunssfsi+0x42>
     c7e:	3e f4       	brtc	.+14     	; 0xc8e <__fixunssfsi+0x5c>
     c80:	90 95       	com	r25
     c82:	80 95       	com	r24
     c84:	70 95       	com	r23
     c86:	61 95       	neg	r22
     c88:	7f 4f       	sbci	r23, 0xFF	; 255
     c8a:	8f 4f       	sbci	r24, 0xFF	; 255
     c8c:	9f 4f       	sbci	r25, 0xFF	; 255
     c8e:	08 95       	ret

00000c90 <__floatunsisf>:
     c90:	e8 94       	clt
     c92:	09 c0       	rjmp	.+18     	; 0xca6 <__floatsisf+0x12>

00000c94 <__floatsisf>:
     c94:	97 fb       	bst	r25, 7
     c96:	3e f4       	brtc	.+14     	; 0xca6 <__floatsisf+0x12>
     c98:	90 95       	com	r25
     c9a:	80 95       	com	r24
     c9c:	70 95       	com	r23
     c9e:	61 95       	neg	r22
     ca0:	7f 4f       	sbci	r23, 0xFF	; 255
     ca2:	8f 4f       	sbci	r24, 0xFF	; 255
     ca4:	9f 4f       	sbci	r25, 0xFF	; 255
     ca6:	99 23       	and	r25, r25
     ca8:	a9 f0       	breq	.+42     	; 0xcd4 <__floatsisf+0x40>
     caa:	f9 2f       	mov	r31, r25
     cac:	96 e9       	ldi	r25, 0x96	; 150
     cae:	bb 27       	eor	r27, r27
     cb0:	93 95       	inc	r25
     cb2:	f6 95       	lsr	r31
     cb4:	87 95       	ror	r24
     cb6:	77 95       	ror	r23
     cb8:	67 95       	ror	r22
     cba:	b7 95       	ror	r27
     cbc:	f1 11       	cpse	r31, r1
     cbe:	f8 cf       	rjmp	.-16     	; 0xcb0 <__floatsisf+0x1c>
     cc0:	fa f4       	brpl	.+62     	; 0xd00 <__floatsisf+0x6c>
     cc2:	bb 0f       	add	r27, r27
     cc4:	11 f4       	brne	.+4      	; 0xcca <__floatsisf+0x36>
     cc6:	60 ff       	sbrs	r22, 0
     cc8:	1b c0       	rjmp	.+54     	; 0xd00 <__floatsisf+0x6c>
     cca:	6f 5f       	subi	r22, 0xFF	; 255
     ccc:	7f 4f       	sbci	r23, 0xFF	; 255
     cce:	8f 4f       	sbci	r24, 0xFF	; 255
     cd0:	9f 4f       	sbci	r25, 0xFF	; 255
     cd2:	16 c0       	rjmp	.+44     	; 0xd00 <__floatsisf+0x6c>
     cd4:	88 23       	and	r24, r24
     cd6:	11 f0       	breq	.+4      	; 0xcdc <__floatsisf+0x48>
     cd8:	96 e9       	ldi	r25, 0x96	; 150
     cda:	11 c0       	rjmp	.+34     	; 0xcfe <__floatsisf+0x6a>
     cdc:	77 23       	and	r23, r23
     cde:	21 f0       	breq	.+8      	; 0xce8 <__floatsisf+0x54>
     ce0:	9e e8       	ldi	r25, 0x8E	; 142
     ce2:	87 2f       	mov	r24, r23
     ce4:	76 2f       	mov	r23, r22
     ce6:	05 c0       	rjmp	.+10     	; 0xcf2 <__floatsisf+0x5e>
     ce8:	66 23       	and	r22, r22
     cea:	71 f0       	breq	.+28     	; 0xd08 <__floatsisf+0x74>
     cec:	96 e8       	ldi	r25, 0x86	; 134
     cee:	86 2f       	mov	r24, r22
     cf0:	70 e0       	ldi	r23, 0x00	; 0
     cf2:	60 e0       	ldi	r22, 0x00	; 0
     cf4:	2a f0       	brmi	.+10     	; 0xd00 <__floatsisf+0x6c>
     cf6:	9a 95       	dec	r25
     cf8:	66 0f       	add	r22, r22
     cfa:	77 1f       	adc	r23, r23
     cfc:	88 1f       	adc	r24, r24
     cfe:	da f7       	brpl	.-10     	; 0xcf6 <__floatsisf+0x62>
     d00:	88 0f       	add	r24, r24
     d02:	96 95       	lsr	r25
     d04:	87 95       	ror	r24
     d06:	97 f9       	bld	r25, 7
     d08:	08 95       	ret

00000d0a <__fp_inf>:
     d0a:	97 f9       	bld	r25, 7
     d0c:	9f 67       	ori	r25, 0x7F	; 127
     d0e:	80 e8       	ldi	r24, 0x80	; 128
     d10:	70 e0       	ldi	r23, 0x00	; 0
     d12:	60 e0       	ldi	r22, 0x00	; 0
     d14:	08 95       	ret

00000d16 <__fp_nan>:
     d16:	9f ef       	ldi	r25, 0xFF	; 255
     d18:	80 ec       	ldi	r24, 0xC0	; 192
     d1a:	08 95       	ret

00000d1c <__fp_pscA>:
     d1c:	00 24       	eor	r0, r0
     d1e:	0a 94       	dec	r0
     d20:	16 16       	cp	r1, r22
     d22:	17 06       	cpc	r1, r23
     d24:	18 06       	cpc	r1, r24
     d26:	09 06       	cpc	r0, r25
     d28:	08 95       	ret

00000d2a <__fp_pscB>:
     d2a:	00 24       	eor	r0, r0
     d2c:	0a 94       	dec	r0
     d2e:	12 16       	cp	r1, r18
     d30:	13 06       	cpc	r1, r19
     d32:	14 06       	cpc	r1, r20
     d34:	05 06       	cpc	r0, r21
     d36:	08 95       	ret

00000d38 <__fp_round>:
     d38:	09 2e       	mov	r0, r25
     d3a:	03 94       	inc	r0
     d3c:	00 0c       	add	r0, r0
     d3e:	11 f4       	brne	.+4      	; 0xd44 <__fp_round+0xc>
     d40:	88 23       	and	r24, r24
     d42:	52 f0       	brmi	.+20     	; 0xd58 <__fp_round+0x20>
     d44:	bb 0f       	add	r27, r27
     d46:	40 f4       	brcc	.+16     	; 0xd58 <__fp_round+0x20>
     d48:	bf 2b       	or	r27, r31
     d4a:	11 f4       	brne	.+4      	; 0xd50 <__fp_round+0x18>
     d4c:	60 ff       	sbrs	r22, 0
     d4e:	04 c0       	rjmp	.+8      	; 0xd58 <__fp_round+0x20>
     d50:	6f 5f       	subi	r22, 0xFF	; 255
     d52:	7f 4f       	sbci	r23, 0xFF	; 255
     d54:	8f 4f       	sbci	r24, 0xFF	; 255
     d56:	9f 4f       	sbci	r25, 0xFF	; 255
     d58:	08 95       	ret

00000d5a <__fp_split3>:
     d5a:	57 fd       	sbrc	r21, 7
     d5c:	90 58       	subi	r25, 0x80	; 128
     d5e:	44 0f       	add	r20, r20
     d60:	55 1f       	adc	r21, r21
     d62:	59 f0       	breq	.+22     	; 0xd7a <__fp_splitA+0x10>
     d64:	5f 3f       	cpi	r21, 0xFF	; 255
     d66:	71 f0       	breq	.+28     	; 0xd84 <__fp_splitA+0x1a>
     d68:	47 95       	ror	r20

00000d6a <__fp_splitA>:
     d6a:	88 0f       	add	r24, r24
     d6c:	97 fb       	bst	r25, 7
     d6e:	99 1f       	adc	r25, r25
     d70:	61 f0       	breq	.+24     	; 0xd8a <__fp_splitA+0x20>
     d72:	9f 3f       	cpi	r25, 0xFF	; 255
     d74:	79 f0       	breq	.+30     	; 0xd94 <__fp_splitA+0x2a>
     d76:	87 95       	ror	r24
     d78:	08 95       	ret
     d7a:	12 16       	cp	r1, r18
     d7c:	13 06       	cpc	r1, r19
     d7e:	14 06       	cpc	r1, r20
     d80:	55 1f       	adc	r21, r21
     d82:	f2 cf       	rjmp	.-28     	; 0xd68 <__fp_split3+0xe>
     d84:	46 95       	lsr	r20
     d86:	f1 df       	rcall	.-30     	; 0xd6a <__fp_splitA>
     d88:	08 c0       	rjmp	.+16     	; 0xd9a <__fp_splitA+0x30>
     d8a:	16 16       	cp	r1, r22
     d8c:	17 06       	cpc	r1, r23
     d8e:	18 06       	cpc	r1, r24
     d90:	99 1f       	adc	r25, r25
     d92:	f1 cf       	rjmp	.-30     	; 0xd76 <__fp_splitA+0xc>
     d94:	86 95       	lsr	r24
     d96:	71 05       	cpc	r23, r1
     d98:	61 05       	cpc	r22, r1
     d9a:	08 94       	sec
     d9c:	08 95       	ret

00000d9e <__fp_zero>:
     d9e:	e8 94       	clt

00000da0 <__fp_szero>:
     da0:	bb 27       	eor	r27, r27
     da2:	66 27       	eor	r22, r22
     da4:	77 27       	eor	r23, r23
     da6:	cb 01       	movw	r24, r22
     da8:	97 f9       	bld	r25, 7
     daa:	08 95       	ret

00000dac <__mulsf3>:
     dac:	0e 94 e9 06 	call	0xdd2	; 0xdd2 <__mulsf3x>
     db0:	0c 94 9c 06 	jmp	0xd38	; 0xd38 <__fp_round>
     db4:	0e 94 8e 06 	call	0xd1c	; 0xd1c <__fp_pscA>
     db8:	38 f0       	brcs	.+14     	; 0xdc8 <__mulsf3+0x1c>
     dba:	0e 94 95 06 	call	0xd2a	; 0xd2a <__fp_pscB>
     dbe:	20 f0       	brcs	.+8      	; 0xdc8 <__mulsf3+0x1c>
     dc0:	95 23       	and	r25, r21
     dc2:	11 f0       	breq	.+4      	; 0xdc8 <__mulsf3+0x1c>
     dc4:	0c 94 85 06 	jmp	0xd0a	; 0xd0a <__fp_inf>
     dc8:	0c 94 8b 06 	jmp	0xd16	; 0xd16 <__fp_nan>
     dcc:	11 24       	eor	r1, r1
     dce:	0c 94 d0 06 	jmp	0xda0	; 0xda0 <__fp_szero>

00000dd2 <__mulsf3x>:
     dd2:	0e 94 ad 06 	call	0xd5a	; 0xd5a <__fp_split3>
     dd6:	70 f3       	brcs	.-36     	; 0xdb4 <__mulsf3+0x8>

00000dd8 <__mulsf3_pse>:
     dd8:	95 9f       	mul	r25, r21
     dda:	c1 f3       	breq	.-16     	; 0xdcc <__mulsf3+0x20>
     ddc:	95 0f       	add	r25, r21
     dde:	50 e0       	ldi	r21, 0x00	; 0
     de0:	55 1f       	adc	r21, r21
     de2:	62 9f       	mul	r22, r18
     de4:	f0 01       	movw	r30, r0
     de6:	72 9f       	mul	r23, r18
     de8:	bb 27       	eor	r27, r27
     dea:	f0 0d       	add	r31, r0
     dec:	b1 1d       	adc	r27, r1
     dee:	63 9f       	mul	r22, r19
     df0:	aa 27       	eor	r26, r26
     df2:	f0 0d       	add	r31, r0
     df4:	b1 1d       	adc	r27, r1
     df6:	aa 1f       	adc	r26, r26
     df8:	64 9f       	mul	r22, r20
     dfa:	66 27       	eor	r22, r22
     dfc:	b0 0d       	add	r27, r0
     dfe:	a1 1d       	adc	r26, r1
     e00:	66 1f       	adc	r22, r22
     e02:	82 9f       	mul	r24, r18
     e04:	22 27       	eor	r18, r18
     e06:	b0 0d       	add	r27, r0
     e08:	a1 1d       	adc	r26, r1
     e0a:	62 1f       	adc	r22, r18
     e0c:	73 9f       	mul	r23, r19
     e0e:	b0 0d       	add	r27, r0
     e10:	a1 1d       	adc	r26, r1
     e12:	62 1f       	adc	r22, r18
     e14:	83 9f       	mul	r24, r19
     e16:	a0 0d       	add	r26, r0
     e18:	61 1d       	adc	r22, r1
     e1a:	22 1f       	adc	r18, r18
     e1c:	74 9f       	mul	r23, r20
     e1e:	33 27       	eor	r19, r19
     e20:	a0 0d       	add	r26, r0
     e22:	61 1d       	adc	r22, r1
     e24:	23 1f       	adc	r18, r19
     e26:	84 9f       	mul	r24, r20
     e28:	60 0d       	add	r22, r0
     e2a:	21 1d       	adc	r18, r1
     e2c:	82 2f       	mov	r24, r18
     e2e:	76 2f       	mov	r23, r22
     e30:	6a 2f       	mov	r22, r26
     e32:	11 24       	eor	r1, r1
     e34:	9f 57       	subi	r25, 0x7F	; 127
     e36:	50 40       	sbci	r21, 0x00	; 0
     e38:	9a f0       	brmi	.+38     	; 0xe60 <__mulsf3_pse+0x88>
     e3a:	f1 f0       	breq	.+60     	; 0xe78 <__mulsf3_pse+0xa0>
     e3c:	88 23       	and	r24, r24
     e3e:	4a f0       	brmi	.+18     	; 0xe52 <__mulsf3_pse+0x7a>
     e40:	ee 0f       	add	r30, r30
     e42:	ff 1f       	adc	r31, r31
     e44:	bb 1f       	adc	r27, r27
     e46:	66 1f       	adc	r22, r22
     e48:	77 1f       	adc	r23, r23
     e4a:	88 1f       	adc	r24, r24
     e4c:	91 50       	subi	r25, 0x01	; 1
     e4e:	50 40       	sbci	r21, 0x00	; 0
     e50:	a9 f7       	brne	.-22     	; 0xe3c <__mulsf3_pse+0x64>
     e52:	9e 3f       	cpi	r25, 0xFE	; 254
     e54:	51 05       	cpc	r21, r1
     e56:	80 f0       	brcs	.+32     	; 0xe78 <__mulsf3_pse+0xa0>
     e58:	0c 94 85 06 	jmp	0xd0a	; 0xd0a <__fp_inf>
     e5c:	0c 94 d0 06 	jmp	0xda0	; 0xda0 <__fp_szero>
     e60:	5f 3f       	cpi	r21, 0xFF	; 255
     e62:	e4 f3       	brlt	.-8      	; 0xe5c <__mulsf3_pse+0x84>
     e64:	98 3e       	cpi	r25, 0xE8	; 232
     e66:	d4 f3       	brlt	.-12     	; 0xe5c <__mulsf3_pse+0x84>
     e68:	86 95       	lsr	r24
     e6a:	77 95       	ror	r23
     e6c:	67 95       	ror	r22
     e6e:	b7 95       	ror	r27
     e70:	f7 95       	ror	r31
     e72:	e7 95       	ror	r30
     e74:	9f 5f       	subi	r25, 0xFF	; 255
     e76:	c1 f7       	brne	.-16     	; 0xe68 <__mulsf3_pse+0x90>
     e78:	fe 2b       	or	r31, r30
     e7a:	88 0f       	add	r24, r24
     e7c:	91 1d       	adc	r25, r1
     e7e:	96 95       	lsr	r25
     e80:	87 95       	ror	r24
     e82:	97 f9       	bld	r25, 7
     e84:	08 95       	ret

00000e86 <__divmodhi4>:
     e86:	97 fb       	bst	r25, 7
     e88:	07 2e       	mov	r0, r23
     e8a:	16 f4       	brtc	.+4      	; 0xe90 <__divmodhi4+0xa>
     e8c:	00 94       	com	r0
     e8e:	07 d0       	rcall	.+14     	; 0xe9e <__divmodhi4_neg1>
     e90:	77 fd       	sbrc	r23, 7
     e92:	09 d0       	rcall	.+18     	; 0xea6 <__divmodhi4_neg2>
     e94:	0e 94 88 07 	call	0xf10	; 0xf10 <__udivmodhi4>
     e98:	07 fc       	sbrc	r0, 7
     e9a:	05 d0       	rcall	.+10     	; 0xea6 <__divmodhi4_neg2>
     e9c:	3e f4       	brtc	.+14     	; 0xeac <__divmodhi4_exit>

00000e9e <__divmodhi4_neg1>:
     e9e:	90 95       	com	r25
     ea0:	81 95       	neg	r24
     ea2:	9f 4f       	sbci	r25, 0xFF	; 255
     ea4:	08 95       	ret

00000ea6 <__divmodhi4_neg2>:
     ea6:	70 95       	com	r23
     ea8:	61 95       	neg	r22
     eaa:	7f 4f       	sbci	r23, 0xFF	; 255

00000eac <__divmodhi4_exit>:
     eac:	08 95       	ret

00000eae <__udivmodsi4>:
     eae:	a1 e2       	ldi	r26, 0x21	; 33
     eb0:	1a 2e       	mov	r1, r26
     eb2:	aa 1b       	sub	r26, r26
     eb4:	bb 1b       	sub	r27, r27
     eb6:	fd 01       	movw	r30, r26
     eb8:	0d c0       	rjmp	.+26     	; 0xed4 <__udivmodsi4_ep>

00000eba <__udivmodsi4_loop>:
     eba:	aa 1f       	adc	r26, r26
     ebc:	bb 1f       	adc	r27, r27
     ebe:	ee 1f       	adc	r30, r30
     ec0:	ff 1f       	adc	r31, r31
     ec2:	a2 17       	cp	r26, r18
     ec4:	b3 07       	cpc	r27, r19
     ec6:	e4 07       	cpc	r30, r20
     ec8:	f5 07       	cpc	r31, r21
     eca:	20 f0       	brcs	.+8      	; 0xed4 <__udivmodsi4_ep>
     ecc:	a2 1b       	sub	r26, r18
     ece:	b3 0b       	sbc	r27, r19
     ed0:	e4 0b       	sbc	r30, r20
     ed2:	f5 0b       	sbc	r31, r21

00000ed4 <__udivmodsi4_ep>:
     ed4:	66 1f       	adc	r22, r22
     ed6:	77 1f       	adc	r23, r23
     ed8:	88 1f       	adc	r24, r24
     eda:	99 1f       	adc	r25, r25
     edc:	1a 94       	dec	r1
     ede:	69 f7       	brne	.-38     	; 0xeba <__udivmodsi4_loop>
     ee0:	60 95       	com	r22
     ee2:	70 95       	com	r23
     ee4:	80 95       	com	r24
     ee6:	90 95       	com	r25
     ee8:	9b 01       	movw	r18, r22
     eea:	ac 01       	movw	r20, r24
     eec:	bd 01       	movw	r22, r26
     eee:	cf 01       	movw	r24, r30
     ef0:	08 95       	ret

00000ef2 <__umulhisi3>:
     ef2:	a2 9f       	mul	r26, r18
     ef4:	b0 01       	movw	r22, r0
     ef6:	b3 9f       	mul	r27, r19
     ef8:	c0 01       	movw	r24, r0
     efa:	a3 9f       	mul	r26, r19
     efc:	70 0d       	add	r23, r0
     efe:	81 1d       	adc	r24, r1
     f00:	11 24       	eor	r1, r1
     f02:	91 1d       	adc	r25, r1
     f04:	b2 9f       	mul	r27, r18
     f06:	70 0d       	add	r23, r0
     f08:	81 1d       	adc	r24, r1
     f0a:	11 24       	eor	r1, r1
     f0c:	91 1d       	adc	r25, r1
     f0e:	08 95       	ret

00000f10 <__udivmodhi4>:
     f10:	aa 1b       	sub	r26, r26
     f12:	bb 1b       	sub	r27, r27
     f14:	51 e1       	ldi	r21, 0x11	; 17
     f16:	07 c0       	rjmp	.+14     	; 0xf26 <__udivmodhi4_ep>

00000f18 <__udivmodhi4_loop>:
     f18:	aa 1f       	adc	r26, r26
     f1a:	bb 1f       	adc	r27, r27
     f1c:	a6 17       	cp	r26, r22
     f1e:	b7 07       	cpc	r27, r23
     f20:	10 f0       	brcs	.+4      	; 0xf26 <__udivmodhi4_ep>
     f22:	a6 1b       	sub	r26, r22
     f24:	b7 0b       	sbc	r27, r23

00000f26 <__udivmodhi4_ep>:
     f26:	88 1f       	adc	r24, r24
     f28:	99 1f       	adc	r25, r25
     f2a:	5a 95       	dec	r21
     f2c:	a9 f7       	brne	.-22     	; 0xf18 <__udivmodhi4_loop>
     f2e:	80 95       	com	r24
     f30:	90 95       	com	r25
     f32:	bc 01       	movw	r22, r24
     f34:	cd 01       	movw	r24, r26
     f36:	08 95       	ret

00000f38 <sprintf>:
     f38:	ae e0       	ldi	r26, 0x0E	; 14
     f3a:	b0 e0       	ldi	r27, 0x00	; 0
     f3c:	e2 ea       	ldi	r30, 0xA2	; 162
     f3e:	f7 e0       	ldi	r31, 0x07	; 7
     f40:	0c 94 5d 0a 	jmp	0x14ba	; 0x14ba <__prologue_saves__+0x1c>
     f44:	0d 89       	ldd	r16, Y+21	; 0x15
     f46:	1e 89       	ldd	r17, Y+22	; 0x16
     f48:	86 e0       	ldi	r24, 0x06	; 6
     f4a:	8c 83       	std	Y+4, r24	; 0x04
     f4c:	1a 83       	std	Y+2, r17	; 0x02
     f4e:	09 83       	std	Y+1, r16	; 0x01
     f50:	8f ef       	ldi	r24, 0xFF	; 255
     f52:	9f e7       	ldi	r25, 0x7F	; 127
     f54:	9e 83       	std	Y+6, r25	; 0x06
     f56:	8d 83       	std	Y+5, r24	; 0x05
     f58:	ae 01       	movw	r20, r28
     f5a:	47 5e       	subi	r20, 0xE7	; 231
     f5c:	5f 4f       	sbci	r21, 0xFF	; 255
     f5e:	6f 89       	ldd	r22, Y+23	; 0x17
     f60:	78 8d       	ldd	r23, Y+24	; 0x18
     f62:	ce 01       	movw	r24, r28
     f64:	01 96       	adiw	r24, 0x01	; 1
     f66:	0e 94 be 07 	call	0xf7c	; 0xf7c <vfprintf>
     f6a:	ef 81       	ldd	r30, Y+7	; 0x07
     f6c:	f8 85       	ldd	r31, Y+8	; 0x08
     f6e:	e0 0f       	add	r30, r16
     f70:	f1 1f       	adc	r31, r17
     f72:	10 82       	st	Z, r1
     f74:	2e 96       	adiw	r28, 0x0e	; 14
     f76:	e4 e0       	ldi	r30, 0x04	; 4
     f78:	0c 94 79 0a 	jmp	0x14f2	; 0x14f2 <__epilogue_restores__+0x1c>

00000f7c <vfprintf>:
     f7c:	ab e0       	ldi	r26, 0x0B	; 11
     f7e:	b0 e0       	ldi	r27, 0x00	; 0
     f80:	e4 ec       	ldi	r30, 0xC4	; 196
     f82:	f7 e0       	ldi	r31, 0x07	; 7
     f84:	0c 94 4f 0a 	jmp	0x149e	; 0x149e <__prologue_saves__>
     f88:	6c 01       	movw	r12, r24
     f8a:	7b 01       	movw	r14, r22
     f8c:	8a 01       	movw	r16, r20
     f8e:	fc 01       	movw	r30, r24
     f90:	17 82       	std	Z+7, r1	; 0x07
     f92:	16 82       	std	Z+6, r1	; 0x06
     f94:	83 81       	ldd	r24, Z+3	; 0x03
     f96:	81 ff       	sbrs	r24, 1
     f98:	cc c1       	rjmp	.+920    	; 0x1332 <vfprintf+0x3b6>
     f9a:	ce 01       	movw	r24, r28
     f9c:	01 96       	adiw	r24, 0x01	; 1
     f9e:	3c 01       	movw	r6, r24
     fa0:	f6 01       	movw	r30, r12
     fa2:	93 81       	ldd	r25, Z+3	; 0x03
     fa4:	f7 01       	movw	r30, r14
     fa6:	93 fd       	sbrc	r25, 3
     fa8:	85 91       	lpm	r24, Z+
     faa:	93 ff       	sbrs	r25, 3
     fac:	81 91       	ld	r24, Z+
     fae:	7f 01       	movw	r14, r30
     fb0:	88 23       	and	r24, r24
     fb2:	09 f4       	brne	.+2      	; 0xfb6 <vfprintf+0x3a>
     fb4:	ba c1       	rjmp	.+884    	; 0x132a <vfprintf+0x3ae>
     fb6:	85 32       	cpi	r24, 0x25	; 37
     fb8:	39 f4       	brne	.+14     	; 0xfc8 <vfprintf+0x4c>
     fba:	93 fd       	sbrc	r25, 3
     fbc:	85 91       	lpm	r24, Z+
     fbe:	93 ff       	sbrs	r25, 3
     fc0:	81 91       	ld	r24, Z+
     fc2:	7f 01       	movw	r14, r30
     fc4:	85 32       	cpi	r24, 0x25	; 37
     fc6:	29 f4       	brne	.+10     	; 0xfd2 <vfprintf+0x56>
     fc8:	b6 01       	movw	r22, r12
     fca:	90 e0       	ldi	r25, 0x00	; 0
     fcc:	0e 94 b5 09 	call	0x136a	; 0x136a <fputc>
     fd0:	e7 cf       	rjmp	.-50     	; 0xfa0 <vfprintf+0x24>
     fd2:	91 2c       	mov	r9, r1
     fd4:	21 2c       	mov	r2, r1
     fd6:	31 2c       	mov	r3, r1
     fd8:	ff e1       	ldi	r31, 0x1F	; 31
     fda:	f3 15       	cp	r31, r3
     fdc:	d8 f0       	brcs	.+54     	; 0x1014 <vfprintf+0x98>
     fde:	8b 32       	cpi	r24, 0x2B	; 43
     fe0:	79 f0       	breq	.+30     	; 0x1000 <vfprintf+0x84>
     fe2:	38 f4       	brcc	.+14     	; 0xff2 <vfprintf+0x76>
     fe4:	80 32       	cpi	r24, 0x20	; 32
     fe6:	79 f0       	breq	.+30     	; 0x1006 <vfprintf+0x8a>
     fe8:	83 32       	cpi	r24, 0x23	; 35
     fea:	a1 f4       	brne	.+40     	; 0x1014 <vfprintf+0x98>
     fec:	23 2d       	mov	r18, r3
     fee:	20 61       	ori	r18, 0x10	; 16
     ff0:	1d c0       	rjmp	.+58     	; 0x102c <vfprintf+0xb0>
     ff2:	8d 32       	cpi	r24, 0x2D	; 45
     ff4:	61 f0       	breq	.+24     	; 0x100e <vfprintf+0x92>
     ff6:	80 33       	cpi	r24, 0x30	; 48
     ff8:	69 f4       	brne	.+26     	; 0x1014 <vfprintf+0x98>
     ffa:	23 2d       	mov	r18, r3
     ffc:	21 60       	ori	r18, 0x01	; 1
     ffe:	16 c0       	rjmp	.+44     	; 0x102c <vfprintf+0xb0>
    1000:	83 2d       	mov	r24, r3
    1002:	82 60       	ori	r24, 0x02	; 2
    1004:	38 2e       	mov	r3, r24
    1006:	e3 2d       	mov	r30, r3
    1008:	e4 60       	ori	r30, 0x04	; 4
    100a:	3e 2e       	mov	r3, r30
    100c:	2a c0       	rjmp	.+84     	; 0x1062 <vfprintf+0xe6>
    100e:	f3 2d       	mov	r31, r3
    1010:	f8 60       	ori	r31, 0x08	; 8
    1012:	1d c0       	rjmp	.+58     	; 0x104e <vfprintf+0xd2>
    1014:	37 fc       	sbrc	r3, 7
    1016:	2d c0       	rjmp	.+90     	; 0x1072 <vfprintf+0xf6>
    1018:	20 ed       	ldi	r18, 0xD0	; 208
    101a:	28 0f       	add	r18, r24
    101c:	2a 30       	cpi	r18, 0x0A	; 10
    101e:	40 f0       	brcs	.+16     	; 0x1030 <vfprintf+0xb4>
    1020:	8e 32       	cpi	r24, 0x2E	; 46
    1022:	b9 f4       	brne	.+46     	; 0x1052 <vfprintf+0xd6>
    1024:	36 fc       	sbrc	r3, 6
    1026:	81 c1       	rjmp	.+770    	; 0x132a <vfprintf+0x3ae>
    1028:	23 2d       	mov	r18, r3
    102a:	20 64       	ori	r18, 0x40	; 64
    102c:	32 2e       	mov	r3, r18
    102e:	19 c0       	rjmp	.+50     	; 0x1062 <vfprintf+0xe6>
    1030:	36 fe       	sbrs	r3, 6
    1032:	06 c0       	rjmp	.+12     	; 0x1040 <vfprintf+0xc4>
    1034:	8a e0       	ldi	r24, 0x0A	; 10
    1036:	98 9e       	mul	r9, r24
    1038:	20 0d       	add	r18, r0
    103a:	11 24       	eor	r1, r1
    103c:	92 2e       	mov	r9, r18
    103e:	11 c0       	rjmp	.+34     	; 0x1062 <vfprintf+0xe6>
    1040:	ea e0       	ldi	r30, 0x0A	; 10
    1042:	2e 9e       	mul	r2, r30
    1044:	20 0d       	add	r18, r0
    1046:	11 24       	eor	r1, r1
    1048:	22 2e       	mov	r2, r18
    104a:	f3 2d       	mov	r31, r3
    104c:	f0 62       	ori	r31, 0x20	; 32
    104e:	3f 2e       	mov	r3, r31
    1050:	08 c0       	rjmp	.+16     	; 0x1062 <vfprintf+0xe6>
    1052:	8c 36       	cpi	r24, 0x6C	; 108
    1054:	21 f4       	brne	.+8      	; 0x105e <vfprintf+0xe2>
    1056:	83 2d       	mov	r24, r3
    1058:	80 68       	ori	r24, 0x80	; 128
    105a:	38 2e       	mov	r3, r24
    105c:	02 c0       	rjmp	.+4      	; 0x1062 <vfprintf+0xe6>
    105e:	88 36       	cpi	r24, 0x68	; 104
    1060:	41 f4       	brne	.+16     	; 0x1072 <vfprintf+0xf6>
    1062:	f7 01       	movw	r30, r14
    1064:	93 fd       	sbrc	r25, 3
    1066:	85 91       	lpm	r24, Z+
    1068:	93 ff       	sbrs	r25, 3
    106a:	81 91       	ld	r24, Z+
    106c:	7f 01       	movw	r14, r30
    106e:	81 11       	cpse	r24, r1
    1070:	b3 cf       	rjmp	.-154    	; 0xfd8 <vfprintf+0x5c>
    1072:	98 2f       	mov	r25, r24
    1074:	9f 7d       	andi	r25, 0xDF	; 223
    1076:	95 54       	subi	r25, 0x45	; 69
    1078:	93 30       	cpi	r25, 0x03	; 3
    107a:	28 f4       	brcc	.+10     	; 0x1086 <vfprintf+0x10a>
    107c:	0c 5f       	subi	r16, 0xFC	; 252
    107e:	1f 4f       	sbci	r17, 0xFF	; 255
    1080:	9f e3       	ldi	r25, 0x3F	; 63
    1082:	99 83       	std	Y+1, r25	; 0x01
    1084:	0d c0       	rjmp	.+26     	; 0x10a0 <vfprintf+0x124>
    1086:	83 36       	cpi	r24, 0x63	; 99
    1088:	31 f0       	breq	.+12     	; 0x1096 <vfprintf+0x11a>
    108a:	83 37       	cpi	r24, 0x73	; 115
    108c:	71 f0       	breq	.+28     	; 0x10aa <vfprintf+0x12e>
    108e:	83 35       	cpi	r24, 0x53	; 83
    1090:	09 f0       	breq	.+2      	; 0x1094 <vfprintf+0x118>
    1092:	59 c0       	rjmp	.+178    	; 0x1146 <vfprintf+0x1ca>
    1094:	21 c0       	rjmp	.+66     	; 0x10d8 <vfprintf+0x15c>
    1096:	f8 01       	movw	r30, r16
    1098:	80 81       	ld	r24, Z
    109a:	89 83       	std	Y+1, r24	; 0x01
    109c:	0e 5f       	subi	r16, 0xFE	; 254
    109e:	1f 4f       	sbci	r17, 0xFF	; 255
    10a0:	88 24       	eor	r8, r8
    10a2:	83 94       	inc	r8
    10a4:	91 2c       	mov	r9, r1
    10a6:	53 01       	movw	r10, r6
    10a8:	13 c0       	rjmp	.+38     	; 0x10d0 <vfprintf+0x154>
    10aa:	28 01       	movw	r4, r16
    10ac:	f2 e0       	ldi	r31, 0x02	; 2
    10ae:	4f 0e       	add	r4, r31
    10b0:	51 1c       	adc	r5, r1
    10b2:	f8 01       	movw	r30, r16
    10b4:	a0 80       	ld	r10, Z
    10b6:	b1 80       	ldd	r11, Z+1	; 0x01
    10b8:	36 fe       	sbrs	r3, 6
    10ba:	03 c0       	rjmp	.+6      	; 0x10c2 <vfprintf+0x146>
    10bc:	69 2d       	mov	r22, r9
    10be:	70 e0       	ldi	r23, 0x00	; 0
    10c0:	02 c0       	rjmp	.+4      	; 0x10c6 <vfprintf+0x14a>
    10c2:	6f ef       	ldi	r22, 0xFF	; 255
    10c4:	7f ef       	ldi	r23, 0xFF	; 255
    10c6:	c5 01       	movw	r24, r10
    10c8:	0e 94 aa 09 	call	0x1354	; 0x1354 <strnlen>
    10cc:	4c 01       	movw	r8, r24
    10ce:	82 01       	movw	r16, r4
    10d0:	f3 2d       	mov	r31, r3
    10d2:	ff 77       	andi	r31, 0x7F	; 127
    10d4:	3f 2e       	mov	r3, r31
    10d6:	16 c0       	rjmp	.+44     	; 0x1104 <vfprintf+0x188>
    10d8:	28 01       	movw	r4, r16
    10da:	22 e0       	ldi	r18, 0x02	; 2
    10dc:	42 0e       	add	r4, r18
    10de:	51 1c       	adc	r5, r1
    10e0:	f8 01       	movw	r30, r16
    10e2:	a0 80       	ld	r10, Z
    10e4:	b1 80       	ldd	r11, Z+1	; 0x01
    10e6:	36 fe       	sbrs	r3, 6
    10e8:	03 c0       	rjmp	.+6      	; 0x10f0 <vfprintf+0x174>
    10ea:	69 2d       	mov	r22, r9
    10ec:	70 e0       	ldi	r23, 0x00	; 0
    10ee:	02 c0       	rjmp	.+4      	; 0x10f4 <vfprintf+0x178>
    10f0:	6f ef       	ldi	r22, 0xFF	; 255
    10f2:	7f ef       	ldi	r23, 0xFF	; 255
    10f4:	c5 01       	movw	r24, r10
    10f6:	0e 94 9f 09 	call	0x133e	; 0x133e <strnlen_P>
    10fa:	4c 01       	movw	r8, r24
    10fc:	f3 2d       	mov	r31, r3
    10fe:	f0 68       	ori	r31, 0x80	; 128
    1100:	3f 2e       	mov	r3, r31
    1102:	82 01       	movw	r16, r4
    1104:	33 fc       	sbrc	r3, 3
    1106:	1b c0       	rjmp	.+54     	; 0x113e <vfprintf+0x1c2>
    1108:	82 2d       	mov	r24, r2
    110a:	90 e0       	ldi	r25, 0x00	; 0
    110c:	88 16       	cp	r8, r24
    110e:	99 06       	cpc	r9, r25
    1110:	b0 f4       	brcc	.+44     	; 0x113e <vfprintf+0x1c2>
    1112:	b6 01       	movw	r22, r12
    1114:	80 e2       	ldi	r24, 0x20	; 32
    1116:	90 e0       	ldi	r25, 0x00	; 0
    1118:	0e 94 b5 09 	call	0x136a	; 0x136a <fputc>
    111c:	2a 94       	dec	r2
    111e:	f4 cf       	rjmp	.-24     	; 0x1108 <vfprintf+0x18c>
    1120:	f5 01       	movw	r30, r10
    1122:	37 fc       	sbrc	r3, 7
    1124:	85 91       	lpm	r24, Z+
    1126:	37 fe       	sbrs	r3, 7
    1128:	81 91       	ld	r24, Z+
    112a:	5f 01       	movw	r10, r30
    112c:	b6 01       	movw	r22, r12
    112e:	90 e0       	ldi	r25, 0x00	; 0
    1130:	0e 94 b5 09 	call	0x136a	; 0x136a <fputc>
    1134:	21 10       	cpse	r2, r1
    1136:	2a 94       	dec	r2
    1138:	21 e0       	ldi	r18, 0x01	; 1
    113a:	82 1a       	sub	r8, r18
    113c:	91 08       	sbc	r9, r1
    113e:	81 14       	cp	r8, r1
    1140:	91 04       	cpc	r9, r1
    1142:	71 f7       	brne	.-36     	; 0x1120 <vfprintf+0x1a4>
    1144:	e8 c0       	rjmp	.+464    	; 0x1316 <vfprintf+0x39a>
    1146:	84 36       	cpi	r24, 0x64	; 100
    1148:	11 f0       	breq	.+4      	; 0x114e <vfprintf+0x1d2>
    114a:	89 36       	cpi	r24, 0x69	; 105
    114c:	41 f5       	brne	.+80     	; 0x119e <vfprintf+0x222>
    114e:	f8 01       	movw	r30, r16
    1150:	37 fe       	sbrs	r3, 7
    1152:	07 c0       	rjmp	.+14     	; 0x1162 <vfprintf+0x1e6>
    1154:	60 81       	ld	r22, Z
    1156:	71 81       	ldd	r23, Z+1	; 0x01
    1158:	82 81       	ldd	r24, Z+2	; 0x02
    115a:	93 81       	ldd	r25, Z+3	; 0x03
    115c:	0c 5f       	subi	r16, 0xFC	; 252
    115e:	1f 4f       	sbci	r17, 0xFF	; 255
    1160:	08 c0       	rjmp	.+16     	; 0x1172 <vfprintf+0x1f6>
    1162:	60 81       	ld	r22, Z
    1164:	71 81       	ldd	r23, Z+1	; 0x01
    1166:	07 2e       	mov	r0, r23
    1168:	00 0c       	add	r0, r0
    116a:	88 0b       	sbc	r24, r24
    116c:	99 0b       	sbc	r25, r25
    116e:	0e 5f       	subi	r16, 0xFE	; 254
    1170:	1f 4f       	sbci	r17, 0xFF	; 255
    1172:	f3 2d       	mov	r31, r3
    1174:	ff 76       	andi	r31, 0x6F	; 111
    1176:	3f 2e       	mov	r3, r31
    1178:	97 ff       	sbrs	r25, 7
    117a:	09 c0       	rjmp	.+18     	; 0x118e <vfprintf+0x212>
    117c:	90 95       	com	r25
    117e:	80 95       	com	r24
    1180:	70 95       	com	r23
    1182:	61 95       	neg	r22
    1184:	7f 4f       	sbci	r23, 0xFF	; 255
    1186:	8f 4f       	sbci	r24, 0xFF	; 255
    1188:	9f 4f       	sbci	r25, 0xFF	; 255
    118a:	f0 68       	ori	r31, 0x80	; 128
    118c:	3f 2e       	mov	r3, r31
    118e:	2a e0       	ldi	r18, 0x0A	; 10
    1190:	30 e0       	ldi	r19, 0x00	; 0
    1192:	a3 01       	movw	r20, r6
    1194:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <__ultoa_invert>
    1198:	88 2e       	mov	r8, r24
    119a:	86 18       	sub	r8, r6
    119c:	45 c0       	rjmp	.+138    	; 0x1228 <vfprintf+0x2ac>
    119e:	85 37       	cpi	r24, 0x75	; 117
    11a0:	31 f4       	brne	.+12     	; 0x11ae <vfprintf+0x232>
    11a2:	23 2d       	mov	r18, r3
    11a4:	2f 7e       	andi	r18, 0xEF	; 239
    11a6:	b2 2e       	mov	r11, r18
    11a8:	2a e0       	ldi	r18, 0x0A	; 10
    11aa:	30 e0       	ldi	r19, 0x00	; 0
    11ac:	25 c0       	rjmp	.+74     	; 0x11f8 <vfprintf+0x27c>
    11ae:	93 2d       	mov	r25, r3
    11b0:	99 7f       	andi	r25, 0xF9	; 249
    11b2:	b9 2e       	mov	r11, r25
    11b4:	8f 36       	cpi	r24, 0x6F	; 111
    11b6:	c1 f0       	breq	.+48     	; 0x11e8 <vfprintf+0x26c>
    11b8:	18 f4       	brcc	.+6      	; 0x11c0 <vfprintf+0x244>
    11ba:	88 35       	cpi	r24, 0x58	; 88
    11bc:	79 f0       	breq	.+30     	; 0x11dc <vfprintf+0x260>
    11be:	b5 c0       	rjmp	.+362    	; 0x132a <vfprintf+0x3ae>
    11c0:	80 37       	cpi	r24, 0x70	; 112
    11c2:	19 f0       	breq	.+6      	; 0x11ca <vfprintf+0x24e>
    11c4:	88 37       	cpi	r24, 0x78	; 120
    11c6:	21 f0       	breq	.+8      	; 0x11d0 <vfprintf+0x254>
    11c8:	b0 c0       	rjmp	.+352    	; 0x132a <vfprintf+0x3ae>
    11ca:	e9 2f       	mov	r30, r25
    11cc:	e0 61       	ori	r30, 0x10	; 16
    11ce:	be 2e       	mov	r11, r30
    11d0:	b4 fe       	sbrs	r11, 4
    11d2:	0d c0       	rjmp	.+26     	; 0x11ee <vfprintf+0x272>
    11d4:	fb 2d       	mov	r31, r11
    11d6:	f4 60       	ori	r31, 0x04	; 4
    11d8:	bf 2e       	mov	r11, r31
    11da:	09 c0       	rjmp	.+18     	; 0x11ee <vfprintf+0x272>
    11dc:	34 fe       	sbrs	r3, 4
    11de:	0a c0       	rjmp	.+20     	; 0x11f4 <vfprintf+0x278>
    11e0:	29 2f       	mov	r18, r25
    11e2:	26 60       	ori	r18, 0x06	; 6
    11e4:	b2 2e       	mov	r11, r18
    11e6:	06 c0       	rjmp	.+12     	; 0x11f4 <vfprintf+0x278>
    11e8:	28 e0       	ldi	r18, 0x08	; 8
    11ea:	30 e0       	ldi	r19, 0x00	; 0
    11ec:	05 c0       	rjmp	.+10     	; 0x11f8 <vfprintf+0x27c>
    11ee:	20 e1       	ldi	r18, 0x10	; 16
    11f0:	30 e0       	ldi	r19, 0x00	; 0
    11f2:	02 c0       	rjmp	.+4      	; 0x11f8 <vfprintf+0x27c>
    11f4:	20 e1       	ldi	r18, 0x10	; 16
    11f6:	32 e0       	ldi	r19, 0x02	; 2
    11f8:	f8 01       	movw	r30, r16
    11fa:	b7 fe       	sbrs	r11, 7
    11fc:	07 c0       	rjmp	.+14     	; 0x120c <vfprintf+0x290>
    11fe:	60 81       	ld	r22, Z
    1200:	71 81       	ldd	r23, Z+1	; 0x01
    1202:	82 81       	ldd	r24, Z+2	; 0x02
    1204:	93 81       	ldd	r25, Z+3	; 0x03
    1206:	0c 5f       	subi	r16, 0xFC	; 252
    1208:	1f 4f       	sbci	r17, 0xFF	; 255
    120a:	06 c0       	rjmp	.+12     	; 0x1218 <vfprintf+0x29c>
    120c:	60 81       	ld	r22, Z
    120e:	71 81       	ldd	r23, Z+1	; 0x01
    1210:	80 e0       	ldi	r24, 0x00	; 0
    1212:	90 e0       	ldi	r25, 0x00	; 0
    1214:	0e 5f       	subi	r16, 0xFE	; 254
    1216:	1f 4f       	sbci	r17, 0xFF	; 255
    1218:	a3 01       	movw	r20, r6
    121a:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <__ultoa_invert>
    121e:	88 2e       	mov	r8, r24
    1220:	86 18       	sub	r8, r6
    1222:	fb 2d       	mov	r31, r11
    1224:	ff 77       	andi	r31, 0x7F	; 127
    1226:	3f 2e       	mov	r3, r31
    1228:	36 fe       	sbrs	r3, 6
    122a:	0d c0       	rjmp	.+26     	; 0x1246 <vfprintf+0x2ca>
    122c:	23 2d       	mov	r18, r3
    122e:	2e 7f       	andi	r18, 0xFE	; 254
    1230:	a2 2e       	mov	r10, r18
    1232:	89 14       	cp	r8, r9
    1234:	58 f4       	brcc	.+22     	; 0x124c <vfprintf+0x2d0>
    1236:	34 fe       	sbrs	r3, 4
    1238:	0b c0       	rjmp	.+22     	; 0x1250 <vfprintf+0x2d4>
    123a:	32 fc       	sbrc	r3, 2
    123c:	09 c0       	rjmp	.+18     	; 0x1250 <vfprintf+0x2d4>
    123e:	83 2d       	mov	r24, r3
    1240:	8e 7e       	andi	r24, 0xEE	; 238
    1242:	a8 2e       	mov	r10, r24
    1244:	05 c0       	rjmp	.+10     	; 0x1250 <vfprintf+0x2d4>
    1246:	b8 2c       	mov	r11, r8
    1248:	a3 2c       	mov	r10, r3
    124a:	03 c0       	rjmp	.+6      	; 0x1252 <vfprintf+0x2d6>
    124c:	b8 2c       	mov	r11, r8
    124e:	01 c0       	rjmp	.+2      	; 0x1252 <vfprintf+0x2d6>
    1250:	b9 2c       	mov	r11, r9
    1252:	a4 fe       	sbrs	r10, 4
    1254:	0f c0       	rjmp	.+30     	; 0x1274 <vfprintf+0x2f8>
    1256:	fe 01       	movw	r30, r28
    1258:	e8 0d       	add	r30, r8
    125a:	f1 1d       	adc	r31, r1
    125c:	80 81       	ld	r24, Z
    125e:	80 33       	cpi	r24, 0x30	; 48
    1260:	21 f4       	brne	.+8      	; 0x126a <vfprintf+0x2ee>
    1262:	9a 2d       	mov	r25, r10
    1264:	99 7e       	andi	r25, 0xE9	; 233
    1266:	a9 2e       	mov	r10, r25
    1268:	09 c0       	rjmp	.+18     	; 0x127c <vfprintf+0x300>
    126a:	a2 fe       	sbrs	r10, 2
    126c:	06 c0       	rjmp	.+12     	; 0x127a <vfprintf+0x2fe>
    126e:	b3 94       	inc	r11
    1270:	b3 94       	inc	r11
    1272:	04 c0       	rjmp	.+8      	; 0x127c <vfprintf+0x300>
    1274:	8a 2d       	mov	r24, r10
    1276:	86 78       	andi	r24, 0x86	; 134
    1278:	09 f0       	breq	.+2      	; 0x127c <vfprintf+0x300>
    127a:	b3 94       	inc	r11
    127c:	a3 fc       	sbrc	r10, 3
    127e:	11 c0       	rjmp	.+34     	; 0x12a2 <vfprintf+0x326>
    1280:	a0 fe       	sbrs	r10, 0
    1282:	06 c0       	rjmp	.+12     	; 0x1290 <vfprintf+0x314>
    1284:	b2 14       	cp	r11, r2
    1286:	88 f4       	brcc	.+34     	; 0x12aa <vfprintf+0x32e>
    1288:	28 0c       	add	r2, r8
    128a:	92 2c       	mov	r9, r2
    128c:	9b 18       	sub	r9, r11
    128e:	0e c0       	rjmp	.+28     	; 0x12ac <vfprintf+0x330>
    1290:	b2 14       	cp	r11, r2
    1292:	60 f4       	brcc	.+24     	; 0x12ac <vfprintf+0x330>
    1294:	b6 01       	movw	r22, r12
    1296:	80 e2       	ldi	r24, 0x20	; 32
    1298:	90 e0       	ldi	r25, 0x00	; 0
    129a:	0e 94 b5 09 	call	0x136a	; 0x136a <fputc>
    129e:	b3 94       	inc	r11
    12a0:	f7 cf       	rjmp	.-18     	; 0x1290 <vfprintf+0x314>
    12a2:	b2 14       	cp	r11, r2
    12a4:	18 f4       	brcc	.+6      	; 0x12ac <vfprintf+0x330>
    12a6:	2b 18       	sub	r2, r11
    12a8:	02 c0       	rjmp	.+4      	; 0x12ae <vfprintf+0x332>
    12aa:	98 2c       	mov	r9, r8
    12ac:	21 2c       	mov	r2, r1
    12ae:	a4 fe       	sbrs	r10, 4
    12b0:	10 c0       	rjmp	.+32     	; 0x12d2 <vfprintf+0x356>
    12b2:	b6 01       	movw	r22, r12
    12b4:	80 e3       	ldi	r24, 0x30	; 48
    12b6:	90 e0       	ldi	r25, 0x00	; 0
    12b8:	0e 94 b5 09 	call	0x136a	; 0x136a <fputc>
    12bc:	a2 fe       	sbrs	r10, 2
    12be:	17 c0       	rjmp	.+46     	; 0x12ee <vfprintf+0x372>
    12c0:	a1 fc       	sbrc	r10, 1
    12c2:	03 c0       	rjmp	.+6      	; 0x12ca <vfprintf+0x34e>
    12c4:	88 e7       	ldi	r24, 0x78	; 120
    12c6:	90 e0       	ldi	r25, 0x00	; 0
    12c8:	02 c0       	rjmp	.+4      	; 0x12ce <vfprintf+0x352>
    12ca:	88 e5       	ldi	r24, 0x58	; 88
    12cc:	90 e0       	ldi	r25, 0x00	; 0
    12ce:	b6 01       	movw	r22, r12
    12d0:	0c c0       	rjmp	.+24     	; 0x12ea <vfprintf+0x36e>
    12d2:	8a 2d       	mov	r24, r10
    12d4:	86 78       	andi	r24, 0x86	; 134
    12d6:	59 f0       	breq	.+22     	; 0x12ee <vfprintf+0x372>
    12d8:	a1 fe       	sbrs	r10, 1
    12da:	02 c0       	rjmp	.+4      	; 0x12e0 <vfprintf+0x364>
    12dc:	8b e2       	ldi	r24, 0x2B	; 43
    12de:	01 c0       	rjmp	.+2      	; 0x12e2 <vfprintf+0x366>
    12e0:	80 e2       	ldi	r24, 0x20	; 32
    12e2:	a7 fc       	sbrc	r10, 7
    12e4:	8d e2       	ldi	r24, 0x2D	; 45
    12e6:	b6 01       	movw	r22, r12
    12e8:	90 e0       	ldi	r25, 0x00	; 0
    12ea:	0e 94 b5 09 	call	0x136a	; 0x136a <fputc>
    12ee:	89 14       	cp	r8, r9
    12f0:	38 f4       	brcc	.+14     	; 0x1300 <vfprintf+0x384>
    12f2:	b6 01       	movw	r22, r12
    12f4:	80 e3       	ldi	r24, 0x30	; 48
    12f6:	90 e0       	ldi	r25, 0x00	; 0
    12f8:	0e 94 b5 09 	call	0x136a	; 0x136a <fputc>
    12fc:	9a 94       	dec	r9
    12fe:	f7 cf       	rjmp	.-18     	; 0x12ee <vfprintf+0x372>
    1300:	8a 94       	dec	r8
    1302:	f3 01       	movw	r30, r6
    1304:	e8 0d       	add	r30, r8
    1306:	f1 1d       	adc	r31, r1
    1308:	80 81       	ld	r24, Z
    130a:	b6 01       	movw	r22, r12
    130c:	90 e0       	ldi	r25, 0x00	; 0
    130e:	0e 94 b5 09 	call	0x136a	; 0x136a <fputc>
    1312:	81 10       	cpse	r8, r1
    1314:	f5 cf       	rjmp	.-22     	; 0x1300 <vfprintf+0x384>
    1316:	22 20       	and	r2, r2
    1318:	09 f4       	brne	.+2      	; 0x131c <vfprintf+0x3a0>
    131a:	42 ce       	rjmp	.-892    	; 0xfa0 <vfprintf+0x24>
    131c:	b6 01       	movw	r22, r12
    131e:	80 e2       	ldi	r24, 0x20	; 32
    1320:	90 e0       	ldi	r25, 0x00	; 0
    1322:	0e 94 b5 09 	call	0x136a	; 0x136a <fputc>
    1326:	2a 94       	dec	r2
    1328:	f6 cf       	rjmp	.-20     	; 0x1316 <vfprintf+0x39a>
    132a:	f6 01       	movw	r30, r12
    132c:	86 81       	ldd	r24, Z+6	; 0x06
    132e:	97 81       	ldd	r25, Z+7	; 0x07
    1330:	02 c0       	rjmp	.+4      	; 0x1336 <vfprintf+0x3ba>
    1332:	8f ef       	ldi	r24, 0xFF	; 255
    1334:	9f ef       	ldi	r25, 0xFF	; 255
    1336:	2b 96       	adiw	r28, 0x0b	; 11
    1338:	e2 e1       	ldi	r30, 0x12	; 18
    133a:	0c 94 6b 0a 	jmp	0x14d6	; 0x14d6 <__epilogue_restores__>

0000133e <strnlen_P>:
    133e:	fc 01       	movw	r30, r24
    1340:	05 90       	lpm	r0, Z+
    1342:	61 50       	subi	r22, 0x01	; 1
    1344:	70 40       	sbci	r23, 0x00	; 0
    1346:	01 10       	cpse	r0, r1
    1348:	d8 f7       	brcc	.-10     	; 0x1340 <strnlen_P+0x2>
    134a:	80 95       	com	r24
    134c:	90 95       	com	r25
    134e:	8e 0f       	add	r24, r30
    1350:	9f 1f       	adc	r25, r31
    1352:	08 95       	ret

00001354 <strnlen>:
    1354:	fc 01       	movw	r30, r24
    1356:	61 50       	subi	r22, 0x01	; 1
    1358:	70 40       	sbci	r23, 0x00	; 0
    135a:	01 90       	ld	r0, Z+
    135c:	01 10       	cpse	r0, r1
    135e:	d8 f7       	brcc	.-10     	; 0x1356 <strnlen+0x2>
    1360:	80 95       	com	r24
    1362:	90 95       	com	r25
    1364:	8e 0f       	add	r24, r30
    1366:	9f 1f       	adc	r25, r31
    1368:	08 95       	ret

0000136a <fputc>:
    136a:	0f 93       	push	r16
    136c:	1f 93       	push	r17
    136e:	cf 93       	push	r28
    1370:	df 93       	push	r29
    1372:	fb 01       	movw	r30, r22
    1374:	23 81       	ldd	r18, Z+3	; 0x03
    1376:	21 fd       	sbrc	r18, 1
    1378:	03 c0       	rjmp	.+6      	; 0x1380 <fputc+0x16>
    137a:	8f ef       	ldi	r24, 0xFF	; 255
    137c:	9f ef       	ldi	r25, 0xFF	; 255
    137e:	2c c0       	rjmp	.+88     	; 0x13d8 <fputc+0x6e>
    1380:	22 ff       	sbrs	r18, 2
    1382:	16 c0       	rjmp	.+44     	; 0x13b0 <fputc+0x46>
    1384:	46 81       	ldd	r20, Z+6	; 0x06
    1386:	57 81       	ldd	r21, Z+7	; 0x07
    1388:	24 81       	ldd	r18, Z+4	; 0x04
    138a:	35 81       	ldd	r19, Z+5	; 0x05
    138c:	42 17       	cp	r20, r18
    138e:	53 07       	cpc	r21, r19
    1390:	44 f4       	brge	.+16     	; 0x13a2 <fputc+0x38>
    1392:	a0 81       	ld	r26, Z
    1394:	b1 81       	ldd	r27, Z+1	; 0x01
    1396:	9d 01       	movw	r18, r26
    1398:	2f 5f       	subi	r18, 0xFF	; 255
    139a:	3f 4f       	sbci	r19, 0xFF	; 255
    139c:	31 83       	std	Z+1, r19	; 0x01
    139e:	20 83       	st	Z, r18
    13a0:	8c 93       	st	X, r24
    13a2:	26 81       	ldd	r18, Z+6	; 0x06
    13a4:	37 81       	ldd	r19, Z+7	; 0x07
    13a6:	2f 5f       	subi	r18, 0xFF	; 255
    13a8:	3f 4f       	sbci	r19, 0xFF	; 255
    13aa:	37 83       	std	Z+7, r19	; 0x07
    13ac:	26 83       	std	Z+6, r18	; 0x06
    13ae:	14 c0       	rjmp	.+40     	; 0x13d8 <fputc+0x6e>
    13b0:	8b 01       	movw	r16, r22
    13b2:	ec 01       	movw	r28, r24
    13b4:	fb 01       	movw	r30, r22
    13b6:	00 84       	ldd	r0, Z+8	; 0x08
    13b8:	f1 85       	ldd	r31, Z+9	; 0x09
    13ba:	e0 2d       	mov	r30, r0
    13bc:	09 95       	icall
    13be:	89 2b       	or	r24, r25
    13c0:	e1 f6       	brne	.-72     	; 0x137a <fputc+0x10>
    13c2:	d8 01       	movw	r26, r16
    13c4:	16 96       	adiw	r26, 0x06	; 6
    13c6:	8d 91       	ld	r24, X+
    13c8:	9c 91       	ld	r25, X
    13ca:	17 97       	sbiw	r26, 0x07	; 7
    13cc:	01 96       	adiw	r24, 0x01	; 1
    13ce:	17 96       	adiw	r26, 0x07	; 7
    13d0:	9c 93       	st	X, r25
    13d2:	8e 93       	st	-X, r24
    13d4:	16 97       	sbiw	r26, 0x06	; 6
    13d6:	ce 01       	movw	r24, r28
    13d8:	df 91       	pop	r29
    13da:	cf 91       	pop	r28
    13dc:	1f 91       	pop	r17
    13de:	0f 91       	pop	r16
    13e0:	08 95       	ret

000013e2 <__ultoa_invert>:
    13e2:	fa 01       	movw	r30, r20
    13e4:	aa 27       	eor	r26, r26
    13e6:	28 30       	cpi	r18, 0x08	; 8
    13e8:	51 f1       	breq	.+84     	; 0x143e <__ultoa_invert+0x5c>
    13ea:	20 31       	cpi	r18, 0x10	; 16
    13ec:	81 f1       	breq	.+96     	; 0x144e <__ultoa_invert+0x6c>
    13ee:	e8 94       	clt
    13f0:	6f 93       	push	r22
    13f2:	6e 7f       	andi	r22, 0xFE	; 254
    13f4:	6e 5f       	subi	r22, 0xFE	; 254
    13f6:	7f 4f       	sbci	r23, 0xFF	; 255
    13f8:	8f 4f       	sbci	r24, 0xFF	; 255
    13fa:	9f 4f       	sbci	r25, 0xFF	; 255
    13fc:	af 4f       	sbci	r26, 0xFF	; 255
    13fe:	b1 e0       	ldi	r27, 0x01	; 1
    1400:	3e d0       	rcall	.+124    	; 0x147e <__ultoa_invert+0x9c>
    1402:	b4 e0       	ldi	r27, 0x04	; 4
    1404:	3c d0       	rcall	.+120    	; 0x147e <__ultoa_invert+0x9c>
    1406:	67 0f       	add	r22, r23
    1408:	78 1f       	adc	r23, r24
    140a:	89 1f       	adc	r24, r25
    140c:	9a 1f       	adc	r25, r26
    140e:	a1 1d       	adc	r26, r1
    1410:	68 0f       	add	r22, r24
    1412:	79 1f       	adc	r23, r25
    1414:	8a 1f       	adc	r24, r26
    1416:	91 1d       	adc	r25, r1
    1418:	a1 1d       	adc	r26, r1
    141a:	6a 0f       	add	r22, r26
    141c:	71 1d       	adc	r23, r1
    141e:	81 1d       	adc	r24, r1
    1420:	91 1d       	adc	r25, r1
    1422:	a1 1d       	adc	r26, r1
    1424:	20 d0       	rcall	.+64     	; 0x1466 <__ultoa_invert+0x84>
    1426:	09 f4       	brne	.+2      	; 0x142a <__ultoa_invert+0x48>
    1428:	68 94       	set
    142a:	3f 91       	pop	r19
    142c:	2a e0       	ldi	r18, 0x0A	; 10
    142e:	26 9f       	mul	r18, r22
    1430:	11 24       	eor	r1, r1
    1432:	30 19       	sub	r19, r0
    1434:	30 5d       	subi	r19, 0xD0	; 208
    1436:	31 93       	st	Z+, r19
    1438:	de f6       	brtc	.-74     	; 0x13f0 <__ultoa_invert+0xe>
    143a:	cf 01       	movw	r24, r30
    143c:	08 95       	ret
    143e:	46 2f       	mov	r20, r22
    1440:	47 70       	andi	r20, 0x07	; 7
    1442:	40 5d       	subi	r20, 0xD0	; 208
    1444:	41 93       	st	Z+, r20
    1446:	b3 e0       	ldi	r27, 0x03	; 3
    1448:	0f d0       	rcall	.+30     	; 0x1468 <__ultoa_invert+0x86>
    144a:	c9 f7       	brne	.-14     	; 0x143e <__ultoa_invert+0x5c>
    144c:	f6 cf       	rjmp	.-20     	; 0x143a <__ultoa_invert+0x58>
    144e:	46 2f       	mov	r20, r22
    1450:	4f 70       	andi	r20, 0x0F	; 15
    1452:	40 5d       	subi	r20, 0xD0	; 208
    1454:	4a 33       	cpi	r20, 0x3A	; 58
    1456:	18 f0       	brcs	.+6      	; 0x145e <__ultoa_invert+0x7c>
    1458:	49 5d       	subi	r20, 0xD9	; 217
    145a:	31 fd       	sbrc	r19, 1
    145c:	40 52       	subi	r20, 0x20	; 32
    145e:	41 93       	st	Z+, r20
    1460:	02 d0       	rcall	.+4      	; 0x1466 <__ultoa_invert+0x84>
    1462:	a9 f7       	brne	.-22     	; 0x144e <__ultoa_invert+0x6c>
    1464:	ea cf       	rjmp	.-44     	; 0x143a <__ultoa_invert+0x58>
    1466:	b4 e0       	ldi	r27, 0x04	; 4
    1468:	a6 95       	lsr	r26
    146a:	97 95       	ror	r25
    146c:	87 95       	ror	r24
    146e:	77 95       	ror	r23
    1470:	67 95       	ror	r22
    1472:	ba 95       	dec	r27
    1474:	c9 f7       	brne	.-14     	; 0x1468 <__ultoa_invert+0x86>
    1476:	00 97       	sbiw	r24, 0x00	; 0
    1478:	61 05       	cpc	r22, r1
    147a:	71 05       	cpc	r23, r1
    147c:	08 95       	ret
    147e:	9b 01       	movw	r18, r22
    1480:	ac 01       	movw	r20, r24
    1482:	0a 2e       	mov	r0, r26
    1484:	06 94       	lsr	r0
    1486:	57 95       	ror	r21
    1488:	47 95       	ror	r20
    148a:	37 95       	ror	r19
    148c:	27 95       	ror	r18
    148e:	ba 95       	dec	r27
    1490:	c9 f7       	brne	.-14     	; 0x1484 <__ultoa_invert+0xa2>
    1492:	62 0f       	add	r22, r18
    1494:	73 1f       	adc	r23, r19
    1496:	84 1f       	adc	r24, r20
    1498:	95 1f       	adc	r25, r21
    149a:	a0 1d       	adc	r26, r0
    149c:	08 95       	ret

0000149e <__prologue_saves__>:
    149e:	2f 92       	push	r2
    14a0:	3f 92       	push	r3
    14a2:	4f 92       	push	r4
    14a4:	5f 92       	push	r5
    14a6:	6f 92       	push	r6
    14a8:	7f 92       	push	r7
    14aa:	8f 92       	push	r8
    14ac:	9f 92       	push	r9
    14ae:	af 92       	push	r10
    14b0:	bf 92       	push	r11
    14b2:	cf 92       	push	r12
    14b4:	df 92       	push	r13
    14b6:	ef 92       	push	r14
    14b8:	ff 92       	push	r15
    14ba:	0f 93       	push	r16
    14bc:	1f 93       	push	r17
    14be:	cf 93       	push	r28
    14c0:	df 93       	push	r29
    14c2:	cd b7       	in	r28, 0x3d	; 61
    14c4:	de b7       	in	r29, 0x3e	; 62
    14c6:	ca 1b       	sub	r28, r26
    14c8:	db 0b       	sbc	r29, r27
    14ca:	0f b6       	in	r0, 0x3f	; 63
    14cc:	f8 94       	cli
    14ce:	de bf       	out	0x3e, r29	; 62
    14d0:	0f be       	out	0x3f, r0	; 63
    14d2:	cd bf       	out	0x3d, r28	; 61
    14d4:	09 94       	ijmp

000014d6 <__epilogue_restores__>:
    14d6:	2a 88       	ldd	r2, Y+18	; 0x12
    14d8:	39 88       	ldd	r3, Y+17	; 0x11
    14da:	48 88       	ldd	r4, Y+16	; 0x10
    14dc:	5f 84       	ldd	r5, Y+15	; 0x0f
    14de:	6e 84       	ldd	r6, Y+14	; 0x0e
    14e0:	7d 84       	ldd	r7, Y+13	; 0x0d
    14e2:	8c 84       	ldd	r8, Y+12	; 0x0c
    14e4:	9b 84       	ldd	r9, Y+11	; 0x0b
    14e6:	aa 84       	ldd	r10, Y+10	; 0x0a
    14e8:	b9 84       	ldd	r11, Y+9	; 0x09
    14ea:	c8 84       	ldd	r12, Y+8	; 0x08
    14ec:	df 80       	ldd	r13, Y+7	; 0x07
    14ee:	ee 80       	ldd	r14, Y+6	; 0x06
    14f0:	fd 80       	ldd	r15, Y+5	; 0x05
    14f2:	0c 81       	ldd	r16, Y+4	; 0x04
    14f4:	1b 81       	ldd	r17, Y+3	; 0x03
    14f6:	aa 81       	ldd	r26, Y+2	; 0x02
    14f8:	b9 81       	ldd	r27, Y+1	; 0x01
    14fa:	ce 0f       	add	r28, r30
    14fc:	d1 1d       	adc	r29, r1
    14fe:	0f b6       	in	r0, 0x3f	; 63
    1500:	f8 94       	cli
    1502:	de bf       	out	0x3e, r29	; 62
    1504:	0f be       	out	0x3f, r0	; 63
    1506:	cd bf       	out	0x3d, r28	; 61
    1508:	ed 01       	movw	r28, r26
    150a:	08 95       	ret

0000150c <_exit>:
    150c:	f8 94       	cli

0000150e <__stop_program>:
    150e:	ff cf       	rjmp	.-2      	; 0x150e <__stop_program>
