
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl



****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Thu Feb 13 21:06:38 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_module.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.

*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl



****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Thu Feb 13 21:07:08 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_module.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 498.121 ; gain = 115.602
Command: read_checkpoint -auto_incremental -incremental C:/Users/matja/vga_convolution/vga_convolution.srcs/utils_1/imports/synth_1/top_module.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/matja/vga_convolution/vga_convolution.srcs/utils_1/imports/synth_1/top_module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_module -part xc7a50tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Device 21-9227] Part: xc7a50tcsg324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14216
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1369.984 ; gain = 448.414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Framebuffer_UART' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/Framebuffer_UART_interface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_reciever' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/uart_reciever.sv:1]
INFO: [Synth 8-6157] synthesizing module 'gp_counter' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/gp_counter.sv:1]
	Parameter PRESCALER_WIDTH bound to: 32'sb00000000000000000000000000001001 
INFO: [Synth 8-6155] done synthesizing module 'gp_counter' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/gp_counter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_logic_FSM' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/uart_logic_FSM.sv:1]
	Parameter DBITS bound to: 32'sb00000000000000000000000000001000 
	Parameter SBITS bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'uart_logic_FSM' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/uart_logic_FSM.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_interface' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/uart_interface.sv:1]
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'uart_interface' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/uart_interface.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_reciever' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/uart_reciever.sv:1]
INFO: [Synth 8-6157] synthesizing module 'framebuffer_writer' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/framebuffer_writer.sv:1]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter HEIGHT bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'framebuffer_writer' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/framebuffer_writer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Framebuffer_UART' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/Framebuffer_UART_interface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'display_composition' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/display_composition.sv:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/matja/vga_convolution/vga_convolution.runs/synth_1/.Xil/Vivado-12348-DESKTOP-825NHPV/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.runs/synth_1/.Xil/Vivado-12348-DESKTOP-825NHPV/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'conv_image' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/conv_image.sv:1]
INFO: [Synth 8-6157] synthesizing module 'cache' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/cache.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'cache' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/cache.sv:1]
INFO: [Synth 8-6157] synthesizing module 'kernel_convolution' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/kernel_convolution.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'kernel_convolution' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/kernel_convolution.sv:1]
INFO: [Synth 8-6157] synthesizing module 'normalize' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/normalize.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'normalize' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/normalize.sv:1]
WARNING: [Synth 8-689] width (32) of port connection 'kernel_sum' does not match port width (8) of module 'normalize' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/conv_image.sv:92]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [C:/Users/matja/vga_convolution/vga_convolution.runs/synth_1/.Xil/Vivado-12348-DESKTOP-825NHPV/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.runs/synth_1/.Xil/Vivado-12348-DESKTOP-825NHPV/realtime/blk_mem_gen_1_stub.v:6]
WARNING: [Synth 8-7071] port 'douta' of module 'blk_mem_gen_1' is unconnected for instance 'conv_mem' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/conv_image.sv:100]
WARNING: [Synth 8-7071] port 'dinb' of module 'blk_mem_gen_1' is unconnected for instance 'conv_mem' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/conv_image.sv:100]
WARNING: [Synth 8-7023] instance 'conv_mem' of module 'blk_mem_gen_1' has 12 connections declared, but only 10 given [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/conv_image.sv:100]
INFO: [Synth 8-6155] done synthesizing module 'conv_image' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/conv_image.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'display_composition' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/display_composition.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/vga_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'counter25MHz' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/counter25MHz.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'counter25MHz' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/counter25MHz.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hsync' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/hsync.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'hsync' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/hsync.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vsync' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/vsync.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vsync' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/vsync.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/vga_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'microblaze_mcs_0' [C:/Users/matja/vga_convolution/vga_convolution.runs/synth_1/.Xil/Vivado-12348-DESKTOP-825NHPV/realtime/microblaze_mcs_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_mcs_0' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.runs/synth_1/.Xil/Vivado-12348-DESKTOP-825NHPV/realtime/microblaze_mcs_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mcs_bridge' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/mcs_bridge.sv:1]
	Parameter BRG_BASE bound to: -1073741824 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mcs_bridge' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/mcs_bridge.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mmio_subsystem' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/mmio_subsystem.sv:22]
INFO: [Synth 8-6157] synthesizing module 'mmio_controller' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/mmio_controller.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'mmio_controller' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/mmio_controller.sv:21]
INFO: [Synth 8-6157] synthesizing module 'kernelBuffer' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/kernelBuffer.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/kernelBuffer.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'kernelBuffer' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/kernelBuffer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'GPI' [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/kernelBuffer.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'GPI' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/kernelBuffer.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'mmio_subsystem' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/mmio_subsystem.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/top.sv:3]
WARNING: [Synth 8-6014] Unused sequential element vga_green_o_reg was removed.  [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/vga_controller.sv:59]
WARNING: [Synth 8-6014] Unused sequential element vga_blue_o_reg was removed.  [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/vga_controller.sv:60]
WARNING: [Synth 8-7129] Port address[4] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[3] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[2] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[1] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[0] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[31] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[30] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[29] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[28] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[27] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[26] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[25] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[24] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[23] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[22] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[21] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[20] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[19] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[18] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[17] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[16] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[15] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[14] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[13] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[12] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[11] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[10] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[9] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[8] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[7] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[6] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[5] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[4] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[3] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[2] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[1] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[0] in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port read in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port write in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port cs in module GPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module kernelBuffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port read in module kernelBuffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port clock in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_address[20] in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_address[19] in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_address[18] in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_address[17] in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_address[16] in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_address[15] in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_address[14] in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_address[13] in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_address[12] in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_address[11] in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_address[1] in module mcs_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_address[0] in module mcs_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_addr_strobe in module mcs_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_byte_enable[3] in module mcs_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_byte_enable[2] in module mcs_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_byte_enable[1] in module mcs_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_byte_enable[0] in module mcs_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port clr in module cache is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1508.016 ; gain = 586.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1508.016 ; gain = 586.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1508.016 ; gain = 586.445
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1508.016 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/matja/vga_convolution/vga_convolution.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dc/image_mem_2'
Finished Parsing XDC File [c:/Users/matja/vga_convolution/vga_convolution.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dc/image_mem_2'
Parsing XDC File [c:/Users/matja/vga_convolution/vga_convolution.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dc/image/image_mem'
Finished Parsing XDC File [c:/Users/matja/vga_convolution/vga_convolution.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dc/image/image_mem'
Parsing XDC File [c:/Users/matja/vga_convolution/vga_convolution.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'dc/image/conv_mem'
Finished Parsing XDC File [c:/Users/matja/vga_convolution/vga_convolution.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'dc/image/conv_mem'
Parsing XDC File [c:/Users/matja/vga_convolution/vga_convolution.gen/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0/microblaze_mcs_0_in_context.xdc] for cell 'cpu'
Finished Parsing XDC File [c:/Users/matja/vga_convolution/vga_convolution.gen/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0/microblaze_mcs_0_in_context.xdc] for cell 'cpu'
Parsing XDC File [C:/Users/matja/Downloads/dd_submission/constraints.xdc]
Finished Parsing XDC File [C:/Users/matja/Downloads/dd_submission/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/matja/Downloads/dd_submission/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1614.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1614.922 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dc/image_mem_2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dc/image/conv_mem' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dc/image/image_mem' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1614.922 ; gain = 693.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1614.922 ; gain = 693.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for dc/image/image_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dc/image_mem_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dc/image/conv_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1614.922 ; gain = 693.352
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_logic_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_logic_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1614.922 ; gain = 693.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 3     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 2     
	   4 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 18    
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 262   
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	 128 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 8     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 22    
	   4 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element image/nv/temp_result_reg was removed.  [C:/Users/matja/vga_convolution/vga_convolution.srcs/sources_1/new/normalize.sv:27]
DSP Report: Generating DSP image/nv/temp_result1, operation Mode is: A2*B2.
DSP Report: register image/nv/corrected_value_reg is absorbed into DSP image/nv/temp_result1.
DSP Report: register image/nv/temp_result1 is absorbed into DSP image/nv/temp_result1.
DSP Report: operator image/nv/temp_result1 is absorbed into DSP image/nv/temp_result1.
DSP Report: operator image/nv/temp_result1 is absorbed into DSP image/nv/temp_result1.
DSP Report: Generating DSP image/nv/temp_result_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register image/nv/corrected_value_reg is absorbed into DSP image/nv/temp_result_reg.
DSP Report: register image/nv/temp_result_reg is absorbed into DSP image/nv/temp_result_reg.
DSP Report: operator image/nv/temp_result1 is absorbed into DSP image/nv/temp_result_reg.
DSP Report: operator image/nv/temp_result1 is absorbed into DSP image/nv/temp_result_reg.
DSP Report: Generating DSP image/nv/temp_result1, operation Mode is: A2*B2.
DSP Report: register image/nv/temp_result1 is absorbed into DSP image/nv/temp_result1.
DSP Report: register image/nv/temp_result1 is absorbed into DSP image/nv/temp_result1.
DSP Report: operator image/nv/temp_result1 is absorbed into DSP image/nv/temp_result1.
DSP Report: operator image/nv/temp_result1 is absorbed into DSP image/nv/temp_result1.
DSP Report: Generating DSP image/nv/temp_result_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register image/nv/temp_result_reg is absorbed into DSP image/nv/temp_result_reg.
DSP Report: register image/nv/temp_result_reg is absorbed into DSP image/nv/temp_result_reg.
DSP Report: operator image/nv/temp_result1 is absorbed into DSP image/nv/temp_result_reg.
DSP Report: operator image/nv/temp_result1 is absorbed into DSP image/nv/temp_result_reg.
WARNING: [Synth 8-7129] Port clock in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_address[20] in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_address[19] in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_address[18] in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_address[17] in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_address[16] in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_address[15] in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_address[14] in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_address[13] in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_address[12] in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_address[11] in module mmio_controller is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[47]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[46]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[45]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[44]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[43]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[42]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[41]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[40]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[39]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[38]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[37]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[36]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[35]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[34]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[33]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[32]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[31]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[30]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[29]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[28]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[27]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[26]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[25]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[24]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[23]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[22]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[21]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[20]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[19]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[18]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[17]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[16]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[15]) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[47]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[46]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[45]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[44]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[43]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[42]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[41]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[40]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[39]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[38]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[37]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[36]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[35]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[34]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[33]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[32]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[31]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[30]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[29]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[28]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[27]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[26]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[25]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[24]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[23]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[22]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[21]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[20]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[19]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[18]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[17]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[15]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[14]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[13]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[12]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[11]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[10]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[9]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[8]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[7]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[6]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[5]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[4]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[3]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[2]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[1]__0) is unused and will be removed from module display_composition.
WARNING: [Synth 8-3332] Sequential element (image/nv/temp_result_reg[0]__0) is unused and will be removed from module display_composition.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1614.922 ; gain = 693.352
---------------------------------------------------------------------------------
 Sort Area is  image/nv/temp_result1_0 : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is  image/nv/temp_result1_0 : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is  image/nv/temp_result1_3 : 0 0 : 2667 5215 : Used 1 time 0
 Sort Area is  image/nv/temp_result1_3 : 0 1 : 2548 5215 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|display_composition | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|display_composition | (PCIN>>17)+A2*B | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|display_composition | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|display_composition | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1614.922 ; gain = 693.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1614.922 ; gain = 693.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1614.922 ; gain = 693.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \dc/image/conv_mem  has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \dc/image/conv_mem  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \dc/image/conv_mem  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \dc/image/conv_mem  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \dc/image/conv_mem  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \dc/image/conv_mem  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \dc/image/conv_mem  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \dc/image/conv_mem  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \dc/image/conv_mem  has unconnected pin dinb[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1614.922 ; gain = 693.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1614.922 ; gain = 693.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1614.922 ; gain = 693.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1614.922 ; gain = 693.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1614.922 ; gain = 693.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1614.922 ; gain = 693.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_module  | dc/image/cache/shift_reg_reg[129][7] | 126    | 8     | YES          | NO                 | YES               | 0      | 32      | 
|top_module  | dc/image/cache/shift_reg_reg[2][7]   | 125    | 8     | YES          | NO                 | YES               | 0      | 32      | 
+------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|display_composition | (A'*B')'        | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|display_composition | A'*B'           | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|display_composition | (PCIN>>17+A*B)' | 0      | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |microblaze_mcs_0 |         1|
|2     |blk_mem_gen_0    |         2|
|3     |blk_mem_gen_1    |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |blk_mem_gen    |     1|
|2     |blk_mem_gen_0  |     1|
|3     |blk_mem_gen    |     1|
|4     |microblaze_mcs |     1|
|5     |BUFG           |     1|
|6     |CARRY4         |   204|
|7     |DSP48E1        |     3|
|10    |LUT1           |    21|
|11    |LUT2           |   492|
|12    |LUT3           |   149|
|13    |LUT4           |   348|
|14    |LUT5           |   123|
|15    |LUT6           |   351|
|16    |MUXF7          |    14|
|17    |SRLC32E        |    64|
|18    |FDCE           |   340|
|19    |FDRE           |   449|
|20    |FDSE           |    30|
|21    |IBUF           |     6|
|22    |OBUF           |    15|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1614.922 ; gain = 693.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 94 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 1614.922 ; gain = 586.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1614.922 ; gain = 693.352
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1614.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 221 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1614.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c3417d24
INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 169 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1614.922 ; gain = 1093.551
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1614.922 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/matja/vga_convolution/vga_convolution.runs/synth_1/top_module.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 21:08:20 2025...
