/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2020-2024 HabanaLabs, Ltd.
 * Copyright (C) 2023-2024, Intel Corporation.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_NIC0_RXB_CORE_REGS_H_
#define ASIC_REG_NIC0_RXB_CORE_REGS_H_

/*****************************************
 *   NIC0_RXB_CORE
 *   (Prototype: NIC_RXB_CORE)
 *****************************************
 */

#define NIC0_RXB_CORE_RXB_CFG 0x5449000

#define NIC0_RXB_CORE_CG 0x5449004

#define NIC0_RXB_CORE_CG_TIMER 0x5449008

#define NIC0_RXB_CORE_SCT_RL 0x544900C

#define NIC0_RXB_CORE_APB_BASE_ADDR_TMR 0x5449010

#define NIC0_RXB_CORE_APB_BASE_ADDR_RXB 0x5449014

#define NIC0_RXB_CORE_APB_BASE_ADDR_RXE0 0x5449018

#define NIC0_RXB_CORE_APB_BASE_ADDR_RXE1 0x544901C

#define NIC0_RXB_CORE_APB_BASE_ADDR_RXE0_AXUSER 0x5449020

#define NIC0_RXB_CORE_APB_BASE_ADDR_RXE1_AXUSER 0x5449024

#define NIC0_RXB_CORE_APB_BASE_ADDR_RX_RSVD 0x5449028

#define NIC0_RXB_CORE_HL_ROCE_CONFIG 0x5449100

#define NIC0_RXB_CORE_DYNAMIC_CREDITS 0x5449104

#define NIC0_RXB_CORE_MAX_DYNAMIC 0x5449108

#define NIC0_RXB_CORE_STATIC_CREDITS_0 0x544910C

#define NIC0_RXB_CORE_STATIC_CREDITS_1 0x5449110

#define NIC0_RXB_CORE_STATIC_CREDITS_2 0x5449114

#define NIC0_RXB_CORE_STATIC_CREDITS_3 0x5449118

#define NIC0_RXB_CORE_STATIC_CREDITS_4 0x544911C

#define NIC0_RXB_CORE_STATIC_CREDITS_5 0x5449120

#define NIC0_RXB_CORE_STATIC_CREDITS_6 0x5449124

#define NIC0_RXB_CORE_STATIC_CREDITS_7 0x5449128

#define NIC0_RXB_CORE_MAX_STATIC_CREDITS_0 0x544912C

#define NIC0_RXB_CORE_MAX_STATIC_CREDITS_1 0x5449130

#define NIC0_RXB_CORE_MAX_STATIC_CREDITS_2 0x5449134

#define NIC0_RXB_CORE_MAX_STATIC_CREDITS_3 0x5449138

#define NIC0_RXB_CORE_MAX_STATIC_CREDITS_4 0x544913C

#define NIC0_RXB_CORE_MAX_STATIC_CREDITS_5 0x5449140

#define NIC0_RXB_CORE_MAX_STATIC_CREDITS_6 0x5449144

#define NIC0_RXB_CORE_MAX_STATIC_CREDITS_7 0x5449148

#define NIC0_RXB_CORE_XOFF_THRESHOLD_0 0x544914C

#define NIC0_RXB_CORE_XOFF_THRESHOLD_1 0x5449150

#define NIC0_RXB_CORE_XOFF_THRESHOLD_2 0x5449154

#define NIC0_RXB_CORE_XOFF_THRESHOLD_3 0x5449158

#define NIC0_RXB_CORE_XOFF_THRESHOLD_4 0x544915C

#define NIC0_RXB_CORE_XOFF_THRESHOLD_5 0x5449160

#define NIC0_RXB_CORE_XOFF_THRESHOLD_6 0x5449164

#define NIC0_RXB_CORE_XOFF_THRESHOLD_7 0x5449168

#define NIC0_RXB_CORE_XON_THRESHOLD_0 0x544916C

#define NIC0_RXB_CORE_XON_THRESHOLD_1 0x5449170

#define NIC0_RXB_CORE_XON_THRESHOLD_2 0x5449174

#define NIC0_RXB_CORE_XON_THRESHOLD_3 0x5449178

#define NIC0_RXB_CORE_XON_THRESHOLD_4 0x544917C

#define NIC0_RXB_CORE_XON_THRESHOLD_5 0x5449180

#define NIC0_RXB_CORE_XON_THRESHOLD_6 0x5449184

#define NIC0_RXB_CORE_XON_THRESHOLD_7 0x5449188

#define NIC0_RXB_CORE_DROP_THRESHOLD_0 0x544918C

#define NIC0_RXB_CORE_DROP_THRESHOLD_1 0x5449190

#define NIC0_RXB_CORE_DROP_THRESHOLD_2 0x5449194

#define NIC0_RXB_CORE_DROP_THRESHOLD_3 0x5449198

#define NIC0_RXB_CORE_DROP_THRESHOLD_4 0x544919C

#define NIC0_RXB_CORE_DROP_THRESHOLD_5 0x54491A0

#define NIC0_RXB_CORE_DROP_THRESHOLD_6 0x54491A4

#define NIC0_RXB_CORE_DROP_THRESHOLD_7 0x54491A8

#define NIC0_RXB_CORE_DROP_SMALL_THRESHOLD_0 0x54491AC

#define NIC0_RXB_CORE_DROP_SMALL_THRESHOLD_1 0x54491B0

#define NIC0_RXB_CORE_DROP_SMALL_THRESHOLD_2 0x54491B4

#define NIC0_RXB_CORE_DROP_SMALL_THRESHOLD_3 0x54491B8

#define NIC0_RXB_CORE_DROP_SMALL_THRESHOLD_4 0x54491BC

#define NIC0_RXB_CORE_DROP_SMALL_THRESHOLD_5 0x54491C0

#define NIC0_RXB_CORE_DROP_SMALL_THRESHOLD_6 0x54491C4

#define NIC0_RXB_CORE_DROP_SMALL_THRESHOLD_7 0x54491C8

#define NIC0_RXB_CORE_DYNAMIC_CREDITS_STAT 0x54491CC

#define NIC0_RXB_CORE_STATIC_CREDITS_STAT_0 0x54491D0

#define NIC0_RXB_CORE_STATIC_CREDITS_STAT_1 0x54491D4

#define NIC0_RXB_CORE_STATIC_CREDITS_STAT_2 0x54491D8

#define NIC0_RXB_CORE_STATIC_CREDITS_STAT_3 0x54491DC

#define NIC0_RXB_CORE_STATIC_CREDITS_STAT_4 0x54491E0

#define NIC0_RXB_CORE_STATIC_CREDITS_STAT_5 0x54491E4

#define NIC0_RXB_CORE_STATIC_CREDITS_STAT_6 0x54491E8

#define NIC0_RXB_CORE_STATIC_CREDITS_STAT_7 0x54491EC

#define NIC0_RXB_CORE_MAC_PFC_MODE 0x5449200

#define NIC0_RXB_CORE_PORT_TRUST_LEVEL 0x5449240

#define NIC0_RXB_CORE_PORT_DEFAULT_PRIO 0x5449250

#define NIC0_RXB_CORE_DSCP2PRIO_0 0x5449260

#define NIC0_RXB_CORE_DSCP2PRIO_1 0x5449264

#define NIC0_RXB_CORE_DSCP2PRIO_2 0x5449268

#define NIC0_RXB_CORE_DSCP2PRIO_3 0x544926C

#define NIC0_RXB_CORE_DSCP2PRIO_4 0x5449270

#define NIC0_RXB_CORE_DSCP2PRIO_5 0x5449274

#define NIC0_RXB_CORE_DSCP2PRIO_6 0x5449278

#define NIC0_RXB_CORE_DSCP2PRIO_7 0x544927C

#define NIC0_RXB_CORE_ICRC_CFG 0x5449280

#define NIC0_RXB_CORE_AXI_AWPROT_HBW 0x544928C

#define NIC0_RXB_CORE_AXI_AWPROT_LBW 0x5449290

#define NIC0_RXB_CORE_VLAN_ETHERTYPES 0x54492B0

#define NIC0_RXB_CORE_TS_RC_MAC_31_0_0 0x54492C0

#define NIC0_RXB_CORE_TS_RC_MAC_31_0_1 0x54492C4

#define NIC0_RXB_CORE_TS_RC_MAC_31_0_2 0x54492C8

#define NIC0_RXB_CORE_TS_RC_MAC_31_0_3 0x54492CC

#define NIC0_RXB_CORE_TS_RC_MAC_47_32_0 0x54492D0

#define NIC0_RXB_CORE_TS_RC_MAC_47_32_1 0x54492D4

#define NIC0_RXB_CORE_TS_RC_MAC_47_32_2 0x54492D8

#define NIC0_RXB_CORE_TS_RC_MAC_47_32_3 0x54492DC

#define NIC0_RXB_CORE_TS_RAW0_MAC_31_0_0 0x54492E0

#define NIC0_RXB_CORE_TS_RAW0_MAC_31_0_1 0x54492E4

#define NIC0_RXB_CORE_TS_RAW0_MAC_31_0_2 0x54492E8

#define NIC0_RXB_CORE_TS_RAW0_MAC_31_0_3 0x54492EC

#define NIC0_RXB_CORE_TS_RAW0_MAC_47_32_0 0x54492F0

#define NIC0_RXB_CORE_TS_RAW0_MAC_47_32_1 0x54492F4

#define NIC0_RXB_CORE_TS_RAW0_MAC_47_32_2 0x54492F8

#define NIC0_RXB_CORE_TS_RAW0_MAC_47_32_3 0x54492FC

#define NIC0_RXB_CORE_TS_RC_MAC_31_0_MASK_0 0x5449320

#define NIC0_RXB_CORE_TS_RC_MAC_31_0_MASK_1 0x5449324

#define NIC0_RXB_CORE_TS_RC_MAC_31_0_MASK_2 0x5449328

#define NIC0_RXB_CORE_TS_RC_MAC_31_0_MASK_3 0x544932C

#define NIC0_RXB_CORE_TS_RC_MAC_47_32_MASK_0 0x5449330

#define NIC0_RXB_CORE_TS_RC_MAC_47_32_MASK_1 0x5449334

#define NIC0_RXB_CORE_TS_RC_MAC_47_32_MASK_2 0x5449338

#define NIC0_RXB_CORE_TS_RC_MAC_47_32_MASK_3 0x544933C

#define NIC0_RXB_CORE_TS_RAW0_MAC_31_0_MASK_0 0x5449340

#define NIC0_RXB_CORE_TS_RAW0_MAC_31_0_MASK_1 0x5449344

#define NIC0_RXB_CORE_TS_RAW0_MAC_31_0_MASK_2 0x5449348

#define NIC0_RXB_CORE_TS_RAW0_MAC_31_0_MASK_3 0x544934C

#define NIC0_RXB_CORE_TS_RAW0_MAC_47_32_MASK_0 0x5449350

#define NIC0_RXB_CORE_TS_RAW0_MAC_47_32_MASK_1 0x5449354

#define NIC0_RXB_CORE_TS_RAW0_MAC_47_32_MASK_2 0x5449358

#define NIC0_RXB_CORE_TS_RAW0_MAC_47_32_MASK_3 0x544935C

#define NIC0_RXB_CORE_DBG_SPMU_SELECT 0x5449400

#define NIC0_RXB_CORE_DBG_ERROR 0x5449408

#define NIC0_RXB_CORE_DBG_ENDIANNESS 0x5449410

#define NIC0_RXB_CORE_DBG_LAST_PARSING_0 0x5449480

#define NIC0_RXB_CORE_DBG_LAST_PARSING_1 0x5449484

#define NIC0_RXB_CORE_DBG_LAST_PARSING_2 0x5449488

#define NIC0_RXB_CORE_DBG_LAST_PARSING_3 0x544948C

#define NIC0_RXB_CORE_DBG_LAST_PARSING_4 0x5449490

#define NIC0_RXB_CORE_DBG_LAST_PARSING_5 0x5449494

#define NIC0_RXB_CORE_DBG_LAST_PARSING_6 0x5449498

#define NIC0_RXB_CORE_DBG_LAST_PARSING_7 0x544949C

#define NIC0_RXB_CORE_DBG_LAST_PARSING_8 0x54494A0

#define NIC0_RXB_CORE_DBG_LAST_PARSING_9 0x54494A4

#define NIC0_RXB_CORE_DBG_LAST_PARSING_10 0x54494A8

#define NIC0_RXB_CORE_DBG_LAST_PARSING_11 0x54494AC

#define NIC0_RXB_CORE_DBG_LAST_PARSING_12 0x54494B0

#define NIC0_RXB_CORE_DBG_LAST_PARSING_13 0x54494B4

#define NIC0_RXB_CORE_DBG_LAST_PARSING_14 0x54494B8

#define NIC0_RXB_CORE_DBG_LAST_PARSING_15 0x54494BC

#define NIC0_RXB_CORE_DBG_LAST_PARSING_16 0x54494C0

#define NIC0_RXB_CORE_DBG_LAST_PARSING_17 0x54494C4

#define NIC0_RXB_CORE_DBG_LAST_PARSING_18 0x54494C8

#define NIC0_RXB_CORE_DBG_LAST_PARSING_19 0x54494CC

#define NIC0_RXB_CORE_DBG_LAST_PARSING_20 0x54494D0

#define NIC0_RXB_CORE_DBG_LAST_PARSING_21 0x54494D4

#define NIC0_RXB_CORE_DBG_LAST_PARSING_22 0x54494D8

#define NIC0_RXB_CORE_DBG_LAST_PARSING_23 0x54494DC

#define NIC0_RXB_CORE_DBG_LAST_PARSING_24 0x54494E0

#define NIC0_RXB_CORE_DBG_LAST_PARSING_25 0x54494E4

#define NIC0_RXB_CORE_DBG_LAST_CTRL_0 0x5449500

#define NIC0_RXB_CORE_DBG_LAST_CTRL_1 0x5449504

#define NIC0_RXB_CORE_DBG_LAST_CTRL_2 0x5449508

#define NIC0_RXB_CORE_DBG_LAST_CTRL_3 0x544950C

#define NIC0_RXB_CORE_DBG_LAST_CTRL_4 0x5449510

#define NIC0_RXB_CORE_DBG_LAST_CTRL_5 0x5449514

#define NIC0_RXB_CORE_DBG_LAST_CTRL_6 0x5449518

#define NIC0_RXB_CORE_DBG_LAST_CTRL_7 0x544951C

#define NIC0_RXB_CORE_DBG_LAST_CTRL_8 0x5449520

#define NIC0_RXB_CORE_DBG_LAST_CTRL_9 0x5449524

#define NIC0_RXB_CORE_DBG_LAST_SCATTER_0 0x5449540

#define NIC0_RXB_CORE_DBG_LAST_SCATTER_1 0x5449544

#define NIC0_RXB_CORE_DBG_LAST_SCATTER_2 0x5449548

#define NIC0_RXB_CORE_DBG_LAST_SCATTER_3 0x544954C

#define NIC0_RXB_CORE_DBG_LAST_SCATTER_4 0x5449550

#define NIC0_RXB_CORE_DBG_LAST_SCATTER_5 0x5449554

#define NIC0_RXB_CORE_DBG_LAST_DONE 0x5449560

#define NIC0_RXB_CORE_DBG_EN 0x5449564

#define NIC0_RXB_CORE_DBG_RXE_CRDT 0x5449568

#define NIC0_RXB_CORE_DBG_BUF_LVL 0x544956C

#define NIC0_RXB_CORE_DBG_SCT 0x5449570

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_0 0x5449700

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_1 0x5449704

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_2 0x5449708

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_3 0x544970C

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_0 0x5449710

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_1 0x5449714

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_2 0x5449718

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_3 0x544971C

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_4 0x5449720

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_5 0x5449724

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_6 0x5449728

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_7 0x544972C

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_8 0x5449730

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_9 0x5449734

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_10 0x5449738

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_11 0x544973C

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_12 0x5449740

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_13 0x5449744

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_14 0x5449748

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_15 0x544974C

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_16 0x5449750

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_17 0x5449754

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_18 0x5449758

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_19 0x544975C

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_20 0x5449760

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_21 0x5449764

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_22 0x5449768

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_23 0x544976C

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_24 0x5449770

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_25 0x5449774

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_26 0x5449778

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_27 0x544977C

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_28 0x5449780

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_29 0x5449784

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_30 0x5449788

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_31 0x544978C

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_0 0x5449790

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_1 0x5449794

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_2 0x5449798

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_3 0x544979C

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_4 0x54497A0

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_5 0x54497A4

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_6 0x54497A8

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_7 0x54497AC

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_8 0x54497B0

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_9 0x54497B4

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_10 0x54497B8

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_11 0x54497BC

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_12 0x54497C0

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_13 0x54497C4

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_14 0x54497C8

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_15 0x54497CC

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_16 0x54497D0

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_17 0x54497D4

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_18 0x54497D8

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_19 0x54497DC

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_20 0x54497E0

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_21 0x54497E4

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_22 0x54497E8

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_23 0x54497EC

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_24 0x54497F0

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_25 0x54497F4

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_26 0x54497F8

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_27 0x54497FC

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_28 0x5449800

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_29 0x5449804

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_30 0x5449808

#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_31 0x544980C

#define NIC0_RXB_CORE_TNL_DECAP_UDP_0 0x5449810

#define NIC0_RXB_CORE_TNL_DECAP_UDP_1 0x5449814

#define NIC0_RXB_CORE_TNL_DECAP_UDP_2 0x5449818

#define NIC0_RXB_CORE_TNL_DECAP_UDP_3 0x544981C

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_0 0x5449820

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_1 0x5449824

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_2 0x5449828

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_3 0x544982C

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_4 0x5449830

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_5 0x5449834

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_6 0x5449838

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_7 0x544983C

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_8 0x5449840

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_9 0x5449844

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_10 0x5449848

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_11 0x544984C

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_12 0x5449850

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_13 0x5449854

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_14 0x5449858

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_15 0x544985C

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_16 0x5449860

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_17 0x5449864

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_18 0x5449868

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_19 0x544986C

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_20 0x5449870

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_21 0x5449874

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_22 0x5449878

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_23 0x544987C

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_24 0x5449880

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_25 0x5449884

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_26 0x5449888

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_27 0x544988C

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_28 0x5449890

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_29 0x5449894

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_30 0x5449898

#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_31 0x544989C

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_0 0x54498A0

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_1 0x54498A4

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_2 0x54498A8

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_3 0x54498AC

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_4 0x54498B0

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_5 0x54498B4

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_6 0x54498B8

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_7 0x54498BC

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_8 0x54498C0

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_9 0x54498C4

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_10 0x54498C8

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_11 0x54498CC

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_12 0x54498D0

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_13 0x54498D4

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_14 0x54498D8

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_15 0x54498DC

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_16 0x54498E0

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_17 0x54498E4

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_18 0x54498E8

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_19 0x54498EC

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_20 0x54498F0

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_21 0x54498F4

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_22 0x54498F8

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_23 0x54498FC

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_24 0x5449900

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_25 0x5449904

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_26 0x5449908

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_27 0x544990C

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_28 0x5449910

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_29 0x5449914

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_30 0x5449918

#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_31 0x544991C

#define NIC0_RXB_CORE_TNL_DECAP_CFG 0x5449920

#define NIC0_RXB_CORE_STATS_CFG0 0x5449940

#define NIC0_RXB_CORE_STATS_CFG1 0x5449944

#define NIC0_RXB_CORE_STATS_CFG2 0x5449948

#define NIC0_RXB_CORE_STATS_TOT_BYTES_LSB 0x5449950

#define NIC0_RXB_CORE_STATS_TOT_BYTES_MSB 0x5449954

#define NIC0_RXB_CORE_STATS_TOT_PKTS_LSB 0x5449958

#define NIC0_RXB_CORE_STATS_TOT_PKTS_MSB 0x544995C

#define NIC0_RXB_CORE_STATS_MEAS_WIN_BYTES_LSB 0x5449960

#define NIC0_RXB_CORE_STATS_MEAS_WIN_BYTES_MSB 0x5449964

#define NIC0_RXB_CORE_STATS_MEAS_WIN_PKTS 0x5449968

#define NIC0_RXB_CORE_SEI_INTR_CAUSE 0x5449980

#define NIC0_RXB_CORE_SEI_INTR_MASK 0x5449984

#define NIC0_RXB_CORE_SEI_INTR_CLEAR 0x5449988

#define NIC0_RXB_CORE_SPI_INTR_CAUSE 0x5449990

#define NIC0_RXB_CORE_SPI_INTR_MASK 0x5449994

#define NIC0_RXB_CORE_SPI_INTR_CLEAR 0x5449998

#endif /* ASIC_REG_NIC0_RXB_CORE_REGS_H_ */
