==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'source/AESfunctions.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 99.813 ; gain = 44.359
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 99.840 ; gain = 44.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 105.563 ; gain = 50.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 108.398 ; gain = 52.945
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (source/AESfunctions.cpp:229) in function 'AES_Decrypt' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (source/AESfunctions.cpp:14) in function 'InvSubBytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (source/AESfunctions.cpp:146) in function 'AddRoundKey' completely.
WARNING: [XFORM 203-124] Array  'expandedKey' (source/AESfunctions.cpp:195): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (source/AESfunctions.cpp:101)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 133.199 ; gain = 77.746
INFO: [XFORM 203-151] Mapping array 'inverted_s_box' with offset 0, array 'mul09' with offset 256, array 'mul11' with offset 512, array 'mul13' with offset 768 and array 'mul14' with offset 1024 into array 'inverse_cipher' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 165.719 ; gain = 110.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Decrypt' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.798 seconds; current allocated memory: 124.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 124.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvShiftRows'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 124.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 124.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 125.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 125.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 126.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 127.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Decrypt'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_copy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 127.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 127.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 128.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvShiftRows'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvShiftRows_tmp_state' to 'InvShiftRows_tmp_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 128.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvSubBytes_inverse_cipher' to 'InvSubBytes_invercud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 129.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvMixColumns_inverse_cipher' to 'InvMixColumns_invdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvMixColumns_tmp_state' to 'InvMixColumns_tmpeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 130.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Decrypt'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Decrypt/ciphertext' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Decrypt/expandedKey' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Decrypt/Nr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Decrypt/plaintext' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Decrypt' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Decrypt'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 132.125 MB.
INFO: [RTMG 210-278] Implementing memory 'InvShiftRows_tmp_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'InvSubBytes_invercud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'InvMixColumns_invdEe_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Decrypt_state_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 190.836 ; gain = 135.383
INFO: [SYSC 207-301] Generating SystemC RTL for AES_Decrypt.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Decrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Decrypt.
INFO: [HLS 200-112] Total elapsed time: 15.842 seconds; peak allocated memory: 132.125 MB.
