/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire [33:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = celloutsig_0_7z[3] | celloutsig_0_1z;
  assign celloutsig_1_12z = in_data[137] | celloutsig_1_7z[0];
  assign celloutsig_1_4z = ~(celloutsig_1_1z[3] ^ in_data[172]);
  assign celloutsig_1_5z = ~(celloutsig_1_4z ^ celloutsig_1_0z);
  assign celloutsig_1_18z = ~(celloutsig_1_16z ^ celloutsig_1_5z);
  reg [2:0] _06_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _06_ <= 3'h0;
    else _06_ <= { celloutsig_0_4z[4], celloutsig_0_1z, celloutsig_0_10z };
  assign out_data[34:32] = _06_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_1_1z[4:2], celloutsig_1_8z };
  assign celloutsig_0_9z = celloutsig_0_3z[4:2] != celloutsig_0_7z[4:2];
  assign celloutsig_0_10z = { celloutsig_0_4z[4:1], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z } != in_data[61:34];
  assign celloutsig_0_1z = celloutsig_0_0z[4:2] != in_data[48:46];
  assign celloutsig_1_0z = in_data[135:107] != in_data[169:141];
  assign celloutsig_1_11z = { celloutsig_1_1z[5:4], celloutsig_1_0z, celloutsig_1_1z[4:2], celloutsig_1_1z[2], celloutsig_1_1z[2], celloutsig_1_1z[2], celloutsig_1_1z[2], celloutsig_1_1z[2], celloutsig_1_4z } != { celloutsig_1_2z[2], celloutsig_1_2z[4:3], celloutsig_1_2z[1], celloutsig_1_2z[1], celloutsig_1_1z[5:3], celloutsig_1_2z[4:1] };
  assign celloutsig_1_15z = { celloutsig_1_2z[1], celloutsig_1_11z, celloutsig_1_13z } != { celloutsig_1_11z, celloutsig_1_4z, 1'h0 };
  assign celloutsig_1_16z = { in_data[184:178], celloutsig_1_4z, celloutsig_1_1z[5:2], celloutsig_1_1z[2], celloutsig_1_1z[2] } != { in_data[113:108], celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_1_17z = { _00_[6:1], celloutsig_1_15z } != { in_data[169:167], celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_0_4z = - celloutsig_0_2z[24:18];
  assign celloutsig_1_7z = - { celloutsig_1_1z[4:2], celloutsig_1_1z[2], celloutsig_1_1z[2] };
  assign celloutsig_0_3z = - celloutsig_0_2z[30:24];
  assign celloutsig_0_0z = ~ in_data[77:73];
  assign celloutsig_0_7z = ~ in_data[50:46];
  assign celloutsig_0_2z = ~ { in_data[78:50], celloutsig_0_0z };
  assign celloutsig_1_8z = ~ { in_data[102:99], celloutsig_1_4z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_2z[4:1], celloutsig_1_2z[1], celloutsig_1_18z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_12z, _00_, celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_11z, 1'h0, celloutsig_1_9z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_1z[4:2], celloutsig_1_2z[4:1], celloutsig_1_2z[1] };
  assign celloutsig_1_13z = ~^ { in_data[139:130], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_4z };
  assign { celloutsig_1_1z[2], celloutsig_1_1z[5:3] } = ~ { celloutsig_1_0z, in_data[123:121] };
  assign { celloutsig_1_2z[1], celloutsig_1_2z[4:2] } = ~ { celloutsig_1_1z[2], celloutsig_1_1z[5:3] };
  assign celloutsig_1_1z[1:0] = { celloutsig_1_1z[2], celloutsig_1_1z[2] };
  assign celloutsig_1_2z[0] = celloutsig_1_2z[1];
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h0 };
endmodule
