// Seed: 797163741
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  tri0 id_3;
  assign id_2[1] = {id_3, 1};
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(id_4 or posedge 1'b0) begin
    id_1 <= id_1;
    id_4 = id_3;
  end
  wire id_7;
  assign id_5[1] = id_6;
  module_0(
      id_4, id_5
  );
endmodule
