<stg><name>film_switch<ap_fixed,ap_fixed,ap_fixed,config42></name>


<trans_list>

<trans id="297" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i32* %res_0_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i32* %res_1_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i32* %res_2_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %res_3_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %res_4_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %res_5_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i32* %res_6_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %res_7_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i32* %res_8_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i32* %res_9_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %res_10_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i32* %res_11_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i32* %res_12_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32* %res_13_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i32* %res_14_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i32* %res_15_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i32* %data2_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i32* %data1_0_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i32* %data1_1_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i32* %data1_2_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i32* %data1_3_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i32* %data1_4_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(i32* %data1_5_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface(i32* %data1_6_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecInterface(i32* %data1_7_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecInterface(i32* %data1_8_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecInterface(i32* %data1_9_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecInterface(i32* %data1_10_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecInterface(i32* %data1_11_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecInterface(i32* %data1_12_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecInterface(i32* %data1_13_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecInterface(i32* %data1_14_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecInterface(i32* %data1_15_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %1

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1024" op_0_bw="1024" op_1_bw="0" op_2_bw="1024" op_3_bw="0">
<![CDATA[
:0  %in_data2_V_043 = phi i1024 [ undef, %0 ], [ %in_data2_V, %hls_label_4 ]

]]></Node>
<StgValue><ssdm name="in_data2_V_043"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %i_0_i = phi i6 [ 0, %0 ], [ %i, %hls_label_4 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %icmp_ln142 = icmp eq i6 %i_0_i, -32

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %i = add i6 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln142, label %.preheader.i.preheader, label %hls_label_4

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str79)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_4:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str77) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln144"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2  %tmp_V = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="6">
<![CDATA[
hls_label_4:3  %trunc_ln203 = trunc i6 %i_0_i to i5

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_4:4  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln203, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_4:5  %empty_6 = or i10 %shl_ln, 31

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_4:6  %icmp_ln203 = icmp ugt i10 %shl_ln, %empty_6

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="10">
<![CDATA[
hls_label_4:7  %zext_ln203 = zext i10 %shl_ln to i11

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="10">
<![CDATA[
hls_label_4:8  %zext_ln203_1 = zext i10 %empty_6 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1024" op_0_bw="32">
<![CDATA[
hls_label_4:9  %zext_ln203_2 = zext i32 %tmp_V to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_4:10  %xor_ln203 = xor i11 %zext_ln203, 1023

]]></Node>
<StgValue><ssdm name="xor_ln203"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_4:11  %select_ln203 = select i1 %icmp_ln203, i11 %zext_ln203, i11 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="select_ln203"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_4:12  %select_ln203_1 = select i1 %icmp_ln203, i11 %zext_ln203_1, i11 %zext_ln203

]]></Node>
<StgValue><ssdm name="select_ln203_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_4:13  %select_ln203_2 = select i1 %icmp_ln203, i11 %xor_ln203, i11 %zext_ln203

]]></Node>
<StgValue><ssdm name="select_ln203_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_4:14  %xor_ln203_1 = xor i11 %select_ln203, 1023

]]></Node>
<StgValue><ssdm name="xor_ln203_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1024" op_0_bw="11">
<![CDATA[
hls_label_4:15  %zext_ln203_3 = zext i11 %select_ln203_2 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1024" op_0_bw="11">
<![CDATA[
hls_label_4:16  %zext_ln203_4 = zext i11 %select_ln203_1 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_4"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1024" op_0_bw="11">
<![CDATA[
hls_label_4:17  %zext_ln203_5 = zext i11 %xor_ln203_1 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_5"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_4:18  %shl_ln203 = shl i1024 %zext_ln203_2, %zext_ln203_3

]]></Node>
<StgValue><ssdm name="shl_ln203"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:19  %tmp_2 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln203, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
hls_label_4:20  %select_ln203_3 = select i1 %icmp_ln203, i1024 %tmp_2, i1024 %shl_ln203

]]></Node>
<StgValue><ssdm name="select_ln203_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_4:21  %shl_ln203_1 = shl i1024 -1, %zext_ln203_4

]]></Node>
<StgValue><ssdm name="shl_ln203_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_4:22  %lshr_ln203 = lshr i1024 -1, %zext_ln203_5

]]></Node>
<StgValue><ssdm name="lshr_ln203"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_4:23  %and_ln203 = and i1024 %shl_ln203_1, %lshr_ln203

]]></Node>
<StgValue><ssdm name="and_ln203"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_4:24  %xor_ln203_2 = xor i1024 %and_ln203, -1

]]></Node>
<StgValue><ssdm name="xor_ln203_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_4:25  %and_ln203_1 = and i1024 %in_data2_V_043, %xor_ln203_2

]]></Node>
<StgValue><ssdm name="and_ln203_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_4:26  %and_ln203_2 = and i1024 %select_ln203_3, %and_ln203

]]></Node>
<StgValue><ssdm name="and_ln203_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_4:27  %in_data2_V = or i1024 %and_ln203_1, %and_ln203_2

]]></Node>
<StgValue><ssdm name="in_data2_V"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4:28  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str79, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4:29  br label %1

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader.i:0  %i1_0_i = phi i12 [ %i_1, %hls_label_6 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_i"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.i:1  %icmp_ln152 = icmp eq i12 %i1_0_i, -1016

]]></Node>
<StgValue><ssdm name="icmp_ln152"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3080, i64 3080, i64 3080)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.i:3  %i_1 = add i12 %i1_0_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %icmp_ln152, label %"film_array<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config42>.exit", label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:2  %tmp_V_1 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data1_0_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1024">
<![CDATA[
hls_label_6:3  %trunc_ln1265 = trunc i1024 %in_data2_V_043 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln1265"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="33" op_0_bw="32">
<![CDATA[
hls_label_6:4  %sext_ln1192 = sext i32 %trunc_ln1265 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_6:5  %add_ln1192 = add i33 65536, %sext_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="48" op_0_bw="32">
<![CDATA[
hls_label_6:6  %sext_ln1265 = sext i32 %tmp_V_1 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="48" op_0_bw="33">
<![CDATA[
hls_label_6:7  %sext_ln1265_1 = sext i33 %add_ln1192 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:8  %mul_ln1265 = mul i48 %sext_ln1265_1, %sext_ln1265

]]></Node>
<StgValue><ssdm name="mul_ln1265"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:9  %tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 512, i32 543)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:14  %tmp_V_3 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data1_1_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:15  %tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="33" op_0_bw="32">
<![CDATA[
hls_label_6:16  %sext_ln1192_1 = sext i32 %tmp_4 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_6:17  %add_ln1192_2 = add i33 65536, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="48" op_0_bw="32">
<![CDATA[
hls_label_6:18  %sext_ln1265_2 = sext i32 %tmp_V_3 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_2"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="48" op_0_bw="33">
<![CDATA[
hls_label_6:19  %sext_ln1265_3 = sext i33 %add_ln1192_2 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_3"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:20  %mul_ln1265_1 = mul i48 %sext_ln1265_3, %sext_ln1265_2

]]></Node>
<StgValue><ssdm name="mul_ln1265_1"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:21  %tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 544, i32 575)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:26  %tmp_V_19 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data1_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_19"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:27  %tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="33" op_0_bw="32">
<![CDATA[
hls_label_6:28  %sext_ln1192_2 = sext i32 %tmp_6 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_6:29  %add_ln1192_4 = add i33 65536, %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="48" op_0_bw="32">
<![CDATA[
hls_label_6:30  %sext_ln1265_4 = sext i32 %tmp_V_19 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_4"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="48" op_0_bw="33">
<![CDATA[
hls_label_6:31  %sext_ln1265_5 = sext i33 %add_ln1192_4 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_5"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:32  %mul_ln1265_2 = mul i48 %sext_ln1265_5, %sext_ln1265_4

]]></Node>
<StgValue><ssdm name="mul_ln1265_2"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:33  %tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 576, i32 607)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:38  %tmp_V_20 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data1_3_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_20"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:39  %tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="33" op_0_bw="32">
<![CDATA[
hls_label_6:40  %sext_ln1192_3 = sext i32 %tmp_8 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_6:41  %add_ln1192_6 = add i33 65536, %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="48" op_0_bw="32">
<![CDATA[
hls_label_6:42  %sext_ln1265_6 = sext i32 %tmp_V_20 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_6"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="48" op_0_bw="33">
<![CDATA[
hls_label_6:43  %sext_ln1265_7 = sext i33 %add_ln1192_6 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_7"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:44  %mul_ln1265_3 = mul i48 %sext_ln1265_7, %sext_ln1265_6

]]></Node>
<StgValue><ssdm name="mul_ln1265_3"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:45  %tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 608, i32 639)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:50  %tmp_V_21 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data1_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_21"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:51  %tmp_s = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="33" op_0_bw="32">
<![CDATA[
hls_label_6:52  %sext_ln1192_4 = sext i32 %tmp_s to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_6:53  %add_ln1192_8 = add i33 65536, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="48" op_0_bw="32">
<![CDATA[
hls_label_6:54  %sext_ln1265_8 = sext i32 %tmp_V_21 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_8"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="48" op_0_bw="33">
<![CDATA[
hls_label_6:55  %sext_ln1265_9 = sext i33 %add_ln1192_8 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_9"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:56  %mul_ln1265_4 = mul i48 %sext_ln1265_9, %sext_ln1265_8

]]></Node>
<StgValue><ssdm name="mul_ln1265_4"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:57  %tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 640, i32 671)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:62  %tmp_V_22 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data1_5_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_22"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:63  %tmp_11 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="33" op_0_bw="32">
<![CDATA[
hls_label_6:64  %sext_ln1192_5 = sext i32 %tmp_11 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_6:65  %add_ln1192_10 = add i33 65536, %sext_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="48" op_0_bw="32">
<![CDATA[
hls_label_6:66  %sext_ln1265_10 = sext i32 %tmp_V_22 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_10"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="48" op_0_bw="33">
<![CDATA[
hls_label_6:67  %sext_ln1265_11 = sext i33 %add_ln1192_10 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_11"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:68  %mul_ln1265_5 = mul i48 %sext_ln1265_11, %sext_ln1265_10

]]></Node>
<StgValue><ssdm name="mul_ln1265_5"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:69  %tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 672, i32 703)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:74  %tmp_V_23 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data1_6_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_23"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:75  %tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="33" op_0_bw="32">
<![CDATA[
hls_label_6:76  %sext_ln1192_6 = sext i32 %tmp_13 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_6:77  %add_ln1192_12 = add i33 65536, %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="48" op_0_bw="32">
<![CDATA[
hls_label_6:78  %sext_ln1265_12 = sext i32 %tmp_V_23 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_12"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="48" op_0_bw="33">
<![CDATA[
hls_label_6:79  %sext_ln1265_13 = sext i33 %add_ln1192_12 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_13"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:80  %mul_ln1265_6 = mul i48 %sext_ln1265_13, %sext_ln1265_12

]]></Node>
<StgValue><ssdm name="mul_ln1265_6"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:81  %tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 704, i32 735)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:86  %tmp_V_24 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data1_7_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_24"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:87  %tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="33" op_0_bw="32">
<![CDATA[
hls_label_6:88  %sext_ln1192_7 = sext i32 %tmp_15 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_6:89  %add_ln1192_14 = add i33 65536, %sext_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="48" op_0_bw="32">
<![CDATA[
hls_label_6:90  %sext_ln1265_14 = sext i32 %tmp_V_24 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_14"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="48" op_0_bw="33">
<![CDATA[
hls_label_6:91  %sext_ln1265_15 = sext i33 %add_ln1192_14 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_15"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:92  %mul_ln1265_7 = mul i48 %sext_ln1265_15, %sext_ln1265_14

]]></Node>
<StgValue><ssdm name="mul_ln1265_7"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:93  %tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 736, i32 767)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:98  %tmp_V_26 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data1_8_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_26"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:99  %tmp_17 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="33" op_0_bw="32">
<![CDATA[
hls_label_6:100  %sext_ln1192_8 = sext i32 %tmp_17 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_6:101  %add_ln1192_16 = add i33 65536, %sext_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="48" op_0_bw="32">
<![CDATA[
hls_label_6:102  %sext_ln1265_16 = sext i32 %tmp_V_26 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_16"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="48" op_0_bw="33">
<![CDATA[
hls_label_6:103  %sext_ln1265_17 = sext i33 %add_ln1192_16 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_17"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:104  %mul_ln1265_8 = mul i48 %sext_ln1265_17, %sext_ln1265_16

]]></Node>
<StgValue><ssdm name="mul_ln1265_8"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:105  %tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 768, i32 799)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:110  %tmp_V_28 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data1_9_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_28"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:111  %tmp_19 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="33" op_0_bw="32">
<![CDATA[
hls_label_6:112  %sext_ln1192_9 = sext i32 %tmp_19 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_6:113  %add_ln1192_18 = add i33 65536, %sext_ln1192_9

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="48" op_0_bw="32">
<![CDATA[
hls_label_6:114  %sext_ln1265_18 = sext i32 %tmp_V_28 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_18"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="48" op_0_bw="33">
<![CDATA[
hls_label_6:115  %sext_ln1265_19 = sext i33 %add_ln1192_18 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_19"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:116  %mul_ln1265_9 = mul i48 %sext_ln1265_19, %sext_ln1265_18

]]></Node>
<StgValue><ssdm name="mul_ln1265_9"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:117  %tmp_20 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 800, i32 831)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:122  %tmp_V_30 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data1_10_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_30"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:123  %tmp_21 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="33" op_0_bw="32">
<![CDATA[
hls_label_6:124  %sext_ln1192_10 = sext i32 %tmp_21 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_10"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_6:125  %add_ln1192_20 = add i33 65536, %sext_ln1192_10

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="48" op_0_bw="32">
<![CDATA[
hls_label_6:126  %sext_ln1265_20 = sext i32 %tmp_V_30 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_20"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="48" op_0_bw="33">
<![CDATA[
hls_label_6:127  %sext_ln1265_21 = sext i33 %add_ln1192_20 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_21"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:128  %mul_ln1265_10 = mul i48 %sext_ln1265_21, %sext_ln1265_20

]]></Node>
<StgValue><ssdm name="mul_ln1265_10"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:129  %tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 832, i32 863)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:134  %tmp_V_32 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data1_11_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_32"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:135  %tmp_23 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="33" op_0_bw="32">
<![CDATA[
hls_label_6:136  %sext_ln1192_11 = sext i32 %tmp_23 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_11"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_6:137  %add_ln1192_22 = add i33 65536, %sext_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="48" op_0_bw="32">
<![CDATA[
hls_label_6:138  %sext_ln1265_22 = sext i32 %tmp_V_32 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_22"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="48" op_0_bw="33">
<![CDATA[
hls_label_6:139  %sext_ln1265_23 = sext i33 %add_ln1192_22 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_23"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:140  %mul_ln1265_11 = mul i48 %sext_ln1265_23, %sext_ln1265_22

]]></Node>
<StgValue><ssdm name="mul_ln1265_11"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:141  %tmp_24 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 864, i32 895)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:146  %tmp_V_34 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data1_12_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_34"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:147  %tmp_25 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="33" op_0_bw="32">
<![CDATA[
hls_label_6:148  %sext_ln1192_12 = sext i32 %tmp_25 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_12"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_6:149  %add_ln1192_24 = add i33 65536, %sext_ln1192_12

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="48" op_0_bw="32">
<![CDATA[
hls_label_6:150  %sext_ln1265_24 = sext i32 %tmp_V_34 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_24"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="48" op_0_bw="33">
<![CDATA[
hls_label_6:151  %sext_ln1265_25 = sext i33 %add_ln1192_24 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_25"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:152  %mul_ln1265_12 = mul i48 %sext_ln1265_25, %sext_ln1265_24

]]></Node>
<StgValue><ssdm name="mul_ln1265_12"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:153  %tmp_26 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 896, i32 927)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:158  %tmp_V_36 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data1_13_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_36"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:159  %tmp_27 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="33" op_0_bw="32">
<![CDATA[
hls_label_6:160  %sext_ln1192_13 = sext i32 %tmp_27 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_13"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_6:161  %add_ln1192_26 = add i33 65536, %sext_ln1192_13

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="48" op_0_bw="32">
<![CDATA[
hls_label_6:162  %sext_ln1265_26 = sext i32 %tmp_V_36 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_26"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="48" op_0_bw="33">
<![CDATA[
hls_label_6:163  %sext_ln1265_27 = sext i33 %add_ln1192_26 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_27"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:164  %mul_ln1265_13 = mul i48 %sext_ln1265_27, %sext_ln1265_26

]]></Node>
<StgValue><ssdm name="mul_ln1265_13"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:165  %tmp_28 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 928, i32 959)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:170  %tmp_V_38 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data1_14_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_38"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:171  %tmp_29 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="33" op_0_bw="32">
<![CDATA[
hls_label_6:172  %sext_ln1192_14 = sext i32 %tmp_29 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_14"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_6:173  %add_ln1192_28 = add i33 65536, %sext_ln1192_14

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="48" op_0_bw="32">
<![CDATA[
hls_label_6:174  %sext_ln1265_28 = sext i32 %tmp_V_38 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_28"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="48" op_0_bw="33">
<![CDATA[
hls_label_6:175  %sext_ln1265_29 = sext i33 %add_ln1192_28 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_29"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:176  %mul_ln1265_14 = mul i48 %sext_ln1265_29, %sext_ln1265_28

]]></Node>
<StgValue><ssdm name="mul_ln1265_14"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:177  %tmp_30 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 960, i32 991)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:182  %tmp_V_40 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data1_15_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_40"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:183  %tmp_31 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="33" op_0_bw="32">
<![CDATA[
hls_label_6:184  %sext_ln1192_15 = sext i32 %tmp_31 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_15"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_6:185  %add_ln1192_30 = add i33 65536, %sext_ln1192_15

]]></Node>
<StgValue><ssdm name="add_ln1192_30"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="48" op_0_bw="32">
<![CDATA[
hls_label_6:186  %sext_ln1265_30 = sext i32 %tmp_V_40 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_30"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="48" op_0_bw="33">
<![CDATA[
hls_label_6:187  %sext_ln1265_31 = sext i33 %add_ln1192_30 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1265_31"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:188  %mul_ln1265_15 = mul i48 %sext_ln1265_31, %sext_ln1265_30

]]></Node>
<StgValue><ssdm name="mul_ln1265_15"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:189  %tmp_32 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %in_data2_V_043, i32 992, i32 1023)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
hls_label_6:10  %shl_ln1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_5, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:11  %add_ln1192_1 = add i48 %mul_ln1265, %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:12  %tmp_V_2 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %add_ln1192_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:13  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_0_V_V, i32 %tmp_V_2)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
hls_label_6:22  %shl_ln728_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_7, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:23  %add_ln1192_3 = add i48 %mul_ln1265_1, %shl_ln728_1

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:24  %tmp_V_4 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %add_ln1192_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:25  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_1_V_V, i32 %tmp_V_4)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
hls_label_6:34  %shl_ln728_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_9, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:35  %add_ln1192_5 = add i48 %mul_ln1265_2, %shl_ln728_2

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:36  %tmp_V_5 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %add_ln1192_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:37  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_2_V_V, i32 %tmp_V_5)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
hls_label_6:46  %shl_ln728_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_3, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:47  %add_ln1192_7 = add i48 %mul_ln1265_3, %shl_ln728_3

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:48  %tmp_V_6 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %add_ln1192_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:49  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_3_V_V, i32 %tmp_V_6)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
hls_label_6:58  %shl_ln728_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_10, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:59  %add_ln1192_9 = add i48 %mul_ln1265_4, %shl_ln728_4

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:60  %tmp_V_7 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %add_ln1192_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:61  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_4_V_V, i32 %tmp_V_7)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
hls_label_6:70  %shl_ln728_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_12, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:71  %add_ln1192_11 = add i48 %mul_ln1265_5, %shl_ln728_5

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:72  %tmp_V_8 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %add_ln1192_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:73  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_5_V_V, i32 %tmp_V_8)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
hls_label_6:82  %shl_ln728_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_14, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:83  %add_ln1192_13 = add i48 %mul_ln1265_6, %shl_ln728_6

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:84  %tmp_V_9 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %add_ln1192_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:85  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_6_V_V, i32 %tmp_V_9)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
hls_label_6:94  %shl_ln728_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_16, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:95  %add_ln1192_15 = add i48 %mul_ln1265_7, %shl_ln728_7

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:96  %tmp_V_25 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %add_ln1192_15, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_V_25"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:97  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_7_V_V, i32 %tmp_V_25)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
hls_label_6:106  %shl_ln728_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_18, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_8"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:107  %add_ln1192_17 = add i48 %mul_ln1265_8, %shl_ln728_8

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:108  %tmp_V_27 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %add_ln1192_17, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_V_27"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:109  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_8_V_V, i32 %tmp_V_27)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
hls_label_6:118  %shl_ln728_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_20, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_9"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:119  %add_ln1192_19 = add i48 %mul_ln1265_9, %shl_ln728_9

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:120  %tmp_V_29 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %add_ln1192_19, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_V_29"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:121  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_9_V_V, i32 %tmp_V_29)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
hls_label_6:130  %shl_ln728_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_22, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:131  %add_ln1192_21 = add i48 %mul_ln1265_10, %shl_ln728_s

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:132  %tmp_V_31 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %add_ln1192_21, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_V_31"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:133  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_10_V_V, i32 %tmp_V_31)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
hls_label_6:142  %shl_ln728_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_24, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_10"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:143  %add_ln1192_23 = add i48 %mul_ln1265_11, %shl_ln728_10

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:144  %tmp_V_33 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %add_ln1192_23, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_V_33"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:145  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_11_V_V, i32 %tmp_V_33)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
hls_label_6:154  %shl_ln728_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_26, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_11"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:155  %add_ln1192_25 = add i48 %mul_ln1265_12, %shl_ln728_11

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:156  %tmp_V_35 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %add_ln1192_25, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_V_35"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:157  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_12_V_V, i32 %tmp_V_35)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
hls_label_6:166  %shl_ln728_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_28, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_12"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:167  %add_ln1192_27 = add i48 %mul_ln1265_13, %shl_ln728_12

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:168  %tmp_V_37 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %add_ln1192_27, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_V_37"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:169  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_13_V_V, i32 %tmp_V_37)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
hls_label_6:178  %shl_ln728_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_30, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_13"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:179  %add_ln1192_29 = add i48 %mul_ln1265_14, %shl_ln728_13

]]></Node>
<StgValue><ssdm name="add_ln1192_29"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:180  %tmp_V_39 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %add_ln1192_29, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_V_39"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:181  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_14_V_V, i32 %tmp_V_39)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
hls_label_6:190  %shl_ln728_14 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_32, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_14"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:191  %add_ln1192_31 = add i48 %mul_ln1265_15, %shl_ln728_14

]]></Node>
<StgValue><ssdm name="add_ln1192_31"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:192  %tmp_V_41 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %add_ln1192_31, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_V_41"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:193  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_15_V_V, i32 %tmp_V_41)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str80)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_6:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str77) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln153"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:13  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_0_V_V, i32 %tmp_V_2)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:25  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_1_V_V, i32 %tmp_V_4)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:37  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_2_V_V, i32 %tmp_V_5)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:49  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_3_V_V, i32 %tmp_V_6)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:61  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_4_V_V, i32 %tmp_V_7)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:73  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_5_V_V, i32 %tmp_V_8)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:85  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_6_V_V, i32 %tmp_V_9)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:97  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_7_V_V, i32 %tmp_V_25)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:109  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_8_V_V, i32 %tmp_V_27)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:121  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_9_V_V, i32 %tmp_V_29)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:133  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_10_V_V, i32 %tmp_V_31)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:145  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_11_V_V, i32 %tmp_V_33)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:157  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_12_V_V, i32 %tmp_V_35)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:169  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_13_V_V, i32 %tmp_V_37)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:181  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_14_V_V, i32 %tmp_V_39)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_6:193  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_15_V_V, i32 %tmp_V_41)

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:194  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str80, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
hls_label_6:195  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0">
<![CDATA[
film_array<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config42>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln175"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
