<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\src\tn_vdp\fpga\tn_vdp_v2_v9958\impl\gwsynthesis\tn_vdp_v9958.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\src\tn_vdp\fpga\tn_vdp_v2_v9958\src\v9958.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\src\tn_vdp\fpga\tn_vdp_v2_v9958\src\v9958.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-1</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jun 07 01:30:21 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7172</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5437</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>31</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>4</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_audio</td>
<td>Generated</td>
<td>2259.257</td>
<td>0.443
<td>0.000</td>
<td>1129.628</td>
<td>clk </td>
<td>clk</td>
<td>clk_audio_w </td>
</tr>
<tr>
<td>clk_135</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk </td>
<td>clk</td>
<td>clk_135_w </td>
</tr>
<tr>
<td>clk_3</td>
<td>Generated</td>
<td>281.481</td>
<td>3.553
<td>0.000</td>
<td>140.741</td>
<td>clk_135_w </td>
<td>clk_135</td>
<td>clk_3_w </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>42.614(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_audio</td>
<td>0.443(MHz)</td>
<td>238.570(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_135</td>
<td>135.000(MHz)</td>
<td style="color: #FF0000;" class = "error">111.646(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_3</td>
<td>3.553(MHz)</td>
<td>432.079(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_135</td>
<td>Setup</td>
<td>-8.385</td>
<td>16</td>
</tr>
<tr>
<td>clk_135</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.254</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_STATE_0_s2/D</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>9.250</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.549</td>
<td>SPI_MCP3202/sample_counter_1_s0/Q</td>
<td>SPI_MCP3202/sample_counter_0_s1/D</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>8.557</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.325</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_DATA_6_s0/CE</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>7.677</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.816</td>
<td>SPI_MCP3202/sample_counter_1_s0/Q</td>
<td>SPI_MCP3202/sample_counter_1_s0/RESET</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>8.180</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.732</td>
<td>SPI_MCP3202/sample_counter_1_s0/Q</td>
<td>SPI_MCP3202/sample_counter_2_s0/RESET</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>8.096</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.732</td>
<td>SPI_MCP3202/sample_counter_1_s0/Q</td>
<td>SPI_MCP3202/sample_counter_4_s0/RESET</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>8.096</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.732</td>
<td>SPI_MCP3202/sample_counter_1_s0/Q</td>
<td>SPI_MCP3202/sample_counter_7_s0/RESET</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>8.096</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.728</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_DATA_7_s0/CE</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>7.081</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.591</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_SCK_enable_s1/D</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>6.587</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.509</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_DATA_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>6.861</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.509</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_DATA_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>6.861</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.449</td>
<td>SPI_MCP3202/sample_counter_1_s0/Q</td>
<td>SPI_MCP3202/sample_counter_11_s0/RESET</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>7.813</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.449</td>
<td>SPI_MCP3202/sample_counter_1_s0/Q</td>
<td>SPI_MCP3202/sample_counter_6_s0/RESET</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>7.813</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.449</td>
<td>SPI_MCP3202/sample_counter_1_s0/Q</td>
<td>SPI_MCP3202/sample_counter_9_s0/RESET</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>7.813</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.449</td>
<td>SPI_MCP3202/sample_counter_1_s0/Q</td>
<td>SPI_MCP3202/sample_counter_10_s0/RESET</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>7.813</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.362</td>
<td>SPI_MCP3202/sample_counter_1_s0/Q</td>
<td>SPI_MCP3202/sample_counter_8_s0/RESET</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>7.726</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.357</td>
<td>SPI_MCP3202/sample_counter_1_s0/Q</td>
<td>SPI_MCP3202/sample_counter_3_s0/RESET</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>7.721</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.357</td>
<td>SPI_MCP3202/sample_counter_1_s0/Q</td>
<td>SPI_MCP3202/sample_counter_5_s0/RESET</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>7.721</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.296</td>
<td>SPI_MCP3202/sample_counter_2_s0/Q</td>
<td>SPI_MCP3202/sample_counter_11_s0/D</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>7.304</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.296</td>
<td>SPI_MCP3202/sample_counter_2_s0/Q</td>
<td>SPI_MCP3202/sample_counter_10_s0/D</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>7.304</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.177</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_MOSI_s1/D</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>6.172</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.039</td>
<td>SPI_MCP3202/sample_counter_1_s0/Q</td>
<td>SPI_MCP3202/r_DATA_8_s0/CE</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>7.403</td>
</tr>
<tr>
<td>23</td>
<td>0.300</td>
<td>SPI_MCP3202/sample_counter_2_s0/Q</td>
<td>SPI_MCP3202/sample_counter_9_s0/D</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>6.708</td>
</tr>
<tr>
<td>24</td>
<td>0.379</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_STATE_0_s2/CE</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>5.974</td>
</tr>
<tr>
<td>25</td>
<td>0.379</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_STATE_1_s1/CE</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>5.974</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.501</td>
<td>n430_s0/I0</td>
<td>clk_audio_w_s0/D</td>
<td>clk_audio:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>0.558</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.099</td>
<td>pwr_on_r_s0/Q</td>
<td>gromtick_0_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_3:[R]</td>
<td>0.000</td>
<td>-1.233</td>
<td>1.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.099</td>
<td>pwr_on_r_s0/Q</td>
<td>gromtick_1_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_3:[R]</td>
<td>0.000</td>
<td>-1.233</td>
<td>1.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.099</td>
<td>pwr_on_r_s0/Q</td>
<td>gromtick_2_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_3:[R]</td>
<td>0.000</td>
<td>-1.233</td>
<td>1.179</td>
</tr>
<tr>
<td>5</td>
<td>0.062</td>
<td>sample_3_s0/Q</td>
<td>audio_sample_word0[1]_3_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.844</td>
<td>0.937</td>
</tr>
<tr>
<td>6</td>
<td>0.062</td>
<td>sample_4_s0/Q</td>
<td>audio_sample_word0[1]_4_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.844</td>
<td>0.937</td>
</tr>
<tr>
<td>7</td>
<td>0.062</td>
<td>sample_6_s0/Q</td>
<td>audio_sample_word0[1]_6_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.844</td>
<td>0.937</td>
</tr>
<tr>
<td>8</td>
<td>0.065</td>
<td>sample_7_s0/Q</td>
<td>audio_sample_word0[1]_7_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.844</td>
<td>0.940</td>
</tr>
<tr>
<td>9</td>
<td>0.065</td>
<td>sample_8_s0/Q</td>
<td>audio_sample_word0[1]_8_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.844</td>
<td>0.940</td>
</tr>
<tr>
<td>10</td>
<td>0.082</td>
<td>sample_9_s0/Q</td>
<td>audio_sample_word0[1]_9_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.844</td>
<td>0.956</td>
</tr>
<tr>
<td>11</td>
<td>0.286</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q</td>
<td>u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>12</td>
<td>0.286</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>13</td>
<td>0.286</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>14</td>
<td>0.344</td>
<td>csrn_108_r_s0/Q</td>
<td>CpuReq_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.844</td>
<td>1.218</td>
</tr>
<tr>
<td>15</td>
<td>0.357</td>
<td>csrn_108_r_s0/Q</td>
<td>cs_latch_1_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.844</td>
<td>1.231</td>
</tr>
<tr>
<td>16</td>
<td>0.405</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/ADB[6]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>17</td>
<td>0.414</td>
<td>sample_5_s0/Q</td>
<td>audio_sample_word0[1]_5_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.844</td>
<td>1.289</td>
</tr>
<tr>
<td>18</td>
<td>0.416</td>
<td>sample_11_s0/Q</td>
<td>audio_sample_word0[1]_11_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.844</td>
<td>1.290</td>
</tr>
<tr>
<td>19</td>
<td>0.420</td>
<td>cswn_108_r_s0/Q</td>
<td>cs_latch_0_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.844</td>
<td>1.295</td>
</tr>
<tr>
<td>20</td>
<td>0.431</td>
<td>u_v9958/IRAMADR_11_s1/Q</td>
<td>vram32k_inst/mem_r_mem_r_0_5_s/AD[11]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.585</td>
</tr>
<tr>
<td>21</td>
<td>0.431</td>
<td>u_v9958/IRAMADR_0_s1/Q</td>
<td>vram32k_inst/mem_r_mem_r_0_5_s/AD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.585</td>
</tr>
<tr>
<td>22</td>
<td>0.438</td>
<td>u_v9958/IRAMADR_13_s1/Q</td>
<td>vram32k_inst/mem_r_mem_r_0_5_s/AD[13]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.592</td>
</tr>
<tr>
<td>23</td>
<td>0.550</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>24</td>
<td>0.550</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>25</td>
<td>0.550</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.930</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>3.704</td>
<td>1.104</td>
<td>8.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.930</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>3.704</td>
<td>1.104</td>
<td>8.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.930</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>3.704</td>
<td>1.104</td>
<td>8.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.232</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>1.111</td>
<td>8.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.232</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>1.111</td>
<td>8.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.232</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>1.111</td>
<td>8.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.102</td>
<td>pwr_on_r_s0/Q</td>
<td>csr_sync_r_1_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>8.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.102</td>
<td>pwr_on_r_s0/Q</td>
<td>cswn_108_r_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>8.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.102</td>
<td>pwr_on_r_s0/Q</td>
<td>csw_sync_r_0_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>8.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.102</td>
<td>pwr_on_r_s0/Q</td>
<td>csw_sync_r_1_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>8.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.102</td>
<td>pwr_on_r_s0/Q</td>
<td>csrn_108_r_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>8.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.102</td>
<td>pwr_on_r_s0/Q</td>
<td>csr_sync_r_0_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>8.454</td>
</tr>
<tr>
<td>13</td>
<td>28.538</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.454</td>
</tr>
<tr>
<td>14</td>
<td>28.538</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.454</td>
</tr>
<tr>
<td>15</td>
<td>28.538</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.454</td>
</tr>
<tr>
<td>16</td>
<td>28.540</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.454</td>
</tr>
<tr>
<td>17</td>
<td>28.540</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.454</td>
</tr>
<tr>
<td>18</td>
<td>28.540</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.454</td>
</tr>
<tr>
<td>19</td>
<td>28.540</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.454</td>
</tr>
<tr>
<td>20</td>
<td>28.540</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.454</td>
</tr>
<tr>
<td>21</td>
<td>28.540</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.454</td>
</tr>
<tr>
<td>22</td>
<td>28.540</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.454</td>
</tr>
<tr>
<td>23</td>
<td>28.540</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.454</td>
</tr>
<tr>
<td>24</td>
<td>28.540</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.454</td>
</tr>
<tr>
<td>25</td>
<td>28.540</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.454</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.507</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.522</td>
</tr>
<tr>
<td>2</td>
<td>4.507</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.522</td>
</tr>
<tr>
<td>3</td>
<td>4.507</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.522</td>
</tr>
<tr>
<td>4</td>
<td>4.507</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.522</td>
</tr>
<tr>
<td>5</td>
<td>4.507</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.522</td>
</tr>
<tr>
<td>6</td>
<td>4.507</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.522</td>
</tr>
<tr>
<td>7</td>
<td>4.507</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.522</td>
</tr>
<tr>
<td>8</td>
<td>4.507</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.522</td>
</tr>
<tr>
<td>9</td>
<td>4.507</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.522</td>
</tr>
<tr>
<td>10</td>
<td>4.507</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.522</td>
</tr>
<tr>
<td>11</td>
<td>4.507</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.522</td>
</tr>
<tr>
<td>12</td>
<td>4.507</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.522</td>
</tr>
<tr>
<td>13</td>
<td>4.507</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.522</td>
</tr>
<tr>
<td>14</td>
<td>4.507</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.522</td>
</tr>
<tr>
<td>15</td>
<td>4.507</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.522</td>
</tr>
<tr>
<td>16</td>
<td>4.507</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.522</td>
</tr>
<tr>
<td>17</td>
<td>4.507</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.522</td>
</tr>
<tr>
<td>18</td>
<td>4.507</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CLR_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.522</td>
</tr>
<tr>
<td>19</td>
<td>4.507</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CLR_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.522</td>
</tr>
<tr>
<td>20</td>
<td>5.422</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>0.000</td>
<td>0.944</td>
<td>4.522</td>
</tr>
<tr>
<td>21</td>
<td>5.422</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>0.000</td>
<td>0.944</td>
<td>4.522</td>
</tr>
<tr>
<td>22</td>
<td>5.422</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>0.000</td>
<td>0.944</td>
<td>4.522</td>
</tr>
<tr>
<td>23</td>
<td>9.120</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>-3.704</td>
<td>0.939</td>
<td>4.522</td>
</tr>
<tr>
<td>24</td>
<td>9.120</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>-3.704</td>
<td>0.939</td>
<td>4.522</td>
</tr>
<tr>
<td>25</td>
<td>9.120</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>-3.704</td>
<td>0.939</td>
<td>4.522</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>csr_sync_r_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>csrn_108_r_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>csw_sync_r_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>csw_sync_r_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>cswn_108_r_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>SPI_MCP3202/sample_counter_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>SPI_MCP3202/r_DATA_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
<tr>
<td>9</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
<tr>
<td>10</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>SPI_MCP3202/r_CS_s12</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.176</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>4.275</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>8.156</td>
<td>3.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[2][B]</td>
<td>SPI_MCP3202/n304_s7/I3</td>
</tr>
<tr>
<td>8.958</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C43[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n304_s7/F</td>
</tr>
<tr>
<td>9.377</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td>SPI_MCP3202/n304_s6/I0</td>
</tr>
<tr>
<td>10.476</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n304_s6/F</td>
</tr>
<tr>
<td>10.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_STATE_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td>SPI_MCP3202/r_STATE_0_s2/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
<tr>
<td>7.221</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[1][A]</td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.000, 32.433%; route: 5.792, 62.612%; tC2Q: 0.458, 4.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>SPI_MCP3202/sample_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_1_s0/Q</td>
</tr>
<tr>
<td>2.043</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>SPI_MCP3202/n16_s4/I1</td>
</tr>
<tr>
<td>3.075</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C41[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n16_s4/F</td>
</tr>
<tr>
<td>3.906</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>SPI_MCP3202/n32_s5/I0</td>
</tr>
<tr>
<td>5.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s5/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I1</td>
</tr>
<tr>
<td>5.812</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>6.231</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][B]</td>
<td>SPI_MCP3202/n32_s6/I0</td>
</tr>
<tr>
<td>7.263</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R27C41[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s6/F</td>
</tr>
<tr>
<td>7.769</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>SPI_MCP3202/sample_counter_0_s4/I1</td>
</tr>
<tr>
<td>8.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/sample_counter_0_s4/F</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>SPI_MCP3202/sample_counter_0_s1/CLK</td>
</tr>
<tr>
<td>7.251</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.997, 58.397%; route: 3.102, 36.246%; tC2Q: 0.458, 5.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>SPI_MCP3202/n291_s12/I1</td>
</tr>
<tr>
<td>3.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n291_s12/F</td>
</tr>
<tr>
<td>4.116</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td>SPI_MCP3202/n292_s7/I3</td>
</tr>
<tr>
<td>4.742</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C41[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n292_s7/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>SPI_MCP3202/n294_s6/I3</td>
</tr>
<tr>
<td>6.635</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n294_s6/F</td>
</tr>
<tr>
<td>7.055</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>SPI_MCP3202/n295_s5/I3</td>
</tr>
<tr>
<td>8.116</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n295_s5/F</td>
</tr>
<tr>
<td>8.903</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td>SPI_MCP3202/r_DATA_6_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_DATA_6_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C40[2][A]</td>
<td>SPI_MCP3202/r_DATA_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.847, 50.110%; route: 3.372, 43.920%; tC2Q: 0.458, 5.970%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>SPI_MCP3202/sample_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_1_s0/Q</td>
</tr>
<tr>
<td>2.043</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>SPI_MCP3202/n16_s4/I1</td>
</tr>
<tr>
<td>3.075</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C41[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n16_s4/F</td>
</tr>
<tr>
<td>3.906</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>SPI_MCP3202/n32_s5/I0</td>
</tr>
<tr>
<td>5.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s5/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I1</td>
</tr>
<tr>
<td>5.812</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>6.231</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][B]</td>
<td>SPI_MCP3202/n32_s6/I0</td>
</tr>
<tr>
<td>7.257</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R27C41[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s6/F</td>
</tr>
<tr>
<td>8.424</td>
<td>1.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>SPI_MCP3202/sample_counter_1_s0/CLK</td>
</tr>
<tr>
<td>7.608</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>SPI_MCP3202/sample_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.959, 48.396%; route: 3.763, 46.001%; tC2Q: 0.458, 5.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>SPI_MCP3202/sample_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_1_s0/Q</td>
</tr>
<tr>
<td>2.043</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>SPI_MCP3202/n16_s4/I1</td>
</tr>
<tr>
<td>3.075</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C41[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n16_s4/F</td>
</tr>
<tr>
<td>3.906</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>SPI_MCP3202/n32_s5/I0</td>
</tr>
<tr>
<td>5.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s5/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I1</td>
</tr>
<tr>
<td>5.812</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>6.231</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][B]</td>
<td>SPI_MCP3202/n32_s6/I0</td>
</tr>
<tr>
<td>7.257</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R27C41[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s6/F</td>
</tr>
<tr>
<td>8.340</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>SPI_MCP3202/sample_counter_2_s0/CLK</td>
</tr>
<tr>
<td>7.608</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>SPI_MCP3202/sample_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.959, 48.901%; route: 3.679, 45.438%; tC2Q: 0.458, 5.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>SPI_MCP3202/sample_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_1_s0/Q</td>
</tr>
<tr>
<td>2.043</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>SPI_MCP3202/n16_s4/I1</td>
</tr>
<tr>
<td>3.075</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C41[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n16_s4/F</td>
</tr>
<tr>
<td>3.906</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>SPI_MCP3202/n32_s5/I0</td>
</tr>
<tr>
<td>5.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s5/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I1</td>
</tr>
<tr>
<td>5.812</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>6.231</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][B]</td>
<td>SPI_MCP3202/n32_s6/I0</td>
</tr>
<tr>
<td>7.257</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R27C41[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s6/F</td>
</tr>
<tr>
<td>8.340</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[1][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[1][B]</td>
<td>SPI_MCP3202/sample_counter_4_s0/CLK</td>
</tr>
<tr>
<td>7.608</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[1][B]</td>
<td>SPI_MCP3202/sample_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.959, 48.901%; route: 3.679, 45.438%; tC2Q: 0.458, 5.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>SPI_MCP3202/sample_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_1_s0/Q</td>
</tr>
<tr>
<td>2.043</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>SPI_MCP3202/n16_s4/I1</td>
</tr>
<tr>
<td>3.075</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C41[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n16_s4/F</td>
</tr>
<tr>
<td>3.906</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>SPI_MCP3202/n32_s5/I0</td>
</tr>
<tr>
<td>5.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s5/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I1</td>
</tr>
<tr>
<td>5.812</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>6.231</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][B]</td>
<td>SPI_MCP3202/n32_s6/I0</td>
</tr>
<tr>
<td>7.257</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R27C41[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s6/F</td>
</tr>
<tr>
<td>8.340</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>SPI_MCP3202/sample_counter_7_s0/CLK</td>
</tr>
<tr>
<td>7.608</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>SPI_MCP3202/sample_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.959, 48.901%; route: 3.679, 45.438%; tC2Q: 0.458, 5.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>SPI_MCP3202/n291_s12/I1</td>
</tr>
<tr>
<td>3.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n291_s12/F</td>
</tr>
<tr>
<td>4.116</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td>SPI_MCP3202/n292_s7/I3</td>
</tr>
<tr>
<td>4.742</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C41[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n292_s7/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>SPI_MCP3202/n294_s6/I3</td>
</tr>
<tr>
<td>6.673</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n294_s6/F</td>
</tr>
<tr>
<td>7.168</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[3][B]</td>
<td>SPI_MCP3202/n294_s5/I3</td>
</tr>
<tr>
<td>7.970</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C40[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n294_s5/F</td>
</tr>
<tr>
<td>8.306</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td>SPI_MCP3202/r_DATA_7_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_DATA_7_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C40[1][A]</td>
<td>SPI_MCP3202/r_DATA_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.626, 51.210%; route: 2.996, 42.317%; tC2Q: 0.458, 6.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_SCK_enable_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.176</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>4.275</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>7.187</td>
<td>2.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[1][B]</td>
<td>SPI_MCP3202/n256_s8/I1</td>
</tr>
<tr>
<td>7.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C41[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n256_s8/F</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[1][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_SCK_enable_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][B]</td>
<td>SPI_MCP3202/r_SCK_enable_s1/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_SCK_enable_s1</td>
</tr>
<tr>
<td>7.221</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C41[1][B]</td>
<td>SPI_MCP3202/r_SCK_enable_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.725, 26.188%; route: 4.404, 66.853%; tC2Q: 0.458, 6.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>SPI_MCP3202/n291_s12/I1</td>
</tr>
<tr>
<td>3.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n291_s12/F</td>
</tr>
<tr>
<td>4.116</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td>SPI_MCP3202/n292_s7/I3</td>
</tr>
<tr>
<td>4.742</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C41[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n292_s7/F</td>
</tr>
<tr>
<td>5.892</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[3][B]</td>
<td>SPI_MCP3202/n296_s7/I2</td>
</tr>
<tr>
<td>6.714</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C42[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n296_s7/F</td>
</tr>
<tr>
<td>6.725</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[1][B]</td>
<td>SPI_MCP3202/n297_s5/I3</td>
</tr>
<tr>
<td>7.751</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C42[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n297_s5/F</td>
</tr>
<tr>
<td>8.087</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[1][A]</td>
<td>SPI_MCP3202/r_DATA_4_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_DATA_4_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C42[1][A]</td>
<td>SPI_MCP3202/r_DATA_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.573, 52.074%; route: 2.830, 41.246%; tC2Q: 0.458, 6.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>SPI_MCP3202/n291_s12/I1</td>
</tr>
<tr>
<td>3.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n291_s12/F</td>
</tr>
<tr>
<td>4.116</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td>SPI_MCP3202/n292_s7/I3</td>
</tr>
<tr>
<td>4.742</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C41[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n292_s7/F</td>
</tr>
<tr>
<td>5.892</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[3][B]</td>
<td>SPI_MCP3202/n296_s7/I2</td>
</tr>
<tr>
<td>6.714</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C42[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n296_s7/F</td>
</tr>
<tr>
<td>6.725</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[3][A]</td>
<td>SPI_MCP3202/n296_s5/I3</td>
</tr>
<tr>
<td>7.751</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n296_s5/F</td>
</tr>
<tr>
<td>8.087</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[0][B]</td>
<td>SPI_MCP3202/r_DATA_5_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_DATA_5_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C42[0][B]</td>
<td>SPI_MCP3202/r_DATA_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.573, 52.074%; route: 2.830, 41.246%; tC2Q: 0.458, 6.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>SPI_MCP3202/sample_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_1_s0/Q</td>
</tr>
<tr>
<td>2.043</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>SPI_MCP3202/n16_s4/I1</td>
</tr>
<tr>
<td>3.075</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C41[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n16_s4/F</td>
</tr>
<tr>
<td>3.906</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>SPI_MCP3202/n32_s5/I0</td>
</tr>
<tr>
<td>5.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s5/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I1</td>
</tr>
<tr>
<td>5.812</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>6.231</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][B]</td>
<td>SPI_MCP3202/n32_s6/I0</td>
</tr>
<tr>
<td>7.257</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R27C41[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s6/F</td>
</tr>
<tr>
<td>8.057</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td>SPI_MCP3202/sample_counter_11_s0/CLK</td>
</tr>
<tr>
<td>7.608</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C44[0][A]</td>
<td>SPI_MCP3202/sample_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.959, 50.673%; route: 3.396, 43.461%; tC2Q: 0.458, 5.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>SPI_MCP3202/sample_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_1_s0/Q</td>
</tr>
<tr>
<td>2.043</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>SPI_MCP3202/n16_s4/I1</td>
</tr>
<tr>
<td>3.075</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C41[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n16_s4/F</td>
</tr>
<tr>
<td>3.906</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>SPI_MCP3202/n32_s5/I0</td>
</tr>
<tr>
<td>5.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s5/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I1</td>
</tr>
<tr>
<td>5.812</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>6.231</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][B]</td>
<td>SPI_MCP3202/n32_s6/I0</td>
</tr>
<tr>
<td>7.257</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R27C41[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s6/F</td>
</tr>
<tr>
<td>8.057</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[2][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[2][A]</td>
<td>SPI_MCP3202/sample_counter_6_s0/CLK</td>
</tr>
<tr>
<td>7.608</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C44[2][A]</td>
<td>SPI_MCP3202/sample_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.959, 50.673%; route: 3.396, 43.461%; tC2Q: 0.458, 5.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>SPI_MCP3202/sample_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_1_s0/Q</td>
</tr>
<tr>
<td>2.043</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>SPI_MCP3202/n16_s4/I1</td>
</tr>
<tr>
<td>3.075</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C41[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n16_s4/F</td>
</tr>
<tr>
<td>3.906</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>SPI_MCP3202/n32_s5/I0</td>
</tr>
<tr>
<td>5.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s5/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I1</td>
</tr>
<tr>
<td>5.812</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>6.231</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][B]</td>
<td>SPI_MCP3202/n32_s6/I0</td>
</tr>
<tr>
<td>7.257</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R27C41[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s6/F</td>
</tr>
<tr>
<td>8.057</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][B]</td>
<td>SPI_MCP3202/sample_counter_9_s0/CLK</td>
</tr>
<tr>
<td>7.608</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C44[0][B]</td>
<td>SPI_MCP3202/sample_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.959, 50.673%; route: 3.396, 43.461%; tC2Q: 0.458, 5.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>SPI_MCP3202/sample_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_1_s0/Q</td>
</tr>
<tr>
<td>2.043</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>SPI_MCP3202/n16_s4/I1</td>
</tr>
<tr>
<td>3.075</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C41[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n16_s4/F</td>
</tr>
<tr>
<td>3.906</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>SPI_MCP3202/n32_s5/I0</td>
</tr>
<tr>
<td>5.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s5/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I1</td>
</tr>
<tr>
<td>5.812</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>6.231</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][B]</td>
<td>SPI_MCP3202/n32_s6/I0</td>
</tr>
<tr>
<td>7.257</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R27C41[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s6/F</td>
</tr>
<tr>
<td>8.057</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[2][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[2][B]</td>
<td>SPI_MCP3202/sample_counter_10_s0/CLK</td>
</tr>
<tr>
<td>7.608</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C44[2][B]</td>
<td>SPI_MCP3202/sample_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.959, 50.673%; route: 3.396, 43.461%; tC2Q: 0.458, 5.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>SPI_MCP3202/sample_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_1_s0/Q</td>
</tr>
<tr>
<td>2.043</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>SPI_MCP3202/n16_s4/I1</td>
</tr>
<tr>
<td>3.075</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C41[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n16_s4/F</td>
</tr>
<tr>
<td>3.906</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>SPI_MCP3202/n32_s5/I0</td>
</tr>
<tr>
<td>5.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s5/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I1</td>
</tr>
<tr>
<td>5.812</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>6.231</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][B]</td>
<td>SPI_MCP3202/n32_s6/I0</td>
</tr>
<tr>
<td>7.257</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R27C41[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s6/F</td>
</tr>
<tr>
<td>7.970</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>SPI_MCP3202/sample_counter_8_s0/CLK</td>
</tr>
<tr>
<td>7.608</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>SPI_MCP3202/sample_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.959, 51.245%; route: 3.308, 42.822%; tC2Q: 0.458, 5.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>SPI_MCP3202/sample_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_1_s0/Q</td>
</tr>
<tr>
<td>2.043</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>SPI_MCP3202/n16_s4/I1</td>
</tr>
<tr>
<td>3.075</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C41[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n16_s4/F</td>
</tr>
<tr>
<td>3.906</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>SPI_MCP3202/n32_s5/I0</td>
</tr>
<tr>
<td>5.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s5/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I1</td>
</tr>
<tr>
<td>5.812</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>6.231</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][B]</td>
<td>SPI_MCP3202/n32_s6/I0</td>
</tr>
<tr>
<td>7.257</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R27C41[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s6/F</td>
</tr>
<tr>
<td>7.965</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td>SPI_MCP3202/sample_counter_3_s0/CLK</td>
</tr>
<tr>
<td>7.608</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C41[0][A]</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.959, 51.275%; route: 3.304, 42.789%; tC2Q: 0.458, 5.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>SPI_MCP3202/sample_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_1_s0/Q</td>
</tr>
<tr>
<td>2.043</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>SPI_MCP3202/n16_s4/I1</td>
</tr>
<tr>
<td>3.075</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C41[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n16_s4/F</td>
</tr>
<tr>
<td>3.906</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>SPI_MCP3202/n32_s5/I0</td>
</tr>
<tr>
<td>5.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s5/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I1</td>
</tr>
<tr>
<td>5.812</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>6.231</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][B]</td>
<td>SPI_MCP3202/n32_s6/I0</td>
</tr>
<tr>
<td>7.257</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R27C41[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s6/F</td>
</tr>
<tr>
<td>7.965</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][B]</td>
<td>SPI_MCP3202/sample_counter_5_s0/CLK</td>
</tr>
<tr>
<td>7.608</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C42[1][B]</td>
<td>SPI_MCP3202/sample_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.959, 51.275%; route: 3.304, 42.789%; tC2Q: 0.458, 5.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>SPI_MCP3202/sample_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R25C43[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_2_s0/Q</td>
</tr>
<tr>
<td>1.211</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[3][B]</td>
<td>SPI_MCP3202/n291_s7/I0</td>
</tr>
<tr>
<td>2.013</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C43[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n291_s7/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[3][B]</td>
<td>SPI_MCP3202/r_STATE_1_s10/I1</td>
</tr>
<tr>
<td>3.470</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R27C43[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_STATE_1_s10/F</td>
</tr>
<tr>
<td>3.492</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>SPI_MCP3202/n12_s4/I1</td>
</tr>
<tr>
<td>4.524</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C43[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n12_s4/F</td>
</tr>
<tr>
<td>4.535</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[3][A]</td>
<td>SPI_MCP3202/n9_s5/I0</td>
</tr>
<tr>
<td>5.634</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C43[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n9_s5/F</td>
</tr>
<tr>
<td>6.448</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td>SPI_MCP3202/n7_s2/I2</td>
</tr>
<tr>
<td>7.547</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n7_s2/F</td>
</tr>
<tr>
<td>7.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td>SPI_MCP3202/sample_counter_11_s0/CLK</td>
</tr>
<tr>
<td>7.251</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C44[0][A]</td>
<td>SPI_MCP3202/sample_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.064, 69.336%; route: 1.781, 24.388%; tC2Q: 0.458, 6.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>SPI_MCP3202/sample_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R25C43[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_2_s0/Q</td>
</tr>
<tr>
<td>1.211</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[3][B]</td>
<td>SPI_MCP3202/n291_s7/I0</td>
</tr>
<tr>
<td>2.013</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C43[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n291_s7/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[3][B]</td>
<td>SPI_MCP3202/r_STATE_1_s10/I1</td>
</tr>
<tr>
<td>3.470</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R27C43[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_STATE_1_s10/F</td>
</tr>
<tr>
<td>3.492</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>SPI_MCP3202/n12_s4/I1</td>
</tr>
<tr>
<td>4.524</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C43[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n12_s4/F</td>
</tr>
<tr>
<td>4.535</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[3][A]</td>
<td>SPI_MCP3202/n9_s5/I0</td>
</tr>
<tr>
<td>5.634</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C43[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n9_s5/F</td>
</tr>
<tr>
<td>6.448</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[2][B]</td>
<td>SPI_MCP3202/n8_s3/I1</td>
</tr>
<tr>
<td>7.547</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C44[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n8_s3/F</td>
</tr>
<tr>
<td>7.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[2][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[2][B]</td>
<td>SPI_MCP3202/sample_counter_10_s0/CLK</td>
</tr>
<tr>
<td>7.251</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C44[2][B]</td>
<td>SPI_MCP3202/sample_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.064, 69.336%; route: 1.781, 24.388%; tC2Q: 0.458, 6.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_MOSI_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>SPI_MCP3202/n291_s12/I1</td>
</tr>
<tr>
<td>3.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n291_s12/F</td>
</tr>
<tr>
<td>4.116</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>SPI_MCP3202/n257_s12/I3</td>
</tr>
<tr>
<td>4.742</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n257_s12/F</td>
</tr>
<tr>
<td>5.078</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[2][A]</td>
<td>SPI_MCP3202/n257_s8/I3</td>
</tr>
<tr>
<td>5.880</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C42[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n257_s8/F</td>
</tr>
<tr>
<td>6.299</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][B]</td>
<td>SPI_MCP3202/n257_s6/I2</td>
</tr>
<tr>
<td>7.398</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C43[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n257_s6/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_MOSI_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][B]</td>
<td>SPI_MCP3202/r_MOSI_s1/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_MOSI_s1</td>
</tr>
<tr>
<td>7.221</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C43[0][B]</td>
<td>SPI_MCP3202/r_MOSI_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.626, 58.748%; route: 2.088, 33.827%; tC2Q: 0.458, 7.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>SPI_MCP3202/sample_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_1_s0/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>SPI_MCP3202/n295_s6/I0</td>
</tr>
<tr>
<td>3.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C41[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n295_s6/F</td>
</tr>
<tr>
<td>3.133</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td>SPI_MCP3202/n297_s6/I3</td>
</tr>
<tr>
<td>3.955</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C41[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n297_s6/F</td>
</tr>
<tr>
<td>4.770</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>SPI_MCP3202/n293_s8/I2</td>
</tr>
<tr>
<td>5.831</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n293_s8/F</td>
</tr>
<tr>
<td>6.250</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td>SPI_MCP3202/n293_s5/I2</td>
</tr>
<tr>
<td>7.311</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n293_s5/F</td>
</tr>
<tr>
<td>7.647</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][B]</td>
<td>SPI_MCP3202/r_DATA_8_s0/CLK</td>
</tr>
<tr>
<td>7.608</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C41[0][B]</td>
<td>SPI_MCP3202/r_DATA_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.043, 54.610%; route: 2.902, 39.199%; tC2Q: 0.458, 6.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>SPI_MCP3202/sample_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R25C43[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_2_s0/Q</td>
</tr>
<tr>
<td>1.211</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[3][B]</td>
<td>SPI_MCP3202/n291_s7/I0</td>
</tr>
<tr>
<td>2.013</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C43[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n291_s7/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[3][B]</td>
<td>SPI_MCP3202/r_STATE_1_s10/I1</td>
</tr>
<tr>
<td>3.470</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R27C43[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_STATE_1_s10/F</td>
</tr>
<tr>
<td>3.492</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>SPI_MCP3202/n12_s4/I1</td>
</tr>
<tr>
<td>4.524</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C43[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n12_s4/F</td>
</tr>
<tr>
<td>4.535</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[3][A]</td>
<td>SPI_MCP3202/n9_s5/I0</td>
</tr>
<tr>
<td>5.634</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C43[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n9_s5/F</td>
</tr>
<tr>
<td>6.130</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[0][B]</td>
<td>SPI_MCP3202/n9_s3/I1</td>
</tr>
<tr>
<td>6.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C44[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n9_s3/F</td>
</tr>
<tr>
<td>6.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][B]</td>
<td>SPI_MCP3202/sample_counter_9_s0/CLK</td>
</tr>
<tr>
<td>7.251</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C44[0][B]</td>
<td>SPI_MCP3202/sample_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.787, 71.366%; route: 1.462, 21.801%; tC2Q: 0.458, 6.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.000</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>SPI_MCP3202/n303_s11/I1</td>
</tr>
<tr>
<td>3.822</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n303_s11/F</td>
</tr>
<tr>
<td>4.642</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td>SPI_MCP3202/r_STATE_1_s9/I1</td>
</tr>
<tr>
<td>5.444</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_STATE_1_s9/F</td>
</tr>
<tr>
<td>5.863</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[3][B]</td>
<td>SPI_MCP3202/r_STATE_1_s3/I3</td>
</tr>
<tr>
<td>6.488</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C44[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_STATE_1_s3/F</td>
</tr>
<tr>
<td>7.199</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_STATE_0_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td>SPI_MCP3202/r_STATE_0_s2/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[1][A]</td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.249, 37.649%; route: 3.266, 54.678%; tC2Q: 0.458, 7.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_STATE_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.000</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>SPI_MCP3202/n303_s11/I1</td>
</tr>
<tr>
<td>3.822</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n303_s11/F</td>
</tr>
<tr>
<td>4.642</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td>SPI_MCP3202/r_STATE_1_s9/I1</td>
</tr>
<tr>
<td>5.444</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_STATE_1_s9/F</td>
</tr>
<tr>
<td>5.863</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[3][B]</td>
<td>SPI_MCP3202/r_STATE_1_s3/I3</td>
</tr>
<tr>
<td>6.488</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C44[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_STATE_1_s3/F</td>
</tr>
<tr>
<td>7.199</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_STATE_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>SPI_MCP3202/r_STATE_1_s1/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_STATE_1_s1</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>SPI_MCP3202/r_STATE_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.249, 37.649%; route: 3.266, 54.678%; tC2Q: 0.458, 7.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>n430_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_audio_w_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R25C31[2][A]</td>
<td>clk_audio_w_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" font-weight:bold;">n430_s0/I0</td>
</tr>
<tr>
<td>0.558</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n430_s0/F</td>
</tr>
<tr>
<td>0.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" font-weight:bold;">clk_audio_w_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>clk_audio_w_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_w_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>clk_audio_w_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 99.577%; route: 0.000, 0.000%; tC2Q: 0.002, 0.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1409.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1409.714</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gromtick_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1407.406</td>
<td>1407.406</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1408.250</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1408.435</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1408.768</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1409.615</td>
<td>0.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td style=" font-weight:bold;">gromtick_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1407.406</td>
<td>1407.406</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1409.668</td>
<td>2.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>gromtick_0_s0/CLK</td>
</tr>
<tr>
<td>1409.698</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gromtick_0_s0</td>
</tr>
<tr>
<td>1409.713</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>gromtick_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.233</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.846, 71.739%; tC2Q: 0.333, 28.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.262, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1409.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1409.714</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gromtick_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1407.406</td>
<td>1407.406</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1408.250</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1408.435</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1408.768</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1409.615</td>
<td>0.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">gromtick_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1407.406</td>
<td>1407.406</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1409.668</td>
<td>2.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>gromtick_1_s0/CLK</td>
</tr>
<tr>
<td>1409.698</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gromtick_1_s0</td>
</tr>
<tr>
<td>1409.713</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>gromtick_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.233</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.846, 71.739%; tC2Q: 0.333, 28.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.262, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1409.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1409.714</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gromtick_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1407.406</td>
<td>1407.406</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1408.250</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1408.435</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1408.768</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1409.615</td>
<td>0.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">gromtick_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1407.406</td>
<td>1407.406</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1409.668</td>
<td>2.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>gromtick_2_s0/CLK</td>
</tr>
<tr>
<td>1409.698</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gromtick_2_s0</td>
</tr>
<tr>
<td>1409.713</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>gromtick_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.233</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.846, 71.739%; tC2Q: 0.333, 28.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.262, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>sample_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.222</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td>sample_3_s0/CLK</td>
</tr>
<tr>
<td>37.555</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td style=" font-weight:bold;">sample_3_s0/Q</td>
</tr>
<tr>
<td>38.158</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td>audio_sample_word0[1]_3_s0/CLK</td>
</tr>
<tr>
<td>38.096</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_3_s0</td>
</tr>
<tr>
<td>38.096</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C39[0][B]</td>
<td>audio_sample_word0[1]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.222</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td>sample_4_s0/CLK</td>
</tr>
<tr>
<td>37.555</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td style=" font-weight:bold;">sample_4_s0/Q</td>
</tr>
<tr>
<td>38.158</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[0][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[0][B]</td>
<td>audio_sample_word0[1]_4_s0/CLK</td>
</tr>
<tr>
<td>38.096</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_4_s0</td>
</tr>
<tr>
<td>38.096</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C41[0][B]</td>
<td>audio_sample_word0[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>sample_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.222</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>sample_6_s0/CLK</td>
</tr>
<tr>
<td>37.555</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td style=" font-weight:bold;">sample_6_s0/Q</td>
</tr>
<tr>
<td>38.158</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[0][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][B]</td>
<td>audio_sample_word0[1]_6_s0/CLK</td>
</tr>
<tr>
<td>38.096</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_6_s0</td>
</tr>
<tr>
<td>38.096</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C40[0][B]</td>
<td>audio_sample_word0[1]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>sample_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.222</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td>sample_7_s0/CLK</td>
</tr>
<tr>
<td>37.555</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C37[1][A]</td>
<td style=" font-weight:bold;">sample_7_s0/Q</td>
</tr>
<tr>
<td>38.161</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>audio_sample_word0[1]_7_s0/CLK</td>
</tr>
<tr>
<td>38.096</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_7_s0</td>
</tr>
<tr>
<td>38.096</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>audio_sample_word0[1]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 64.532%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>sample_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.222</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td>sample_8_s0/CLK</td>
</tr>
<tr>
<td>37.555</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C36[1][A]</td>
<td style=" font-weight:bold;">sample_8_s0/Q</td>
</tr>
<tr>
<td>38.161</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>audio_sample_word0[1]_8_s0/CLK</td>
</tr>
<tr>
<td>38.096</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_8_s0</td>
</tr>
<tr>
<td>38.096</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>audio_sample_word0[1]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 64.532%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>sample_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.222</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td>sample_9_s0/CLK</td>
</tr>
<tr>
<td>37.555</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C36[1][B]</td>
<td style=" font-weight:bold;">sample_9_s0/Q</td>
</tr>
<tr>
<td>38.177</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td>audio_sample_word0[1]_9_s0/CLK</td>
</tr>
<tr>
<td>38.096</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_9_s0</td>
</tr>
<tr>
<td>38.096</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C36[2][A]</td>
<td>audio_sample_word0[1]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.623, 65.129%; tC2Q: 0.333, 34.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R5C26[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>csrn_108_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CpuReq_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.222</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>csrn_108_r_s0/CLK</td>
</tr>
<tr>
<td>37.555</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C33[1][B]</td>
<td style=" font-weight:bold;">csrn_108_r_s0/Q</td>
</tr>
<tr>
<td>38.067</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>n257_s2/I1</td>
</tr>
<tr>
<td>38.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" background: #97FFFF;">n257_s2/F</td>
</tr>
<tr>
<td>38.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" font-weight:bold;">CpuReq_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>CpuReq_s0/CLK</td>
</tr>
<tr>
<td>38.096</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CpuReq_s0</td>
</tr>
<tr>
<td>38.096</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>CpuReq_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 30.544%; route: 0.513, 42.086%; tC2Q: 0.333, 27.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>csrn_108_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cs_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.222</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>csrn_108_r_s0/CLK</td>
</tr>
<tr>
<td>37.555</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C33[1][B]</td>
<td style=" font-weight:bold;">csrn_108_r_s0/Q</td>
</tr>
<tr>
<td>38.452</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">cs_latch_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>cs_latch_1_s0/CLK</td>
</tr>
<tr>
<td>38.096</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cs_latch_1_s0</td>
</tr>
<tr>
<td>38.096</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>cs_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.898, 72.920%; tC2Q: 0.333, 27.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C38[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0/Q</td>
</tr>
<tr>
<td>1.594</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.189</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>sample_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.222</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td>sample_5_s0/CLK</td>
</tr>
<tr>
<td>37.555</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td style=" font-weight:bold;">sample_5_s0/Q</td>
</tr>
<tr>
<td>38.510</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][B]</td>
<td>audio_sample_word0[1]_5_s0/CLK</td>
</tr>
<tr>
<td>38.096</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_5_s0</td>
</tr>
<tr>
<td>38.096</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C41[1][B]</td>
<td>audio_sample_word0[1]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.955, 74.135%; tC2Q: 0.333, 25.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>sample_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.222</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[0][A]</td>
<td>sample_11_s0/CLK</td>
</tr>
<tr>
<td>37.555</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C38[0][A]</td>
<td style=" font-weight:bold;">sample_11_s0/Q</td>
</tr>
<tr>
<td>38.511</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>audio_sample_word0[1]_11_s0/CLK</td>
</tr>
<tr>
<td>38.096</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_11_s0</td>
</tr>
<tr>
<td>38.096</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>audio_sample_word0[1]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.957, 74.158%; tC2Q: 0.333, 25.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>cswn_108_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cs_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.222</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[2][A]</td>
<td>cswn_108_r_s0/CLK</td>
</tr>
<tr>
<td>37.555</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C34[2][A]</td>
<td style=" font-weight:bold;">cswn_108_r_s0/Q</td>
</tr>
<tr>
<td>38.516</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" font-weight:bold;">cs_latch_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>cs_latch_0_s0/CLK</td>
</tr>
<tr>
<td>38.096</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cs_latch_0_s0</td>
</tr>
<tr>
<td>38.096</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>cs_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 74.257%; tC2Q: 0.333, 25.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/IRAMADR_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram32k_inst/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>u_v9958/IRAMADR_11_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R11C5[0][A]</td>
<td style=" font-weight:bold;">u_v9958/IRAMADR_11_s1/Q</td>
</tr>
<tr>
<td>1.613</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">vram32k_inst/mem_r_mem_r_0_5_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>vram32k_inst/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>vram32k_inst/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.251, 42.974%; tC2Q: 0.333, 57.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram32k_inst/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][B]</td>
<td>u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R9C6[1][B]</td>
<td style=" font-weight:bold;">u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>1.613</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">vram32k_inst/mem_r_mem_r_0_5_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>vram32k_inst/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>vram32k_inst/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.251, 42.974%; tC2Q: 0.333, 57.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/IRAMADR_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram32k_inst/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>u_v9958/IRAMADR_13_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R11C6[0][A]</td>
<td style=" font-weight:bold;">u_v9958/IRAMADR_13_s1/Q</td>
</tr>
<tr>
<td>1.621</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">vram32k_inst/mem_r_mem_r_0_5_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>vram32k_inst/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>vram32k_inst/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.258, 43.651%; tC2Q: 0.333, 56.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0/Q</td>
</tr>
<tr>
<td>1.594</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0/Q</td>
</tr>
<tr>
<td>1.594</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0/Q</td>
</tr>
<tr>
<td>1.594</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.825</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>3.795</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
<tr>
<td>3.750</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.104</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.825</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>3.795</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
<tr>
<td>3.750</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.104</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.825</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>3.795</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
<tr>
<td>3.750</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.104</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.522</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>7.492</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
<tr>
<td>7.447</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.522</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>7.492</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
<tr>
<td>7.447</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.522</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>7.492</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
<tr>
<td>7.447</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[0][B]</td>
<td style=" font-weight:bold;">csr_sync_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][B]</td>
<td>csr_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_sync_r_1_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[0][B]</td>
<td>csr_sync_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cswn_108_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][A]</td>
<td style=" font-weight:bold;">cswn_108_r_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[2][A]</td>
<td>cswn_108_r_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cswn_108_r_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[2][A]</td>
<td>cswn_108_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csw_sync_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB31[A]</td>
<td style=" font-weight:bold;">csw_sync_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB31[A]</td>
<td>csw_sync_r_0_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csw_sync_r_0_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB31[A]</td>
<td>csw_sync_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csw_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">csw_sync_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>csw_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csw_sync_r_1_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>csw_sync_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csrn_108_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" font-weight:bold;">csrn_108_r_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>csrn_108_r_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csrn_108_r_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>csrn_108_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_sync_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB29[B]</td>
<td style=" font-weight:bold;">csr_sync_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>csr_sync_r_0_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_sync_r_0_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[B]</td>
<td>csr_sync_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>38.218</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>38.218</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>38.218</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLK</td>
</tr>
<tr>
<td>38.219</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C16[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLK</td>
</tr>
<tr>
<td>38.219</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C10[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C11[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLK</td>
</tr>
<tr>
<td>38.219</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C11[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1/CLK</td>
</tr>
<tr>
<td>38.219</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C9[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/TR_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C9[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1/CLK</td>
</tr>
<tr>
<td>38.219</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C9[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1/CLK</td>
</tr>
<tr>
<td>38.219</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C13[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1/CLK</td>
</tr>
<tr>
<td>38.219</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C8[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1/CLK</td>
</tr>
<tr>
<td>38.219</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C8[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C9[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C9[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1/CLK</td>
</tr>
<tr>
<td>38.219</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C9[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>6.107</td>
<td>4.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>9.680</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1/CLK</td>
</tr>
<tr>
<td>38.219</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C10[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 7.405%; route: 7.370, 87.174%; tC2Q: 0.458, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C16[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C10[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C11[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C9[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/TR_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C9[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C9[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C13[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C8[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C8[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C9[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C9[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C9[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C10[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_4_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C13[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_5_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C11[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_6_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C11[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CLR_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CLR_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/CLR_0_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/CLR_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CLR_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CLR_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/CLR_1_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C11[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/CLR_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.085</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>0.115</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
<tr>
<td>0.130</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.085</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>0.115</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
<tr>
<td>0.130</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.085</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>0.115</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
<tr>
<td>0.130</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.704</td>
<td>-3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.613</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>-3.583</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
<tr>
<td>-3.568</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.939</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.704</td>
<td>-3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.613</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>-3.583</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
<tr>
<td>-3.568</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.939</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1928</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.724</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1018</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.551</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.704</td>
<td>-3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.613</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>-3.583</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
<tr>
<td>-3.568</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.939</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 8.513%; route: 3.804, 84.116%; tC2Q: 0.333, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>csr_sync_r_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.966</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>csr_sync_r_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>csr_sync_r_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>csrn_108_r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.966</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>csrn_108_r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>csrn_108_r_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>csw_sync_r_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.966</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>csw_sync_r_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>csw_sync_r_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>csw_sync_r_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.966</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>csw_sync_r_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>csw_sync_r_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cswn_108_r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.966</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cswn_108_r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cswn_108_r_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/sample_counter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.966</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/sample_counter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/sample_counter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/r_DATA_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.966</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/r_DATA_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/r_DATA_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.966</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/sample_counter_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/sample_counter_0_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.966</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/r_STATE_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/r_STATE_0_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/r_CS_s12</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.966</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/r_CS_s12/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/r_CS_s12/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1928</td>
<td>clk_d</td>
<td>-5.930</td>
<td>0.661</td>
</tr>
<tr>
<td>1018</td>
<td>reset_w</td>
<td>-5.930</td>
<td>4.388</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>28.402</td>
<td>3.711</td>
</tr>
<tr>
<td>128</td>
<td>n4054_5</td>
<td>23.671</td>
<td>2.964</td>
</tr>
<tr>
<td>104</td>
<td>true_hdmi_output.packet_pixel_counter[0]</td>
<td>21.373</td>
<td>3.754</td>
</tr>
<tr>
<td>95</td>
<td>DOTSTATE[1]</td>
<td>22.674</td>
<td>5.555</td>
</tr>
<tr>
<td>85</td>
<td>true_hdmi_output.packet_pixel_counter[1]</td>
<td>21.306</td>
<td>4.090</td>
</tr>
<tr>
<td>72</td>
<td>samples_remaining[1]</td>
<td>27.350</td>
<td>4.919</td>
</tr>
<tr>
<td>71</td>
<td>EIGHTDOTSTATE[1]</td>
<td>22.697</td>
<td>4.404</td>
</tr>
<tr>
<td>63</td>
<td>EIGHTDOTSTATE[0]</td>
<td>23.278</td>
<td>4.105</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C23</td>
<td>88.89%</td>
</tr>
<tr>
<td>R18C37</td>
<td>88.89%</td>
</tr>
<tr>
<td>R3C37</td>
<td>86.11%</td>
</tr>
<tr>
<td>R11C6</td>
<td>86.11%</td>
</tr>
<tr>
<td>R18C13</td>
<td>86.11%</td>
</tr>
<tr>
<td>R8C32</td>
<td>86.11%</td>
</tr>
<tr>
<td>R17C35</td>
<td>84.72%</td>
</tr>
<tr>
<td>R17C37</td>
<td>84.72%</td>
</tr>
<tr>
<td>R14C42</td>
<td>84.72%</td>
</tr>
<tr>
<td>R12C12</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_audio -source [get_ports {clk}] -master_clock clk -divide_by 61 -multiply_by 1 -add [get_nets {clk_audio_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_135 -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 5 -add [get_nets {clk_135_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_3 -source [get_nets {clk_135_w}] -master_clock clk_135 -divide_by 38 -multiply_by 1 -add [get_nets {clk_3_w}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
