I 000047 55 936           1650667158550 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650667158551 2022.04.22 16:39:18)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code f0f3f0a0f5a6a6e6faf7e1aaf2f7f3f6f5f7f2f6f9)
	(_ent
		(_time 1650667158548)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1119          1650667195195 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650667195196 2022.04.22 16:39:55)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 10431017154646061d10014a121546171416121713)
	(_ent
		(_time 1650667195187)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk(_arch 0 0 31(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 73 (serial_tb))
	(_version ve8)
	(_time 1650667195201 2022.04.22 16:39:55)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 10431717154647071411024a441645161316181546)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650667232824 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650667232825 2022.04.22 16:40:32)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 09080c0f055f5f1f030e18530b0e0a0f0c0e0b0f00)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1119          1650667233043 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650667233044 2022.04.22 16:40:33)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code e4e5e1b7e5b2b2f2e9e4f5bee6e1b2e3e0e2e6e3e7)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk(_arch 0 0 31(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 73 (serial_tb))
	(_version ve8)
	(_time 1650667233047 2022.04.22 16:40:33)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code e4e5e6b7e5b2b3f3e0e5f6beb0e2b1e2e7e2ece1b2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1119          1650667305621 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650667305622 2022.04.22 16:41:45)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 66696766653030706b66773c646330616260646165)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk(_arch 0 0 31(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 73 (serial_tb))
	(_version ve8)
	(_time 1650667305625 2022.04.22 16:41:45)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 66696066653031716267743c3260336065606e6330)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650667321109 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650667321110 2022.04.22 16:42:01)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code e3b6b5b0e5b5b5f5e9e4f2b9e1e4e0e5e6e4e1e5ea)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(4)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1119          1650667321330 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650667321331 2022.04.22 16:42:01)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code cd9898989c9b9bdbc0cddc97cfc89bcac9cbcfcace)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk(_arch 0 0 31(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 73 (serial_tb))
	(_version ve8)
	(_time 1650667321334 2022.04.22 16:42:01)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code cd989f989c9b9adac9ccdf9799cb98cbcecbc5c89b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1119          1650667396485 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650667396486 2022.04.22 16:43:16)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 61336761653737776c61703b636437666567636662)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk(_arch 0 0 31(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 73 (serial_tb))
	(_version ve8)
	(_time 1650667396489 2022.04.22 16:43:16)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 61336061653736766560733b356734676267696437)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650667437318 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650667437319 2022.04.22 16:43:57)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code ddd2da8f8c8b8bcbd7dacc87dfdadedbd8dadfdbd4)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1119          1650667437551 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650667437552 2022.04.22 16:43:57)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code c8c7ce9dc59e9edec5c8d992cacd9ecfcccecacfcb)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk(_arch 0 0 31(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 73 (serial_tb))
	(_version ve8)
	(_time 1650667437555 2022.04.22 16:43:57)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code c8c7c99dc59e9fdfccc9da929cce9dcecbcec0cd9e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1119          1650667713546 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650667713547 2022.04.22 16:48:33)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code d88d898ad58e8eced5d8c982dadd8edfdcdedadfdb)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk(_arch 0 0 31(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 73 (serial_tb))
	(_version ve8)
	(_time 1650667713550 2022.04.22 16:48:33)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code d88d8e8ad58e8fcfdcd9ca828cde8ddedbded0dd8e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650667859616 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650667859617 2022.04.22 16:50:59)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 76277377752020607c71672c74717570737174707f)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1119          1650667859633 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650667859634 2022.04.22 16:50:59)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 86d7838885d0d0908b8697dc8483d0818280848185)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk(_arch 0 0 31(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 73 (serial_tb))
	(_version ve8)
	(_time 1650667859637 2022.04.22 16:50:59)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 86d7848885d0d191828794dcd280d38085808e83d0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650667922175 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650667922176 2022.04.22 16:52:02)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code d98b8b8bd58f8fcfd3dec883dbdedadfdcdedbdfd0)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1119          1650667922395 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650667922396 2022.04.22 16:52:02)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code b3e1e2e7b5e5e5a5beb3a2e9b1b6e5b4b7b5b1b4b0)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk(_arch 0 0 31(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 73 (serial_tb))
	(_version ve8)
	(_time 1650667922399 2022.04.22 16:52:02)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code b3e1e5e7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650668007946 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650668007947 2022.04.22 16:53:27)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code dedad48c8e8888c8d4d9cf84dcd9ddd8dbd9dcd8d7)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1119          1650668008163 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650668008164 2022.04.22 16:53:28)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code b9bdebedb5efefafb4b9a8e3bbbcefbebdbfbbbeba)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk(_arch 0 0 31(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 74 (serial_tb))
	(_version ve8)
	(_time 1650668292589 2022.04.22 16:58:12)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code bfb1baebece9e8a8bbbeade5ebb9eab9bcb9b7bae9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650668308595 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650668308596 2022.04.22 16:58:28)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 4f1c4c4d1c19195945485e154d484c494a484d4946)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 74 (serial_tb))
	(_version ve8)
	(_time 1650668337164 2022.04.22 16:58:57)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code e1e5b3b2e5b7b6f6e5e0f3bbb5e7b4e7e2e7e9e4b7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1122          1650668424393 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650668424394 2022.04.22 17:00:24)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code a3ada4f4a5f5f5b5aea2b2f9a1a6f5a4a7a5a1a4a0)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk(_arch 0 0 31(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 74 (serial_tb))
	(_version ve8)
	(_time 1650668424397 2022.04.22 17:00:24)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code a3ada3f4a5f5f4b4a7a2b1f9f7a5f6a5a0a5aba6f5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1120          1650668515467 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650668515468 2022.04.22 17:01:55)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 5a0b51590e0c0c4c575a4b00585f0c5d5e5c585d59)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk(_arch 0 0 31(_prcs(_simple)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 36(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 73 (serial_tb))
	(_version ve8)
	(_time 1650668515473 2022.04.22 17:01:55)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 6a3b666a3e3c3d7d6e6b78303e6c3f6c696c626f3c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1122          1650668519794 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650668519795 2022.04.22 17:01:59)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 42454840451414544f435318404714454644404541)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk(_arch 0 0 31(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 74 (serial_tb))
	(_version ve8)
	(_time 1650668519801 2022.04.22 17:01:59)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 52555f5155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1122          1650668818539 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650668818540 2022.04.22 17:06:58)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 404e4b42451616564d41511a424516474446424743)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk(_arch 0 0 31(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 74 (serial_tb))
	(_version ve8)
	(_time 1650668818543 2022.04.22 17:06:58)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 404e4c42451617574441521a144615464346484516)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1122          1650668820398 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650668820399 2022.04.22 17:07:00)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 838dd68d85d5d5958e8292d98186d5848785818480)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk(_arch 0 0 31(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 74 (serial_tb))
	(_version ve8)
	(_time 1650668820402 2022.04.22 17:07:00)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 838dd18d85d5d494878291d9d785d68580858b86d5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650668824171 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650668824172 2022.04.22 17:07:04)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 396f6f3c356f6f2f333e28633b3e3a3f3c3e3b3f30)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1122          1650668824387 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650668824388 2022.04.22 17:07:04)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 14424113154242021915054e161142131012161317)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk(_arch 0 0 31(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 74 (serial_tb))
	(_version ve8)
	(_time 1650668824391 2022.04.22 17:07:04)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 14424613154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1119          1650668876682 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650668876683 2022.04.22 17:07:56)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 5d5d0c5e0c0b0b4b505c4c075f580b5a595b5f5a5e)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk(_arch 0 0 31(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 74 (serial_tb))
	(_version ve8)
	(_time 1650668876686 2022.04.22 17:07:56)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 5d5d0b5e0c0b0a4a595c4f07095b085b5e5b55580b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650668880105 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650668880106 2022.04.22 17:08:00)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code bbb4b0efecededadb1bcaae1b9bcb8bdbebcb9bdb2)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1119          1650668880331 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650668880332 2022.04.22 17:08:00)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code a5aaaff2a5f3f3b3a8a4b4ffa7a0f3a2a1a3a7a2a6)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk(_arch 0 0 31(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 74 (serial_tb))
	(_version ve8)
	(_time 1650668880335 2022.04.22 17:08:00)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code a5aaa8f2a5f3f2b2a1a4b7fff1a3f0a3a6a3ada0f3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1275          1650669263932 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650669263933 2022.04.22 17:14:23)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 0f0e08095c59591902011e550d0a59080b090d080c)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 75 (serial_tb))
	(_version ve8)
	(_time 1650669263936 2022.04.22 17:14:23)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 0f0e0f095c5958180b0e1d555b095a090c09070a59)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650669269535 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650669269536 2022.04.22 17:14:29)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code f8f8f2a8f5aeaeeef2ffe9a2fafffbfefdfffafef1)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1275          1650669269770 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650669269771 2022.04.22 17:14:29)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code e2e2b0b1e5b4b4f4efecf3b8e0e7b4e5e6e4e0e5e1)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 75 (serial_tb))
	(_version ve8)
	(_time 1650669269775 2022.04.22 17:14:29)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code e2e2b7b1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650669586380 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650669586381 2022.04.22 17:19:46)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code a4a7f1f3a5f2f2b2aea3b5fea6a3a7a2a1a3a6a2ad)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1275          1650669586397 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650669586398 2022.04.22 17:19:46)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code b3b0e6e7b5e5e5a5bebda2e9b1b6e5b4b7b5b1b4b0)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 75 (serial_tb))
	(_version ve8)
	(_time 1650669586401 2022.04.22 17:19:46)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code b3b0e1e7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650669590631 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650669590632 2022.04.22 17:19:50)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 3e3f3d3b6e68682834392f643c393d383b393c3837)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1275          1650669590860 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650669590861 2022.04.22 17:19:50)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 28292a2c257e7e3e252639722a2d7e2f2c2e2a2f2b)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 77 (serial_tb))
	(_version ve8)
	(_time 1650670038854 2022.04.22 17:27:18)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 191d1a1e154f4e0e1d180b434d1f4c1f1a1f111c4f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1278          1650670053888 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650670053889 2022.04.22 17:27:33)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code d0d0d282d58686c6dd87c18ad2d586d7d4d6d2d7d3)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 77 (serial_tb))
	(_version ve8)
	(_time 1650670053893 2022.04.22 17:27:33)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code dfdfda8d8c8988c8dbdecd858bd98ad9dcd9d7da89)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650670079646 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650670079647 2022.04.22 17:27:59)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 75267074752323637f72642f77727673707277737c)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(4)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1278          1650670079867 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650670079868 2022.04.22 17:27:59)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 50035453550606465d07410a525506575456525753)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 77 (serial_tb))
	(_version ve8)
	(_time 1650670079871 2022.04.22 17:27:59)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 50035353550607475451420a045605565356585506)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650670259596 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650670259597 2022.04.22 17:30:59)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 67696167653131716d60763d65606461626065616e)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1278          1650670259610 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650670259611 2022.04.22 17:30:59)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 67696167653131716a30763d656231606361656064)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 77 (serial_tb))
	(_version ve8)
	(_time 1650670259614 2022.04.22 17:30:59)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 76787777752021617277642c2270237075707e7320)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650670290646 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650670290647 2022.04.22 17:31:30)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code adaafbfafcfbfbbba7aabcf7afaaaeaba8aaafaba4)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1278          1650670290860 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650670290861 2022.04.22 17:31:30)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 797e2c78752f2f6f742e68237b7c2f7e7d7f7b7e7a)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 77 (serial_tb))
	(_version ve8)
	(_time 1650670290864 2022.04.22 17:31:30)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 888fda8685dedf9f8c899ad2dc8edd8e8b8e808dde)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650670393483 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650670393484 2022.04.22 17:33:13)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 5a0c59590e0c0c4c505d4b00585d595c5f5d585c53)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(4)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1278          1650670393496 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650670393497 2022.04.22 17:33:13)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 693f6a69653f3f7f643e78336b6c3f6e6d6f6b6e6a)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 77 (serial_tb))
	(_version ve8)
	(_time 1650670393500 2022.04.22 17:33:13)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 693f6d69653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650670397933 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650670397934 2022.04.22 17:33:17)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code bfeabdebece9e9a9b5b8aee5bdb8bcb9bab8bdb9b6)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(4)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1278          1650670398156 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650670398157 2022.04.22 17:33:18)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 99cc989695cfcf8f94ce88c39b9ccf9e9d9f9b9e9a)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 77 (serial_tb))
	(_version ve8)
	(_time 1650670398160 2022.04.22 17:33:18)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code a9fcaffea5fffebeada8bbf3fdaffcafaaafa1acff)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650670574900 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650670574901 2022.04.22 17:36:14)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 07060101055151110d00165d05000401020005010e)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1278          1650670574911 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650670574912 2022.04.22 17:36:14)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 17161110154141011a17064d151241101311151014)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 73 (serial_tb))
	(_version ve8)
	(_time 1650670574915 2022.04.22 17:36:14)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 17161610154140001316054d4311421114111f1241)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650670578869 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650670578870 2022.04.22 17:36:18)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 88888f8685dede9e828f99d28a8f8b8e8d8f8a8e81)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1278          1650670579097 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650670579098 2022.04.22 17:36:19)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 73737572752525657e736229717625747775717470)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 73 (serial_tb))
	(_version ve8)
	(_time 1650670579101 2022.04.22 17:36:19)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 7373727275252464777261292775267570757b7625)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650670833026 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650670833027 2022.04.22 17:40:33)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 54565257550202425e53450e56535752515356525d)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1258          1650670833038 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650670833039 2022.04.22 17:40:33)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 64666264653232726964753e666132636062666367)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 73 (serial_tb))
	(_version ve8)
	(_time 1650670833042 2022.04.22 17:40:33)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 64666564653233736065763e3062316267626c6132)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650670837055 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650670837056 2022.04.22 17:40:37)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 14151213154242021e13054e16131712111316121d)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1258          1650670837284 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650670837285 2022.04.22 17:40:37)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code fefff8aeaea8a8e8f3feefa4fcfba8f9faf8fcf9fd)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 73 (serial_tb))
	(_version ve8)
	(_time 1650670837288 2022.04.22 17:40:37)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code feffffaeaea8a9e9faffeca4aaf8abf8fdf8f6fba8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1261          1650670970599 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650670970600 2022.04.22 17:42:50)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code bfbee9ebece9e9a9b3baaee5bdbae9b8bbb9bdb8bc)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 86 (serial_tb))
	(_version ve8)
	(_time 1650670970603 2022.04.22 17:42:50)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code bfbeeeebece9e8a8bbbeade5ebb9eab9bcb9b7bae9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650670978026 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650670978027 2022.04.22 17:42:58)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code bcb3ede8eaeaeaaab6bbade6bebbbfbab9bbbebab5)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1261          1650670978036 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650670978037 2022.04.22 17:42:58)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code ccc39d999a9a9adac0c9dd96cec99acbc8cacecbcf)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 86 (serial_tb))
	(_version ve8)
	(_time 1650670978040 2022.04.22 17:42:58)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code ccc39a999a9a9bdbc8cdde9698ca99cacfcac4c99a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650670988822 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650670988823 2022.04.22 17:43:08)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code e9bcefbae5bfbfffe3eef8b3ebeeeaefeceeebefe0)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1261          1650670989080 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650670989081 2022.04.22 17:43:09)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code f3a6f6a3f5a5a5e5fff6e2a9f1f6a5f4f7f5f1f4f0)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 86 (serial_tb))
	(_version ve8)
	(_time 1650670989086 2022.04.22 17:43:09)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code f3a6f1a3f5a5a4e4f7f2e1a9a7f5a6f5f0f5fbf6a5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650671004247 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650671004248 2022.04.22 17:43:24)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 27762623257171312d20367d25202421222025212e)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1261          1650671004460 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650671004461 2022.04.22 17:43:24)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 02530204055454140e071358000754050604000501)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 86 (serial_tb))
	(_version ve8)
	(_time 1650671004464 2022.04.22 17:43:24)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 0253050405545515060310585604570401040a0754)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1170          1650671153169 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650671153170 2022.04.22 17:45:53)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code e1e5e5b2e5b7b7f7ecb2f0bbe3e4b7e6e5e7e3e6e2)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(test(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 81 (serial_tb))
	(_version ve8)
	(_time 1650671153173 2022.04.22 17:45:53)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code f1f5f2a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650671240981 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650671240982 2022.04.22 17:47:20)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code e6e9b0b5e5b0b0f0ece1f7bce4e1e5e0e3e1e4e0ef)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1170          1650671241004 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650671241005 2022.04.22 17:47:21)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 050a5003055353130857145f070053020103070206)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 80 (serial_tb))
	(_version ve8)
	(_time 1650671241010 2022.04.22 17:47:21)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 050a5703055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650671247875 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650671247876 2022.04.22 17:47:27)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code d086da82d58686c6dad7c18ad2d7d3d6d5d7d2d6d9)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1170          1650671248077 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650671248078 2022.04.22 17:47:28)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 9bcdc994cccdcd8d96c98ac1999ecd9c9f9d999c98)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 80 (serial_tb))
	(_version ve8)
	(_time 1650671248081 2022.04.22 17:47:28)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 9bcdce94cccdcc8c9f9a89c1cf9dce9d989d939ecd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650671279927 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650671279928 2022.04.22 17:47:59)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 0f0a0b095c59591905081e550d080c090a080d0906)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1170          1650671279937 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650671279938 2022.04.22 17:47:59)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 0f0a0b095c595919025a1e550d0a59080b090d080c)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 79 (serial_tb))
	(_version ve8)
	(_time 1650671279941 2022.04.22 17:47:59)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 1e1b1d194e4849091a1f0c444a184b181d18161b48)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650671284321 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650671284322 2022.04.22 17:48:04)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 35313e30356363233f32246f37323633303237333c)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1170          1650671284543 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650671284544 2022.04.22 17:48:04)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 10141a17154646061d45014a121546171416121713)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 79 (serial_tb))
	(_version ve8)
	(_time 1650671284547 2022.04.22 17:48:04)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 10141d17154647071411024a441645161316181546)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650671313566 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650671313567 2022.04.22 17:48:33)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 77212576752121617d70662d75707471727075717e)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1170          1650671313576 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650671313577 2022.04.22 17:48:33)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 77212576752121617a22662d757221707371757074)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 79 (serial_tb))
	(_version ve8)
	(_time 1650671313580 2022.04.22 17:48:33)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 87d1d28985d1d090838695ddd381d28184818f82d1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650671317397 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650671317398 2022.04.22 17:48:37)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 6b3e616b3c3d3d7d616c7a31696c686d6e6c696d62)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1170          1650671317610 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650671317611 2022.04.22 17:48:37)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 37626532356161213a62266d353261303331353034)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 79 (serial_tb))
	(_version ve8)
	(_time 1650671317614 2022.04.22 17:48:37)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 46131344451011514247541c1240134045404e4310)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1170          1650671569486 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650671569487 2022.04.22 17:52:49)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 1a141b1d4e4c4c0c17480b40181f4c1d1e1c181d19)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 80 (serial_tb))
	(_version ve8)
	(_time 1650671569490 2022.04.22 17:52:49)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 29272f2d257f7e3e2d283b737d2f7c2f2a2f212c7f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650671571482 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650671571483 2022.04.22 17:52:51)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code eae4e0b9bebcbcfce0edfbb0e8ede9ecefede8ece3)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(4)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1170          1650671571501 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650671571502 2022.04.22 17:52:51)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code f9f7f3a9f5afafeff4abe8a3fbfcaffefdfffbfefa)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 80 (serial_tb))
	(_version ve8)
	(_time 1650671571505 2022.04.22 17:52:51)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 09075c0f055f5e1e0d081b535d0f5c0f0a0f010c5f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650671575139 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650671575140 2022.04.22 17:52:55)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 32643937356464243835236830353134373530343b)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(4)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1170          1650671575362 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650671575363 2022.04.22 17:52:55)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 1c4a161b4a4a4a0a114e0d461e194a1b181a1e1b1f)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 80 (serial_tb))
	(_version ve8)
	(_time 1650671575366 2022.04.22 17:52:55)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 1c4a111b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650671754335 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650671754336 2022.04.22 17:55:54)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 35343230356363233f32246f37323633303237333c)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1170          1650671754345 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650671754346 2022.04.22 17:55:54)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 35343230356363233867246f373063323133373236)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 80 (serial_tb))
	(_version ve8)
	(_time 1650671754349 2022.04.22 17:55:54)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 45444547451312524144571f1143104346434d4013)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650671758412 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650671758413 2022.04.22 17:55:58)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 23232427257575352924327921242025262421252a)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(4)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1170          1650671758633 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650671758634 2022.04.22 17:55:58)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code fefef9aeaea8a8e8f3acefa4fcfba8f9faf8fcf9fd)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 80 (serial_tb))
	(_version ve8)
	(_time 1650671758637 2022.04.22 17:55:58)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code fefefeaeaea8a9e9faffeca4aaf8abf8fdf8f6fba8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650671994359 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650671994360 2022.04.22 17:59:54)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code c5c29290c59393d3cfc2d49fc7c2c6c3c0c2c7c3cc)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1170          1650671994371 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650671994372 2022.04.22 17:59:54)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code d4d38386d58282c2d880c58ed6d182d3d0d2d6d3d7)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 94 (serial_tb))
	(_version ve8)
	(_time 1650671994375 2022.04.22 17:59:54)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code d4d38486d58283c3d0d5c68e80d281d2d7d2dcd182)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650671999384 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650671999385 2022.04.22 17:59:59)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 6c696e6c3a3a3a7a666b7d366e6b6f6a696b6e6a65)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1170          1650671999607 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650671999608 2022.04.22 17:59:59)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 47424645451111514b13561d454211404341454044)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 94 (serial_tb))
	(_version ve8)
	(_time 1650671999611 2022.04.22 17:59:59)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 47424145451110504346551d1341124144414f4211)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650672101169 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650672101170 2022.04.22 18:01:41)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 01575407055757170b06105b030602070406030708)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(4)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1170          1650672101390 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650672101391 2022.04.22 18:01:41)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code dc8a898e8a8a8acad088cd86ded98adbd8dadedbdf)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 94 (serial_tb))
	(_version ve8)
	(_time 1650672101394 2022.04.22 18:01:41)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code ebbdb9b8bcbdbcfcefeaf9b1bfedbeede8ede3eebd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650672255988 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650672255989 2022.04.22 18:04:15)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code cdca9c989c9b9bdbc7cadc97cfcacecbc8cacfcbc4)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 94 (serial_tb))
	(_version ve8)
	(_time 1650672256007 2022.04.22 18:04:16)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code ddda8b8f8c8b8acad9dccf8789db88dbdedbd5d88b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650672282313 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650672282314 2022.04.22 18:04:42)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code a5a5a4f2a5f3f3b3afa2b4ffa7a2a6a3a0a2a7a3ac)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 94 (serial_tb))
	(_version ve8)
	(_time 1650672282338 2022.04.22 18:04:42)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code b5b5b3e1b5e3e2a2b1b4a7efe1b3e0b3b6b3bdb0e3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650672289393 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650672289394 2022.04.22 18:04:49)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 4b441d491c1d1d5d414c5a11494c484d4e4c494d42)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 94 (serial_tb))
	(_version ve8)
	(_time 1650672289411 2022.04.22 18:04:49)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 5b540a580c0d0c4c5f5a49010f5d0e5d585d535e0d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650672310674 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650672310675 2022.04.22 18:05:10)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 6d3f6f6d3c3b3b7b676a7c376f6a6e6b686a6f6b64)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 94 (serial_tb))
	(_version ve8)
	(_time 1650672310688 2022.04.22 18:05:10)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 6d3f686d3c3b3a7a696c7f37396b386b6e6b65683b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650672334216 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650672334217 2022.04.22 18:05:34)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 585c0f5b550e0e4e525f49025a5f5b5e5d5f5a5e51)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(4)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1219          1650672334230 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650672334231 2022.04.22 18:05:34)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 686c3f68653e3e7e643c79326a6d3e6f6c6e6a6f6b)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 1))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 94 (serial_tb))
	(_version ve8)
	(_time 1650672334235 2022.04.22 18:05:34)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 77732776752120607376652d2371227174717f7221)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650672343910 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650672343911 2022.04.22 18:05:43)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 3f3e3f3a6c69692935382e653d383c393a383d3936)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1219          1650672344129 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650672344130 2022.04.22 18:05:44)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 1a1b1d1d4e4c4c0c164e0b40181f4c1d1e1c181d19)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 1))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 94 (serial_tb))
	(_version ve8)
	(_time 1650672344133 2022.04.22 18:05:44)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 1a1b1a1d4e4c4d0d1e1b08404e1c4f1c191c121f4c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650672795313 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650672795314 2022.04.22 18:13:15)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 8d8e8883dcdbdb9b878a9cd78f8a8e8b888a8f8b84)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(4)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1219          1650672795534 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650672795535 2022.04.22 18:13:15)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 686b6c68653e3e7e676679326a6d3e6f6c6e6a6f6b)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni((i 2))))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 1))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 372 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 107 (serial_tb))
	(_version ve8)
	(_time 1650672795538 2022.04.22 18:13:15)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 686b6b68653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650672917561 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650672917562 2022.04.22 18:15:17)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 080d0f0e055e5e1e020f19520a0f0b0e0d0f0a0e01)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(4)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1056          1650672917800 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650672917801 2022.04.22 18:15:17)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 02070404055454140d0c1358000754050604000501)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 372 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 107 (serial_tb))
	(_version ve8)
	(_time 1650672917807 2022.04.22 18:15:17)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 0207030405545515060310585604570401040a0754)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650673135146 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650673135147 2022.04.22 18:18:55)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 01010407055757170b06105b030602070406030708)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1056          1650673135157 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650673135158 2022.04.22 18:18:55)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 01010407055757170e0e105b030457060507030602)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 372 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 108 (serial_tb))
	(_version ve8)
	(_time 1650673135161 2022.04.22 18:18:55)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 11111316154746061510034b451744171217191447)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650673137503 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650673137504 2022.04.22 18:18:57)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 39396c3c356f6f2f333e28633b3e3a3f3c3e3b3f30)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(4)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1056          1650673137732 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650673137733 2022.04.22 18:18:57)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 141b1713154242021b1b054e161142131012161317)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 372 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 108 (serial_tb))
	(_version ve8)
	(_time 1650673137736 2022.04.22 18:18:57)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 141b1013154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650673208574 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650673208575 2022.04.22 18:20:08)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code cfc1c89a9c9999d9c5c8de95cdc8ccc9cac8cdc9c6)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1053          1650673208586 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650673208587 2022.04.22 18:20:08)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code dfd1d88d8c8989c9d0d1ce85ddda89d8dbd9ddd8dc)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 372 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 107 (serial_tb))
	(_version ve8)
	(_time 1650673208590 2022.04.22 18:20:08)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code dfd1df8d8c8988c8dbdecd858bd98ad9dcd9d7da89)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650673211188 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650673211189 2022.04.22 18:20:11)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 010f5407055757170b06105b030602070406030708)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1053          1650673211407 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650673211408 2022.04.22 18:20:11)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code dbd58e898c8d8dcdd4d5ca81d9de8ddcdfddd9dcd8)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_prcs
			(test(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 372 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 107 (serial_tb))
	(_version ve8)
	(_time 1650673211411 2022.04.22 18:20:11)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code ebe5b9b8bcbdbcfcefeaf9b1bfedbeede8ede3eebd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650673527251 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650673527252 2022.04.22 18:25:27)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code afafadf8fcf9f9b9a5a8bef5ada8aca9aaa8ada9a6)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 77 (serial_tb))
	(_version ve8)
	(_time 1650673527267 2022.04.22 18:25:27)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code bebebbeaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650673537884 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650673537885 2022.04.22 18:25:37)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 303e6135356666263a37216a323733363537323639)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650673537899 2022.04.22 18:25:37)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 3f31693a6c6968283b3e2d656b396a393c39373a69)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650673605547 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650673605548 2022.04.22 18:26:45)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 782e7879752e2e6e727f69227a7f7b7e7d7f7a7e71)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1250          1650673605559 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650673605560 2022.04.22 18:26:45)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 88de888685dede9e85dc99d28a8dde8f8c8e8a8f8b)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni))))
		(_sig(_int reset -1 0 17(_arch(_uni))))
		(_sig(_int clock -1 0 18(_arch(_uni))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650673605563 2022.04.22 18:26:45)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 88de8f8685dedf9f8c899ad2dc8edd8e8b8e808dde)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650673609053 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650673609054 2022.04.22 18:26:49)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 34613631356262223e33256e36333732313336323d)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1250          1650673609271 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650673609272 2022.04.22 18:26:49)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 0e5b0f085e585818035a1f540c0b58090a080c090d)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni))))
		(_sig(_int reset -1 0 17(_arch(_uni))))
		(_sig(_int clock -1 0 18(_arch(_uni))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650673609275 2022.04.22 18:26:49)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 0e5b08085e5859190a0f1c545a085b080d08060b58)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650673669938 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650673669939 2022.04.22 18:27:49)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code fff1a9afaca9a9e9f5f8eea5fdf8fcf9faf8fdf9f6)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1250          1650673669949 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650673669950 2022.04.22 18:27:49)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 0e005b085e585818035a1f540c0b58090a080c090d)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni))))
		(_sig(_int reset -1 0 17(_arch(_uni))))
		(_sig(_int clock -1 0 18(_arch(_uni))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650673669953 2022.04.22 18:27:49)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 0e005c085e5859190a0f1c545a085b080d08060b58)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650673675253 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650673675254 2022.04.22 18:27:55)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code cf9acf9a9c9999d9c5c8de95cdc8ccc9cac8cdc9c6)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1250          1650673675476 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650673675477 2022.04.22 18:27:55)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code aaffadfdfefcfcbca7febbf0a8affcadaeaca8ada9)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni))))
		(_sig(_int reset -1 0 17(_arch(_uni))))
		(_sig(_int clock -1 0 18(_arch(_uni))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650673675480 2022.04.22 18:27:55)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code aaffaafdfefcfdbdaeabb8f0feacffaca9aca2affc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650673690416 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650673690417 2022.04.22 18:28:10)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 03515605055555150904125901040005060401050a)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1250          1650673690640 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650673690641 2022.04.22 18:28:10)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code de8c8b8c8e8888c8d38acf84dcdb88d9dad8dcd9dd)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni))))
		(_sig(_int reset -1 0 17(_arch(_uni))))
		(_sig(_int clock -1 0 18(_arch(_uni))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650673690644 2022.04.22 18:28:10)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code edbfbfbebcbbbafae9ecffb7b9ebb8ebeeebe5e8bb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650673791960 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650673791961 2022.04.22 18:29:51)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code aeaefff9fef8f8b8a4a9bff4aca9ada8aba9aca8a7)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650673791981 2022.04.22 18:29:51)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code bebee8eaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650673810849 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650673810850 2022.04.22 18:30:10)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 792d7f78752f2f6f737e68237b7e7a7f7c7e7b7f70)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650673810859 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650673810860 2022.04.22 18:30:10)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 792d7f78752f2f6f742d68237b7c2f7e7d7f7b7e7a)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650673810863 2022.04.22 18:30:10)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 792d7878752f2e6e7d786b232d7f2c7f7a7f717c2f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650673818948 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650673818949 2022.04.22 18:30:18)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 16441011154040001c11074c14111510131114101f)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650673819173 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650673819174 2022.04.22 18:30:19)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code f1a3f7a1f5a7a7e7fca5e0abf3f4a7f6f5f7f3f6f2)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650673819177 2022.04.22 18:30:19)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 01530307055756160500135b550754070207090457)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1222          1650674048865 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650674048866 2022.04.22 18:34:08)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 38393c3d356e6e2e356c29623a3d6e3f3c3e3a3f3b)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650674048869 2022.04.22 18:34:08)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 38393b3d356e6f2f3c392a626c3e6d3e3b3e303d6e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650674056332 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650674056333 2022.04.22 18:34:16)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 656a6265653333736f62743f67626663606267636c)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(4)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1222          1650674056551 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650674056552 2022.04.22 18:34:16)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 404f4642451616564d14511a424516474446424743)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650674056555 2022.04.22 18:34:16)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 404f4142451617574441521a144615464346484516)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650674135092 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650674135093 2022.04.22 18:35:35)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 03560805055555150904125901040005060401050a)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(4)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650674135105 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650674135106 2022.04.22 18:35:35)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 13461814154545051e470249111645141715111410)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650674135109 2022.04.22 18:35:35)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 13461f1415454404171201494715461510151b1645)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650674139179 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650674139180 2022.04.22 18:35:39)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 01550a07055757170b06105b030602070406030708)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650674139394 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650674139395 2022.04.22 18:35:39)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code db8fd0898c8d8dcdd68fca81d9de8ddcdfddd9dcd8)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650674139398 2022.04.22 18:35:39)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code db8fd7898c8d8cccdfdac9818fdd8eddd8ddd3de8d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650674152168 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650674152169 2022.04.22 18:35:52)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code b9e8ebedb5efefafb3bea8e3bbbebabfbcbebbbfb0)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650674152384 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650674152385 2022.04.22 18:35:52)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 94c5c59b95c2c28299c085ce9691c2939092969397)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650674152388 2022.04.22 18:35:52)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 94c5c29b95c2c383909586cec092c19297929c91c2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650674193973 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650674193974 2022.04.22 18:36:33)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 0e0058085e58581804091f540c090d080b090c0807)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650674193984 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650674193985 2022.04.22 18:36:33)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 0e0058085e585818035a1f540c0b58090a080c090d)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/4\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650674193988 2022.04.22 18:36:33)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 1d134c1a4c4b4a0a191c0f47491b481b1e1b15184b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650674197651 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650674197652 2022.04.22 18:36:37)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 65333565653333736f62743f67626663606267636c)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650674197871 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650674197872 2022.04.22 18:36:37)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 40161742451616564d14511a424516474446424743)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/4\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650674197875 2022.04.22 18:36:37)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 40161042451617574441521a144615464346484516)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650674254564 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650674254565 2022.04.22 18:37:34)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code bfb0edebece9e9a9b5b8aee5bdb8bcb9bab8bdb9b6)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1222          1650674254575 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650674254576 2022.04.22 18:37:34)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code bfb0edebece9e9a9b2ebaee5bdbae9b8bbb9bdb8bc)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650674254579 2022.04.22 18:37:34)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code cfc09a9a9c9998d8cbcedd959bc99ac9ccc9c7ca99)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650674260038 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650674260039 2022.04.22 18:37:40)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 1c4a1f1b4a4a4a0a161b0d461e1b1f1a191b1e1a15)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1222          1650674260246 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650674260247 2022.04.22 18:37:40)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code e7b1e4b4e5b1b1f1eab3f6bde5e2b1e0e3e1e5e0e4)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650674260250 2022.04.22 18:37:40)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code e7b1e3b4e5b1b0f0e3e6f5bdb3e1b2e1e4e1efe2b1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650674420679 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650674420680 2022.04.22 18:40:20)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 9d9b9d92cccbcb8b979a8cc79f9a9e9b989a9f9b94)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650674420690 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650674420691 2022.04.22 18:40:20)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code acaaacfbfafafabaa1f8bdf6aea9faaba8aaaeabaf)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/5\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650674420694 2022.04.22 18:40:20)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code acaaabfbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650674425331 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650674425332 2022.04.22 18:40:25)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code cdc8cb989c9b9bdbc7cadc97cfcacecbc8cacfcbc4)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650674425549 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650674425550 2022.04.22 18:40:25)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code a8adadffa5fefebea5fcb9f2aaadfeafacaeaaafab)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/5\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650674425553 2022.04.22 18:40:25)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code a8adaaffa5feffbfaca9baf2fcaefdaeabaea0adfe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650674597408 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650674597409 2022.04.22 18:43:17)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code fbaffdabacadadedf1fceaa1f9fcf8fdfefcf9fdf2)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(4)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650674597422 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650674597423 2022.04.22 18:43:17)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code fbaffdabacadadedf6afeaa1f9feadfcfffdf9fcf8)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650674597426 2022.04.22 18:43:17)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 0b5f090d5c5d5c1c0f0a19515f0d5e0d080d030e5d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650674600835 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650674600836 2022.04.22 18:43:20)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 590a595a550f0f4f535e48035b5e5a5f5c5e5b5f50)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650674601048 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650674601049 2022.04.22 18:43:21)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 34673331356262223960256e363162333032363337)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650674601052 2022.04.22 18:43:21)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 34673431356263233035266e6032613237323c3162)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650674699868 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650674699869 2022.04.22 18:44:59)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 30323535356666263a37216a323733363537323639)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650674699879 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650674699880 2022.04.22 18:44:59)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 40424542451616564d14511a424516474446424743)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 3))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650674699883 2022.04.22 18:44:59)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 40424242451617574441521a144615464346484516)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650674703585 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650674703586 2022.04.22 18:45:03)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code b7b6b0e3b5e1e1a1bdb0a6edb5b0b4b1b2b0b5b1be)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650674703830 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650674703831 2022.04.22 18:45:03)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code b1b0b7e5b5e7e7a7bce5a0ebb3b4e7b6b5b7b3b6b2)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 3))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650674703834 2022.04.22 18:45:03)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code b1b0b0e5b5e7e6a6b5b0a3ebe5b7e4b7b2b7b9b4e7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650674769926 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650674769927 2022.04.22 18:46:09)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code dfdedb8d8c8989c9d5d8ce85ddd8dcd9dad8ddd9d6)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(4)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1222          1650674769936 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650674769937 2022.04.22 18:46:09)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code dfdedb8d8c8989c9d28bce85ddda89d8dbd9ddd8dc)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650674769940 2022.04.22 18:46:09)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code eeefedbdbeb8b9f9eaeffcb4bae8bbe8ede8e6ebb8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650674773966 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650674773967 2022.04.22 18:46:13)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 9e9e9a91cec8c88894998fc49c999d989b999c9897)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1222          1650674774189 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650674774190 2022.04.22 18:46:14)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 8888838685dede9e85dc99d28a8dde8f8c8e8a8f8b)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650674774193 2022.04.22 18:46:14)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 8888848685dedf9f8c899ad2dc8edd8e8b8e808dde)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650674824722 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650674824723 2022.04.22 18:47:04)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code ece8bbbfbababafae6ebfdb6eeebefeae9ebeeeae5)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(4)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1222          1650674824733 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650674824734 2022.04.22 18:47:04)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code ece8bbbfbababafae1b8fdb6eee9baebe8eaeeebef)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 3))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650674824737 2022.04.22 18:47:04)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code ece8bcbfbababbfbe8edfeb6b8eab9eaefeae4e9ba)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650674827756 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650674827757 2022.04.22 18:47:07)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code c3c0c996c59595d5c9c4d299c1c4c0c5c6c4c1c5ca)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1222          1650674827994 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650674827995 2022.04.22 18:47:07)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code adaefffafcfbfbbba0f9bcf7afa8fbaaa9abafaaae)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 3))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650674827998 2022.04.22 18:47:07)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code adaef8fafcfbfabaa9acbff7f9abf8abaeaba5a8fb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650674887816 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650674887817 2022.04.22 18:48:07)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 61656661653737776b66703b636662676466636768)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(4)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650674887826 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650674887827 2022.04.22 18:48:07)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 61656661653737776c35703b636437666567636662)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 3))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650674887830 2022.04.22 18:48:07)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 71757170752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650674892111 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650674892112 2022.04.22 18:48:12)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 2a292c2e7e7c7c3c202d3b70282d292c2f2d282c23)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650674892332 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650674892333 2022.04.22 18:48:12)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 05060003055353130851145f070053020103070206)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 3))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650674892336 2022.04.22 18:48:12)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 05060703055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650675022783 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650675022784 2022.04.22 18:50:22)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 9a999a95cecccc8c909d8bc0989d999c9f9d989c93)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650675022794 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650675022795 2022.04.22 18:50:22)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 9a999a95cecccc8c97ce8bc0989fcc9d9e9c989d99)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650675022802 2022.04.22 18:50:22)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code aaa9adfdfefcfdbdaeabb8f0feacffaca9aca2affc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650675027712 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650675027713 2022.04.22 18:50:27)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code d4d6d186d58282c2ded3c58ed6d3d7d2d1d3d6d2dd)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650675027931 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650675027932 2022.04.22 18:50:27)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code afadabf8fcf9f9b9a2fbbef5adaaf9a8aba9ada8ac)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650675027935 2022.04.22 18:50:27)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code afadacf8fcf9f8b8abaebdf5fba9faa9aca9a7aaf9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650675084052 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650675084053 2022.04.22 18:51:24)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code ece8edbfbababafae6ebfdb6eeebefeae9ebeeeae5)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1222          1650675084063 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650675084064 2022.04.22 18:51:24)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code ece8edbfbababafae1b8fdb6eee9baebe8eaeeebef)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650675084067 2022.04.22 18:51:24)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code fbfffdabacadacecfffae9a1affdaefdf8fdf3fead)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650675088205 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650675088206 2022.04.22 18:51:28)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 282b282c257e7e3e222f39722a2f2b2e2d2f2a2e21)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1222          1650675088448 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650675088449 2022.04.22 18:51:28)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 12111515154444041f460348101744151614101511)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650675088452 2022.04.22 18:51:28)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 1211121515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650675185255 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650675185256 2022.04.22 18:53:05)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 3f6a693a6c69692935382e653d383c393a383d3936)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1283          1650675185265 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650675185266 2022.04.22 18:53:05)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 3f6a693a6c696929326b2e653d3a69383b393d383c)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int t2 -2 0 23(_arch((ns 4617315517961601024)))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650675185269 2022.04.22 18:53:05)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 4e1b1f4c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650675190843 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650675190844 2022.04.22 18:53:10)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 095a0e0f055f5f1f030e18530b0e0a0f0c0e0b0f00)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1283          1650675191054 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650675191055 2022.04.22 18:53:11)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code e4b7e3b7e5b2b2f2e9b0f5bee6e1b2e3e0e2e6e3e7)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int t2 -2 0 23(_arch((ns 4617315517961601024)))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650675191058 2022.04.22 18:53:11)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code e4b7e4b7e5b2b3f3e0e5f6beb0e2b1e2e7e2ece1b2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650675444055 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650675444056 2022.04.22 18:57:24)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 2c792e287a7a7a3a262b3d762e2b2f2a292b2e2a25)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1332          1650675444066 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650675444067 2022.04.22 18:57:24)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 3b6e393e6c6d6d2d366f2a61393e6d3c3f3d393c38)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int t2 -2 0 23(_arch((ns 4617315517961601024)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650675444070 2022.04.22 18:57:24)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 3b6e3e3e6c6d6c2c3f3a29616f3d6e3d383d333e6d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650675448614 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650675448615 2022.04.22 18:57:28)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code feaaffaeaea8a8e8f4f9efa4fcf9fdf8fbf9fcf8f7)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1332          1650675448839 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650675448840 2022.04.22 18:57:28)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code d98dd98bd58f8fcfd48dc883dbdc8fdedddfdbdeda)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int t2 -2 0 23(_arch((ns 4617315517961601024)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 78 (serial_tb))
	(_version ve8)
	(_time 1650675448843 2022.04.22 18:57:28)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code d98dde8bd58f8eceddd8cb838ddf8cdfdadfd1dc8f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650676019724 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650676019725 2022.04.22 19:06:59)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code e4e4eeb7e5b2b2f2eee3f5bee6e3e7e2e1e3e6e2ed)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650676019734 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650676019735 2022.04.22 19:06:59)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code e4e4eeb7e5b2b2f2e9b1f5bee6e1b2e3e0e2e6e3e7)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 79 (serial_tb))
	(_version ve8)
	(_time 1650676019738 2022.04.22 19:06:59)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code f3f3fea3f5a5a4e4f7f2e1a9a7f5a6f5f0f5fbf6a5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650676023853 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650676023854 2022.04.22 19:07:03)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 010e5307055757170b06105b030602070406030708)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(4)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650676024078 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650676024079 2022.04.22 19:07:04)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code dbd489898c8d8dcdd68eca81d9de8ddcdfddd9dcd8)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 79 (serial_tb))
	(_version ve8)
	(_time 1650676024082 2022.04.22 19:07:04)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code ebe4beb8bcbdbcfcefeaf9b1bfedbeede8ede3eebd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650676147363 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650676147364 2022.04.22 19:09:07)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 7c7d2c7d2a2a2a6a767b6d267e7b7f7a797b7e7a75)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650676147373 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650676147374 2022.04.22 19:09:07)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 7c7d2c7d2a2a2a6a707c6d267e792a7b787a7e7b7f)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 89 (serial_tb))
	(_version ve8)
	(_time 1650676147378 2022.04.22 19:09:07)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 8c8ddb82dadadb9b888d9ed6d88ad98a8f8a8489da)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650676154905 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650676154906 2022.04.22 19:09:14)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code e7e8edb4e5b1b1f1ede0f6bde5e0e4e1e2e0e5e1ee)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650676155133 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650676155134 2022.04.22 19:09:15)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code d2dd8080d58484c4ded2c388d0d784d5d6d4d0d5d1)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 89 (serial_tb))
	(_version ve8)
	(_time 1650676155137 2022.04.22 19:09:15)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code d2dd8780d58485c5d6d3c08886d487d4d1d4dad784)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650676322965 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650676322966 2022.04.22 19:12:02)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 66603466653030706c61773c64616560636164606f)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650676322976 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650676322977 2022.04.22 19:12:02)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 76702477752020607a76672c747320717270747175)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 89 (serial_tb))
	(_version ve8)
	(_time 1650676322980 2022.04.22 19:12:02)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 76702377752021617277642c2270237075707e7320)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650676329086 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650676329087 2022.04.22 19:12:09)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 53575250550505455954420951545055565451555a)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650676329312 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650676329313 2022.04.22 19:12:09)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 2e2a2e2a7e787838222e3f742c2b78292a282c292d)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 89 (serial_tb))
	(_version ve8)
	(_time 1650676329316 2022.04.22 19:12:09)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 3d393a386c6b6a2a393c2f67693b683b3e3b35386b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650676387582 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650676387583 2022.04.22 19:13:07)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code d7d1d285d58181c1ddd0c68dd5d0d4d1d2d0d5d1de)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650676387592 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650676387593 2022.04.22 19:13:07)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code d7d1d285d58181c1dbd7c68dd5d281d0d3d1d5d0d4)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 89 (serial_tb))
	(_version ve8)
	(_time 1650676387596 2022.04.22 19:13:07)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code d7d1d585d58180c0d3d6c58d83d182d1d4d1dfd281)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650676407460 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650676407461 2022.04.22 19:13:27)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 7a7b7d7b2e2c2c6c707d6b20787d797c7f7d787c73)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650676407474 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650676407475 2022.04.22 19:13:27)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 8a8b8d84dedcdc9c868a9bd0888fdc8d8e8c888d89)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 89 (serial_tb))
	(_version ve8)
	(_time 1650676407478 2022.04.22 19:13:27)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 8a8b8a84dedcdd9d8e8b98d0de8cdf8c898c828fdc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650676484120 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650676484121 2022.04.22 19:14:44)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code eae5bfb9bebcbcfce0edfbb0e8ede9ecefede8ece3)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650676484133 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650676484134 2022.04.22 19:14:44)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code faf5afaaaeacacecf6faeba0f8ffacfdfefcf8fdf9)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 89 (serial_tb))
	(_version ve8)
	(_time 1650676484137 2022.04.22 19:14:44)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code faf5a8aaaeacadedfefbe8a0aefcaffcf9fcf2ffac)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650676489708 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650676489709 2022.04.22 19:14:49)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code c492c291c59292d2cec3d59ec6c3c7c2c1c3c6c2cd)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650676489931 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650676489932 2022.04.22 19:14:49)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 9fc99a90ccc9c989939f8ec59d9ac9989b999d989c)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 89 (serial_tb))
	(_version ve8)
	(_time 1650676489935 2022.04.22 19:14:49)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 9fc99d90ccc9c8889b9e8dc5cb99ca999c99979ac9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650676518177 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650676518178 2022.04.22 19:15:18)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code f9fffea9f5afafeff3fee8a3fbfefafffcfefbfff0)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650676518188 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650676518189 2022.04.22 19:15:18)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code f9fffea9f5afafeff5f9e8a3fbfcaffefdfffbfefa)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 89 (serial_tb))
	(_version ve8)
	(_time 1650676518192 2022.04.22 19:15:18)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 080e090e055e5f1f0c091a525c0e5d0e0b0e000d5e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650676522279 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650676522280 2022.04.22 19:15:22)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code f6f3f1a6f5a0a0e0fcf1e7acf4f1f5f0f3f1f4f0ff)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650676522512 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650676522513 2022.04.22 19:15:22)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code e1e4e7b2e5b7b7f7ede1f0bbe3e4b7e6e5e7e3e6e2)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 89 (serial_tb))
	(_version ve8)
	(_time 1650676522516 2022.04.22 19:15:22)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code e1e4e0b2e5b7b6f6e5e0f3bbb5e7b4e7e2e7e9e4b7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650676753310 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650676753311 2022.04.22 19:19:13)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 6e383f6e3e38387864697f346c696d686b696c6867)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650676753321 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650676753322 2022.04.22 19:19:13)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 7d2b2c7c2c2b2b6b717d6c277f782b7a797b7f7a7e)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 89 (serial_tb))
	(_version ve8)
	(_time 1650676753325 2022.04.22 19:19:13)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 7d2b2b7c2c2b2a6a797c6f27297b287b7e7b75782b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650676759253 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650676759254 2022.04.22 19:19:19)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code affbaef8fcf9f9b9a5a8bef5ada8aca9aaa8ada9a6)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650676759485 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650676759486 2022.04.22 19:19:19)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 8ade8a84dedcdc9c868a9bd0888fdc8d8e8c888d89)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 89 (serial_tb))
	(_version ve8)
	(_time 1650676759489 2022.04.22 19:19:19)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 99cd9e9695cfce8e9d988bc3cd9fcc9f9a9f919ccf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1271          1650677180642 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650677180643 2022.04.22 19:26:20)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code bdb9bee9ecebebabb1bface7bfb8ebbab9bbbfbabe)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 87 (serial_tb))
	(_version ve8)
	(_time 1650677180647 2022.04.22 19:26:20)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code bdb9b9e9ecebeaaab9bcafe7e9bbe8bbbebbb5b8eb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1271          1650677211933 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650677211934 2022.04.22 19:26:51)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code efb9bdbcbcb9b9f9e3edfeb5edeab9e8ebe9ede8ec)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 87 (serial_tb))
	(_version ve8)
	(_time 1650677211937 2022.04.22 19:26:51)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code efb9babcbcb9b8f8ebeefdb5bbe9bae9ece9e7eab9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1271          1650677233498 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650677233499 2022.04.22 19:27:13)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 29787c2d257f7f3f252b38732b2c7f2e2d2f2b2e2a)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 87 (serial_tb))
	(_version ve8)
	(_time 1650677233586 2022.04.22 19:27:13)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 87d6d58985d1d090838695ddd381d28184818f82d1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650677316871 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650677316872 2022.04.22 19:28:36)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code d8dbdf8ad58e8eced2dfc982dadfdbdedddfdaded1)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650677316881 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650677316882 2022.04.22 19:28:36)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code e8ebefbbe5bebefee4eaf9b2eaedbeefeceeeaefeb)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 87 (serial_tb))
	(_version ve8)
	(_time 1650677316885 2022.04.22 19:28:36)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code e8ebe8bbe5bebfffece9fab2bceebdeeebeee0edbe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650677383361 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650677383362 2022.04.22 19:29:43)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 9c9f9793cacaca8a969b8dc69e9b9f9a999b9e9a95)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650677383371 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650677383372 2022.04.22 19:29:43)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 9c9f9793cacaca8a909f8dc69e99ca9b989a9e9b9f)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 88 (serial_tb))
	(_version ve8)
	(_time 1650677383375 2022.04.22 19:29:43)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 9c9f9093cacacb8b989d8ec6c89ac99a9f9a9499ca)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650677387637 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650677387638 2022.04.22 19:29:47)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 46444c44451010504c41571c44414540434144404f)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650677387863 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650677387864 2022.04.22 19:29:47)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 30326235356666263c33216a323566373436323733)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 88 (serial_tb))
	(_version ve8)
	(_time 1650677387867 2022.04.22 19:29:47)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 30326535356667273431226a643665363336383566)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650677490779 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650677490780 2022.04.22 19:31:30)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 2a787a2e7e7c7c3c202d3b70282d292c2f2d282c23)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650677490791 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650677490792 2022.04.22 19:31:30)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 3a686a3f6e6c6c2c36382b60383f6c3d3e3c383d39)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 87 (serial_tb))
	(_version ve8)
	(_time 1650677490798 2022.04.22 19:31:30)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 4a181d481e1c1d5d4e4b58101e4c1f4c494c424f1c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650677494260 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650677494261 2022.04.22 19:31:34)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code c796cd92c59191d1cdc0d69dc5c0c4c1c2c0c5c1ce)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650677494493 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650677494494 2022.04.22 19:31:34)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code b1e0e3e5b5e7e7a7bdb3a0ebb3b4e7b6b5b7b3b6b2)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 87 (serial_tb))
	(_version ve8)
	(_time 1650677494497 2022.04.22 19:31:34)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code b1e0e4e5b5e7e6a6b5b0a3ebe5b7e4b7b2b7b9b4e7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650679255205 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650679255206 2022.04.22 20:00:55)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 80d38b8e85d6d6968a8791da828783868587828689)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650679255215 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650679255216 2022.04.22 20:00:55)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 80d38b8e85d6d6968c8291da8285d6878486828783)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 3))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 87 (serial_tb))
	(_version ve8)
	(_time 1650679255219 2022.04.22 20:00:55)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 80d38c8e85d6d797848192dad486d58683868885d6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650679262190 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650679262191 2022.04.22 20:01:02)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code c899c89dc59e9edec2cfd992cacfcbcecdcfcacec1)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650679262410 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650679262411 2022.04.22 20:01:02)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code a3f2a4f4a5f5f5b5afa1b2f9a1a6f5a4a7a5a1a4a0)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 3))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 87 (serial_tb))
	(_version ve8)
	(_time 1650679262414 2022.04.22 20:01:02)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code a3f2a3f4a5f5f4b4a7a2b1f9f7a5f6a5a0a5aba6f5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650679438874 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650679438875 2022.04.22 20:03:58)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code e8beeebbe5bebefee2eff9b2eaefebeeedefeaeee1)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650679438884 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650679438885 2022.04.22 20:03:58)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code f8aefea8f5aeaeeef4fae9a2fafdaefffcfefafffb)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 87 (serial_tb))
	(_version ve8)
	(_time 1650679438888 2022.04.22 20:03:58)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code f8aef9a8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650679446128 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650679446129 2022.04.22 20:04:06)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 4a1e4b481e1c1c5c404d5b10484d494c4f4d484c43)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650679446344 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650679446345 2022.04.22 20:04:06)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 15411512154343031917044f171043121113171216)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 87 (serial_tb))
	(_version ve8)
	(_time 1650679446348 2022.04.22 20:04:06)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 25712221257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650679480128 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650679480129 2022.04.22 20:04:40)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 1a191e1d4e4c4c0c101d0b40181d191c1f1d181c13)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650679480138 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650679480139 2022.04.22 20:04:40)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 1a191e1d4e4c4c0c16180b40181f4c1d1e1c181d19)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 3))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 87 (serial_tb))
	(_version ve8)
	(_time 1650679480142 2022.04.22 20:04:40)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 1a19191d4e4c4d0d1e1b08404e1c4f1c191c121f4c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650679484849 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650679484850 2022.04.22 20:04:44)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 898b838785dfdf9f838e98d38b8e8a8f8c8e8b8f80)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650679485078 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650679485079 2022.04.22 20:04:45)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 63613163653535756f617239616635646765616460)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 3))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 87 (serial_tb))
	(_version ve8)
	(_time 1650679485082 2022.04.22 20:04:45)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 6361366365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650679662135 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650679662136 2022.04.22 20:07:42)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 0a0d5c0c5e5c5c1c000d1b50080d090c0f0d080c03)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650679662146 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650679662147 2022.04.22 20:07:42)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 191e4f1e154f4f0f151b08431b1c4f1e1d1f1b1e1a)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 87 (serial_tb))
	(_version ve8)
	(_time 1650679662150 2022.04.22 20:07:42)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 191e481e154f4e0e1d180b434d1f4c1f1a1f111c4f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650679667660 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650679667661 2022.04.22 20:07:47)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code a5a0a5f2a5f3f3b3afa2b4ffa7a2a6a3a0a2a7a3ac)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650679667879 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650679667880 2022.04.22 20:07:47)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 8085878e85d6d6968c8291da8285d6878486828783)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 87 (serial_tb))
	(_version ve8)
	(_time 1650679667883 2022.04.22 20:07:47)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 8085808e85d6d797848192dad486d58683868885d6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 936           1650679797367 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650679797368 2022.04.22 20:09:57)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 4c4a1a4e1a1a1a5a464b5d164e4b4f4a494b4e4a45)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
I 000056 55 1271          1650679797381 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650679797382 2022.04.22 20:09:57)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 5c5a0a5f0a0a0a4a505e4d065e590a5b585a5e5b5f)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 87 (serial_tb))
	(_version ve8)
	(_time 1650679797385 2022.04.22 20:09:57)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 5c5a0d5f0a0a0b4b585d4e06085a095a5f5a54590a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000047 55 936           1650679802471 serial
(_unit VHDL(serial 0 4(serial 0 9))
	(_version ve8)
	(_time 1650679802472 2022.04.22 20:10:02)
	(_source(\../src/serial.vhd\))
	(_parameters tan)
	(_code 42464340451414544845531840454144474540444b)
	(_ent
		(_time 1650667158547)
	)
	(_object
		(_port(_int D -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int clock -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_type(_int state 0 10(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int pr_state 0 0 11(_arch(_uni))))
		(_sig(_int nx_state 0 0 11(_arch(_uni))))
		(_sig(_int temp -1 0 12(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(1)(2)(5)(6))(_dssslsensitivity 2))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . serial 2 -1)
)
V 000056 55 1271          1650679802696 TB_ARCHITECTURE
(_unit VHDL(serial_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1650679802697 2022.04.22 20:10:02)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 1c181c1b4a4a4a0a101e0d461e194a1b181a1e1b1f)
	(_ent
		(_time 1650667195186)
	)
	(_comp
		(serial
			(_object
				(_port(_int D -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int clock -1 0 12(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 25(_comp serial)
		(_port
			((D)(D))
			((reset)(reset))
			((clock)(clock))
			((Q)(Q))
		)
		(_use(_ent . serial)
		)
	)
	(_object
		(_sig(_int D -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int Q -1 0 20(_arch(_uni))))
		(_cnst(_int t -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \t/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk(_arch 0 0 33(_prcs(_wait_for)(_trgt(2))(_read(2)))))
			(test(_arch 1 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000039 55 371 0 testbench_for_serial
(_configuration VHDL (testbench_for_serial 0 87 (serial_tb))
	(_version ve8)
	(_time 1650679802700 2022.04.22 20:10:02)
	(_source(\../src/TestBench/serial_TB.vhd\))
	(_parameters tan)
	(_code 1c181b1b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial serial
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
