{
  "processor": "Intel i960",
  "manufacturer": "Intel",
  "year": 1988,
  "schema_version": "1.0",
  "source": "Intel i960 Processor Programmer's Reference Manual, 1990",
  "clock_mhz_range": "16-33",
  "instruction_count": 110,
  "notes": "32-bit embedded RISC processor (i960KA/KB). Load/store architecture with 32 general registers (16 global + 16 local via register scoreboarding). Instructions are 32-bit aligned. Register scoreboard allows out-of-order completion. Most ALU operations complete in 1 clock.",
  "instructions": [
    {"mnemonic": "MOV", "operands": "reg, reg", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Register to register move"},
    {"mnemonic": "MOVL", "operands": "reg, reg", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move long (64-bit register pair)"},
    {"mnemonic": "MOVT", "operands": "reg, reg", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move triple (96-bit, three registers)"},
    {"mnemonic": "MOVQ", "operands": "reg, reg", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move quad (128-bit, four registers)"},
    {"mnemonic": "LDA", "operands": "reg, addr", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load address (LEA equivalent)"},
    {"mnemonic": "LD", "operands": "reg, mem", "bytes": 4, "cycles": 3, "cycles_note": "3 cache hit, longer on miss", "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load word from memory"},
    {"mnemonic": "LDL", "operands": "reg, mem", "bytes": 4, "cycles": 3, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load long (64-bit)"},
    {"mnemonic": "LDT", "operands": "reg, mem", "bytes": 4, "cycles": 4, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load triple (96-bit)"},
    {"mnemonic": "LDQ", "operands": "reg, mem", "bytes": 4, "cycles": 4, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load quad (128-bit)"},
    {"mnemonic": "LDOB", "operands": "reg, mem", "bytes": 4, "cycles": 3, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load byte zero-extended"},
    {"mnemonic": "LDOS", "operands": "reg, mem", "bytes": 4, "cycles": 3, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load short (16-bit) zero-extended"},
    {"mnemonic": "LDIB", "operands": "reg, mem", "bytes": 4, "cycles": 3, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load byte sign-extended"},
    {"mnemonic": "LDIS", "operands": "reg, mem", "bytes": 4, "cycles": 3, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load short sign-extended"},
    {"mnemonic": "ST", "operands": "mem, reg", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store word"},
    {"mnemonic": "STL", "operands": "mem, reg", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store long"},
    {"mnemonic": "STT", "operands": "mem, reg", "bytes": 4, "cycles": 3, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store triple"},
    {"mnemonic": "STQ", "operands": "mem, reg", "bytes": 4, "cycles": 3, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store quad"},
    {"mnemonic": "STOB", "operands": "mem, reg", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store byte"},
    {"mnemonic": "STOS", "operands": "mem, reg", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store short"},
    {"mnemonic": "ADD", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Add 32-bit. Three-operand format"},
    {"mnemonic": "ADDO", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add ordinal (no overflow check)"},
    {"mnemonic": "ADDI", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Add integer (overflow fault possible)"},
    {"mnemonic": "SUB", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Subtract"},
    {"mnemonic": "SUBO", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Subtract ordinal"},
    {"mnemonic": "SUBI", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Subtract integer"},
    {"mnemonic": "MUL", "operands": "dst, src1, src2", "bytes": 4, "cycles": 5, "cycles_note": "5-35 depending on operands", "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Multiply (i960KB). Uses hardware multiplier"},
    {"mnemonic": "MULO", "operands": "dst, src1, src2", "bytes": 4, "cycles": 5, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Multiply ordinal"},
    {"mnemonic": "MULI", "operands": "dst, src1, src2", "bytes": 4, "cycles": 5, "category": "multiply", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Multiply integer"},
    {"mnemonic": "DIV", "operands": "dst, src1, src2", "bytes": 4, "cycles": 37, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Divide (i960KB)"},
    {"mnemonic": "DIVO", "operands": "dst, src1, src2", "bytes": 4, "cycles": 37, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Divide ordinal"},
    {"mnemonic": "DIVI", "operands": "dst, src1, src2", "bytes": 4, "cycles": 37, "category": "divide", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Divide integer"},
    {"mnemonic": "REMO", "operands": "dst, src1, src2", "bytes": 4, "cycles": 37, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Remainder ordinal"},
    {"mnemonic": "REMI", "operands": "dst, src1, src2", "bytes": 4, "cycles": 37, "category": "divide", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Remainder integer"},
    {"mnemonic": "AND", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Bitwise AND"},
    {"mnemonic": "ANDNOT", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "AND with complement (src1 AND NOT src2)"},
    {"mnemonic": "OR", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Bitwise OR"},
    {"mnemonic": "ORNOT", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "OR with complement"},
    {"mnemonic": "XOR", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Bitwise XOR"},
    {"mnemonic": "XNOR", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Bitwise XNOR"},
    {"mnemonic": "NOT", "operands": "dst, src", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Bitwise NOT"},
    {"mnemonic": "NAND", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Bitwise NAND"},
    {"mnemonic": "NOR", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Bitwise NOR"},
    {"mnemonic": "SHLO", "operands": "dst, src, count", "bytes": 4, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift left ordinal"},
    {"mnemonic": "SHRO", "operands": "dst, src, count", "bytes": 4, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift right ordinal"},
    {"mnemonic": "SHRI", "operands": "dst, src, count", "bytes": 4, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift right integer (arithmetic)"},
    {"mnemonic": "ROTATE", "operands": "dst, src, count", "bytes": 4, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Rotate left"},
    {"mnemonic": "SETBIT", "operands": "dst, src, bit", "bytes": 4, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Set bit"},
    {"mnemonic": "CLRBIT", "operands": "dst, src, bit", "bytes": 4, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Clear bit"},
    {"mnemonic": "NOTBIT", "operands": "dst, src, bit", "bytes": 4, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Toggle bit"},
    {"mnemonic": "CHKBIT", "operands": "src, bit", "bytes": 4, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Check bit, set condition code"},
    {"mnemonic": "EXTRACT", "operands": "dst, src, bit, len", "bytes": 4, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Extract bit field"},
    {"mnemonic": "MODIFY", "operands": "dst, src, mask", "bytes": 4, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Modify bit field"},
    {"mnemonic": "SCANBIT", "operands": "dst, src", "bytes": 4, "cycles": 5, "category": "bit", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Find most significant set bit"},
    {"mnemonic": "SPANBIT", "operands": "dst, src", "bytes": 4, "cycles": 5, "category": "bit", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Find most significant clear bit"},
    {"mnemonic": "CMPO", "operands": "src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Compare ordinal"},
    {"mnemonic": "CMPI", "operands": "src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Compare integer"},
    {"mnemonic": "CMPINCO", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Compare and increment ordinal"},
    {"mnemonic": "CMPDECO", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Compare and decrement ordinal"},
    {"mnemonic": "TESTE", "operands": "dst", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Test for equal (CC to register)"},
    {"mnemonic": "TESTNE", "operands": "dst", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Test for not equal"},
    {"mnemonic": "TESTL", "operands": "dst", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Test for less"},
    {"mnemonic": "TESTLE", "operands": "dst", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Test for less or equal"},
    {"mnemonic": "TESTG", "operands": "dst", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Test for greater"},
    {"mnemonic": "TESTGE", "operands": "dst", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Test for greater or equal"},
    {"mnemonic": "B", "operands": "target", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch unconditional"},
    {"mnemonic": "BX", "operands": "reg", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Branch indirect"},
    {"mnemonic": "BE", "operands": "target", "bytes": 4, "cycles": 1, "cycles_note": "1 predicted / 4 mispredicted", "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if equal"},
    {"mnemonic": "BNE", "operands": "target", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if not equal"},
    {"mnemonic": "BL", "operands": "target", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if less"},
    {"mnemonic": "BLE", "operands": "target", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if less or equal"},
    {"mnemonic": "BG", "operands": "target", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if greater"},
    {"mnemonic": "BGE", "operands": "target", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if greater or equal"},
    {"mnemonic": "CALL", "operands": "target", "bytes": 4, "cycles": 9, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Call subroutine. Saves local registers to register cache"},
    {"mnemonic": "CALLX", "operands": "reg", "bytes": 4, "cycles": 9, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Call indirect"},
    {"mnemonic": "BAL", "operands": "target", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch and link (leaf call)"},
    {"mnemonic": "BALX", "operands": "reg, link", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Branch and link indirect"},
    {"mnemonic": "RET", "operands": "", "bytes": 4, "cycles": 7, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine. Restores local registers"},
    {"mnemonic": "FLUSHREG", "operands": "", "bytes": 4, "cycles": 8, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Flush register cache to memory"},
    {"mnemonic": "FMARK", "operands": "", "bytes": 4, "cycles": 7, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Force mark (breakpoint)"},
    {"mnemonic": "MARK", "operands": "", "bytes": 4, "cycles": 7, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Conditional mark"},
    {"mnemonic": "SYNCF", "operands": "", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Synchronize faults"},
    {"mnemonic": "MODAC", "operands": "mask, src, dst", "bytes": 4, "cycles": 5, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Modify arithmetic controls"},
    {"mnemonic": "MODPC", "operands": "mask, src, dst", "bytes": 4, "cycles": 5, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Modify process controls"},
    {"mnemonic": "MODTC", "operands": "mask, src, dst", "bytes": 4, "cycles": 5, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Modify trace controls"},
    {"mnemonic": "ATADD", "operands": "dst, src1, src2", "bytes": 4, "cycles": 5, "category": "special", "addressing_mode": "memory", "flags_affected": "none", "notes": "Atomic add (bus locked)"},
    {"mnemonic": "ATMOD", "operands": "dst, mask, src", "bytes": 4, "cycles": 5, "category": "special", "addressing_mode": "memory", "flags_affected": "none", "notes": "Atomic modify (bus locked)"},
    {"mnemonic": "INTCTL", "operands": "", "bytes": 4, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Interrupt control"},
    {"mnemonic": "NOP", "operands": "", "bytes": 4, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"}
  ]
}
