#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Feb 13 21:31:09 2021
# Process ID: 976874
# Current directory: /home/stud/nt92homu/Desktop/Task5
# Command line: vivado
# Log file: /home/stud/nt92homu/Desktop/Task5/vivado.log
# Journal file: /home/stud/nt92homu/Desktop/Task5/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/stud/nt92homu/Desktop/Task5_Vivado/Task5_Vivado.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/stud/nt92homu/Desktop/Task5_Vivado/Task5_Vivado.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv esa.informatik.tu-darmstadt.de:user:AXIConverter:1.0 [get_ips  design_1_AXIConverter_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_AXIConverter_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/stud/nt92homu/Desktop/Task5_Vivado/Task5_Vivado.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_AXIConverter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { [ delete_ip_run [get_ips -all design_1_axi_smc_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
export_ip_user_files -of_objects [get_files /home/stud/nt92homu/Desktop/Task5_Vivado/Task5_Vivado.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/stud/nt92homu/Desktop/Task5_Vivado/Task5_Vivado.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_system_ila_0_0_synth_1 design_1_AXIConverter_0_0_synth_1 -jobs 4
wait_on_run design_1_system_ila_0_0_synth_1
wait_on_run design_1_AXIConverter_0_0_synth_1
export_simulation -of_objects [get_files /home/stud/nt92homu/Desktop/Task5_Vivado/Task5_Vivado.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/stud/nt92homu/Desktop/Task5_Vivado/Task5_Vivado.ip_user_files/sim_scripts -ip_user_files_dir /home/stud/nt92homu/Desktop/Task5_Vivado/Task5_Vivado.ip_user_files -ipstatic_source_dir /home/stud/nt92homu/Desktop/Task5_Vivado/Task5_Vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/stud/nt92homu/Desktop/Task5_Vivado/Task5_Vivado.cache/compile_simlib/modelsim} {questa=/home/stud/nt92homu/Desktop/Task5_Vivado/Task5_Vivado.cache/compile_simlib/questa} {ies=/home/stud/nt92homu/Desktop/Task5_Vivado/Task5_Vivado.cache/compile_simlib/ies} {xcelium=/home/stud/nt92homu/Desktop/Task5_Vivado/Task5_Vivado.cache/compile_simlib/xcelium} {vcs=/home/stud/nt92homu/Desktop/Task5_Vivado/Task5_Vivado.cache/compile_simlib/vcs} {riviera=/home/stud/nt92homu/Desktop/Task5_Vivado/Task5_Vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
save_bd_design
reset_run synth_1
reset_run design_1_system_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/stud/nt92homu/Desktop/Task5_Vivado/Task5_Vivado.runs/impl_1/design_1_wrapper.bit /home/stud/nt92homu/Desktop/Task5/Sobel_2.bit
