

================================================================
== Vivado HLS Report for 'get_crop_lines'
================================================================
* Date:           Wed Mar 18 11:34:44 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 18.685 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   135429|  2388939| 6.771 ms | 0.119 sec |  135429|  2388939|   none  |
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+------------------+---------+---------+----------+-----------+--------+---------+---------+
        |                            |                  |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
        |          Instance          |      Module      |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
        +----------------------------+------------------+---------+---------+----------+-----------+--------+---------+---------+
        |grp_extr_half_1_cent_fu_48  |extr_half_1_cent  |       89|    58415| 4.450 us |  2.921 ms |      89|    58415|   none  |
        |grp_extr_half_2_cent_fu_62  |extr_half_2_cent  |      194|   120146| 9.700 us |  6.007 ms |     194|   120146|   none  |
        |grp_get_lines_lsl_fu_76     |get_lines_lsl     |       19|      691| 0.950 us | 34.550 us |      19|      691|   none  |
        |grp_get_line_bases_fu_88    |get_line_bases    |    19557|    20517| 0.978 ms |  1.026 ms |   19557|    20517|   none  |
        |grp_get_weed_mask_fu_100    |get_weed_mask     |   115561|  2189161| 5.778 ms | 0.109 sec |  115561|  2189161|   none  |
        +----------------------------+------------------+---------+---------+----------+-----------+--------+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "call fastcc void @get_line_bases(i8* %bottom_data_V, [6 x i17]* @line_bases)" [./wd_stage_2.h:439]   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "call fastcc void @get_line_bases(i8* %bottom_data_V, [6 x i17]* @line_bases)" [./wd_stage_2.h:439]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [2/2] (0.00ns)   --->   "call fastcc void @extr_half_1_cent([6 x i17]* @line_bases, i8* %eroded_data_V, [72 x i48]* @centroids)" [./wd_stage_2.h:344->./wd_stage_2.h:442]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/2] (0.00ns)   --->   "call fastcc void @extr_half_1_cent([6 x i17]* @line_bases, i8* %eroded_data_V, [72 x i48]* @centroids)" [./wd_stage_2.h:344->./wd_stage_2.h:442]   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 15 [2/2] (0.00ns)   --->   "call fastcc void @extr_half_2_cent([6 x i17]* @line_bases, i8* %eroded_data_V, [72 x i48]* @centroids)" [./wd_stage_2.h:345->./wd_stage_2.h:442]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 16 [1/2] (0.00ns)   --->   "call fastcc void @extr_half_2_cent([6 x i17]* @line_bases, i8* %eroded_data_V, [72 x i48]* @centroids)" [./wd_stage_2.h:345->./wd_stage_2.h:442]   --->   Operation 16 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 17 [2/2] (0.00ns)   --->   "%lines_founded = call fastcc i1 @get_lines_lsl()" [./wd_stage_2.h:454]   --->   Operation 17 'call' 'lines_founded' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 18 [1/2] (0.00ns)   --->   "%lines_founded = call fastcc i1 @get_lines_lsl()" [./wd_stage_2.h:454]   --->   Operation 18 'call' 'lines_founded' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @get_weed_mask(i2* %weed_mask_tmp_data_V, i1 %lines_founded)" [./wd_stage_2.h:461]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %weed_mask_tmp_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %bottom_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %eroded_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 23 [1/2] (0.00ns)   --->   "call fastcc void @get_weed_mask(i2* %weed_mask_tmp_data_V, i1 %lines_founded)" [./wd_stage_2.h:461]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [./wd_stage_2.h:462]   --->   Operation 24 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bottom_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ eroded_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weed_mask_tmp_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ histogram]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ smoothed]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ line_bases]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ segments647]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ last_c]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ centroids]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ segments648]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ last_centroids]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ line_centroids]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ lines]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln439        (call         ) [ 00000000000]
call_ln344        (call         ) [ 00000000000]
call_ln345        (call         ) [ 00000000000]
lines_founded     (call         ) [ 00000000011]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
call_ln461        (call         ) [ 00000000000]
ret_ln462         (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bottom_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="eroded_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eroded_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weed_mask_tmp_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weed_mask_tmp_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="histogram">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histogram"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="smoothed">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="smoothed"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="line_bases">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_bases"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="segments647">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="segments647"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="last_c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_c"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="centroids">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="centroids"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="segments648">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="segments648"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="last_centroids">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_centroids"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="line_centroids">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_centroids"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="lines">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lines"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_line_bases"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="extr_half_1_cent"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="extr_half_2_cent"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_lines_lsl"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_weed_mask"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="grp_extr_half_1_cent_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="17" slack="0"/>
<pin id="51" dir="0" index="2" bw="8" slack="0"/>
<pin id="52" dir="0" index="3" bw="48" slack="0"/>
<pin id="53" dir="0" index="4" bw="8" slack="0"/>
<pin id="54" dir="0" index="5" bw="48" slack="0"/>
<pin id="55" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln344/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_extr_half_2_cent_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="17" slack="0"/>
<pin id="65" dir="0" index="2" bw="8" slack="0"/>
<pin id="66" dir="0" index="3" bw="48" slack="0"/>
<pin id="67" dir="0" index="4" bw="8" slack="0"/>
<pin id="68" dir="0" index="5" bw="48" slack="0"/>
<pin id="69" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln345/5 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_get_lines_lsl_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="17" slack="0"/>
<pin id="79" dir="0" index="2" bw="48" slack="0"/>
<pin id="80" dir="0" index="3" bw="48" slack="0"/>
<pin id="81" dir="0" index="4" bw="57" slack="0"/>
<pin id="82" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="lines_founded/7 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_get_line_bases_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="0" index="2" bw="17" slack="0"/>
<pin id="92" dir="0" index="3" bw="8" slack="0"/>
<pin id="93" dir="0" index="4" bw="8" slack="0"/>
<pin id="94" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln439/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_get_weed_mask_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="2" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="1"/>
<pin id="104" dir="0" index="3" bw="57" slack="0"/>
<pin id="105" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln461/9 "/>
</bind>
</comp>

<comp id="109" class="1005" name="lines_founded_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="lines_founded "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="28" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="48" pin=3"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="48" pin=4"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="48" pin=5"/></net>

<net id="70"><net_src comp="30" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="62" pin=4"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="62" pin=5"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="76" pin=4"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="88" pin=4"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="112"><net_src comp="76" pin="5"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="100" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weed_mask_tmp_data_V | {9 10 }
	Port: histogram | {1 2 }
	Port: smoothed | {1 2 }
	Port: line_bases | {1 2 }
	Port: last_c | {3 4 }
	Port: centroids | {3 4 5 6 }
	Port: last_centroids | {5 6 }
	Port: line_centroids | {7 8 }
	Port: lines | {7 8 }
 - Input state : 
	Port: get_crop_lines : bottom_data_V | {1 2 }
	Port: get_crop_lines : eroded_data_V | {3 4 5 6 }
	Port: get_crop_lines : histogram | {1 2 }
	Port: get_crop_lines : smoothed | {1 2 }
	Port: get_crop_lines : line_bases | {1 2 3 4 5 6 7 8 }
	Port: get_crop_lines : segments647 | {3 4 }
	Port: get_crop_lines : last_c | {3 4 }
	Port: get_crop_lines : centroids | {3 4 5 6 7 8 }
	Port: get_crop_lines : segments648 | {5 6 }
	Port: get_crop_lines : last_centroids | {5 6 }
	Port: get_crop_lines : line_centroids | {7 8 }
	Port: get_crop_lines : lines | {7 8 9 10 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_extr_half_1_cent_fu_48 |    3    |    14   |  108.55 |   6026  |   5451  |    0    |
|          | grp_extr_half_2_cent_fu_62 |    1    |    14   |  72.712 |   3631  |   3257  |    0    |
|   call   |   grp_get_lines_lsl_fu_76  |    0    |    16   | 28.3955 |   1460  |   1665  |    0    |
|          |  grp_get_line_bases_fu_88  |    0    |    0    | 23.6622 |   350   |   708   |    0    |
|          |  grp_get_weed_mask_fu_100  |    0    |    1    |  10.614 |   359   |   523   |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                            |    4    |    45   | 243.933 |  11826  |  11604  |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|lines_founded_reg_109|    1   |
+---------------------+--------+
|        Total        |    1   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    4   |   45   |   243  |  11826 |  11604 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    1   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |   45   |   243  |  11827 |  11604 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
