#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xbb3fa0 .scope module, "bancopruebas" "bancopruebas" 2 6;
 .timescale -9 -10;
v0xbd74a0_0 .net "clk_8f", 0 0, v0xbd6d10_0;  1 drivers
v0xbd7560_0 .net "data_in_0", 7 0, v0xbd6db0_0;  1 drivers
v0xbd7620_0 .net "data_in_1", 7 0, v0xbd6e50_0;  1 drivers
v0xbd7710_0 .net "enable", 0 0, v0xbd6ef0_0;  1 drivers
v0xbd77b0_0 .net "reset_L", 0 0, v0xbd6fe0_0;  1 drivers
v0xbd78a0_0 .net "tx_out_0", 0 0, v0xbd60a0_0;  1 drivers
v0xbd7990_0 .net "tx_out_1", 0 0, v0xbd6140_0;  1 drivers
v0xbd7a80_0 .net "valid_data_0", 0 0, v0xbd7280_0;  1 drivers
v0xbd7b70_0 .net "valid_data_1", 0 0, v0xbd7350_0;  1 drivers
S_0xbb4120 .scope module, "phy_cond" "phy_tx" 2 20, 3 5 0, S_0xbb3fa0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "reset_L"
    .port_info 1 /INPUT 1 "clk_8f"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 1 "valid_data_0"
    .port_info 4 /INPUT 1 "valid_data_1"
    .port_info 5 /INPUT 8 "data_in_0"
    .port_info 6 /INPUT 8 "data_in_1"
    .port_info 7 /OUTPUT 1 "tx_out_0"
    .port_info 8 /OUTPUT 1 "tx_out_1"
v0xbd5590_0 .net "clk_2f", 0 0, v0xbd2f30_0;  1 drivers
v0xbd5650_0 .net "clk_8f", 0 0, v0xbd6d10_0;  alias, 1 drivers
v0xbd5710_0 .net "clk_f", 0 0, v0xbd3090_0;  1 drivers
v0xbd57e0_0 .net "data_in_0", 7 0, v0xbd6db0_0;  alias, 1 drivers
v0xbd5880_0 .net "data_in_1", 7 0, v0xbd6e50_0;  alias, 1 drivers
v0xbd5940_0 .net "data_mux", 7 0, v0xbd4b80_0;  1 drivers
v0xbd5a50_0 .var "data_reg_0", 7 0;
v0xbd5b10_0 .var "data_reg_1", 7 0;
v0xbd5bb0_0 .net "data_stripe_0", 7 0, v0xbabd30_0;  1 drivers
v0xbd5c50_0 .net "data_stripe_1", 7 0, v0xbac4d0_0;  1 drivers
v0xbd5d60_0 .net "enable", 0 0, v0xbd6ef0_0;  alias, 1 drivers
v0xbd5e00_0 .net "out_0", 0 0, v0xbd39b0_0;  1 drivers
v0xbd5ea0_0 .net "out_1", 0 0, v0xbd4250_0;  1 drivers
v0xbd5f70_0 .net "reset_L", 0 0, v0xbd6fe0_0;  alias, 1 drivers
v0xbd60a0_0 .var "tx_out_0", 0 0;
v0xbd6140_0 .var "tx_out_1", 0 0;
v0xbd61e0_0 .net "valid_data_0", 0 0, v0xbd7280_0;  alias, 1 drivers
v0xbd6280_0 .net "valid_data_1", 0 0, v0xbd7350_0;  alias, 1 drivers
v0xbd6340_0 .net "valid_mux", 0 0, v0xbd51d0_0;  1 drivers
v0xbd63e0_0 .var "valid_reg_0", 0 0;
v0xbd6480_0 .var "valid_reg_1", 0 0;
v0xbd6550_0 .net "valid_stripe_0", 0 0, v0xbd2a30_0;  1 drivers
v0xbd6640_0 .net "valid_stripe_1", 0 0, v0xbd2af0_0;  1 drivers
S_0xbb4380 .scope module, "byte" "bs" 3 81, 4 1 0, S_0xbb4120;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "data_mux"
    .port_info 1 /INPUT 1 "valid_mux"
    .port_info 2 /INPUT 1 "reset_L"
    .port_info 3 /INPUT 1 "clk_2f"
    .port_info 4 /OUTPUT 8 "data_stripe_0"
    .port_info 5 /OUTPUT 1 "valid_stripe_0"
    .port_info 6 /OUTPUT 8 "data_stripe_1"
    .port_info 7 /OUTPUT 1 "valid_stripe_1"
v0xbb19f0_0 .net "clk_2f", 0 0, v0xbd2f30_0;  alias, 1 drivers
v0xbb30b0_0 .net "data_mux", 7 0, v0xbd4b80_0;  alias, 1 drivers
v0xbabd30_0 .var "data_stripe_0", 7 0;
v0xbac4d0_0 .var "data_stripe_1", 7 0;
v0xba4690_0 .var "flag", 0 0;
v0xbaaf80_0 .var "l0", 7 0;
v0xba9470_0 .var "l1", 7 0;
v0xbd27f0_0 .net "reset_L", 0 0, v0xbd6fe0_0;  alias, 1 drivers
v0xbd28b0_0 .var "selector", 0 0;
v0xbd2970_0 .net "valid_mux", 0 0, v0xbd51d0_0;  alias, 1 drivers
v0xbd2a30_0 .var "valid_stripe_0", 0 0;
v0xbd2af0_0 .var "valid_stripe_1", 0 0;
v0xbd2bb0_0 .var "validflop", 0 0;
E_0xb92090 .event posedge, v0xbb19f0_0;
E_0xb92200/0 .event edge, v0xbd27f0_0, v0xbd2970_0, v0xbd28b0_0, v0xbb30b0_0;
E_0xb92200/1 .event edge, v0xba9470_0, v0xbd2bb0_0, v0xbaaf80_0;
E_0xb92200 .event/or E_0xb92200/0, E_0xb92200/1;
S_0xbd2d70 .scope module, "clocks" "gen_clk" 3 62, 5 1 0, S_0xbb4120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk_8f"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /OUTPUT 1 "clk_2f"
    .port_info 3 /OUTPUT 1 "clk_f"
v0xbd2f30_0 .var "clk_2f", 0 0;
v0xbd2ff0_0 .net "clk_8f", 0 0, v0xbd6d10_0;  alias, 1 drivers
v0xbd3090_0 .var "clk_f", 0 0;
v0xbd3130_0 .var "counter", 1 0;
v0xbd3210_0 .net "enable", 0 0, v0xbd6ef0_0;  alias, 1 drivers
v0xbd3320_0 .var "f2", 0 0;
E_0xb68150 .event posedge, v0xbd2ff0_0;
S_0xbd3460 .scope module, "line0" "partoserial" 3 93, 6 1 0, S_0xbb4120;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "data_stripe"
    .port_info 1 /INPUT 1 "valid_stripe"
    .port_info 2 /INPUT 1 "reset_L"
    .port_info 3 /INPUT 1 "clk_8f"
    .port_info 4 /OUTPUT 1 "out"
v0xbd3650_0 .net "clk_8f", 0 0, v0xbd6d10_0;  alias, 1 drivers
v0xbd3710_0 .var "contador", 3 0;
v0xbd37d0_0 .var "data2send", 7 0;
v0xbd38c0_0 .net "data_stripe", 7 0, v0xbabd30_0;  alias, 1 drivers
v0xbd39b0_0 .var "out", 0 0;
v0xbd3aa0_0 .net "reset_L", 0 0, v0xbd6fe0_0;  alias, 1 drivers
v0xbd3b40_0 .net "valid_stripe", 0 0, v0xbd2a30_0;  alias, 1 drivers
E_0xb67860 .event edge, v0xbd27f0_0, v0xbd2a30_0, v0xbabd30_0;
S_0xbd3ca0 .scope module, "line1" "partoserial" 3 102, 6 1 0, S_0xbb4120;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "data_stripe"
    .port_info 1 /INPUT 1 "valid_stripe"
    .port_info 2 /INPUT 1 "reset_L"
    .port_info 3 /INPUT 1 "clk_8f"
    .port_info 4 /OUTPUT 1 "out"
v0xbd3eb0_0 .net "clk_8f", 0 0, v0xbd6d10_0;  alias, 1 drivers
v0xbd3fc0_0 .var "contador", 3 0;
v0xbd40a0_0 .var "data2send", 7 0;
v0xbd4160_0 .net "data_stripe", 7 0, v0xbac4d0_0;  alias, 1 drivers
v0xbd4250_0 .var "out", 0 0;
v0xbd4340_0 .net "reset_L", 0 0, v0xbd6fe0_0;  alias, 1 drivers
v0xbd4430_0 .net "valid_stripe", 0 0, v0xbd2af0_0;  alias, 1 drivers
E_0xb68ac0 .event edge, v0xbd27f0_0, v0xbd2af0_0, v0xbac4d0_0;
S_0xbd4550 .scope module, "mux0" "mux" 3 69, 7 9 0, S_0xbb4120;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 8 "data_mux"
    .port_info 1 /OUTPUT 1 "valid_mux"
    .port_info 2 /INPUT 1 "clk_2f"
    .port_info 3 /INPUT 1 "reset_L"
    .port_info 4 /INPUT 1 "valid_reg_0"
    .port_info 5 /INPUT 8 "data_reg_0"
    .port_info 6 /INPUT 1 "valid_reg_1"
    .port_info 7 /INPUT 8 "data_reg_1"
v0xbd48f0_0 .var "channel", 0 0;
v0xbd49d0_0 .var "channel_i", 0 0;
v0xbd4a90_0 .net "clk_2f", 0 0, v0xbd2f30_0;  alias, 1 drivers
v0xbd4b80_0 .var "data_mux", 7 0;
v0xbd4c20_0 .var "data_reg", 7 0;
v0xbd4d30_0 .net "data_reg_0", 7 0, v0xbd5a50_0;  1 drivers
v0xbd4e10_0 .net "data_reg_1", 7 0, v0xbd5b10_0;  1 drivers
v0xbd4ef0_0 .var "ignore", 0 0;
v0xbd4fb0_0 .var "ignore_i", 0 0;
v0xbd5070_0 .net "reset_L", 0 0, v0xbd6fe0_0;  alias, 1 drivers
v0xbd5110_0 .var "selector", 0 0;
v0xbd51d0_0 .var "valid_mux", 0 0;
v0xbd5270_0 .net "valid_reg_0", 0 0, v0xbd63e0_0;  1 drivers
v0xbd5310_0 .net "valid_reg_1", 0 0, v0xbd6480_0;  1 drivers
v0xbd53d0_0 .var "write", 0 0;
E_0xb92370/0 .event edge, v0xbd5270_0, v0xbd5310_0, v0xbd4d30_0, v0xbd4e10_0;
E_0xb92370/1 .event edge, v0xbd4ef0_0, v0xbd5110_0, v0xbd48f0_0;
E_0xb92370 .event/or E_0xb92370/0, E_0xb92370/1;
S_0xbd6860 .scope module, "probador" "probador" 2 32, 8 1 0, S_0xbb3fa0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "tx_out_0"
    .port_info 1 /INPUT 1 "tx_out_1"
    .port_info 2 /OUTPUT 1 "reset_L"
    .port_info 3 /OUTPUT 1 "clk_8f"
    .port_info 4 /OUTPUT 1 "enable"
    .port_info 5 /OUTPUT 1 "valid_data_0"
    .port_info 6 /OUTPUT 8 "data_in_0"
    .port_info 7 /OUTPUT 1 "valid_data_1"
    .port_info 8 /OUTPUT 8 "data_in_1"
v0xbd6b70_0 .var "clk_2f", 0 0;
v0xbd6c50_0 .var "clk_4f", 0 0;
v0xbd6d10_0 .var "clk_8f", 0 0;
v0xbd6db0_0 .var "data_in_0", 7 0;
v0xbd6e50_0 .var "data_in_1", 7 0;
v0xbd6ef0_0 .var "enable", 0 0;
v0xbd6fe0_0 .var "reset_L", 0 0;
v0xbd7080_0 .net "tx_out_0", 0 0, v0xbd60a0_0;  alias, 1 drivers
v0xbd7120_0 .net "tx_out_1", 0 0, v0xbd6140_0;  alias, 1 drivers
v0xbd7280_0 .var "valid_data_0", 0 0;
v0xbd7350_0 .var "valid_data_1", 0 0;
E_0xb924e0 .event posedge, v0xbd6c50_0;
E_0xbb3020 .event posedge, v0xbd6b70_0;
    .scope S_0xbd2d70;
T_0 ;
    %wait E_0xb68150;
    %load/vec4 v0xbd3210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xbd3130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd2f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd3090_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xbd3130_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v0xbd3130_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xbd3130_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xbd3130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbd3320_0, 0;
    %load/vec4 v0xbd2f30_0;
    %inv;
    %assign/vec4 v0xbd2f30_0, 0;
    %load/vec4 v0xbd2f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xbd3090_0;
    %inv;
    %assign/vec4 v0xbd3090_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xbd4550;
T_1 ;
    %wait E_0xb92370;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xbd4c20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd53d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd4fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd49d0_0, 0, 1;
    %load/vec4 v0xbd5270_0;
    %load/vec4 v0xbd5310_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0xbd4d30_0;
    %store/vec4 v0xbd4c20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbd53d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbd4fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd49d0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xbd5270_0;
    %nor/r;
    %load/vec4 v0xbd5310_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0xbd4e10_0;
    %store/vec4 v0xbd4c20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbd53d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbd4fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbd49d0_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0xbd5270_0;
    %load/vec4 v0xbd5310_0;
    %and;
    %load/vec4 v0xbd4ef0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbd53d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbd4fb0_0, 0, 1;
    %load/vec4 v0xbd5110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0xbd4d30_0;
    %store/vec4 v0xbd4c20_0, 0, 8;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0xbd4e10_0;
    %store/vec4 v0xbd4c20_0, 0, 8;
T_1.7 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0xbd5270_0;
    %load/vec4 v0xbd5310_0;
    %and;
    %load/vec4 v0xbd4ef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbd53d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbd4fb0_0, 0, 1;
    %load/vec4 v0xbd48f0_0;
    %store/vec4 v0xbd49d0_0, 0, 1;
    %load/vec4 v0xbd48f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0xbd4d30_0;
    %store/vec4 v0xbd4c20_0, 0, 8;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0xbd4e10_0;
    %store/vec4 v0xbd4c20_0, 0, 8;
T_1.11 ;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd53d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd4fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd49d0_0, 0, 1;
T_1.9 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xbd4550;
T_2 ;
    %wait E_0xb92090;
    %load/vec4 v0xbd5070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd5110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd51d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xbd4b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd4ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd48f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xbd4c20_0;
    %assign/vec4 v0xbd4b80_0, 0;
    %load/vec4 v0xbd53d0_0;
    %assign/vec4 v0xbd51d0_0, 0;
    %load/vec4 v0xbd4fb0_0;
    %assign/vec4 v0xbd4ef0_0, 0;
    %load/vec4 v0xbd5270_0;
    %load/vec4 v0xbd5310_0;
    %and;
    %load/vec4 v0xbd4ef0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0xbd5110_0;
    %inv;
    %assign/vec4 v0xbd5110_0, 0;
    %load/vec4 v0xbd5110_0;
    %assign/vec4 v0xbd48f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0xbd49d0_0;
    %assign/vec4 v0xbd48f0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xbb4380;
T_3 ;
    %wait E_0xb92200;
    %load/vec4 v0xbd27f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xbabd30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd2a30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xbac4d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd2af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xba4690_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xbd2970_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0xbd28b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0xbb30b0_0;
    %store/vec4 v0xbabd30_0, 0, 8;
    %load/vec4 v0xba9470_0;
    %store/vec4 v0xbac4d0_0, 0, 8;
    %load/vec4 v0xbd2970_0;
    %store/vec4 v0xbd2a30_0, 0, 1;
    %load/vec4 v0xbd2bb0_0;
    %store/vec4 v0xbd2af0_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0xbb30b0_0;
    %store/vec4 v0xbac4d0_0, 0, 8;
    %load/vec4 v0xbaaf80_0;
    %store/vec4 v0xbabd30_0, 0, 8;
    %load/vec4 v0xbd2970_0;
    %store/vec4 v0xbd2af0_0, 0, 1;
    %load/vec4 v0xbd2bb0_0;
    %store/vec4 v0xbd2a30_0, 0, 1;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xba4690_0, 0, 1;
    %load/vec4 v0xbd28b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0xbb30b0_0;
    %store/vec4 v0xbabd30_0, 0, 8;
    %load/vec4 v0xba9470_0;
    %store/vec4 v0xbac4d0_0, 0, 8;
    %load/vec4 v0xbd2970_0;
    %store/vec4 v0xbd2a30_0, 0, 1;
    %load/vec4 v0xbd2bb0_0;
    %store/vec4 v0xbd2af0_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0xbb30b0_0;
    %store/vec4 v0xbac4d0_0, 0, 8;
    %load/vec4 v0xbaaf80_0;
    %store/vec4 v0xbabd30_0, 0, 8;
    %load/vec4 v0xbd2970_0;
    %store/vec4 v0xbd2af0_0, 0, 1;
    %load/vec4 v0xbd2bb0_0;
    %store/vec4 v0xbd2a30_0, 0, 1;
T_3.7 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xbb4380;
T_4 ;
    %wait E_0xb92090;
    %load/vec4 v0xbd27f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd28b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd2bb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xbaaf80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xba9470_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xbd2970_0;
    %assign/vec4 v0xbd2bb0_0, 0;
    %load/vec4 v0xbabd30_0;
    %assign/vec4 v0xbaaf80_0, 0;
    %load/vec4 v0xbac4d0_0;
    %assign/vec4 v0xba9470_0, 0;
    %load/vec4 v0xbd28b0_0;
    %inv;
    %assign/vec4 v0xbd28b0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xbd3460;
T_5 ;
    %wait E_0xb67860;
    %load/vec4 v0xbd3aa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0xbd37d0_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xbd3b40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0xbd38c0_0;
    %store/vec4 v0xbd37d0_0, 0, 8;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0xbd37d0_0, 0, 8;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xbd3460;
T_6 ;
    %wait E_0xb68150;
    %load/vec4 v0xbd3aa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd39b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xbd3710_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xbd37d0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0xbd3710_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0xbd39b0_0, 0;
    %load/vec4 v0xbd3710_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xbd3710_0, 0;
    %load/vec4 v0xbd3710_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xbd3710_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xbd3ca0;
T_7 ;
    %wait E_0xb68ac0;
    %load/vec4 v0xbd4340_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0xbd40a0_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xbd4430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0xbd4160_0;
    %store/vec4 v0xbd40a0_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0xbd40a0_0, 0, 8;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xbd3ca0;
T_8 ;
    %wait E_0xb68150;
    %load/vec4 v0xbd4340_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd4250_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xbd3fc0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xbd40a0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0xbd3fc0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0xbd4250_0, 0;
    %load/vec4 v0xbd3fc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xbd3fc0_0, 0;
    %load/vec4 v0xbd3fc0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xbd3fc0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xbb4120;
T_9 ;
    %wait E_0xb92090;
    %load/vec4 v0xbd5f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xbd5a50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xbd5b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd63e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd6480_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xbd57e0_0;
    %assign/vec4 v0xbd5a50_0, 0;
    %load/vec4 v0xbd5880_0;
    %assign/vec4 v0xbd5b10_0, 0;
    %load/vec4 v0xbd61e0_0;
    %assign/vec4 v0xbd63e0_0, 0;
    %load/vec4 v0xbd6280_0;
    %assign/vec4 v0xbd6480_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xbb4120;
T_10 ;
    %wait E_0xb68150;
    %load/vec4 v0xbd5f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd60a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd6140_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xbd5e00_0;
    %assign/vec4 v0xbd60a0_0, 0;
    %load/vec4 v0xbd5ea0_0;
    %assign/vec4 v0xbd6140_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xbd6860;
T_11 ;
    %vpi_call 8 17 "$dumpfile", "bancopruebas.vcd" {0 0 0};
    %vpi_call 8 18 "$dumpvars" {0 0 0};
    %vpi_call 8 19 "$display", "\011\011time,\011 clk_8f, reset_L, enable, valid_data_0, data_in_0, valid_data_1, data_in_1, tx_out_0,tx_out_1" {0 0 0};
    %vpi_call 8 21 "$monitor", $time, "\011%b,\011%b,\011%b,\011%b,\011%h,\011%b,\011%h,\011%b,\011%b", v0xbd6d10_0, v0xbd6fe0_0, v0xbd6ef0_0, v0xbd7280_0, v0xbd6db0_0, v0xbd7350_0, v0xbd6e50_0, v0xbd7080_0, v0xbd7120_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd6fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd6ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd7280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd7350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xbd6db0_0, 0;
    %pushi/vec4 239, 0, 8;
    %assign/vec4 v0xbd6e50_0, 0;
    %wait E_0xb68150;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbd6ef0_0, 0;
    %wait E_0xbb3020;
    %wait E_0xbb3020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbd6fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbd7280_0, 0;
    %load/vec4 v0xbd6db0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xbd6db0_0, 0;
    %wait E_0xbb3020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbd7350_0, 0;
    %load/vec4 v0xbd6e50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xbd6e50_0, 0;
    %load/vec4 v0xbd6db0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xbd6db0_0, 0;
    %pushi/vec4 2, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbb3020;
    %load/vec4 v0xbd6db0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xbd6db0_0, 0;
    %load/vec4 v0xbd6e50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xbd6e50_0, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd7350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd7280_0, 0;
    %wait E_0xbb3020;
    %wait E_0xbb3020;
    %wait E_0xbb3020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbd7350_0, 0;
    %load/vec4 v0xbd6e50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xbd6e50_0, 0;
    %wait E_0xbb3020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbd7280_0, 0;
    %load/vec4 v0xbd6db0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xbd6db0_0, 0;
    %load/vec4 v0xbd6e50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xbd6e50_0, 0;
    %pushi/vec4 2, 0, 32;
T_11.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.3, 5;
    %jmp/1 T_11.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbb3020;
    %load/vec4 v0xbd6db0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xbd6db0_0, 0;
    %load/vec4 v0xbd6e50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xbd6e50_0, 0;
    %jmp T_11.2;
T_11.3 ;
    %pop/vec4 1;
    %vpi_call 8 67 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xbd6860;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd6d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd6c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbd6b70_0, 0;
    %end;
    .thread T_12;
    .scope S_0xbd6860;
T_13 ;
    %delay 20, 0;
    %load/vec4 v0xbd6d10_0;
    %inv;
    %assign/vec4 v0xbd6d10_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0xbd6860;
T_14 ;
    %wait E_0xb68150;
    %load/vec4 v0xbd6c50_0;
    %inv;
    %assign/vec4 v0xbd6c50_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0xbd6860;
T_15 ;
    %wait E_0xb924e0;
    %load/vec4 v0xbd6b70_0;
    %inv;
    %assign/vec4 v0xbd6b70_0, 0;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "bancopruebas.v";
    "./phy_tx.v";
    "./bs.v";
    "./gen_clk.v";
    "./partoserial.v";
    "./mux.v";
    "./probador.v";
