---
id: IEC621422005
schema_version: v1.4.1
title:
- language: en
  script: Latn
  content: Verilog (R) register transfer level synthesis
  type: title-main
- language: en
  script: Latn
  content: Verilog (R) register transfer level synthesis
  type: main
source:
- type: src
  content: https://webstore.iec.ch/publication/20322
- type: obp
  content: https://webstore.iec.ch/preview/info_iec62142{ed1.0}en.pdf
docidentifier:
- content: IEC 62142:2005
  type: IEC
  primary: true
- content: 'urn:iec:std:iec:62142:2005-06:::'
  type: URN
date:
- type: published
  at: '2005-06-27'
- type: stable-until
  at: '2010-08-04'
- type: obsoleted
  at: '2010-08-04'
contributor:
- role:
  - type: publisher
  organization:
    uri:
    - type: org
      content: www.iec.ch
    name:
    - language: en
      script: Latn
      content: International Electrotechnical Commission
    abbreviation:
      language: en
      script: Latn
      content: IEC
- role:
  - type: author
    description:
    - content: committee
  organization:
    name:
    - language: en
      script: Latn
      content: International Electrotechnical Commission
    subdivision:
    - name:
      - language: en
        script: Latn
        content: TC 91
      identifier:
      - content: '91'
      type: technical-committee
    abbreviation:
      language: en
      script: Latn
      content: IEC
edition:
  content: '1'
language:
- en
script:
- Latn
abstract:
- language: en
  script: Latn
  content: |-
    Defines a set of modeling rules for writing VerilogÂ®
    HDL descriptions for synthesis. Adherence to these rules guarantees the interoperability of Verilog HDL descriptions between register-transfer level synthesis tools that comply to this standard. The standard de.nes how the semantics of Verilog HDL
    are used, for example, to describe level- and edge-sensitive logic. It also describes the syntax of the language with reference to what shall be supported and what shall not be supported for interoperability.
status:
  stage:
    content: WITHDRAWN
copyright:
- from: '2005'
  owner:
  - organization:
      uri:
      - type: org
        content: www.iec.ch
      name:
      - language: en
        script: Latn
        content: International Electrotechnical Commission
      abbreviation:
        language: en
        script: Latn
        content: IEC
place:
- city: Geneva
ext:
  schema_version: v1.0.0
  doctype:
    content: international-standard
  flavor: iec
  ics:
  - code: 25.040.99
    text: Other industrial automation systems
  structuredidentifier:
    type: IEC
    project_number:
      content: '14470'
  price_code: iec:M
