

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Fri May 10 12:30:19 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.744 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |       14|       14|         8|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 11 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln23"   --->   Operation 12 'read' 'zext_ln23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mul16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul16"   --->   Operation 13 'read' 'mul16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_8_reload"   --->   Operation 14 'read' 'arg1_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_7_reload"   --->   Operation 15 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_6_reload"   --->   Operation 16 'read' 'arg1_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_5_reload"   --->   Operation 17 'read' 'arg1_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_4_reload"   --->   Operation 18 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 19 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 20 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_reload"   --->   Operation 21 'read' 'arg1_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln23_cast = zext i32 %zext_ln23_read"   --->   Operation 22 'zext' 'zext_ln23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %i_1"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i = load i4 %i_1"   --->   Operation 25 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln23 = icmp_eq  i4 %i, i4 9" [d3.cpp:23]   --->   Operation 26 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc25.split, void %VITIS_LOOP_34_3.exitStub" [d3.cpp:23]   --->   Operation 27 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [8/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 28 'urem' 'urem_ln22' <Predicate = (!icmp_ln23)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%add_ln23 = add i4 %i, i4 1" [d3.cpp:23]   --->   Operation 29 'add' 'add_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %i_1" [d3.cpp:23]   --->   Operation 30 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc25" [d3.cpp:23]   --->   Operation 31 'br' 'br_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 32 [7/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 32 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.78>
ST_3 : Operation 33 [6/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 33 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.78>
ST_4 : Operation 34 [5/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 34 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.78>
ST_5 : Operation 35 [4/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 35 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.78>
ST_6 : Operation 36 [3/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 36 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.90>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i4 %i" [d3.cpp:22]   --->   Operation 37 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (1.23ns)   --->   "%mul_ln22 = mul i9 %zext_ln22_1, i9 22" [d3.cpp:22]   --->   Operation 38 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln22, i32 6, i32 8" [d3.cpp:22]   --->   Operation 39 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i3 %tmp_2" [d3.cpp:22]   --->   Operation 40 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [2/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 41 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 42 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 43 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 44 'getelementptr' 'arr_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [2/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:30]   --->   Operation 45 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_7 : Operation 46 [2/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 46 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_7 : Operation 47 [2/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 47 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.74>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:25]   --->   Operation 48 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [d3.cpp:22]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [d3.cpp:23]   --->   Operation 50 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 51 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i2 %urem_ln22" [d3.cpp:22]   --->   Operation 52 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.79ns)   --->   "%sub_ln26 = sub i4 9, i4 %i" [d3.cpp:26]   --->   Operation 53 'sub' 'sub_ln26' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%empty = trunc i4 %i"   --->   Operation 54 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.77ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i4, i32 0, i32 %arg1_r_1_reload_read, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i32 %arg1_r_8_reload_read, i4 %sub_ln26" [d3.cpp:30]   --->   Operation 55 'mux' 'tmp' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %tmp" [d3.cpp:30]   --->   Operation 56 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:30]   --->   Operation 57 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_8 : Operation 58 [1/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 58 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_8 : Operation 59 [1/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 59 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_8 : Operation 60 [1/1] (0.47ns)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.3i64.i2, i64 %arr_load, i64 %arr_1_load, i64 %arr_2_load, i2 %trunc_ln22" [d3.cpp:30]   --->   Operation 60 'mux' 'tmp_1' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %mul16_read, i1 0" [d3.cpp:30]   --->   Operation 61 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.43ns)   --->   "%select_ln30 = select i1 %empty, i33 %zext_ln23_cast, i33 %shl_ln" [d3.cpp:30]   --->   Operation 62 'select' 'select_ln30' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i33 %select_ln30" [d3.cpp:30]   --->   Operation 63 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_8 : [1/1] (0.42ns)   --->   Input mux for Operation 64 '%mul_ln30 = mul i64 %zext_ln30_1, i64 %zext_ln30'
ST_8 : Operation 64 [1/1] (2.98ns)   --->   "%mul_ln30 = mul i64 %zext_ln30_1, i64 %zext_ln30" [d3.cpp:30]   --->   Operation 64 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (1.08ns)   --->   "%add_ln30 = add i64 %tmp_1, i64 %mul_ln30" [d3.cpp:30]   --->   Operation 65 'add' 'add_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.73ns)   --->   "%switch_ln30 = switch i2 %trunc_ln22, void %arrayidx23.case.2, i2 0, void %arrayidx23.case.0, i2 1, void %arrayidx23.case.1" [d3.cpp:30]   --->   Operation 66 'switch' 'switch_ln30' <Predicate = true> <Delay = 0.73>
ST_8 : Operation 67 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 67 'store' 'store_ln30' <Predicate = (trunc_ln22 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx23.exit" [d3.cpp:30]   --->   Operation 68 'br' 'br_ln30' <Predicate = (trunc_ln22 == 1)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i2 %arr_addr" [d3.cpp:30]   --->   Operation 69 'store' 'store_ln30' <Predicate = (trunc_ln22 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx23.exit" [d3.cpp:30]   --->   Operation 70 'br' 'br_ln30' <Predicate = (trunc_ln22 == 0)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 71 'store' 'store_ln30' <Predicate = (trunc_ln22 != 0 & trunc_ln22 != 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx23.exit" [d3.cpp:30]   --->   Operation 72 'br' 'br_ln30' <Predicate = (trunc_ln22 != 0 & trunc_ln22 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.224ns
The critical path consists of the following:
	'alloca' operation ('i') [14]  (0.000 ns)
	'load' operation ('i') on local variable 'i' [29]  (0.000 ns)
	'add' operation ('add_ln23', d3.cpp:23) [69]  (0.797 ns)
	'store' operation ('store_ln23', d3.cpp:23) of variable 'add_ln23', d3.cpp:23 on local variable 'i' [70]  (0.427 ns)

 <State 2>: 0.789ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', d3.cpp:22) [40]  (0.789 ns)

 <State 3>: 0.789ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', d3.cpp:22) [40]  (0.789 ns)

 <State 4>: 0.789ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', d3.cpp:22) [40]  (0.789 ns)

 <State 5>: 0.789ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', d3.cpp:22) [40]  (0.789 ns)

 <State 6>: 0.789ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', d3.cpp:22) [40]  (0.789 ns)

 <State 7>: 1.907ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', d3.cpp:22) [37]  (1.230 ns)
	'getelementptr' operation ('arr_addr', d3.cpp:30) [46]  (0.000 ns)
	'load' operation ('arr_load', d3.cpp:30) on array 'arr' [49]  (0.677 ns)

 <State 8>: 6.744ns
The critical path consists of the following:
	'sub' operation ('sub_ln26', d3.cpp:26) [42]  (0.797 ns)
	'mux' operation ('tmp', d3.cpp:30) [44]  (0.770 ns)
	multiplexor before operation 'mul' with delay (0.427 ns)
'mul' operation ('mul_ln30', d3.cpp:30) [56]  (2.988 ns)
	'add' operation ('add_ln30', d3.cpp:30) [57]  (1.085 ns)
	'store' operation ('store_ln30', d3.cpp:30) of variable 'add_ln30', d3.cpp:30 on array 'arr_1' [60]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
