
*** Running vivado
    with args -log system_axi_bram_ctrl_0_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_bram_ctrl_0_bram_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_axi_bram_ctrl_0_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 401.031 ; gain = 80.246
INFO: [Synth 8-638] synthesizing module 'system_axi_bram_ctrl_0_bram_0' [c:/xup/fpga_flow/2016_2_zynq_labs/sol_v1/sol_v1.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'system_axi_bram_ctrl_0_bram_0' (11#1) [c:/xup/fpga_flow/2016_2_zynq_labs/sol_v1/sol_v1.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:01:42 ; elapsed = 00:01:51 . Memory (MB): peak = 607.543 ; gain = 286.758
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:42 ; elapsed = 00:01:51 . Memory (MB): peak = 607.543 ; gain = 286.758
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.418 . Memory (MB): peak = 726.813 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:02 ; elapsed = 00:02:18 . Memory (MB): peak = 726.813 ; gain = 406.027
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:02 ; elapsed = 00:02:18 . Memory (MB): peak = 726.813 ; gain = 406.027
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:18 . Memory (MB): peak = 726.813 ; gain = 406.027
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:03 ; elapsed = 00:02:20 . Memory (MB): peak = 726.813 ; gain = 406.027
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:22 . Memory (MB): peak = 726.813 ; gain = 406.027
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:27 ; elapsed = 00:02:46 . Memory (MB): peak = 726.813 ; gain = 406.027
Finished Timing Optimization : Time (s): cpu = 00:02:27 ; elapsed = 00:02:46 . Memory (MB): peak = 726.813 ; gain = 406.027
Finished Technology Mapping : Time (s): cpu = 00:02:27 ; elapsed = 00:02:46 . Memory (MB): peak = 733.512 ; gain = 412.727
Finished IO Insertion : Time (s): cpu = 00:02:28 ; elapsed = 00:02:47 . Memory (MB): peak = 733.512 ; gain = 412.727
Finished Renaming Generated Instances : Time (s): cpu = 00:02:28 ; elapsed = 00:02:47 . Memory (MB): peak = 733.512 ; gain = 412.727
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:28 ; elapsed = 00:02:47 . Memory (MB): peak = 733.512 ; gain = 412.727
Finished Renaming Generated Ports : Time (s): cpu = 00:02:28 ; elapsed = 00:02:47 . Memory (MB): peak = 733.512 ; gain = 412.727
Finished Handling Custom Attributes : Time (s): cpu = 00:02:28 ; elapsed = 00:02:47 . Memory (MB): peak = 733.512 ; gain = 412.727
Finished Renaming Generated Nets : Time (s): cpu = 00:02:28 ; elapsed = 00:02:47 . Memory (MB): peak = 733.512 ; gain = 412.727

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT3     |    10|
|2     |LUT6     |    32|
|3     |RAMB36E1 |    16|
|4     |FDRE     |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:28 ; elapsed = 00:02:47 . Memory (MB): peak = 733.512 ; gain = 412.727
synth_design: Time (s): cpu = 00:02:30 ; elapsed = 00:02:50 . Memory (MB): peak = 736.934 ; gain = 423.914
